
Traductor Morse Sonoro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000865c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000844  0800876c  0800876c  0000976c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fb0  08008fb0  0000a09c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008fb0  08008fb0  00009fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fb8  08008fb8  0000a09c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fb8  08008fb8  00009fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008fbc  08008fbc  00009fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08008fc0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b4  2000009c  0800905c  0000a09c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  0800905c  0000a550  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff57  00000000  00000000  0000a0c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003069  00000000  00000000  0001a01c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec0  00000000  00000000  0001d088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b56  00000000  00000000  0001df48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a5d5  00000000  00000000  0001ea9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014daa  00000000  00000000  00039073  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000916ac  00000000  00000000  0004de1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df4c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b74  00000000  00000000  000df50c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000e4080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000009c 	.word	0x2000009c
 800012c:	00000000 	.word	0x00000000
 8000130:	08008754 	.word	0x08008754

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000a0 	.word	0x200000a0
 800014c:	08008754 	.word	0x08008754

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2f>:
 80008fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000900:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000904:	bf24      	itt	cs
 8000906:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800090a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800090e:	d90d      	bls.n	800092c <__aeabi_d2f+0x30>
 8000910:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000914:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000918:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800091c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000920:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000924:	bf08      	it	eq
 8000926:	f020 0001 	biceq.w	r0, r0, #1
 800092a:	4770      	bx	lr
 800092c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000930:	d121      	bne.n	8000976 <__aeabi_d2f+0x7a>
 8000932:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000936:	bfbc      	itt	lt
 8000938:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800093c:	4770      	bxlt	lr
 800093e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000942:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000946:	f1c2 0218 	rsb	r2, r2, #24
 800094a:	f1c2 0c20 	rsb	ip, r2, #32
 800094e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000952:	fa20 f002 	lsr.w	r0, r0, r2
 8000956:	bf18      	it	ne
 8000958:	f040 0001 	orrne.w	r0, r0, #1
 800095c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000960:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000964:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000968:	ea40 000c 	orr.w	r0, r0, ip
 800096c:	fa23 f302 	lsr.w	r3, r3, r2
 8000970:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000974:	e7cc      	b.n	8000910 <__aeabi_d2f+0x14>
 8000976:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800097a:	d107      	bne.n	800098c <__aeabi_d2f+0x90>
 800097c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000980:	bf1e      	ittt	ne
 8000982:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000986:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800098a:	4770      	bxne	lr
 800098c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000990:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000994:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_frsub>:
 800099c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80009a0:	e002      	b.n	80009a8 <__addsf3>
 80009a2:	bf00      	nop

080009a4 <__aeabi_fsub>:
 80009a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080009a8 <__addsf3>:
 80009a8:	0042      	lsls	r2, r0, #1
 80009aa:	bf1f      	itttt	ne
 80009ac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009b0:	ea92 0f03 	teqne	r2, r3
 80009b4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009b8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009bc:	d06a      	beq.n	8000a94 <__addsf3+0xec>
 80009be:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009c2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009c6:	bfc1      	itttt	gt
 80009c8:	18d2      	addgt	r2, r2, r3
 80009ca:	4041      	eorgt	r1, r0
 80009cc:	4048      	eorgt	r0, r1
 80009ce:	4041      	eorgt	r1, r0
 80009d0:	bfb8      	it	lt
 80009d2:	425b      	neglt	r3, r3
 80009d4:	2b19      	cmp	r3, #25
 80009d6:	bf88      	it	hi
 80009d8:	4770      	bxhi	lr
 80009da:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009de:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009e2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4240      	negne	r0, r0
 80009ea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009ee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80009f2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80009f6:	bf18      	it	ne
 80009f8:	4249      	negne	r1, r1
 80009fa:	ea92 0f03 	teq	r2, r3
 80009fe:	d03f      	beq.n	8000a80 <__addsf3+0xd8>
 8000a00:	f1a2 0201 	sub.w	r2, r2, #1
 8000a04:	fa41 fc03 	asr.w	ip, r1, r3
 8000a08:	eb10 000c 	adds.w	r0, r0, ip
 8000a0c:	f1c3 0320 	rsb	r3, r3, #32
 8000a10:	fa01 f103 	lsl.w	r1, r1, r3
 8000a14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a18:	d502      	bpl.n	8000a20 <__addsf3+0x78>
 8000a1a:	4249      	negs	r1, r1
 8000a1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a24:	d313      	bcc.n	8000a4e <__addsf3+0xa6>
 8000a26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a2a:	d306      	bcc.n	8000a3a <__addsf3+0x92>
 8000a2c:	0840      	lsrs	r0, r0, #1
 8000a2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a32:	f102 0201 	add.w	r2, r2, #1
 8000a36:	2afe      	cmp	r2, #254	@ 0xfe
 8000a38:	d251      	bcs.n	8000ade <__addsf3+0x136>
 8000a3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a42:	bf08      	it	eq
 8000a44:	f020 0001 	biceq.w	r0, r0, #1
 8000a48:	ea40 0003 	orr.w	r0, r0, r3
 8000a4c:	4770      	bx	lr
 8000a4e:	0049      	lsls	r1, r1, #1
 8000a50:	eb40 0000 	adc.w	r0, r0, r0
 8000a54:	3a01      	subs	r2, #1
 8000a56:	bf28      	it	cs
 8000a58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a5c:	d2ed      	bcs.n	8000a3a <__addsf3+0x92>
 8000a5e:	fab0 fc80 	clz	ip, r0
 8000a62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a66:	ebb2 020c 	subs.w	r2, r2, ip
 8000a6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a6e:	bfaa      	itet	ge
 8000a70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a74:	4252      	neglt	r2, r2
 8000a76:	4318      	orrge	r0, r3
 8000a78:	bfbc      	itt	lt
 8000a7a:	40d0      	lsrlt	r0, r2
 8000a7c:	4318      	orrlt	r0, r3
 8000a7e:	4770      	bx	lr
 8000a80:	f092 0f00 	teq	r2, #0
 8000a84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a88:	bf06      	itte	eq
 8000a8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a8e:	3201      	addeq	r2, #1
 8000a90:	3b01      	subne	r3, #1
 8000a92:	e7b5      	b.n	8000a00 <__addsf3+0x58>
 8000a94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a9c:	bf18      	it	ne
 8000a9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa2:	d021      	beq.n	8000ae8 <__addsf3+0x140>
 8000aa4:	ea92 0f03 	teq	r2, r3
 8000aa8:	d004      	beq.n	8000ab4 <__addsf3+0x10c>
 8000aaa:	f092 0f00 	teq	r2, #0
 8000aae:	bf08      	it	eq
 8000ab0:	4608      	moveq	r0, r1
 8000ab2:	4770      	bx	lr
 8000ab4:	ea90 0f01 	teq	r0, r1
 8000ab8:	bf1c      	itt	ne
 8000aba:	2000      	movne	r0, #0
 8000abc:	4770      	bxne	lr
 8000abe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ac2:	d104      	bne.n	8000ace <__addsf3+0x126>
 8000ac4:	0040      	lsls	r0, r0, #1
 8000ac6:	bf28      	it	cs
 8000ac8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000acc:	4770      	bx	lr
 8000ace:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ad2:	bf3c      	itt	cc
 8000ad4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ad8:	4770      	bxcc	lr
 8000ada:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ade:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ae2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae6:	4770      	bx	lr
 8000ae8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000aec:	bf16      	itet	ne
 8000aee:	4608      	movne	r0, r1
 8000af0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000af4:	4601      	movne	r1, r0
 8000af6:	0242      	lsls	r2, r0, #9
 8000af8:	bf06      	itte	eq
 8000afa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000afe:	ea90 0f01 	teqeq	r0, r1
 8000b02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_ui2f>:
 8000b08:	f04f 0300 	mov.w	r3, #0
 8000b0c:	e004      	b.n	8000b18 <__aeabi_i2f+0x8>
 8000b0e:	bf00      	nop

08000b10 <__aeabi_i2f>:
 8000b10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b14:	bf48      	it	mi
 8000b16:	4240      	negmi	r0, r0
 8000b18:	ea5f 0c00 	movs.w	ip, r0
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b24:	4601      	mov	r1, r0
 8000b26:	f04f 0000 	mov.w	r0, #0
 8000b2a:	e01c      	b.n	8000b66 <__aeabi_l2f+0x2a>

08000b2c <__aeabi_ul2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f04f 0300 	mov.w	r3, #0
 8000b38:	e00a      	b.n	8000b50 <__aeabi_l2f+0x14>
 8000b3a:	bf00      	nop

08000b3c <__aeabi_l2f>:
 8000b3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b40:	bf08      	it	eq
 8000b42:	4770      	bxeq	lr
 8000b44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b48:	d502      	bpl.n	8000b50 <__aeabi_l2f+0x14>
 8000b4a:	4240      	negs	r0, r0
 8000b4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b50:	ea5f 0c01 	movs.w	ip, r1
 8000b54:	bf02      	ittt	eq
 8000b56:	4684      	moveq	ip, r0
 8000b58:	4601      	moveq	r1, r0
 8000b5a:	2000      	moveq	r0, #0
 8000b5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b60:	bf08      	it	eq
 8000b62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b6a:	fabc f28c 	clz	r2, ip
 8000b6e:	3a08      	subs	r2, #8
 8000b70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b74:	db10      	blt.n	8000b98 <__aeabi_l2f+0x5c>
 8000b76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b7a:	4463      	add	r3, ip
 8000b7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b80:	f1c2 0220 	rsb	r2, r2, #32
 8000b84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b88:	fa20 f202 	lsr.w	r2, r0, r2
 8000b8c:	eb43 0002 	adc.w	r0, r3, r2
 8000b90:	bf08      	it	eq
 8000b92:	f020 0001 	biceq.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	f102 0220 	add.w	r2, r2, #32
 8000b9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ba0:	f1c2 0220 	rsb	r2, r2, #32
 8000ba4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ba8:	fa21 f202 	lsr.w	r2, r1, r2
 8000bac:	eb43 0002 	adc.w	r0, r3, r2
 8000bb0:	bf08      	it	eq
 8000bb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_fmul>:
 8000bb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000bbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bc0:	bf1e      	ittt	ne
 8000bc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bc6:	ea92 0f0c 	teqne	r2, ip
 8000bca:	ea93 0f0c 	teqne	r3, ip
 8000bce:	d06f      	beq.n	8000cb0 <__aeabi_fmul+0xf8>
 8000bd0:	441a      	add	r2, r3
 8000bd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bd6:	0240      	lsls	r0, r0, #9
 8000bd8:	bf18      	it	ne
 8000bda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bde:	d01e      	beq.n	8000c1e <__aeabi_fmul+0x66>
 8000be0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000be4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000be8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bec:	fba0 3101 	umull	r3, r1, r0, r1
 8000bf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000bf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000bf8:	bf3e      	ittt	cc
 8000bfa:	0049      	lslcc	r1, r1, #1
 8000bfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c00:	005b      	lslcc	r3, r3, #1
 8000c02:	ea40 0001 	orr.w	r0, r0, r1
 8000c06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000c0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000c0c:	d81d      	bhi.n	8000c4a <__aeabi_fmul+0x92>
 8000c0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c16:	bf08      	it	eq
 8000c18:	f020 0001 	biceq.w	r0, r0, #1
 8000c1c:	4770      	bx	lr
 8000c1e:	f090 0f00 	teq	r0, #0
 8000c22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c26:	bf08      	it	eq
 8000c28:	0249      	lsleq	r1, r1, #9
 8000c2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c32:	3a7f      	subs	r2, #127	@ 0x7f
 8000c34:	bfc2      	ittt	gt
 8000c36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c3e:	4770      	bxgt	lr
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	f04f 0300 	mov.w	r3, #0
 8000c48:	3a01      	subs	r2, #1
 8000c4a:	dc5d      	bgt.n	8000d08 <__aeabi_fmul+0x150>
 8000c4c:	f112 0f19 	cmn.w	r2, #25
 8000c50:	bfdc      	itt	le
 8000c52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c56:	4770      	bxle	lr
 8000c58:	f1c2 0200 	rsb	r2, r2, #0
 8000c5c:	0041      	lsls	r1, r0, #1
 8000c5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c62:	f1c2 0220 	rsb	r2, r2, #32
 8000c66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c6e:	f140 0000 	adc.w	r0, r0, #0
 8000c72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c76:	bf08      	it	eq
 8000c78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c7c:	4770      	bx	lr
 8000c7e:	f092 0f00 	teq	r2, #0
 8000c82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c86:	bf02      	ittt	eq
 8000c88:	0040      	lsleq	r0, r0, #1
 8000c8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c8e:	3a01      	subeq	r2, #1
 8000c90:	d0f9      	beq.n	8000c86 <__aeabi_fmul+0xce>
 8000c92:	ea40 000c 	orr.w	r0, r0, ip
 8000c96:	f093 0f00 	teq	r3, #0
 8000c9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c9e:	bf02      	ittt	eq
 8000ca0:	0049      	lsleq	r1, r1, #1
 8000ca2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ca6:	3b01      	subeq	r3, #1
 8000ca8:	d0f9      	beq.n	8000c9e <__aeabi_fmul+0xe6>
 8000caa:	ea41 010c 	orr.w	r1, r1, ip
 8000cae:	e78f      	b.n	8000bd0 <__aeabi_fmul+0x18>
 8000cb0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cb4:	ea92 0f0c 	teq	r2, ip
 8000cb8:	bf18      	it	ne
 8000cba:	ea93 0f0c 	teqne	r3, ip
 8000cbe:	d00a      	beq.n	8000cd6 <__aeabi_fmul+0x11e>
 8000cc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000cc4:	bf18      	it	ne
 8000cc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000cca:	d1d8      	bne.n	8000c7e <__aeabi_fmul+0xc6>
 8000ccc:	ea80 0001 	eor.w	r0, r0, r1
 8000cd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cd4:	4770      	bx	lr
 8000cd6:	f090 0f00 	teq	r0, #0
 8000cda:	bf17      	itett	ne
 8000cdc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ce0:	4608      	moveq	r0, r1
 8000ce2:	f091 0f00 	teqne	r1, #0
 8000ce6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000cea:	d014      	beq.n	8000d16 <__aeabi_fmul+0x15e>
 8000cec:	ea92 0f0c 	teq	r2, ip
 8000cf0:	d101      	bne.n	8000cf6 <__aeabi_fmul+0x13e>
 8000cf2:	0242      	lsls	r2, r0, #9
 8000cf4:	d10f      	bne.n	8000d16 <__aeabi_fmul+0x15e>
 8000cf6:	ea93 0f0c 	teq	r3, ip
 8000cfa:	d103      	bne.n	8000d04 <__aeabi_fmul+0x14c>
 8000cfc:	024b      	lsls	r3, r1, #9
 8000cfe:	bf18      	it	ne
 8000d00:	4608      	movne	r0, r1
 8000d02:	d108      	bne.n	8000d16 <__aeabi_fmul+0x15e>
 8000d04:	ea80 0001 	eor.w	r0, r0, r1
 8000d08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d14:	4770      	bx	lr
 8000d16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d1e:	4770      	bx	lr

08000d20 <__aeabi_fdiv>:
 8000d20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d28:	bf1e      	ittt	ne
 8000d2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d2e:	ea92 0f0c 	teqne	r2, ip
 8000d32:	ea93 0f0c 	teqne	r3, ip
 8000d36:	d069      	beq.n	8000e0c <__aeabi_fdiv+0xec>
 8000d38:	eba2 0203 	sub.w	r2, r2, r3
 8000d3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d40:	0249      	lsls	r1, r1, #9
 8000d42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d46:	d037      	beq.n	8000db8 <__aeabi_fdiv+0x98>
 8000d48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	bf38      	it	cc
 8000d5c:	005b      	lslcc	r3, r3, #1
 8000d5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000d66:	428b      	cmp	r3, r1
 8000d68:	bf24      	itt	cs
 8000d6a:	1a5b      	subcs	r3, r3, r1
 8000d6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d74:	bf24      	itt	cs
 8000d76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d82:	bf24      	itt	cs
 8000d84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d90:	bf24      	itt	cs
 8000d92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d9a:	011b      	lsls	r3, r3, #4
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000da2:	d1e0      	bne.n	8000d66 <__aeabi_fdiv+0x46>
 8000da4:	2afd      	cmp	r2, #253	@ 0xfd
 8000da6:	f63f af50 	bhi.w	8000c4a <__aeabi_fmul+0x92>
 8000daa:	428b      	cmp	r3, r1
 8000dac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db0:	bf08      	it	eq
 8000db2:	f020 0001 	biceq.w	r0, r0, #1
 8000db6:	4770      	bx	lr
 8000db8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dbc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dc0:	327f      	adds	r2, #127	@ 0x7f
 8000dc2:	bfc2      	ittt	gt
 8000dc4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dcc:	4770      	bxgt	lr
 8000dce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd2:	f04f 0300 	mov.w	r3, #0
 8000dd6:	3a01      	subs	r2, #1
 8000dd8:	e737      	b.n	8000c4a <__aeabi_fmul+0x92>
 8000dda:	f092 0f00 	teq	r2, #0
 8000dde:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000de2:	bf02      	ittt	eq
 8000de4:	0040      	lsleq	r0, r0, #1
 8000de6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dea:	3a01      	subeq	r2, #1
 8000dec:	d0f9      	beq.n	8000de2 <__aeabi_fdiv+0xc2>
 8000dee:	ea40 000c 	orr.w	r0, r0, ip
 8000df2:	f093 0f00 	teq	r3, #0
 8000df6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dfa:	bf02      	ittt	eq
 8000dfc:	0049      	lsleq	r1, r1, #1
 8000dfe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e02:	3b01      	subeq	r3, #1
 8000e04:	d0f9      	beq.n	8000dfa <__aeabi_fdiv+0xda>
 8000e06:	ea41 010c 	orr.w	r1, r1, ip
 8000e0a:	e795      	b.n	8000d38 <__aeabi_fdiv+0x18>
 8000e0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e10:	ea92 0f0c 	teq	r2, ip
 8000e14:	d108      	bne.n	8000e28 <__aeabi_fdiv+0x108>
 8000e16:	0242      	lsls	r2, r0, #9
 8000e18:	f47f af7d 	bne.w	8000d16 <__aeabi_fmul+0x15e>
 8000e1c:	ea93 0f0c 	teq	r3, ip
 8000e20:	f47f af70 	bne.w	8000d04 <__aeabi_fmul+0x14c>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e776      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e28:	ea93 0f0c 	teq	r3, ip
 8000e2c:	d104      	bne.n	8000e38 <__aeabi_fdiv+0x118>
 8000e2e:	024b      	lsls	r3, r1, #9
 8000e30:	f43f af4c 	beq.w	8000ccc <__aeabi_fmul+0x114>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e76e      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e3c:	bf18      	it	ne
 8000e3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e42:	d1ca      	bne.n	8000dda <__aeabi_fdiv+0xba>
 8000e44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e48:	f47f af5c 	bne.w	8000d04 <__aeabi_fmul+0x14c>
 8000e4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e50:	f47f af3c 	bne.w	8000ccc <__aeabi_fmul+0x114>
 8000e54:	e75f      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e56:	bf00      	nop

08000e58 <__gesf2>:
 8000e58:	f04f 3cff 	mov.w	ip, #4294967295
 8000e5c:	e006      	b.n	8000e6c <__cmpsf2+0x4>
 8000e5e:	bf00      	nop

08000e60 <__lesf2>:
 8000e60:	f04f 0c01 	mov.w	ip, #1
 8000e64:	e002      	b.n	8000e6c <__cmpsf2+0x4>
 8000e66:	bf00      	nop

08000e68 <__cmpsf2>:
 8000e68:	f04f 0c01 	mov.w	ip, #1
 8000e6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e7c:	bf18      	it	ne
 8000e7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e82:	d011      	beq.n	8000ea8 <__cmpsf2+0x40>
 8000e84:	b001      	add	sp, #4
 8000e86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e8a:	bf18      	it	ne
 8000e8c:	ea90 0f01 	teqne	r0, r1
 8000e90:	bf58      	it	pl
 8000e92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e96:	bf88      	it	hi
 8000e98:	17c8      	asrhi	r0, r1, #31
 8000e9a:	bf38      	it	cc
 8000e9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ea0:	bf18      	it	ne
 8000ea2:	f040 0001 	orrne.w	r0, r0, #1
 8000ea6:	4770      	bx	lr
 8000ea8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000eac:	d102      	bne.n	8000eb4 <__cmpsf2+0x4c>
 8000eae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000eb2:	d105      	bne.n	8000ec0 <__cmpsf2+0x58>
 8000eb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000eb8:	d1e4      	bne.n	8000e84 <__cmpsf2+0x1c>
 8000eba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ebe:	d0e1      	beq.n	8000e84 <__cmpsf2+0x1c>
 8000ec0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <__aeabi_cfrcmple>:
 8000ec8:	4684      	mov	ip, r0
 8000eca:	4608      	mov	r0, r1
 8000ecc:	4661      	mov	r1, ip
 8000ece:	e7ff      	b.n	8000ed0 <__aeabi_cfcmpeq>

08000ed0 <__aeabi_cfcmpeq>:
 8000ed0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ed2:	f7ff ffc9 	bl	8000e68 <__cmpsf2>
 8000ed6:	2800      	cmp	r0, #0
 8000ed8:	bf48      	it	mi
 8000eda:	f110 0f00 	cmnmi.w	r0, #0
 8000ede:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ee0 <__aeabi_fcmpeq>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff fff4 	bl	8000ed0 <__aeabi_cfcmpeq>
 8000ee8:	bf0c      	ite	eq
 8000eea:	2001      	moveq	r0, #1
 8000eec:	2000      	movne	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_fcmplt>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffea 	bl	8000ed0 <__aeabi_cfcmpeq>
 8000efc:	bf34      	ite	cc
 8000efe:	2001      	movcc	r0, #1
 8000f00:	2000      	movcs	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <__aeabi_fcmple>:
 8000f08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f0c:	f7ff ffe0 	bl	8000ed0 <__aeabi_cfcmpeq>
 8000f10:	bf94      	ite	ls
 8000f12:	2001      	movls	r0, #1
 8000f14:	2000      	movhi	r0, #0
 8000f16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1a:	bf00      	nop

08000f1c <__aeabi_fcmpge>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff ffd2 	bl	8000ec8 <__aeabi_cfrcmple>
 8000f24:	bf94      	ite	ls
 8000f26:	2001      	movls	r0, #1
 8000f28:	2000      	movhi	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_fcmpgt>:
 8000f30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f34:	f7ff ffc8 	bl	8000ec8 <__aeabi_cfrcmple>
 8000f38:	bf34      	ite	cc
 8000f3a:	2001      	movcc	r0, #1
 8000f3c:	2000      	movcs	r0, #0
 8000f3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f42:	bf00      	nop

08000f44 <__aeabi_f2iz>:
 8000f44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f48:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f4c:	d30f      	bcc.n	8000f6e <__aeabi_f2iz+0x2a>
 8000f4e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f56:	d90d      	bls.n	8000f74 <__aeabi_f2iz+0x30>
 8000f58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f5c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f60:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f64:	fa23 f002 	lsr.w	r0, r3, r2
 8000f68:	bf18      	it	ne
 8000f6a:	4240      	negne	r0, r0
 8000f6c:	4770      	bx	lr
 8000f6e:	f04f 0000 	mov.w	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f78:	d101      	bne.n	8000f7e <__aeabi_f2iz+0x3a>
 8000f7a:	0242      	lsls	r2, r0, #9
 8000f7c:	d105      	bne.n	8000f8a <__aeabi_f2iz+0x46>
 8000f7e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f82:	bf08      	it	eq
 8000f84:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f88:	4770      	bx	lr
 8000f8a:	f04f 0000 	mov.w	r0, #0
 8000f8e:	4770      	bx	lr

08000f90 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f96:	1d3b      	adds	r3, r7, #4
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fa0:	4b18      	ldr	r3, [pc, #96]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fa2:	4a19      	ldr	r2, [pc, #100]	@ (8001008 <MX_ADC1_Init+0x78>)
 8000fa4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fa6:	4b17      	ldr	r3, [pc, #92]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fac:	4b15      	ldr	r3, [pc, #84]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fb2:	4b14      	ldr	r3, [pc, #80]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC2;
 8000fb8:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fba:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8000fbe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fc0:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fcc:	480d      	ldr	r0, [pc, #52]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fce:	f000 fc75 	bl	80018bc <HAL_ADC_Init>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000fd8:	f000 f996 	bl	8001308 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe8:	1d3b      	adds	r3, r7, #4
 8000fea:	4619      	mov	r1, r3
 8000fec:	4805      	ldr	r0, [pc, #20]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fee:	f000 fe2d 	bl	8001c4c <HAL_ADC_ConfigChannel>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000ff8:	f000 f986 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	200000b8 	.word	0x200000b8
 8001008:	40012400 	.word	0x40012400

0800100c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 0310 	add.w	r3, r7, #16
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a29      	ldr	r2, [pc, #164]	@ (80010cc <HAL_ADC_MspInit+0xc0>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d14a      	bne.n	80010c2 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800102c:	4b28      	ldr	r3, [pc, #160]	@ (80010d0 <HAL_ADC_MspInit+0xc4>)
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	4a27      	ldr	r2, [pc, #156]	@ (80010d0 <HAL_ADC_MspInit+0xc4>)
 8001032:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001036:	6193      	str	r3, [r2, #24]
 8001038:	4b25      	ldr	r3, [pc, #148]	@ (80010d0 <HAL_ADC_MspInit+0xc4>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001044:	4b22      	ldr	r3, [pc, #136]	@ (80010d0 <HAL_ADC_MspInit+0xc4>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	4a21      	ldr	r2, [pc, #132]	@ (80010d0 <HAL_ADC_MspInit+0xc4>)
 800104a:	f043 0304 	orr.w	r3, r3, #4
 800104e:	6193      	str	r3, [r2, #24]
 8001050:	4b1f      	ldr	r3, [pc, #124]	@ (80010d0 <HAL_ADC_MspInit+0xc4>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f003 0304 	and.w	r3, r3, #4
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = MIC_Pin;
 800105c:	2301      	movs	r3, #1
 800105e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001060:	2303      	movs	r3, #3
 8001062:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(MIC_GPIO_Port, &GPIO_InitStruct);
 8001064:	f107 0310 	add.w	r3, r7, #16
 8001068:	4619      	mov	r1, r3
 800106a:	481a      	ldr	r0, [pc, #104]	@ (80010d4 <HAL_ADC_MspInit+0xc8>)
 800106c:	f001 fb9e 	bl	80027ac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001070:	4b19      	ldr	r3, [pc, #100]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 8001072:	4a1a      	ldr	r2, [pc, #104]	@ (80010dc <HAL_ADC_MspInit+0xd0>)
 8001074:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001076:	4b18      	ldr	r3, [pc, #96]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 8001078:	2200      	movs	r2, #0
 800107a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800107c:	4b16      	ldr	r3, [pc, #88]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001082:	4b15      	ldr	r3, [pc, #84]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 8001084:	2280      	movs	r2, #128	@ 0x80
 8001086:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001088:	4b13      	ldr	r3, [pc, #76]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 800108a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800108e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001090:	4b11      	ldr	r3, [pc, #68]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 8001092:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001096:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001098:	4b0f      	ldr	r3, [pc, #60]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 800109a:	2200      	movs	r2, #0
 800109c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800109e:	4b0e      	ldr	r3, [pc, #56]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 80010a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010a4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010a6:	480c      	ldr	r0, [pc, #48]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 80010a8:	f001 f8de 	bl	8002268 <HAL_DMA_Init>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80010b2:	f000 f929 	bl	8001308 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a07      	ldr	r2, [pc, #28]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 80010ba:	621a      	str	r2, [r3, #32]
 80010bc:	4a06      	ldr	r2, [pc, #24]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010c2:	bf00      	nop
 80010c4:	3720      	adds	r7, #32
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40012400 	.word	0x40012400
 80010d0:	40021000 	.word	0x40021000
 80010d4:	40010800 	.word	0x40010800
 80010d8:	200000e8 	.word	0x200000e8
 80010dc:	40020008 	.word	0x40020008

080010e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001118 <MX_DMA_Init+0x38>)
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001118 <MX_DMA_Init+0x38>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	6153      	str	r3, [r2, #20]
 80010f2:	4b09      	ldr	r3, [pc, #36]	@ (8001118 <MX_DMA_Init+0x38>)
 80010f4:	695b      	ldr	r3, [r3, #20]
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010fe:	2200      	movs	r2, #0
 8001100:	2100      	movs	r1, #0
 8001102:	200b      	movs	r0, #11
 8001104:	f001 f873 	bl	80021ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001108:	200b      	movs	r0, #11
 800110a:	f001 f88c 	bl	8002226 <HAL_NVIC_EnableIRQ>

}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40021000 	.word	0x40021000

0800111c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b088      	sub	sp, #32
 8001120:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001122:	f107 0310 	add.w	r3, r7, #16
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	605a      	str	r2, [r3, #4]
 800112c:	609a      	str	r2, [r3, #8]
 800112e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001130:	4b3a      	ldr	r3, [pc, #232]	@ (800121c <MX_GPIO_Init+0x100>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	4a39      	ldr	r2, [pc, #228]	@ (800121c <MX_GPIO_Init+0x100>)
 8001136:	f043 0310 	orr.w	r3, r3, #16
 800113a:	6193      	str	r3, [r2, #24]
 800113c:	4b37      	ldr	r3, [pc, #220]	@ (800121c <MX_GPIO_Init+0x100>)
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	f003 0310 	and.w	r3, r3, #16
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001148:	4b34      	ldr	r3, [pc, #208]	@ (800121c <MX_GPIO_Init+0x100>)
 800114a:	699b      	ldr	r3, [r3, #24]
 800114c:	4a33      	ldr	r2, [pc, #204]	@ (800121c <MX_GPIO_Init+0x100>)
 800114e:	f043 0320 	orr.w	r3, r3, #32
 8001152:	6193      	str	r3, [r2, #24]
 8001154:	4b31      	ldr	r3, [pc, #196]	@ (800121c <MX_GPIO_Init+0x100>)
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	f003 0320 	and.w	r3, r3, #32
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001160:	4b2e      	ldr	r3, [pc, #184]	@ (800121c <MX_GPIO_Init+0x100>)
 8001162:	699b      	ldr	r3, [r3, #24]
 8001164:	4a2d      	ldr	r2, [pc, #180]	@ (800121c <MX_GPIO_Init+0x100>)
 8001166:	f043 0304 	orr.w	r3, r3, #4
 800116a:	6193      	str	r3, [r2, #24]
 800116c:	4b2b      	ldr	r3, [pc, #172]	@ (800121c <MX_GPIO_Init+0x100>)
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	f003 0304 	and.w	r3, r3, #4
 8001174:	607b      	str	r3, [r7, #4]
 8001176:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001178:	4b28      	ldr	r3, [pc, #160]	@ (800121c <MX_GPIO_Init+0x100>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	4a27      	ldr	r2, [pc, #156]	@ (800121c <MX_GPIO_Init+0x100>)
 800117e:	f043 0308 	orr.w	r3, r3, #8
 8001182:	6193      	str	r3, [r2, #24]
 8001184:	4b25      	ldr	r3, [pc, #148]	@ (800121c <MX_GPIO_Init+0x100>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	f003 0308 	and.w	r3, r3, #8
 800118c:	603b      	str	r3, [r7, #0]
 800118e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD1_Pin, GPIO_PIN_RESET);
 8001190:	2200      	movs	r2, #0
 8001192:	2130      	movs	r1, #48	@ 0x30
 8001194:	4822      	ldr	r0, [pc, #136]	@ (8001220 <MX_GPIO_Init+0x104>)
 8001196:	f001 fca4 	bl	8002ae2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800119a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800119e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011a0:	4b20      	ldr	r3, [pc, #128]	@ (8001224 <MX_GPIO_Init+0x108>)
 80011a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a4:	2300      	movs	r3, #0
 80011a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011a8:	f107 0310 	add.w	r3, r7, #16
 80011ac:	4619      	mov	r1, r3
 80011ae:	481e      	ldr	r0, [pc, #120]	@ (8001228 <MX_GPIO_Init+0x10c>)
 80011b0:	f001 fafc 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pin : UART1_STATUS_Pin */
  GPIO_InitStruct.Pin = UART1_STATUS_Pin;
 80011b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ba:	2300      	movs	r3, #0
 80011bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(UART1_STATUS_GPIO_Port, &GPIO_InitStruct);
 80011c2:	f107 0310 	add.w	r3, r7, #16
 80011c6:	4619      	mov	r1, r3
 80011c8:	4815      	ldr	r0, [pc, #84]	@ (8001220 <MX_GPIO_Init+0x104>)
 80011ca:	f001 faef 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80011ce:	2380      	movs	r3, #128	@ 0x80
 80011d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80011da:	f107 0310 	add.w	r3, r7, #16
 80011de:	4619      	mov	r1, r3
 80011e0:	4811      	ldr	r0, [pc, #68]	@ (8001228 <MX_GPIO_Init+0x10c>)
 80011e2:	f001 fae3 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD1_Pin;
 80011e6:	2330      	movs	r3, #48	@ 0x30
 80011e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ea:	2301      	movs	r3, #1
 80011ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	2302      	movs	r3, #2
 80011f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f6:	f107 0310 	add.w	r3, r7, #16
 80011fa:	4619      	mov	r1, r3
 80011fc:	4808      	ldr	r0, [pc, #32]	@ (8001220 <MX_GPIO_Init+0x104>)
 80011fe:	f001 fad5 	bl	80027ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001202:	2200      	movs	r2, #0
 8001204:	2100      	movs	r1, #0
 8001206:	2028      	movs	r0, #40	@ 0x28
 8001208:	f000 fff1 	bl	80021ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800120c:	2028      	movs	r0, #40	@ 0x28
 800120e:	f001 f80a 	bl	8002226 <HAL_NVIC_EnableIRQ>

}
 8001212:	bf00      	nop
 8001214:	3720      	adds	r7, #32
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40021000 	.word	0x40021000
 8001220:	40010c00 	.word	0x40010c00
 8001224:	10110000 	.word	0x10110000
 8001228:	40011000 	.word	0x40011000

0800122c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  #if (1 == LOGGER_CONFIG_USE_SEMIHOSTING)

  	  initialise_monitor_handles();
 8001230:	f005 fb16 	bl	8006860 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001234:	f000 fae0 	bl	80017f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001238:	f000 f811 	bl	800125e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800123c:	f7ff ff6e 	bl	800111c <MX_GPIO_Init>
  MX_DMA_Init();
 8001240:	f7ff ff4e 	bl	80010e0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001244:	f000 fa08 	bl	8001658 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001248:	f000 f9dc 	bl	8001604 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800124c:	f7ff fea0 	bl	8000f90 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001250:	f000 f918 	bl	8001484 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  app_init();
 8001254:	f003 fd7e 	bl	8004d54 <app_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	app_update();
 8001258:	f003 fef6 	bl	8005048 <app_update>
 800125c:	e7fc      	b.n	8001258 <main+0x2c>

0800125e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	b094      	sub	sp, #80	@ 0x50
 8001262:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001264:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001268:	2228      	movs	r2, #40	@ 0x28
 800126a:	2100      	movs	r1, #0
 800126c:	4618      	mov	r0, r3
 800126e:	f005 fd7e 	bl	8006d6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	60da      	str	r2, [r3, #12]
 8001280:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001282:	1d3b      	adds	r3, r7, #4
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800128e:	2302      	movs	r3, #2
 8001290:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001292:	2301      	movs	r3, #1
 8001294:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001296:	2310      	movs	r3, #16
 8001298:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800129a:	2302      	movs	r3, #2
 800129c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800129e:	2300      	movs	r3, #0
 80012a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80012a2:	2300      	movs	r3, #0
 80012a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012aa:	4618      	mov	r0, r3
 80012ac:	f001 fc54 	bl	8002b58 <HAL_RCC_OscConfig>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80012b6:	f000 f827 	bl	8001308 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ba:	230f      	movs	r3, #15
 80012bc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012be:	2302      	movs	r3, #2
 80012c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c2:	2300      	movs	r3, #0
 80012c4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012ca:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012cc:	2300      	movs	r3, #0
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012d0:	f107 0314 	add.w	r3, r7, #20
 80012d4:	2100      	movs	r1, #0
 80012d6:	4618      	mov	r0, r3
 80012d8:	f001 fec0 	bl	800305c <HAL_RCC_ClockConfig>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80012e2:	f000 f811 	bl	8001308 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80012e6:	2302      	movs	r3, #2
 80012e8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	4618      	mov	r0, r3
 80012f2:	f002 f841 	bl	8003378 <HAL_RCCEx_PeriphCLKConfig>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80012fc:	f000 f804 	bl	8001308 <Error_Handler>
  }
}
 8001300:	bf00      	nop
 8001302:	3750      	adds	r7, #80	@ 0x50
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800130c:	b672      	cpsid	i
}
 800130e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001310:	bf00      	nop
 8001312:	e7fd      	b.n	8001310 <Error_Handler+0x8>

08001314 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800131a:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <HAL_MspInit+0x5c>)
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	4a14      	ldr	r2, [pc, #80]	@ (8001370 <HAL_MspInit+0x5c>)
 8001320:	f043 0301 	orr.w	r3, r3, #1
 8001324:	6193      	str	r3, [r2, #24]
 8001326:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <HAL_MspInit+0x5c>)
 8001328:	699b      	ldr	r3, [r3, #24]
 800132a:	f003 0301 	and.w	r3, r3, #1
 800132e:	60bb      	str	r3, [r7, #8]
 8001330:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001332:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <HAL_MspInit+0x5c>)
 8001334:	69db      	ldr	r3, [r3, #28]
 8001336:	4a0e      	ldr	r2, [pc, #56]	@ (8001370 <HAL_MspInit+0x5c>)
 8001338:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800133c:	61d3      	str	r3, [r2, #28]
 800133e:	4b0c      	ldr	r3, [pc, #48]	@ (8001370 <HAL_MspInit+0x5c>)
 8001340:	69db      	ldr	r3, [r3, #28]
 8001342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001346:	607b      	str	r3, [r7, #4]
 8001348:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800134a:	4b0a      	ldr	r3, [pc, #40]	@ (8001374 <HAL_MspInit+0x60>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	4a04      	ldr	r2, [pc, #16]	@ (8001374 <HAL_MspInit+0x60>)
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001366:	bf00      	nop
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	bc80      	pop	{r7}
 800136e:	4770      	bx	lr
 8001370:	40021000 	.word	0x40021000
 8001374:	40010000 	.word	0x40010000

08001378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800137c:	bf00      	nop
 800137e:	e7fd      	b.n	800137c <NMI_Handler+0x4>

08001380 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001384:	bf00      	nop
 8001386:	e7fd      	b.n	8001384 <HardFault_Handler+0x4>

08001388 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800138c:	bf00      	nop
 800138e:	e7fd      	b.n	800138c <MemManage_Handler+0x4>

08001390 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <BusFault_Handler+0x4>

08001398 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <UsageFault_Handler+0x4>

080013a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr

080013ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013b0:	bf00      	nop
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr

080013b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr

080013c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013c8:	f000 fa5c 	bl	8001884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  	HAL_SYSTICK_IRQHandler();
 80013cc:	f000 ff45 	bl	800225a <HAL_SYSTICK_IRQHandler>

  /* USER CODE END SysTick_IRQn 1 */
}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80013d8:	4802      	ldr	r0, [pc, #8]	@ (80013e4 <DMA1_Channel1_IRQHandler+0x10>)
 80013da:	f001 f8b3 	bl	8002544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	200000e8 	.word	0x200000e8

080013e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80013ec:	4802      	ldr	r0, [pc, #8]	@ (80013f8 <USART1_IRQHandler+0x10>)
 80013ee:	f002 ff47 	bl	8004280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000178 	.word	0x20000178

080013fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001400:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001404:	f001 fb86 	bl	8002b14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}

0800140c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001414:	4a14      	ldr	r2, [pc, #80]	@ (8001468 <_sbrk+0x5c>)
 8001416:	4b15      	ldr	r3, [pc, #84]	@ (800146c <_sbrk+0x60>)
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001420:	4b13      	ldr	r3, [pc, #76]	@ (8001470 <_sbrk+0x64>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d102      	bne.n	800142e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001428:	4b11      	ldr	r3, [pc, #68]	@ (8001470 <_sbrk+0x64>)
 800142a:	4a12      	ldr	r2, [pc, #72]	@ (8001474 <_sbrk+0x68>)
 800142c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800142e:	4b10      	ldr	r3, [pc, #64]	@ (8001470 <_sbrk+0x64>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4413      	add	r3, r2
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	429a      	cmp	r2, r3
 800143a:	d207      	bcs.n	800144c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800143c:	f005 fce6 	bl	8006e0c <__errno>
 8001440:	4603      	mov	r3, r0
 8001442:	220c      	movs	r2, #12
 8001444:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001446:	f04f 33ff 	mov.w	r3, #4294967295
 800144a:	e009      	b.n	8001460 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800144c:	4b08      	ldr	r3, [pc, #32]	@ (8001470 <_sbrk+0x64>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001452:	4b07      	ldr	r3, [pc, #28]	@ (8001470 <_sbrk+0x64>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4413      	add	r3, r2
 800145a:	4a05      	ldr	r2, [pc, #20]	@ (8001470 <_sbrk+0x64>)
 800145c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800145e:	68fb      	ldr	r3, [r7, #12]
}
 8001460:	4618      	mov	r0, r3
 8001462:	3718      	adds	r7, #24
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20005000 	.word	0x20005000
 800146c:	00000400 	.word	0x00000400
 8001470:	2000012c 	.word	0x2000012c
 8001474:	20000550 	.word	0x20000550

08001478 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	bc80      	pop	{r7}
 8001482:	4770      	bx	lr

08001484 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08e      	sub	sp, #56	@ 0x38
 8001488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800148a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]
 8001494:	609a      	str	r2, [r3, #8]
 8001496:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001498:	f107 0320 	add.w	r3, r7, #32
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014a2:	1d3b      	adds	r3, r7, #4
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	605a      	str	r2, [r3, #4]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	60da      	str	r2, [r3, #12]
 80014ae:	611a      	str	r2, [r3, #16]
 80014b0:	615a      	str	r2, [r3, #20]
 80014b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014b4:	4b2c      	ldr	r3, [pc, #176]	@ (8001568 <MX_TIM2_Init+0xe4>)
 80014b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 80014bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001568 <MX_TIM2_Init+0xe4>)
 80014be:	2207      	movs	r2, #7
 80014c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c2:	4b29      	ldr	r3, [pc, #164]	@ (8001568 <MX_TIM2_Init+0xe4>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80014c8:	4b27      	ldr	r3, [pc, #156]	@ (8001568 <MX_TIM2_Init+0xe4>)
 80014ca:	2263      	movs	r2, #99	@ 0x63
 80014cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ce:	4b26      	ldr	r3, [pc, #152]	@ (8001568 <MX_TIM2_Init+0xe4>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014d4:	4b24      	ldr	r3, [pc, #144]	@ (8001568 <MX_TIM2_Init+0xe4>)
 80014d6:	2280      	movs	r2, #128	@ 0x80
 80014d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014da:	4823      	ldr	r0, [pc, #140]	@ (8001568 <MX_TIM2_Init+0xe4>)
 80014dc:	f002 f802 	bl	80034e4 <HAL_TIM_Base_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80014e6:	f7ff ff0f 	bl	8001308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014f4:	4619      	mov	r1, r3
 80014f6:	481c      	ldr	r0, [pc, #112]	@ (8001568 <MX_TIM2_Init+0xe4>)
 80014f8:	f002 f9ec 	bl	80038d4 <HAL_TIM_ConfigClockSource>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001502:	f7ff ff01 	bl	8001308 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001506:	4818      	ldr	r0, [pc, #96]	@ (8001568 <MX_TIM2_Init+0xe4>)
 8001508:	f002 f88e 	bl	8003628 <HAL_TIM_OC_Init>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001512:	f7ff fef9 	bl	8001308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001516:	2320      	movs	r3, #32
 8001518:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800151a:	2300      	movs	r3, #0
 800151c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800151e:	f107 0320 	add.w	r3, r7, #32
 8001522:	4619      	mov	r1, r3
 8001524:	4810      	ldr	r0, [pc, #64]	@ (8001568 <MX_TIM2_Init+0xe4>)
 8001526:	f002 fd4d 	bl	8003fc4 <HAL_TIMEx_MasterConfigSynchronization>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001530:	f7ff feea 	bl	8001308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001534:	2330      	movs	r3, #48	@ 0x30
 8001536:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 99;
 8001538:	2363      	movs	r3, #99	@ 0x63
 800153a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800153c:	2300      	movs	r3, #0
 800153e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001544:	1d3b      	adds	r3, r7, #4
 8001546:	2204      	movs	r2, #4
 8001548:	4619      	mov	r1, r3
 800154a:	4807      	ldr	r0, [pc, #28]	@ (8001568 <MX_TIM2_Init+0xe4>)
 800154c:	f002 f966 	bl	800381c <HAL_TIM_OC_ConfigChannel>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001556:	f7ff fed7 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800155a:	4803      	ldr	r0, [pc, #12]	@ (8001568 <MX_TIM2_Init+0xe4>)
 800155c:	f000 f822 	bl	80015a4 <HAL_TIM_MspPostInit>

}
 8001560:	bf00      	nop
 8001562:	3738      	adds	r7, #56	@ 0x38
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000130 	.word	0x20000130

0800156c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800156c:	b480      	push	{r7}
 800156e:	b085      	sub	sp, #20
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800157c:	d10b      	bne.n	8001596 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800157e:	4b08      	ldr	r3, [pc, #32]	@ (80015a0 <HAL_TIM_Base_MspInit+0x34>)
 8001580:	69db      	ldr	r3, [r3, #28]
 8001582:	4a07      	ldr	r2, [pc, #28]	@ (80015a0 <HAL_TIM_Base_MspInit+0x34>)
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	61d3      	str	r3, [r2, #28]
 800158a:	4b05      	ldr	r3, [pc, #20]	@ (80015a0 <HAL_TIM_Base_MspInit+0x34>)
 800158c:	69db      	ldr	r3, [r3, #28]
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001596:	bf00      	nop
 8001598:	3714      	adds	r7, #20
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr
 80015a0:	40021000 	.word	0x40021000

080015a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b088      	sub	sp, #32
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ac:	f107 0310 	add.w	r3, r7, #16
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015c2:	d117      	bne.n	80015f4 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c4:	4b0d      	ldr	r3, [pc, #52]	@ (80015fc <HAL_TIM_MspPostInit+0x58>)
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	4a0c      	ldr	r2, [pc, #48]	@ (80015fc <HAL_TIM_MspPostInit+0x58>)
 80015ca:	f043 0304 	orr.w	r3, r3, #4
 80015ce:	6193      	str	r3, [r2, #24]
 80015d0:	4b0a      	ldr	r3, [pc, #40]	@ (80015fc <HAL_TIM_MspPostInit+0x58>)
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	f003 0304 	and.w	r3, r3, #4
 80015d8:	60fb      	str	r3, [r7, #12]
 80015da:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015dc:	2302      	movs	r3, #2
 80015de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e0:	2302      	movs	r3, #2
 80015e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e4:	2302      	movs	r3, #2
 80015e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e8:	f107 0310 	add.w	r3, r7, #16
 80015ec:	4619      	mov	r1, r3
 80015ee:	4804      	ldr	r0, [pc, #16]	@ (8001600 <HAL_TIM_MspPostInit+0x5c>)
 80015f0:	f001 f8dc 	bl	80027ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80015f4:	bf00      	nop
 80015f6:	3720      	adds	r7, #32
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40021000 	.word	0x40021000
 8001600:	40010800 	.word	0x40010800

08001604 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001608:	4b11      	ldr	r3, [pc, #68]	@ (8001650 <MX_USART1_UART_Init+0x4c>)
 800160a:	4a12      	ldr	r2, [pc, #72]	@ (8001654 <MX_USART1_UART_Init+0x50>)
 800160c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800160e:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <MX_USART1_UART_Init+0x4c>)
 8001610:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001614:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001616:	4b0e      	ldr	r3, [pc, #56]	@ (8001650 <MX_USART1_UART_Init+0x4c>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800161c:	4b0c      	ldr	r3, [pc, #48]	@ (8001650 <MX_USART1_UART_Init+0x4c>)
 800161e:	2200      	movs	r2, #0
 8001620:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001622:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <MX_USART1_UART_Init+0x4c>)
 8001624:	2200      	movs	r2, #0
 8001626:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001628:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <MX_USART1_UART_Init+0x4c>)
 800162a:	220c      	movs	r2, #12
 800162c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800162e:	4b08      	ldr	r3, [pc, #32]	@ (8001650 <MX_USART1_UART_Init+0x4c>)
 8001630:	2200      	movs	r2, #0
 8001632:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001634:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <MX_USART1_UART_Init+0x4c>)
 8001636:	2200      	movs	r2, #0
 8001638:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800163a:	4805      	ldr	r0, [pc, #20]	@ (8001650 <MX_USART1_UART_Init+0x4c>)
 800163c:	f002 fd20 	bl	8004080 <HAL_UART_Init>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001646:	f7ff fe5f 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000178 	.word	0x20000178
 8001654:	40013800 	.word	0x40013800

08001658 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800165c:	4b11      	ldr	r3, [pc, #68]	@ (80016a4 <MX_USART2_UART_Init+0x4c>)
 800165e:	4a12      	ldr	r2, [pc, #72]	@ (80016a8 <MX_USART2_UART_Init+0x50>)
 8001660:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001662:	4b10      	ldr	r3, [pc, #64]	@ (80016a4 <MX_USART2_UART_Init+0x4c>)
 8001664:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001668:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800166a:	4b0e      	ldr	r3, [pc, #56]	@ (80016a4 <MX_USART2_UART_Init+0x4c>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001670:	4b0c      	ldr	r3, [pc, #48]	@ (80016a4 <MX_USART2_UART_Init+0x4c>)
 8001672:	2200      	movs	r2, #0
 8001674:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001676:	4b0b      	ldr	r3, [pc, #44]	@ (80016a4 <MX_USART2_UART_Init+0x4c>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800167c:	4b09      	ldr	r3, [pc, #36]	@ (80016a4 <MX_USART2_UART_Init+0x4c>)
 800167e:	220c      	movs	r2, #12
 8001680:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001682:	4b08      	ldr	r3, [pc, #32]	@ (80016a4 <MX_USART2_UART_Init+0x4c>)
 8001684:	2200      	movs	r2, #0
 8001686:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001688:	4b06      	ldr	r3, [pc, #24]	@ (80016a4 <MX_USART2_UART_Init+0x4c>)
 800168a:	2200      	movs	r2, #0
 800168c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800168e:	4805      	ldr	r0, [pc, #20]	@ (80016a4 <MX_USART2_UART_Init+0x4c>)
 8001690:	f002 fcf6 	bl	8004080 <HAL_UART_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800169a:	f7ff fe35 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	200001c0 	.word	0x200001c0
 80016a8:	40004400 	.word	0x40004400

080016ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	@ 0x28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 0318 	add.w	r3, r7, #24
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a35      	ldr	r2, [pc, #212]	@ (800179c <HAL_UART_MspInit+0xf0>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d13a      	bne.n	8001742 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016cc:	4b34      	ldr	r3, [pc, #208]	@ (80017a0 <HAL_UART_MspInit+0xf4>)
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	4a33      	ldr	r2, [pc, #204]	@ (80017a0 <HAL_UART_MspInit+0xf4>)
 80016d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016d6:	6193      	str	r3, [r2, #24]
 80016d8:	4b31      	ldr	r3, [pc, #196]	@ (80017a0 <HAL_UART_MspInit+0xf4>)
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016e0:	617b      	str	r3, [r7, #20]
 80016e2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e4:	4b2e      	ldr	r3, [pc, #184]	@ (80017a0 <HAL_UART_MspInit+0xf4>)
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	4a2d      	ldr	r2, [pc, #180]	@ (80017a0 <HAL_UART_MspInit+0xf4>)
 80016ea:	f043 0304 	orr.w	r3, r3, #4
 80016ee:	6193      	str	r3, [r2, #24]
 80016f0:	4b2b      	ldr	r3, [pc, #172]	@ (80017a0 <HAL_UART_MspInit+0xf4>)
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	f003 0304 	and.w	r3, r3, #4
 80016f8:	613b      	str	r3, [r7, #16]
 80016fa:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = UART1_TX_Pin;
 80016fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001700:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001702:	2302      	movs	r3, #2
 8001704:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001706:	2303      	movs	r3, #3
 8001708:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(UART1_TX_GPIO_Port, &GPIO_InitStruct);
 800170a:	f107 0318 	add.w	r3, r7, #24
 800170e:	4619      	mov	r1, r3
 8001710:	4824      	ldr	r0, [pc, #144]	@ (80017a4 <HAL_UART_MspInit+0xf8>)
 8001712:	f001 f84b 	bl	80027ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = UART1_RX_Pin;
 8001716:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800171a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800171c:	2300      	movs	r3, #0
 800171e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(UART1_RX_GPIO_Port, &GPIO_InitStruct);
 8001724:	f107 0318 	add.w	r3, r7, #24
 8001728:	4619      	mov	r1, r3
 800172a:	481e      	ldr	r0, [pc, #120]	@ (80017a4 <HAL_UART_MspInit+0xf8>)
 800172c:	f001 f83e 	bl	80027ac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001730:	2200      	movs	r2, #0
 8001732:	2100      	movs	r1, #0
 8001734:	2025      	movs	r0, #37	@ 0x25
 8001736:	f000 fd5a 	bl	80021ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800173a:	2025      	movs	r0, #37	@ 0x25
 800173c:	f000 fd73 	bl	8002226 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001740:	e028      	b.n	8001794 <HAL_UART_MspInit+0xe8>
  else if(uartHandle->Instance==USART2)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a18      	ldr	r2, [pc, #96]	@ (80017a8 <HAL_UART_MspInit+0xfc>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d123      	bne.n	8001794 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_USART2_CLK_ENABLE();
 800174c:	4b14      	ldr	r3, [pc, #80]	@ (80017a0 <HAL_UART_MspInit+0xf4>)
 800174e:	69db      	ldr	r3, [r3, #28]
 8001750:	4a13      	ldr	r2, [pc, #76]	@ (80017a0 <HAL_UART_MspInit+0xf4>)
 8001752:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001756:	61d3      	str	r3, [r2, #28]
 8001758:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <HAL_UART_MspInit+0xf4>)
 800175a:	69db      	ldr	r3, [r3, #28]
 800175c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001764:	4b0e      	ldr	r3, [pc, #56]	@ (80017a0 <HAL_UART_MspInit+0xf4>)
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	4a0d      	ldr	r2, [pc, #52]	@ (80017a0 <HAL_UART_MspInit+0xf4>)
 800176a:	f043 0304 	orr.w	r3, r3, #4
 800176e:	6193      	str	r3, [r2, #24]
 8001770:	4b0b      	ldr	r3, [pc, #44]	@ (80017a0 <HAL_UART_MspInit+0xf4>)
 8001772:	699b      	ldr	r3, [r3, #24]
 8001774:	f003 0304 	and.w	r3, r3, #4
 8001778:	60bb      	str	r3, [r7, #8]
 800177a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART2_TX2_Pin|UART2_RX_Pin;
 800177c:	230c      	movs	r3, #12
 800177e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001780:	2302      	movs	r3, #2
 8001782:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001784:	2302      	movs	r3, #2
 8001786:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001788:	f107 0318 	add.w	r3, r7, #24
 800178c:	4619      	mov	r1, r3
 800178e:	4805      	ldr	r0, [pc, #20]	@ (80017a4 <HAL_UART_MspInit+0xf8>)
 8001790:	f001 f80c 	bl	80027ac <HAL_GPIO_Init>
}
 8001794:	bf00      	nop
 8001796:	3728      	adds	r7, #40	@ 0x28
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40013800 	.word	0x40013800
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40010800 	.word	0x40010800
 80017a8:	40004400 	.word	0x40004400

080017ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017ac:	f7ff fe64 	bl	8001478 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017b0:	480b      	ldr	r0, [pc, #44]	@ (80017e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017b2:	490c      	ldr	r1, [pc, #48]	@ (80017e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80017b4:	4a0c      	ldr	r2, [pc, #48]	@ (80017e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80017b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b8:	e002      	b.n	80017c0 <LoopCopyDataInit>

080017ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017be:	3304      	adds	r3, #4

080017c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c4:	d3f9      	bcc.n	80017ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017c6:	4a09      	ldr	r2, [pc, #36]	@ (80017ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017c8:	4c09      	ldr	r4, [pc, #36]	@ (80017f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017cc:	e001      	b.n	80017d2 <LoopFillZerobss>

080017ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017d0:	3204      	adds	r2, #4

080017d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d4:	d3fb      	bcc.n	80017ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017d6:	f005 fb1f 	bl	8006e18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017da:	f7ff fd27 	bl	800122c <main>
  bx lr
 80017de:	4770      	bx	lr
  ldr r0, =_sdata
 80017e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e4:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80017e8:	08008fc0 	.word	0x08008fc0
  ldr r2, =_sbss
 80017ec:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 80017f0:	20000550 	.word	0x20000550

080017f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017f4:	e7fe      	b.n	80017f4 <ADC1_2_IRQHandler>
	...

080017f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017fc:	4b08      	ldr	r3, [pc, #32]	@ (8001820 <HAL_Init+0x28>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a07      	ldr	r2, [pc, #28]	@ (8001820 <HAL_Init+0x28>)
 8001802:	f043 0310 	orr.w	r3, r3, #16
 8001806:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001808:	2003      	movs	r0, #3
 800180a:	f000 fce5 	bl	80021d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800180e:	2000      	movs	r0, #0
 8001810:	f000 f808 	bl	8001824 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001814:	f7ff fd7e 	bl	8001314 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40022000 	.word	0x40022000

08001824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800182c:	4b12      	ldr	r3, [pc, #72]	@ (8001878 <HAL_InitTick+0x54>)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	4b12      	ldr	r3, [pc, #72]	@ (800187c <HAL_InitTick+0x58>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	4619      	mov	r1, r3
 8001836:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800183a:	fbb3 f3f1 	udiv	r3, r3, r1
 800183e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001842:	4618      	mov	r0, r3
 8001844:	f000 fcfd 	bl	8002242 <HAL_SYSTICK_Config>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e00e      	b.n	8001870 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2b0f      	cmp	r3, #15
 8001856:	d80a      	bhi.n	800186e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001858:	2200      	movs	r2, #0
 800185a:	6879      	ldr	r1, [r7, #4]
 800185c:	f04f 30ff 	mov.w	r0, #4294967295
 8001860:	f000 fcc5 	bl	80021ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001864:	4a06      	ldr	r2, [pc, #24]	@ (8001880 <HAL_InitTick+0x5c>)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800186a:	2300      	movs	r3, #0
 800186c:	e000      	b.n	8001870 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
}
 8001870:	4618      	mov	r0, r3
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20000000 	.word	0x20000000
 800187c:	20000008 	.word	0x20000008
 8001880:	20000004 	.word	0x20000004

08001884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <HAL_IncTick+0x1c>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	4b05      	ldr	r3, [pc, #20]	@ (80018a4 <HAL_IncTick+0x20>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4413      	add	r3, r2
 8001894:	4a03      	ldr	r2, [pc, #12]	@ (80018a4 <HAL_IncTick+0x20>)
 8001896:	6013      	str	r3, [r2, #0]
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	20000008 	.word	0x20000008
 80018a4:	20000208 	.word	0x20000208

080018a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return uwTick;
 80018ac:	4b02      	ldr	r3, [pc, #8]	@ (80018b8 <HAL_GetTick+0x10>)
 80018ae:	681b      	ldr	r3, [r3, #0]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr
 80018b8:	20000208 	.word	0x20000208

080018bc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018c4:	2300      	movs	r3, #0
 80018c6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80018c8:	2300      	movs	r3, #0
 80018ca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80018d0:	2300      	movs	r3, #0
 80018d2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e0be      	b.n	8001a5c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d109      	bne.n	8001900 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2200      	movs	r2, #0
 80018f0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2200      	movs	r2, #0
 80018f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f7ff fb86 	bl	800100c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f000 faf5 	bl	8001ef0 <ADC_ConversionStop_Disable>
 8001906:	4603      	mov	r3, r0
 8001908:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190e:	f003 0310 	and.w	r3, r3, #16
 8001912:	2b00      	cmp	r3, #0
 8001914:	f040 8099 	bne.w	8001a4a <HAL_ADC_Init+0x18e>
 8001918:	7dfb      	ldrb	r3, [r7, #23]
 800191a:	2b00      	cmp	r3, #0
 800191c:	f040 8095 	bne.w	8001a4a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001924:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001928:	f023 0302 	bic.w	r3, r3, #2
 800192c:	f043 0202 	orr.w	r2, r3, #2
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800193c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	7b1b      	ldrb	r3, [r3, #12]
 8001942:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001944:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001946:	68ba      	ldr	r2, [r7, #8]
 8001948:	4313      	orrs	r3, r2
 800194a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001954:	d003      	beq.n	800195e <HAL_ADC_Init+0xa2>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d102      	bne.n	8001964 <HAL_ADC_Init+0xa8>
 800195e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001962:	e000      	b.n	8001966 <HAL_ADC_Init+0xaa>
 8001964:	2300      	movs	r3, #0
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	4313      	orrs	r3, r2
 800196a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	7d1b      	ldrb	r3, [r3, #20]
 8001970:	2b01      	cmp	r3, #1
 8001972:	d119      	bne.n	80019a8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	7b1b      	ldrb	r3, [r3, #12]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d109      	bne.n	8001990 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	3b01      	subs	r3, #1
 8001982:	035a      	lsls	r2, r3, #13
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	4313      	orrs	r3, r2
 8001988:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	e00b      	b.n	80019a8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001994:	f043 0220 	orr.w	r2, r3, #32
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019a0:	f043 0201 	orr.w	r2, r3, #1
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	430a      	orrs	r2, r1
 80019ba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	689a      	ldr	r2, [r3, #8]
 80019c2:	4b28      	ldr	r3, [pc, #160]	@ (8001a64 <HAL_ADC_Init+0x1a8>)
 80019c4:	4013      	ands	r3, r2
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	6812      	ldr	r2, [r2, #0]
 80019ca:	68b9      	ldr	r1, [r7, #8]
 80019cc:	430b      	orrs	r3, r1
 80019ce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019d8:	d003      	beq.n	80019e2 <HAL_ADC_Init+0x126>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d104      	bne.n	80019ec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	691b      	ldr	r3, [r3, #16]
 80019e6:	3b01      	subs	r3, #1
 80019e8:	051b      	lsls	r3, r3, #20
 80019ea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019f2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	68fa      	ldr	r2, [r7, #12]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <HAL_ADC_Init+0x1ac>)
 8001a08:	4013      	ands	r3, r2
 8001a0a:	68ba      	ldr	r2, [r7, #8]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d10b      	bne.n	8001a28 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1a:	f023 0303 	bic.w	r3, r3, #3
 8001a1e:	f043 0201 	orr.w	r2, r3, #1
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a26:	e018      	b.n	8001a5a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2c:	f023 0312 	bic.w	r3, r3, #18
 8001a30:	f043 0210 	orr.w	r2, r3, #16
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a3c:	f043 0201 	orr.w	r2, r3, #1
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a48:	e007      	b.n	8001a5a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a4e:	f043 0210 	orr.w	r2, r3, #16
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001a5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3718      	adds	r7, #24
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	ffe1f7fd 	.word	0xffe1f7fd
 8001a68:	ff1f0efe 	.word	0xff1f0efe

08001a6c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a64      	ldr	r2, [pc, #400]	@ (8001c14 <HAL_ADC_Start_DMA+0x1a8>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d004      	beq.n	8001a90 <HAL_ADC_Start_DMA+0x24>
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a63      	ldr	r2, [pc, #396]	@ (8001c18 <HAL_ADC_Start_DMA+0x1ac>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d106      	bne.n	8001a9e <HAL_ADC_Start_DMA+0x32>
 8001a90:	4b60      	ldr	r3, [pc, #384]	@ (8001c14 <HAL_ADC_Start_DMA+0x1a8>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	f040 80b3 	bne.w	8001c04 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d101      	bne.n	8001aac <HAL_ADC_Start_DMA+0x40>
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	e0ae      	b.n	8001c0a <HAL_ADC_Start_DMA+0x19e>
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001ab4:	68f8      	ldr	r0, [r7, #12]
 8001ab6:	f000 f9c1 	bl	8001e3c <ADC_Enable>
 8001aba:	4603      	mov	r3, r0
 8001abc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001abe:	7dfb      	ldrb	r3, [r7, #23]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	f040 809a 	bne.w	8001bfa <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aca:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001ace:	f023 0301 	bic.w	r3, r3, #1
 8001ad2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a4e      	ldr	r2, [pc, #312]	@ (8001c18 <HAL_ADC_Start_DMA+0x1ac>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d105      	bne.n	8001af0 <HAL_ADC_Start_DMA+0x84>
 8001ae4:	4b4b      	ldr	r3, [pc, #300]	@ (8001c14 <HAL_ADC_Start_DMA+0x1a8>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d115      	bne.n	8001b1c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001af4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d026      	beq.n	8001b58 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b0e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b12:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b1a:	e01d      	b.n	8001b58 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b20:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a39      	ldr	r2, [pc, #228]	@ (8001c14 <HAL_ADC_Start_DMA+0x1a8>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d004      	beq.n	8001b3c <HAL_ADC_Start_DMA+0xd0>
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a38      	ldr	r2, [pc, #224]	@ (8001c18 <HAL_ADC_Start_DMA+0x1ac>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d10d      	bne.n	8001b58 <HAL_ADC_Start_DMA+0xec>
 8001b3c:	4b35      	ldr	r3, [pc, #212]	@ (8001c14 <HAL_ADC_Start_DMA+0x1a8>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d007      	beq.n	8001b58 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b4c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b50:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d006      	beq.n	8001b72 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b68:	f023 0206 	bic.w	r2, r3, #6
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b70:	e002      	b.n	8001b78 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2200      	movs	r2, #0
 8001b76:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6a1b      	ldr	r3, [r3, #32]
 8001b84:	4a25      	ldr	r2, [pc, #148]	@ (8001c1c <HAL_ADC_Start_DMA+0x1b0>)
 8001b86:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	4a24      	ldr	r2, [pc, #144]	@ (8001c20 <HAL_ADC_Start_DMA+0x1b4>)
 8001b8e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6a1b      	ldr	r3, [r3, #32]
 8001b94:	4a23      	ldr	r2, [pc, #140]	@ (8001c24 <HAL_ADC_Start_DMA+0x1b8>)
 8001b96:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f06f 0202 	mvn.w	r2, #2
 8001ba0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	689a      	ldr	r2, [r3, #8]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001bb0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6a18      	ldr	r0, [r3, #32]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	334c      	adds	r3, #76	@ 0x4c
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	68ba      	ldr	r2, [r7, #8]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f000 fbab 	bl	800231c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001bd0:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001bd4:	d108      	bne.n	8001be8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	689a      	ldr	r2, [r3, #8]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001be4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001be6:	e00f      	b.n	8001c08 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	689a      	ldr	r2, [r3, #8]
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001bf6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001bf8:	e006      	b.n	8001c08 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001c02:	e001      	b.n	8001c08 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c08:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3718      	adds	r7, #24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40012400 	.word	0x40012400
 8001c18:	40012800 	.word	0x40012800
 8001c1c:	08001f73 	.word	0x08001f73
 8001c20:	08001fef 	.word	0x08001fef
 8001c24:	0800200b 	.word	0x0800200b

08001c28 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bc80      	pop	{r7}
 8001c38:	4770      	bx	lr

08001c3a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001c42:	bf00      	nop
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bc80      	pop	{r7}
 8001c4a:	4770      	bx	lr

08001c4c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c56:	2300      	movs	r3, #0
 8001c58:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d101      	bne.n	8001c6c <HAL_ADC_ConfigChannel+0x20>
 8001c68:	2302      	movs	r3, #2
 8001c6a:	e0dc      	b.n	8001e26 <HAL_ADC_ConfigChannel+0x1da>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	2b06      	cmp	r3, #6
 8001c7a:	d81c      	bhi.n	8001cb6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	685a      	ldr	r2, [r3, #4]
 8001c86:	4613      	mov	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	4413      	add	r3, r2
 8001c8c:	3b05      	subs	r3, #5
 8001c8e:	221f      	movs	r2, #31
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	43db      	mvns	r3, r3
 8001c96:	4019      	ands	r1, r3
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	6818      	ldr	r0, [r3, #0]
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685a      	ldr	r2, [r3, #4]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4413      	add	r3, r2
 8001ca6:	3b05      	subs	r3, #5
 8001ca8:	fa00 f203 	lsl.w	r2, r0, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	430a      	orrs	r2, r1
 8001cb2:	635a      	str	r2, [r3, #52]	@ 0x34
 8001cb4:	e03c      	b.n	8001d30 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	2b0c      	cmp	r3, #12
 8001cbc:	d81c      	bhi.n	8001cf8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685a      	ldr	r2, [r3, #4]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	4413      	add	r3, r2
 8001cce:	3b23      	subs	r3, #35	@ 0x23
 8001cd0:	221f      	movs	r2, #31
 8001cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	4019      	ands	r1, r3
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	6818      	ldr	r0, [r3, #0]
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685a      	ldr	r2, [r3, #4]
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4413      	add	r3, r2
 8001ce8:	3b23      	subs	r3, #35	@ 0x23
 8001cea:	fa00 f203 	lsl.w	r2, r0, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	430a      	orrs	r2, r1
 8001cf4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001cf6:	e01b      	b.n	8001d30 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	4613      	mov	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4413      	add	r3, r2
 8001d08:	3b41      	subs	r3, #65	@ 0x41
 8001d0a:	221f      	movs	r2, #31
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	43db      	mvns	r3, r3
 8001d12:	4019      	ands	r1, r3
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	6818      	ldr	r0, [r3, #0]
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	3b41      	subs	r3, #65	@ 0x41
 8001d24:	fa00 f203 	lsl.w	r2, r0, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2b09      	cmp	r3, #9
 8001d36:	d91c      	bls.n	8001d72 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	68d9      	ldr	r1, [r3, #12]
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	4613      	mov	r3, r2
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	4413      	add	r3, r2
 8001d48:	3b1e      	subs	r3, #30
 8001d4a:	2207      	movs	r2, #7
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	43db      	mvns	r3, r3
 8001d52:	4019      	ands	r1, r3
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	6898      	ldr	r0, [r3, #8]
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	4413      	add	r3, r2
 8001d62:	3b1e      	subs	r3, #30
 8001d64:	fa00 f203 	lsl.w	r2, r0, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	430a      	orrs	r2, r1
 8001d6e:	60da      	str	r2, [r3, #12]
 8001d70:	e019      	b.n	8001da6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	6919      	ldr	r1, [r3, #16]
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4413      	add	r3, r2
 8001d82:	2207      	movs	r2, #7
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	4019      	ands	r1, r3
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	6898      	ldr	r0, [r3, #8]
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	4613      	mov	r3, r2
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	4413      	add	r3, r2
 8001d9a:	fa00 f203 	lsl.w	r2, r0, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	430a      	orrs	r2, r1
 8001da4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2b10      	cmp	r3, #16
 8001dac:	d003      	beq.n	8001db6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001db2:	2b11      	cmp	r3, #17
 8001db4:	d132      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a1d      	ldr	r2, [pc, #116]	@ (8001e30 <HAL_ADC_ConfigChannel+0x1e4>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d125      	bne.n	8001e0c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d126      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	689a      	ldr	r2, [r3, #8]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001ddc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2b10      	cmp	r3, #16
 8001de4:	d11a      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001de6:	4b13      	ldr	r3, [pc, #76]	@ (8001e34 <HAL_ADC_ConfigChannel+0x1e8>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a13      	ldr	r2, [pc, #76]	@ (8001e38 <HAL_ADC_ConfigChannel+0x1ec>)
 8001dec:	fba2 2303 	umull	r2, r3, r2, r3
 8001df0:	0c9a      	lsrs	r2, r3, #18
 8001df2:	4613      	mov	r3, r2
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	4413      	add	r3, r2
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001dfc:	e002      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	3b01      	subs	r3, #1
 8001e02:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1f9      	bne.n	8001dfe <HAL_ADC_ConfigChannel+0x1b2>
 8001e0a:	e007      	b.n	8001e1c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e10:	f043 0220 	orr.w	r2, r3, #32
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3714      	adds	r7, #20
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr
 8001e30:	40012400 	.word	0x40012400
 8001e34:	20000000 	.word	0x20000000
 8001e38:	431bde83 	.word	0x431bde83

08001e3c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e44:	2300      	movs	r3, #0
 8001e46:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d040      	beq.n	8001edc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	689a      	ldr	r2, [r3, #8]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f042 0201 	orr.w	r2, r2, #1
 8001e68:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e6a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ee8 <ADC_Enable+0xac>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a1f      	ldr	r2, [pc, #124]	@ (8001eec <ADC_Enable+0xb0>)
 8001e70:	fba2 2303 	umull	r2, r3, r2, r3
 8001e74:	0c9b      	lsrs	r3, r3, #18
 8001e76:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001e78:	e002      	b.n	8001e80 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d1f9      	bne.n	8001e7a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e86:	f7ff fd0f 	bl	80018a8 <HAL_GetTick>
 8001e8a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001e8c:	e01f      	b.n	8001ece <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001e8e:	f7ff fd0b 	bl	80018a8 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d918      	bls.n	8001ece <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d011      	beq.n	8001ece <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eae:	f043 0210 	orr.w	r2, r3, #16
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eba:	f043 0201 	orr.w	r2, r3, #1
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e007      	b.n	8001ede <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f003 0301 	and.w	r3, r3, #1
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d1d8      	bne.n	8001e8e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000000 	.word	0x20000000
 8001eec:	431bde83 	.word	0x431bde83

08001ef0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d12e      	bne.n	8001f68 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	689a      	ldr	r2, [r3, #8]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 0201 	bic.w	r2, r2, #1
 8001f18:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f1a:	f7ff fcc5 	bl	80018a8 <HAL_GetTick>
 8001f1e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f20:	e01b      	b.n	8001f5a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f22:	f7ff fcc1 	bl	80018a8 <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d914      	bls.n	8001f5a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d10d      	bne.n	8001f5a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f42:	f043 0210 	orr.w	r2, r3, #16
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f4e:	f043 0201 	orr.w	r2, r3, #1
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e007      	b.n	8001f6a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d0dc      	beq.n	8001f22 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b084      	sub	sp, #16
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f7e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f84:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d127      	bne.n	8001fdc <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f90:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001fa2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001fa6:	d115      	bne.n	8001fd4 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d111      	bne.n	8001fd4 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d105      	bne.n	8001fd4 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fcc:	f043 0201 	orr.w	r2, r3, #1
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001fd4:	68f8      	ldr	r0, [r7, #12]
 8001fd6:	f003 fed9 	bl	8005d8c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001fda:	e004      	b.n	8001fe6 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6a1b      	ldr	r3, [r3, #32]
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	4798      	blx	r3
}
 8001fe6:	bf00      	nop
 8001fe8:	3710      	adds	r7, #16
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b084      	sub	sp, #16
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffa:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ffc:	68f8      	ldr	r0, [r7, #12]
 8001ffe:	f7ff fe13 	bl	8001c28 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002002:	bf00      	nop
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b084      	sub	sp, #16
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002016:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800201c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002028:	f043 0204 	orr.w	r2, r3, #4
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002030:	68f8      	ldr	r0, [r7, #12]
 8002032:	f7ff fe02 	bl	8001c3a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002036:	bf00      	nop
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
	...

08002040 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002050:	4b0c      	ldr	r3, [pc, #48]	@ (8002084 <__NVIC_SetPriorityGrouping+0x44>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002056:	68ba      	ldr	r2, [r7, #8]
 8002058:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800205c:	4013      	ands	r3, r2
 800205e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002068:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800206c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002070:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002072:	4a04      	ldr	r2, [pc, #16]	@ (8002084 <__NVIC_SetPriorityGrouping+0x44>)
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	60d3      	str	r3, [r2, #12]
}
 8002078:	bf00      	nop
 800207a:	3714      	adds	r7, #20
 800207c:	46bd      	mov	sp, r7
 800207e:	bc80      	pop	{r7}
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	e000ed00 	.word	0xe000ed00

08002088 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800208c:	4b04      	ldr	r3, [pc, #16]	@ (80020a0 <__NVIC_GetPriorityGrouping+0x18>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	0a1b      	lsrs	r3, r3, #8
 8002092:	f003 0307 	and.w	r3, r3, #7
}
 8002096:	4618      	mov	r0, r3
 8002098:	46bd      	mov	sp, r7
 800209a:	bc80      	pop	{r7}
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	e000ed00 	.word	0xe000ed00

080020a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	db0b      	blt.n	80020ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020b6:	79fb      	ldrb	r3, [r7, #7]
 80020b8:	f003 021f 	and.w	r2, r3, #31
 80020bc:	4906      	ldr	r1, [pc, #24]	@ (80020d8 <__NVIC_EnableIRQ+0x34>)
 80020be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c2:	095b      	lsrs	r3, r3, #5
 80020c4:	2001      	movs	r0, #1
 80020c6:	fa00 f202 	lsl.w	r2, r0, r2
 80020ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr
 80020d8:	e000e100 	.word	0xe000e100

080020dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	6039      	str	r1, [r7, #0]
 80020e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	db0a      	blt.n	8002106 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	b2da      	uxtb	r2, r3
 80020f4:	490c      	ldr	r1, [pc, #48]	@ (8002128 <__NVIC_SetPriority+0x4c>)
 80020f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fa:	0112      	lsls	r2, r2, #4
 80020fc:	b2d2      	uxtb	r2, r2
 80020fe:	440b      	add	r3, r1
 8002100:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002104:	e00a      	b.n	800211c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	b2da      	uxtb	r2, r3
 800210a:	4908      	ldr	r1, [pc, #32]	@ (800212c <__NVIC_SetPriority+0x50>)
 800210c:	79fb      	ldrb	r3, [r7, #7]
 800210e:	f003 030f 	and.w	r3, r3, #15
 8002112:	3b04      	subs	r3, #4
 8002114:	0112      	lsls	r2, r2, #4
 8002116:	b2d2      	uxtb	r2, r2
 8002118:	440b      	add	r3, r1
 800211a:	761a      	strb	r2, [r3, #24]
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	bc80      	pop	{r7}
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	e000e100 	.word	0xe000e100
 800212c:	e000ed00 	.word	0xe000ed00

08002130 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002130:	b480      	push	{r7}
 8002132:	b089      	sub	sp, #36	@ 0x24
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f003 0307 	and.w	r3, r3, #7
 8002142:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	f1c3 0307 	rsb	r3, r3, #7
 800214a:	2b04      	cmp	r3, #4
 800214c:	bf28      	it	cs
 800214e:	2304      	movcs	r3, #4
 8002150:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	3304      	adds	r3, #4
 8002156:	2b06      	cmp	r3, #6
 8002158:	d902      	bls.n	8002160 <NVIC_EncodePriority+0x30>
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	3b03      	subs	r3, #3
 800215e:	e000      	b.n	8002162 <NVIC_EncodePriority+0x32>
 8002160:	2300      	movs	r3, #0
 8002162:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002164:	f04f 32ff 	mov.w	r2, #4294967295
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	43da      	mvns	r2, r3
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	401a      	ands	r2, r3
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002178:	f04f 31ff 	mov.w	r1, #4294967295
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	fa01 f303 	lsl.w	r3, r1, r3
 8002182:	43d9      	mvns	r1, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002188:	4313      	orrs	r3, r2
         );
}
 800218a:	4618      	mov	r0, r3
 800218c:	3724      	adds	r7, #36	@ 0x24
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr

08002194 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3b01      	subs	r3, #1
 80021a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021a4:	d301      	bcc.n	80021aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021a6:	2301      	movs	r3, #1
 80021a8:	e00f      	b.n	80021ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021aa:	4a0a      	ldr	r2, [pc, #40]	@ (80021d4 <SysTick_Config+0x40>)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	3b01      	subs	r3, #1
 80021b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021b2:	210f      	movs	r1, #15
 80021b4:	f04f 30ff 	mov.w	r0, #4294967295
 80021b8:	f7ff ff90 	bl	80020dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021bc:	4b05      	ldr	r3, [pc, #20]	@ (80021d4 <SysTick_Config+0x40>)
 80021be:	2200      	movs	r2, #0
 80021c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021c2:	4b04      	ldr	r3, [pc, #16]	@ (80021d4 <SysTick_Config+0x40>)
 80021c4:	2207      	movs	r2, #7
 80021c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	e000e010 	.word	0xe000e010

080021d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f7ff ff2d 	bl	8002040 <__NVIC_SetPriorityGrouping>
}
 80021e6:	bf00      	nop
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b086      	sub	sp, #24
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	4603      	mov	r3, r0
 80021f6:	60b9      	str	r1, [r7, #8]
 80021f8:	607a      	str	r2, [r7, #4]
 80021fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021fc:	2300      	movs	r3, #0
 80021fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002200:	f7ff ff42 	bl	8002088 <__NVIC_GetPriorityGrouping>
 8002204:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	68b9      	ldr	r1, [r7, #8]
 800220a:	6978      	ldr	r0, [r7, #20]
 800220c:	f7ff ff90 	bl	8002130 <NVIC_EncodePriority>
 8002210:	4602      	mov	r2, r0
 8002212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002216:	4611      	mov	r1, r2
 8002218:	4618      	mov	r0, r3
 800221a:	f7ff ff5f 	bl	80020dc <__NVIC_SetPriority>
}
 800221e:	bf00      	nop
 8002220:	3718      	adds	r7, #24
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	b082      	sub	sp, #8
 800222a:	af00      	add	r7, sp, #0
 800222c:	4603      	mov	r3, r0
 800222e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002234:	4618      	mov	r0, r3
 8002236:	f7ff ff35 	bl	80020a4 <__NVIC_EnableIRQ>
}
 800223a:	bf00      	nop
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b082      	sub	sp, #8
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f7ff ffa2 	bl	8002194 <SysTick_Config>
 8002250:	4603      	mov	r3, r0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800225e:	f002 ff75 	bl	800514c <HAL_SYSTICK_Callback>
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
	...

08002268 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002268:	b480      	push	{r7}
 800226a:	b085      	sub	sp, #20
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002270:	2300      	movs	r3, #0
 8002272:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d101      	bne.n	800227e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e043      	b.n	8002306 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	461a      	mov	r2, r3
 8002284:	4b22      	ldr	r3, [pc, #136]	@ (8002310 <HAL_DMA_Init+0xa8>)
 8002286:	4413      	add	r3, r2
 8002288:	4a22      	ldr	r2, [pc, #136]	@ (8002314 <HAL_DMA_Init+0xac>)
 800228a:	fba2 2303 	umull	r2, r3, r2, r3
 800228e:	091b      	lsrs	r3, r3, #4
 8002290:	009a      	lsls	r2, r3, #2
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a1f      	ldr	r2, [pc, #124]	@ (8002318 <HAL_DMA_Init+0xb0>)
 800229a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2202      	movs	r2, #2
 80022a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80022b2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80022b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80022c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80022e0:	68fa      	ldr	r2, [r7, #12]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	bc80      	pop	{r7}
 800230e:	4770      	bx	lr
 8002310:	bffdfff8 	.word	0xbffdfff8
 8002314:	cccccccd 	.word	0xcccccccd
 8002318:	40020000 	.word	0x40020000

0800231c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b086      	sub	sp, #24
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
 8002328:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800232a:	2300      	movs	r3, #0
 800232c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d101      	bne.n	800233c <HAL_DMA_Start_IT+0x20>
 8002338:	2302      	movs	r3, #2
 800233a:	e04b      	b.n	80023d4 <HAL_DMA_Start_IT+0xb8>
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2b01      	cmp	r3, #1
 800234e:	d13a      	bne.n	80023c6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2202      	movs	r2, #2
 8002354:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2200      	movs	r2, #0
 800235c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f022 0201 	bic.w	r2, r2, #1
 800236c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	68b9      	ldr	r1, [r7, #8]
 8002374:	68f8      	ldr	r0, [r7, #12]
 8002376:	f000 f9eb 	bl	8002750 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800237e:	2b00      	cmp	r3, #0
 8002380:	d008      	beq.n	8002394 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f042 020e 	orr.w	r2, r2, #14
 8002390:	601a      	str	r2, [r3, #0]
 8002392:	e00f      	b.n	80023b4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f022 0204 	bic.w	r2, r2, #4
 80023a2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 020a 	orr.w	r2, r2, #10
 80023b2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f042 0201 	orr.w	r2, r2, #1
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	e005      	b.n	80023d2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80023ce:	2302      	movs	r3, #2
 80023d0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80023d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023e4:	2300      	movs	r3, #0
 80023e6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d008      	beq.n	8002406 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2204      	movs	r2, #4
 80023f8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e020      	b.n	8002448 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 020e 	bic.w	r2, r2, #14
 8002414:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f022 0201 	bic.w	r2, r2, #1
 8002424:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800242e:	2101      	movs	r1, #1
 8002430:	fa01 f202 	lsl.w	r2, r1, r2
 8002434:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002446:	7bfb      	ldrb	r3, [r7, #15]
}
 8002448:	4618      	mov	r0, r3
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr
	...

08002454 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800245c:	2300      	movs	r3, #0
 800245e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b02      	cmp	r3, #2
 800246a:	d005      	beq.n	8002478 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2204      	movs	r2, #4
 8002470:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	73fb      	strb	r3, [r7, #15]
 8002476:	e051      	b.n	800251c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f022 020e 	bic.w	r2, r2, #14
 8002486:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f022 0201 	bic.w	r2, r2, #1
 8002496:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a22      	ldr	r2, [pc, #136]	@ (8002528 <HAL_DMA_Abort_IT+0xd4>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d029      	beq.n	80024f6 <HAL_DMA_Abort_IT+0xa2>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a21      	ldr	r2, [pc, #132]	@ (800252c <HAL_DMA_Abort_IT+0xd8>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d022      	beq.n	80024f2 <HAL_DMA_Abort_IT+0x9e>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a1f      	ldr	r2, [pc, #124]	@ (8002530 <HAL_DMA_Abort_IT+0xdc>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d01a      	beq.n	80024ec <HAL_DMA_Abort_IT+0x98>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a1e      	ldr	r2, [pc, #120]	@ (8002534 <HAL_DMA_Abort_IT+0xe0>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d012      	beq.n	80024e6 <HAL_DMA_Abort_IT+0x92>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a1c      	ldr	r2, [pc, #112]	@ (8002538 <HAL_DMA_Abort_IT+0xe4>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d00a      	beq.n	80024e0 <HAL_DMA_Abort_IT+0x8c>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a1b      	ldr	r2, [pc, #108]	@ (800253c <HAL_DMA_Abort_IT+0xe8>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d102      	bne.n	80024da <HAL_DMA_Abort_IT+0x86>
 80024d4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80024d8:	e00e      	b.n	80024f8 <HAL_DMA_Abort_IT+0xa4>
 80024da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024de:	e00b      	b.n	80024f8 <HAL_DMA_Abort_IT+0xa4>
 80024e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024e4:	e008      	b.n	80024f8 <HAL_DMA_Abort_IT+0xa4>
 80024e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024ea:	e005      	b.n	80024f8 <HAL_DMA_Abort_IT+0xa4>
 80024ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024f0:	e002      	b.n	80024f8 <HAL_DMA_Abort_IT+0xa4>
 80024f2:	2310      	movs	r3, #16
 80024f4:	e000      	b.n	80024f8 <HAL_DMA_Abort_IT+0xa4>
 80024f6:	2301      	movs	r3, #1
 80024f8:	4a11      	ldr	r2, [pc, #68]	@ (8002540 <HAL_DMA_Abort_IT+0xec>)
 80024fa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002510:	2b00      	cmp	r3, #0
 8002512:	d003      	beq.n	800251c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	4798      	blx	r3
    } 
  }
  return status;
 800251c:	7bfb      	ldrb	r3, [r7, #15]
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	40020008 	.word	0x40020008
 800252c:	4002001c 	.word	0x4002001c
 8002530:	40020030 	.word	0x40020030
 8002534:	40020044 	.word	0x40020044
 8002538:	40020058 	.word	0x40020058
 800253c:	4002006c 	.word	0x4002006c
 8002540:	40020000 	.word	0x40020000

08002544 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002560:	2204      	movs	r2, #4
 8002562:	409a      	lsls	r2, r3
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	4013      	ands	r3, r2
 8002568:	2b00      	cmp	r3, #0
 800256a:	d04f      	beq.n	800260c <HAL_DMA_IRQHandler+0xc8>
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	f003 0304 	and.w	r3, r3, #4
 8002572:	2b00      	cmp	r3, #0
 8002574:	d04a      	beq.n	800260c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0320 	and.w	r3, r3, #32
 8002580:	2b00      	cmp	r3, #0
 8002582:	d107      	bne.n	8002594 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f022 0204 	bic.w	r2, r2, #4
 8002592:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a66      	ldr	r2, [pc, #408]	@ (8002734 <HAL_DMA_IRQHandler+0x1f0>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d029      	beq.n	80025f2 <HAL_DMA_IRQHandler+0xae>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a65      	ldr	r2, [pc, #404]	@ (8002738 <HAL_DMA_IRQHandler+0x1f4>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d022      	beq.n	80025ee <HAL_DMA_IRQHandler+0xaa>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a63      	ldr	r2, [pc, #396]	@ (800273c <HAL_DMA_IRQHandler+0x1f8>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d01a      	beq.n	80025e8 <HAL_DMA_IRQHandler+0xa4>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a62      	ldr	r2, [pc, #392]	@ (8002740 <HAL_DMA_IRQHandler+0x1fc>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d012      	beq.n	80025e2 <HAL_DMA_IRQHandler+0x9e>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a60      	ldr	r2, [pc, #384]	@ (8002744 <HAL_DMA_IRQHandler+0x200>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d00a      	beq.n	80025dc <HAL_DMA_IRQHandler+0x98>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a5f      	ldr	r2, [pc, #380]	@ (8002748 <HAL_DMA_IRQHandler+0x204>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d102      	bne.n	80025d6 <HAL_DMA_IRQHandler+0x92>
 80025d0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80025d4:	e00e      	b.n	80025f4 <HAL_DMA_IRQHandler+0xb0>
 80025d6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80025da:	e00b      	b.n	80025f4 <HAL_DMA_IRQHandler+0xb0>
 80025dc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80025e0:	e008      	b.n	80025f4 <HAL_DMA_IRQHandler+0xb0>
 80025e2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80025e6:	e005      	b.n	80025f4 <HAL_DMA_IRQHandler+0xb0>
 80025e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025ec:	e002      	b.n	80025f4 <HAL_DMA_IRQHandler+0xb0>
 80025ee:	2340      	movs	r3, #64	@ 0x40
 80025f0:	e000      	b.n	80025f4 <HAL_DMA_IRQHandler+0xb0>
 80025f2:	2304      	movs	r3, #4
 80025f4:	4a55      	ldr	r2, [pc, #340]	@ (800274c <HAL_DMA_IRQHandler+0x208>)
 80025f6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f000 8094 	beq.w	800272a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800260a:	e08e      	b.n	800272a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002610:	2202      	movs	r2, #2
 8002612:	409a      	lsls	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	4013      	ands	r3, r2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d056      	beq.n	80026ca <HAL_DMA_IRQHandler+0x186>
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	2b00      	cmp	r3, #0
 8002624:	d051      	beq.n	80026ca <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0320 	and.w	r3, r3, #32
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10b      	bne.n	800264c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 020a 	bic.w	r2, r2, #10
 8002642:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a38      	ldr	r2, [pc, #224]	@ (8002734 <HAL_DMA_IRQHandler+0x1f0>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d029      	beq.n	80026aa <HAL_DMA_IRQHandler+0x166>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a37      	ldr	r2, [pc, #220]	@ (8002738 <HAL_DMA_IRQHandler+0x1f4>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d022      	beq.n	80026a6 <HAL_DMA_IRQHandler+0x162>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a35      	ldr	r2, [pc, #212]	@ (800273c <HAL_DMA_IRQHandler+0x1f8>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d01a      	beq.n	80026a0 <HAL_DMA_IRQHandler+0x15c>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a34      	ldr	r2, [pc, #208]	@ (8002740 <HAL_DMA_IRQHandler+0x1fc>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d012      	beq.n	800269a <HAL_DMA_IRQHandler+0x156>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a32      	ldr	r2, [pc, #200]	@ (8002744 <HAL_DMA_IRQHandler+0x200>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d00a      	beq.n	8002694 <HAL_DMA_IRQHandler+0x150>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a31      	ldr	r2, [pc, #196]	@ (8002748 <HAL_DMA_IRQHandler+0x204>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d102      	bne.n	800268e <HAL_DMA_IRQHandler+0x14a>
 8002688:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800268c:	e00e      	b.n	80026ac <HAL_DMA_IRQHandler+0x168>
 800268e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002692:	e00b      	b.n	80026ac <HAL_DMA_IRQHandler+0x168>
 8002694:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002698:	e008      	b.n	80026ac <HAL_DMA_IRQHandler+0x168>
 800269a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800269e:	e005      	b.n	80026ac <HAL_DMA_IRQHandler+0x168>
 80026a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026a4:	e002      	b.n	80026ac <HAL_DMA_IRQHandler+0x168>
 80026a6:	2320      	movs	r3, #32
 80026a8:	e000      	b.n	80026ac <HAL_DMA_IRQHandler+0x168>
 80026aa:	2302      	movs	r3, #2
 80026ac:	4a27      	ldr	r2, [pc, #156]	@ (800274c <HAL_DMA_IRQHandler+0x208>)
 80026ae:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d034      	beq.n	800272a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80026c8:	e02f      	b.n	800272a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ce:	2208      	movs	r2, #8
 80026d0:	409a      	lsls	r2, r3
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	4013      	ands	r3, r2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d028      	beq.n	800272c <HAL_DMA_IRQHandler+0x1e8>
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	f003 0308 	and.w	r3, r3, #8
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d023      	beq.n	800272c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f022 020e 	bic.w	r2, r2, #14
 80026f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026fc:	2101      	movs	r1, #1
 80026fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002702:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2201      	movs	r2, #1
 800270e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271e:	2b00      	cmp	r3, #0
 8002720:	d004      	beq.n	800272c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	4798      	blx	r3
    }
  }
  return;
 800272a:	bf00      	nop
 800272c:	bf00      	nop
}
 800272e:	3710      	adds	r7, #16
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	40020008 	.word	0x40020008
 8002738:	4002001c 	.word	0x4002001c
 800273c:	40020030 	.word	0x40020030
 8002740:	40020044 	.word	0x40020044
 8002744:	40020058 	.word	0x40020058
 8002748:	4002006c 	.word	0x4002006c
 800274c:	40020000 	.word	0x40020000

08002750 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	607a      	str	r2, [r7, #4]
 800275c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002766:	2101      	movs	r1, #1
 8002768:	fa01 f202 	lsl.w	r2, r1, r2
 800276c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	2b10      	cmp	r3, #16
 800277c:	d108      	bne.n	8002790 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800278e:	e007      	b.n	80027a0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68ba      	ldr	r2, [r7, #8]
 8002796:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	60da      	str	r2, [r3, #12]
}
 80027a0:	bf00      	nop
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bc80      	pop	{r7}
 80027a8:	4770      	bx	lr
	...

080027ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b08b      	sub	sp, #44	@ 0x2c
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027b6:	2300      	movs	r3, #0
 80027b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80027ba:	2300      	movs	r3, #0
 80027bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027be:	e169      	b.n	8002a94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80027c0:	2201      	movs	r2, #1
 80027c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	69fa      	ldr	r2, [r7, #28]
 80027d0:	4013      	ands	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	429a      	cmp	r2, r3
 80027da:	f040 8158 	bne.w	8002a8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	4a9a      	ldr	r2, [pc, #616]	@ (8002a4c <HAL_GPIO_Init+0x2a0>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d05e      	beq.n	80028a6 <HAL_GPIO_Init+0xfa>
 80027e8:	4a98      	ldr	r2, [pc, #608]	@ (8002a4c <HAL_GPIO_Init+0x2a0>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d875      	bhi.n	80028da <HAL_GPIO_Init+0x12e>
 80027ee:	4a98      	ldr	r2, [pc, #608]	@ (8002a50 <HAL_GPIO_Init+0x2a4>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d058      	beq.n	80028a6 <HAL_GPIO_Init+0xfa>
 80027f4:	4a96      	ldr	r2, [pc, #600]	@ (8002a50 <HAL_GPIO_Init+0x2a4>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d86f      	bhi.n	80028da <HAL_GPIO_Init+0x12e>
 80027fa:	4a96      	ldr	r2, [pc, #600]	@ (8002a54 <HAL_GPIO_Init+0x2a8>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d052      	beq.n	80028a6 <HAL_GPIO_Init+0xfa>
 8002800:	4a94      	ldr	r2, [pc, #592]	@ (8002a54 <HAL_GPIO_Init+0x2a8>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d869      	bhi.n	80028da <HAL_GPIO_Init+0x12e>
 8002806:	4a94      	ldr	r2, [pc, #592]	@ (8002a58 <HAL_GPIO_Init+0x2ac>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d04c      	beq.n	80028a6 <HAL_GPIO_Init+0xfa>
 800280c:	4a92      	ldr	r2, [pc, #584]	@ (8002a58 <HAL_GPIO_Init+0x2ac>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d863      	bhi.n	80028da <HAL_GPIO_Init+0x12e>
 8002812:	4a92      	ldr	r2, [pc, #584]	@ (8002a5c <HAL_GPIO_Init+0x2b0>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d046      	beq.n	80028a6 <HAL_GPIO_Init+0xfa>
 8002818:	4a90      	ldr	r2, [pc, #576]	@ (8002a5c <HAL_GPIO_Init+0x2b0>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d85d      	bhi.n	80028da <HAL_GPIO_Init+0x12e>
 800281e:	2b12      	cmp	r3, #18
 8002820:	d82a      	bhi.n	8002878 <HAL_GPIO_Init+0xcc>
 8002822:	2b12      	cmp	r3, #18
 8002824:	d859      	bhi.n	80028da <HAL_GPIO_Init+0x12e>
 8002826:	a201      	add	r2, pc, #4	@ (adr r2, 800282c <HAL_GPIO_Init+0x80>)
 8002828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800282c:	080028a7 	.word	0x080028a7
 8002830:	08002881 	.word	0x08002881
 8002834:	08002893 	.word	0x08002893
 8002838:	080028d5 	.word	0x080028d5
 800283c:	080028db 	.word	0x080028db
 8002840:	080028db 	.word	0x080028db
 8002844:	080028db 	.word	0x080028db
 8002848:	080028db 	.word	0x080028db
 800284c:	080028db 	.word	0x080028db
 8002850:	080028db 	.word	0x080028db
 8002854:	080028db 	.word	0x080028db
 8002858:	080028db 	.word	0x080028db
 800285c:	080028db 	.word	0x080028db
 8002860:	080028db 	.word	0x080028db
 8002864:	080028db 	.word	0x080028db
 8002868:	080028db 	.word	0x080028db
 800286c:	080028db 	.word	0x080028db
 8002870:	08002889 	.word	0x08002889
 8002874:	0800289d 	.word	0x0800289d
 8002878:	4a79      	ldr	r2, [pc, #484]	@ (8002a60 <HAL_GPIO_Init+0x2b4>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d013      	beq.n	80028a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800287e:	e02c      	b.n	80028da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	623b      	str	r3, [r7, #32]
          break;
 8002886:	e029      	b.n	80028dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	3304      	adds	r3, #4
 800288e:	623b      	str	r3, [r7, #32]
          break;
 8002890:	e024      	b.n	80028dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	3308      	adds	r3, #8
 8002898:	623b      	str	r3, [r7, #32]
          break;
 800289a:	e01f      	b.n	80028dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	330c      	adds	r3, #12
 80028a2:	623b      	str	r3, [r7, #32]
          break;
 80028a4:	e01a      	b.n	80028dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d102      	bne.n	80028b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028ae:	2304      	movs	r3, #4
 80028b0:	623b      	str	r3, [r7, #32]
          break;
 80028b2:	e013      	b.n	80028dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d105      	bne.n	80028c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028bc:	2308      	movs	r3, #8
 80028be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	69fa      	ldr	r2, [r7, #28]
 80028c4:	611a      	str	r2, [r3, #16]
          break;
 80028c6:	e009      	b.n	80028dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028c8:	2308      	movs	r3, #8
 80028ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	69fa      	ldr	r2, [r7, #28]
 80028d0:	615a      	str	r2, [r3, #20]
          break;
 80028d2:	e003      	b.n	80028dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028d4:	2300      	movs	r3, #0
 80028d6:	623b      	str	r3, [r7, #32]
          break;
 80028d8:	e000      	b.n	80028dc <HAL_GPIO_Init+0x130>
          break;
 80028da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	2bff      	cmp	r3, #255	@ 0xff
 80028e0:	d801      	bhi.n	80028e6 <HAL_GPIO_Init+0x13a>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	e001      	b.n	80028ea <HAL_GPIO_Init+0x13e>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	3304      	adds	r3, #4
 80028ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	2bff      	cmp	r3, #255	@ 0xff
 80028f0:	d802      	bhi.n	80028f8 <HAL_GPIO_Init+0x14c>
 80028f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	e002      	b.n	80028fe <HAL_GPIO_Init+0x152>
 80028f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fa:	3b08      	subs	r3, #8
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	210f      	movs	r1, #15
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	fa01 f303 	lsl.w	r3, r1, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	401a      	ands	r2, r3
 8002910:	6a39      	ldr	r1, [r7, #32]
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	fa01 f303 	lsl.w	r3, r1, r3
 8002918:	431a      	orrs	r2, r3
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 80b1 	beq.w	8002a8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800292c:	4b4d      	ldr	r3, [pc, #308]	@ (8002a64 <HAL_GPIO_Init+0x2b8>)
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	4a4c      	ldr	r2, [pc, #304]	@ (8002a64 <HAL_GPIO_Init+0x2b8>)
 8002932:	f043 0301 	orr.w	r3, r3, #1
 8002936:	6193      	str	r3, [r2, #24]
 8002938:	4b4a      	ldr	r3, [pc, #296]	@ (8002a64 <HAL_GPIO_Init+0x2b8>)
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	f003 0301 	and.w	r3, r3, #1
 8002940:	60bb      	str	r3, [r7, #8]
 8002942:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002944:	4a48      	ldr	r2, [pc, #288]	@ (8002a68 <HAL_GPIO_Init+0x2bc>)
 8002946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002948:	089b      	lsrs	r3, r3, #2
 800294a:	3302      	adds	r3, #2
 800294c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002950:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002954:	f003 0303 	and.w	r3, r3, #3
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	220f      	movs	r2, #15
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	4013      	ands	r3, r2
 8002966:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4a40      	ldr	r2, [pc, #256]	@ (8002a6c <HAL_GPIO_Init+0x2c0>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d013      	beq.n	8002998 <HAL_GPIO_Init+0x1ec>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4a3f      	ldr	r2, [pc, #252]	@ (8002a70 <HAL_GPIO_Init+0x2c4>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d00d      	beq.n	8002994 <HAL_GPIO_Init+0x1e8>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4a3e      	ldr	r2, [pc, #248]	@ (8002a74 <HAL_GPIO_Init+0x2c8>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d007      	beq.n	8002990 <HAL_GPIO_Init+0x1e4>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4a3d      	ldr	r2, [pc, #244]	@ (8002a78 <HAL_GPIO_Init+0x2cc>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d101      	bne.n	800298c <HAL_GPIO_Init+0x1e0>
 8002988:	2303      	movs	r3, #3
 800298a:	e006      	b.n	800299a <HAL_GPIO_Init+0x1ee>
 800298c:	2304      	movs	r3, #4
 800298e:	e004      	b.n	800299a <HAL_GPIO_Init+0x1ee>
 8002990:	2302      	movs	r3, #2
 8002992:	e002      	b.n	800299a <HAL_GPIO_Init+0x1ee>
 8002994:	2301      	movs	r3, #1
 8002996:	e000      	b.n	800299a <HAL_GPIO_Init+0x1ee>
 8002998:	2300      	movs	r3, #0
 800299a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800299c:	f002 0203 	and.w	r2, r2, #3
 80029a0:	0092      	lsls	r2, r2, #2
 80029a2:	4093      	lsls	r3, r2
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80029aa:	492f      	ldr	r1, [pc, #188]	@ (8002a68 <HAL_GPIO_Init+0x2bc>)
 80029ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ae:	089b      	lsrs	r3, r3, #2
 80029b0:	3302      	adds	r3, #2
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d006      	beq.n	80029d2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029c4:	4b2d      	ldr	r3, [pc, #180]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	492c      	ldr	r1, [pc, #176]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	608b      	str	r3, [r1, #8]
 80029d0:	e006      	b.n	80029e0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029d2:	4b2a      	ldr	r3, [pc, #168]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029d4:	689a      	ldr	r2, [r3, #8]
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	43db      	mvns	r3, r3
 80029da:	4928      	ldr	r1, [pc, #160]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029dc:	4013      	ands	r3, r2
 80029de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d006      	beq.n	80029fa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029ec:	4b23      	ldr	r3, [pc, #140]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029ee:	68da      	ldr	r2, [r3, #12]
 80029f0:	4922      	ldr	r1, [pc, #136]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	60cb      	str	r3, [r1, #12]
 80029f8:	e006      	b.n	8002a08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029fa:	4b20      	ldr	r3, [pc, #128]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029fc:	68da      	ldr	r2, [r3, #12]
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	43db      	mvns	r3, r3
 8002a02:	491e      	ldr	r1, [pc, #120]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a04:	4013      	ands	r3, r2
 8002a06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d006      	beq.n	8002a22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a14:	4b19      	ldr	r3, [pc, #100]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a16:	685a      	ldr	r2, [r3, #4]
 8002a18:	4918      	ldr	r1, [pc, #96]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	604b      	str	r3, [r1, #4]
 8002a20:	e006      	b.n	8002a30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a22:	4b16      	ldr	r3, [pc, #88]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a24:	685a      	ldr	r2, [r3, #4]
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	4914      	ldr	r1, [pc, #80]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d021      	beq.n	8002a80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	490e      	ldr	r1, [pc, #56]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	4313      	orrs	r3, r2
 8002a46:	600b      	str	r3, [r1, #0]
 8002a48:	e021      	b.n	8002a8e <HAL_GPIO_Init+0x2e2>
 8002a4a:	bf00      	nop
 8002a4c:	10320000 	.word	0x10320000
 8002a50:	10310000 	.word	0x10310000
 8002a54:	10220000 	.word	0x10220000
 8002a58:	10210000 	.word	0x10210000
 8002a5c:	10120000 	.word	0x10120000
 8002a60:	10110000 	.word	0x10110000
 8002a64:	40021000 	.word	0x40021000
 8002a68:	40010000 	.word	0x40010000
 8002a6c:	40010800 	.word	0x40010800
 8002a70:	40010c00 	.word	0x40010c00
 8002a74:	40011000 	.word	0x40011000
 8002a78:	40011400 	.word	0x40011400
 8002a7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a80:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <HAL_GPIO_Init+0x304>)
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	43db      	mvns	r3, r3
 8002a88:	4909      	ldr	r1, [pc, #36]	@ (8002ab0 <HAL_GPIO_Init+0x304>)
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a90:	3301      	adds	r3, #1
 8002a92:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	f47f ae8e 	bne.w	80027c0 <HAL_GPIO_Init+0x14>
  }
}
 8002aa4:	bf00      	nop
 8002aa6:	bf00      	nop
 8002aa8:	372c      	adds	r7, #44	@ 0x2c
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bc80      	pop	{r7}
 8002aae:	4770      	bx	lr
 8002ab0:	40010400 	.word	0x40010400

08002ab4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	460b      	mov	r3, r1
 8002abe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689a      	ldr	r2, [r3, #8]
 8002ac4:	887b      	ldrh	r3, [r7, #2]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d002      	beq.n	8002ad2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002acc:	2301      	movs	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
 8002ad0:	e001      	b.n	8002ad6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3714      	adds	r7, #20
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bc80      	pop	{r7}
 8002ae0:	4770      	bx	lr

08002ae2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	b083      	sub	sp, #12
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
 8002aea:	460b      	mov	r3, r1
 8002aec:	807b      	strh	r3, [r7, #2]
 8002aee:	4613      	mov	r3, r2
 8002af0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002af2:	787b      	ldrb	r3, [r7, #1]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d003      	beq.n	8002b00 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002af8:	887a      	ldrh	r2, [r7, #2]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002afe:	e003      	b.n	8002b08 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002b00:	887b      	ldrh	r3, [r7, #2]
 8002b02:	041a      	lsls	r2, r3, #16
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	611a      	str	r2, [r3, #16]
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bc80      	pop	{r7}
 8002b10:	4770      	bx	lr
	...

08002b14 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002b1e:	4b08      	ldr	r3, [pc, #32]	@ (8002b40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b20:	695a      	ldr	r2, [r3, #20]
 8002b22:	88fb      	ldrh	r3, [r7, #6]
 8002b24:	4013      	ands	r3, r2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d006      	beq.n	8002b38 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b2a:	4a05      	ldr	r2, [pc, #20]	@ (8002b40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b2c:	88fb      	ldrh	r3, [r7, #6]
 8002b2e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b30:	88fb      	ldrh	r3, [r7, #6]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f000 f806 	bl	8002b44 <HAL_GPIO_EXTI_Callback>
  }
}
 8002b38:	bf00      	nop
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	40010400 	.word	0x40010400

08002b44 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr

08002b58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d101      	bne.n	8002b6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e272      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f000 8087 	beq.w	8002c86 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b78:	4b92      	ldr	r3, [pc, #584]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f003 030c 	and.w	r3, r3, #12
 8002b80:	2b04      	cmp	r3, #4
 8002b82:	d00c      	beq.n	8002b9e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b84:	4b8f      	ldr	r3, [pc, #572]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f003 030c 	and.w	r3, r3, #12
 8002b8c:	2b08      	cmp	r3, #8
 8002b8e:	d112      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x5e>
 8002b90:	4b8c      	ldr	r3, [pc, #560]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b9c:	d10b      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b9e:	4b89      	ldr	r3, [pc, #548]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d06c      	beq.n	8002c84 <HAL_RCC_OscConfig+0x12c>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d168      	bne.n	8002c84 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e24c      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bbe:	d106      	bne.n	8002bce <HAL_RCC_OscConfig+0x76>
 8002bc0:	4b80      	ldr	r3, [pc, #512]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a7f      	ldr	r2, [pc, #508]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002bc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bca:	6013      	str	r3, [r2, #0]
 8002bcc:	e02e      	b.n	8002c2c <HAL_RCC_OscConfig+0xd4>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d10c      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x98>
 8002bd6:	4b7b      	ldr	r3, [pc, #492]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a7a      	ldr	r2, [pc, #488]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002bdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002be0:	6013      	str	r3, [r2, #0]
 8002be2:	4b78      	ldr	r3, [pc, #480]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a77      	ldr	r2, [pc, #476]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002be8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bec:	6013      	str	r3, [r2, #0]
 8002bee:	e01d      	b.n	8002c2c <HAL_RCC_OscConfig+0xd4>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bf8:	d10c      	bne.n	8002c14 <HAL_RCC_OscConfig+0xbc>
 8002bfa:	4b72      	ldr	r3, [pc, #456]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a71      	ldr	r2, [pc, #452]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002c00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c04:	6013      	str	r3, [r2, #0]
 8002c06:	4b6f      	ldr	r3, [pc, #444]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a6e      	ldr	r2, [pc, #440]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002c0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c10:	6013      	str	r3, [r2, #0]
 8002c12:	e00b      	b.n	8002c2c <HAL_RCC_OscConfig+0xd4>
 8002c14:	4b6b      	ldr	r3, [pc, #428]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a6a      	ldr	r2, [pc, #424]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002c1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c1e:	6013      	str	r3, [r2, #0]
 8002c20:	4b68      	ldr	r3, [pc, #416]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a67      	ldr	r2, [pc, #412]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002c26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c2a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d013      	beq.n	8002c5c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c34:	f7fe fe38 	bl	80018a8 <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c3c:	f7fe fe34 	bl	80018a8 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b64      	cmp	r3, #100	@ 0x64
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e200      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c4e:	4b5d      	ldr	r3, [pc, #372]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d0f0      	beq.n	8002c3c <HAL_RCC_OscConfig+0xe4>
 8002c5a:	e014      	b.n	8002c86 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c5c:	f7fe fe24 	bl	80018a8 <HAL_GetTick>
 8002c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c62:	e008      	b.n	8002c76 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c64:	f7fe fe20 	bl	80018a8 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2b64      	cmp	r3, #100	@ 0x64
 8002c70:	d901      	bls.n	8002c76 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e1ec      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c76:	4b53      	ldr	r3, [pc, #332]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d1f0      	bne.n	8002c64 <HAL_RCC_OscConfig+0x10c>
 8002c82:	e000      	b.n	8002c86 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d063      	beq.n	8002d5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c92:	4b4c      	ldr	r3, [pc, #304]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f003 030c 	and.w	r3, r3, #12
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00b      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c9e:	4b49      	ldr	r3, [pc, #292]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f003 030c 	and.w	r3, r3, #12
 8002ca6:	2b08      	cmp	r3, #8
 8002ca8:	d11c      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x18c>
 8002caa:	4b46      	ldr	r3, [pc, #280]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d116      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cb6:	4b43      	ldr	r3, [pc, #268]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d005      	beq.n	8002cce <HAL_RCC_OscConfig+0x176>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d001      	beq.n	8002cce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e1c0      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cce:	4b3d      	ldr	r3, [pc, #244]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	00db      	lsls	r3, r3, #3
 8002cdc:	4939      	ldr	r1, [pc, #228]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ce2:	e03a      	b.n	8002d5a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	691b      	ldr	r3, [r3, #16]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d020      	beq.n	8002d2e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cec:	4b36      	ldr	r3, [pc, #216]	@ (8002dc8 <HAL_RCC_OscConfig+0x270>)
 8002cee:	2201      	movs	r2, #1
 8002cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf2:	f7fe fdd9 	bl	80018a8 <HAL_GetTick>
 8002cf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf8:	e008      	b.n	8002d0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cfa:	f7fe fdd5 	bl	80018a8 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d901      	bls.n	8002d0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e1a1      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d0c:	4b2d      	ldr	r3, [pc, #180]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0302 	and.w	r3, r3, #2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0f0      	beq.n	8002cfa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d18:	4b2a      	ldr	r3, [pc, #168]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	695b      	ldr	r3, [r3, #20]
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	4927      	ldr	r1, [pc, #156]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	600b      	str	r3, [r1, #0]
 8002d2c:	e015      	b.n	8002d5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d2e:	4b26      	ldr	r3, [pc, #152]	@ (8002dc8 <HAL_RCC_OscConfig+0x270>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d34:	f7fe fdb8 	bl	80018a8 <HAL_GetTick>
 8002d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d3c:	f7fe fdb4 	bl	80018a8 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e180      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1f0      	bne.n	8002d3c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0308 	and.w	r3, r3, #8
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d03a      	beq.n	8002ddc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d019      	beq.n	8002da2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d6e:	4b17      	ldr	r3, [pc, #92]	@ (8002dcc <HAL_RCC_OscConfig+0x274>)
 8002d70:	2201      	movs	r2, #1
 8002d72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d74:	f7fe fd98 	bl	80018a8 <HAL_GetTick>
 8002d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d7a:	e008      	b.n	8002d8e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d7c:	f7fe fd94 	bl	80018a8 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d901      	bls.n	8002d8e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e160      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002dc4 <HAL_RCC_OscConfig+0x26c>)
 8002d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d0f0      	beq.n	8002d7c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d9a:	2001      	movs	r0, #1
 8002d9c:	f000 face 	bl	800333c <RCC_Delay>
 8002da0:	e01c      	b.n	8002ddc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002da2:	4b0a      	ldr	r3, [pc, #40]	@ (8002dcc <HAL_RCC_OscConfig+0x274>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002da8:	f7fe fd7e 	bl	80018a8 <HAL_GetTick>
 8002dac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dae:	e00f      	b.n	8002dd0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002db0:	f7fe fd7a 	bl	80018a8 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d908      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e146      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
 8002dc2:	bf00      	nop
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	42420000 	.word	0x42420000
 8002dcc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dd0:	4b92      	ldr	r3, [pc, #584]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d1e9      	bne.n	8002db0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0304 	and.w	r3, r3, #4
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f000 80a6 	beq.w	8002f36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dea:	2300      	movs	r3, #0
 8002dec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dee:	4b8b      	ldr	r3, [pc, #556]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002df0:	69db      	ldr	r3, [r3, #28]
 8002df2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d10d      	bne.n	8002e16 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dfa:	4b88      	ldr	r3, [pc, #544]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	4a87      	ldr	r2, [pc, #540]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002e00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e04:	61d3      	str	r3, [r2, #28]
 8002e06:	4b85      	ldr	r3, [pc, #532]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002e08:	69db      	ldr	r3, [r3, #28]
 8002e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e0e:	60bb      	str	r3, [r7, #8]
 8002e10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e12:	2301      	movs	r3, #1
 8002e14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e16:	4b82      	ldr	r3, [pc, #520]	@ (8003020 <HAL_RCC_OscConfig+0x4c8>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d118      	bne.n	8002e54 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e22:	4b7f      	ldr	r3, [pc, #508]	@ (8003020 <HAL_RCC_OscConfig+0x4c8>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a7e      	ldr	r2, [pc, #504]	@ (8003020 <HAL_RCC_OscConfig+0x4c8>)
 8002e28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e2e:	f7fe fd3b 	bl	80018a8 <HAL_GetTick>
 8002e32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e34:	e008      	b.n	8002e48 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e36:	f7fe fd37 	bl	80018a8 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b64      	cmp	r3, #100	@ 0x64
 8002e42:	d901      	bls.n	8002e48 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e103      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e48:	4b75      	ldr	r3, [pc, #468]	@ (8003020 <HAL_RCC_OscConfig+0x4c8>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d0f0      	beq.n	8002e36 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d106      	bne.n	8002e6a <HAL_RCC_OscConfig+0x312>
 8002e5c:	4b6f      	ldr	r3, [pc, #444]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002e5e:	6a1b      	ldr	r3, [r3, #32]
 8002e60:	4a6e      	ldr	r2, [pc, #440]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002e62:	f043 0301 	orr.w	r3, r3, #1
 8002e66:	6213      	str	r3, [r2, #32]
 8002e68:	e02d      	b.n	8002ec6 <HAL_RCC_OscConfig+0x36e>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10c      	bne.n	8002e8c <HAL_RCC_OscConfig+0x334>
 8002e72:	4b6a      	ldr	r3, [pc, #424]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002e74:	6a1b      	ldr	r3, [r3, #32]
 8002e76:	4a69      	ldr	r2, [pc, #420]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002e78:	f023 0301 	bic.w	r3, r3, #1
 8002e7c:	6213      	str	r3, [r2, #32]
 8002e7e:	4b67      	ldr	r3, [pc, #412]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002e80:	6a1b      	ldr	r3, [r3, #32]
 8002e82:	4a66      	ldr	r2, [pc, #408]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002e84:	f023 0304 	bic.w	r3, r3, #4
 8002e88:	6213      	str	r3, [r2, #32]
 8002e8a:	e01c      	b.n	8002ec6 <HAL_RCC_OscConfig+0x36e>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	2b05      	cmp	r3, #5
 8002e92:	d10c      	bne.n	8002eae <HAL_RCC_OscConfig+0x356>
 8002e94:	4b61      	ldr	r3, [pc, #388]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002e96:	6a1b      	ldr	r3, [r3, #32]
 8002e98:	4a60      	ldr	r2, [pc, #384]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002e9a:	f043 0304 	orr.w	r3, r3, #4
 8002e9e:	6213      	str	r3, [r2, #32]
 8002ea0:	4b5e      	ldr	r3, [pc, #376]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002ea2:	6a1b      	ldr	r3, [r3, #32]
 8002ea4:	4a5d      	ldr	r2, [pc, #372]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002ea6:	f043 0301 	orr.w	r3, r3, #1
 8002eaa:	6213      	str	r3, [r2, #32]
 8002eac:	e00b      	b.n	8002ec6 <HAL_RCC_OscConfig+0x36e>
 8002eae:	4b5b      	ldr	r3, [pc, #364]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002eb0:	6a1b      	ldr	r3, [r3, #32]
 8002eb2:	4a5a      	ldr	r2, [pc, #360]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002eb4:	f023 0301 	bic.w	r3, r3, #1
 8002eb8:	6213      	str	r3, [r2, #32]
 8002eba:	4b58      	ldr	r3, [pc, #352]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002ebc:	6a1b      	ldr	r3, [r3, #32]
 8002ebe:	4a57      	ldr	r2, [pc, #348]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002ec0:	f023 0304 	bic.w	r3, r3, #4
 8002ec4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d015      	beq.n	8002efa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ece:	f7fe fceb 	bl	80018a8 <HAL_GetTick>
 8002ed2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ed4:	e00a      	b.n	8002eec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ed6:	f7fe fce7 	bl	80018a8 <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d901      	bls.n	8002eec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e0b1      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eec:	4b4b      	ldr	r3, [pc, #300]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002eee:	6a1b      	ldr	r3, [r3, #32]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d0ee      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x37e>
 8002ef8:	e014      	b.n	8002f24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002efa:	f7fe fcd5 	bl	80018a8 <HAL_GetTick>
 8002efe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f00:	e00a      	b.n	8002f18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f02:	f7fe fcd1 	bl	80018a8 <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d901      	bls.n	8002f18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e09b      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f18:	4b40      	ldr	r3, [pc, #256]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002f1a:	6a1b      	ldr	r3, [r3, #32]
 8002f1c:	f003 0302 	and.w	r3, r3, #2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d1ee      	bne.n	8002f02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f24:	7dfb      	ldrb	r3, [r7, #23]
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d105      	bne.n	8002f36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f2a:	4b3c      	ldr	r3, [pc, #240]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002f2c:	69db      	ldr	r3, [r3, #28]
 8002f2e:	4a3b      	ldr	r2, [pc, #236]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002f30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f34:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	69db      	ldr	r3, [r3, #28]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f000 8087 	beq.w	800304e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f40:	4b36      	ldr	r3, [pc, #216]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f003 030c 	and.w	r3, r3, #12
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	d061      	beq.n	8003010 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	69db      	ldr	r3, [r3, #28]
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d146      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f54:	4b33      	ldr	r3, [pc, #204]	@ (8003024 <HAL_RCC_OscConfig+0x4cc>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f5a:	f7fe fca5 	bl	80018a8 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f62:	f7fe fca1 	bl	80018a8 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e06d      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f74:	4b29      	ldr	r3, [pc, #164]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1f0      	bne.n	8002f62 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6a1b      	ldr	r3, [r3, #32]
 8002f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f88:	d108      	bne.n	8002f9c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f8a:	4b24      	ldr	r3, [pc, #144]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	4921      	ldr	r1, [pc, #132]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f9c:	4b1f      	ldr	r3, [pc, #124]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a19      	ldr	r1, [r3, #32]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fac:	430b      	orrs	r3, r1
 8002fae:	491b      	ldr	r1, [pc, #108]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8003024 <HAL_RCC_OscConfig+0x4cc>)
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fba:	f7fe fc75 	bl	80018a8 <HAL_GetTick>
 8002fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002fc0:	e008      	b.n	8002fd4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fc2:	f7fe fc71 	bl	80018a8 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e03d      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002fd4:	4b11      	ldr	r3, [pc, #68]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d0f0      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x46a>
 8002fe0:	e035      	b.n	800304e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fe2:	4b10      	ldr	r3, [pc, #64]	@ (8003024 <HAL_RCC_OscConfig+0x4cc>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe8:	f7fe fc5e 	bl	80018a8 <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fee:	e008      	b.n	8003002 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ff0:	f7fe fc5a 	bl	80018a8 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e026      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003002:	4b06      	ldr	r3, [pc, #24]	@ (800301c <HAL_RCC_OscConfig+0x4c4>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d1f0      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x498>
 800300e:	e01e      	b.n	800304e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	69db      	ldr	r3, [r3, #28]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d107      	bne.n	8003028 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e019      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
 800301c:	40021000 	.word	0x40021000
 8003020:	40007000 	.word	0x40007000
 8003024:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003028:	4b0b      	ldr	r3, [pc, #44]	@ (8003058 <HAL_RCC_OscConfig+0x500>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a1b      	ldr	r3, [r3, #32]
 8003038:	429a      	cmp	r2, r3
 800303a:	d106      	bne.n	800304a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003046:	429a      	cmp	r2, r3
 8003048:	d001      	beq.n	800304e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e000      	b.n	8003050 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3718      	adds	r7, #24
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	40021000 	.word	0x40021000

0800305c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e0d0      	b.n	8003212 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003070:	4b6a      	ldr	r3, [pc, #424]	@ (800321c <HAL_RCC_ClockConfig+0x1c0>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0307 	and.w	r3, r3, #7
 8003078:	683a      	ldr	r2, [r7, #0]
 800307a:	429a      	cmp	r2, r3
 800307c:	d910      	bls.n	80030a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800307e:	4b67      	ldr	r3, [pc, #412]	@ (800321c <HAL_RCC_ClockConfig+0x1c0>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f023 0207 	bic.w	r2, r3, #7
 8003086:	4965      	ldr	r1, [pc, #404]	@ (800321c <HAL_RCC_ClockConfig+0x1c0>)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	4313      	orrs	r3, r2
 800308c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800308e:	4b63      	ldr	r3, [pc, #396]	@ (800321c <HAL_RCC_ClockConfig+0x1c0>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0307 	and.w	r3, r3, #7
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	429a      	cmp	r2, r3
 800309a:	d001      	beq.n	80030a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e0b8      	b.n	8003212 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d020      	beq.n	80030ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d005      	beq.n	80030c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030b8:	4b59      	ldr	r3, [pc, #356]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	4a58      	ldr	r2, [pc, #352]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 80030be:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80030c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0308 	and.w	r3, r3, #8
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d005      	beq.n	80030dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030d0:	4b53      	ldr	r3, [pc, #332]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	4a52      	ldr	r2, [pc, #328]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 80030d6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80030da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030dc:	4b50      	ldr	r3, [pc, #320]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	494d      	ldr	r1, [pc, #308]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d040      	beq.n	800317c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d107      	bne.n	8003112 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003102:	4b47      	ldr	r3, [pc, #284]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d115      	bne.n	800313a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e07f      	b.n	8003212 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	2b02      	cmp	r3, #2
 8003118:	d107      	bne.n	800312a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800311a:	4b41      	ldr	r3, [pc, #260]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d109      	bne.n	800313a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e073      	b.n	8003212 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800312a:	4b3d      	ldr	r3, [pc, #244]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0302 	and.w	r3, r3, #2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d101      	bne.n	800313a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e06b      	b.n	8003212 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800313a:	4b39      	ldr	r3, [pc, #228]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f023 0203 	bic.w	r2, r3, #3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	4936      	ldr	r1, [pc, #216]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 8003148:	4313      	orrs	r3, r2
 800314a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800314c:	f7fe fbac 	bl	80018a8 <HAL_GetTick>
 8003150:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003152:	e00a      	b.n	800316a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003154:	f7fe fba8 	bl	80018a8 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003162:	4293      	cmp	r3, r2
 8003164:	d901      	bls.n	800316a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e053      	b.n	8003212 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800316a:	4b2d      	ldr	r3, [pc, #180]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f003 020c 	and.w	r2, r3, #12
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	429a      	cmp	r2, r3
 800317a:	d1eb      	bne.n	8003154 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800317c:	4b27      	ldr	r3, [pc, #156]	@ (800321c <HAL_RCC_ClockConfig+0x1c0>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0307 	and.w	r3, r3, #7
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	429a      	cmp	r2, r3
 8003188:	d210      	bcs.n	80031ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800318a:	4b24      	ldr	r3, [pc, #144]	@ (800321c <HAL_RCC_ClockConfig+0x1c0>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f023 0207 	bic.w	r2, r3, #7
 8003192:	4922      	ldr	r1, [pc, #136]	@ (800321c <HAL_RCC_ClockConfig+0x1c0>)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	4313      	orrs	r3, r2
 8003198:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800319a:	4b20      	ldr	r3, [pc, #128]	@ (800321c <HAL_RCC_ClockConfig+0x1c0>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	683a      	ldr	r2, [r7, #0]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d001      	beq.n	80031ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e032      	b.n	8003212 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0304 	and.w	r3, r3, #4
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d008      	beq.n	80031ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031b8:	4b19      	ldr	r3, [pc, #100]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	4916      	ldr	r1, [pc, #88]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0308 	and.w	r3, r3, #8
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d009      	beq.n	80031ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80031d6:	4b12      	ldr	r3, [pc, #72]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	00db      	lsls	r3, r3, #3
 80031e4:	490e      	ldr	r1, [pc, #56]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031ea:	f000 f821 	bl	8003230 <HAL_RCC_GetSysClockFreq>
 80031ee:	4602      	mov	r2, r0
 80031f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003220 <HAL_RCC_ClockConfig+0x1c4>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	091b      	lsrs	r3, r3, #4
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	490a      	ldr	r1, [pc, #40]	@ (8003224 <HAL_RCC_ClockConfig+0x1c8>)
 80031fc:	5ccb      	ldrb	r3, [r1, r3]
 80031fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003202:	4a09      	ldr	r2, [pc, #36]	@ (8003228 <HAL_RCC_ClockConfig+0x1cc>)
 8003204:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003206:	4b09      	ldr	r3, [pc, #36]	@ (800322c <HAL_RCC_ClockConfig+0x1d0>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4618      	mov	r0, r3
 800320c:	f7fe fb0a 	bl	8001824 <HAL_InitTick>

  return HAL_OK;
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	40022000 	.word	0x40022000
 8003220:	40021000 	.word	0x40021000
 8003224:	08008ae0 	.word	0x08008ae0
 8003228:	20000000 	.word	0x20000000
 800322c:	20000004 	.word	0x20000004

08003230 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003230:	b480      	push	{r7}
 8003232:	b087      	sub	sp, #28
 8003234:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003236:	2300      	movs	r3, #0
 8003238:	60fb      	str	r3, [r7, #12]
 800323a:	2300      	movs	r3, #0
 800323c:	60bb      	str	r3, [r7, #8]
 800323e:	2300      	movs	r3, #0
 8003240:	617b      	str	r3, [r7, #20]
 8003242:	2300      	movs	r3, #0
 8003244:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003246:	2300      	movs	r3, #0
 8003248:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800324a:	4b1e      	ldr	r3, [pc, #120]	@ (80032c4 <HAL_RCC_GetSysClockFreq+0x94>)
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f003 030c 	and.w	r3, r3, #12
 8003256:	2b04      	cmp	r3, #4
 8003258:	d002      	beq.n	8003260 <HAL_RCC_GetSysClockFreq+0x30>
 800325a:	2b08      	cmp	r3, #8
 800325c:	d003      	beq.n	8003266 <HAL_RCC_GetSysClockFreq+0x36>
 800325e:	e027      	b.n	80032b0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003260:	4b19      	ldr	r3, [pc, #100]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003262:	613b      	str	r3, [r7, #16]
      break;
 8003264:	e027      	b.n	80032b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	0c9b      	lsrs	r3, r3, #18
 800326a:	f003 030f 	and.w	r3, r3, #15
 800326e:	4a17      	ldr	r2, [pc, #92]	@ (80032cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003270:	5cd3      	ldrb	r3, [r2, r3]
 8003272:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d010      	beq.n	80032a0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800327e:	4b11      	ldr	r3, [pc, #68]	@ (80032c4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	0c5b      	lsrs	r3, r3, #17
 8003284:	f003 0301 	and.w	r3, r3, #1
 8003288:	4a11      	ldr	r2, [pc, #68]	@ (80032d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800328a:	5cd3      	ldrb	r3, [r2, r3]
 800328c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a0d      	ldr	r2, [pc, #52]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003292:	fb03 f202 	mul.w	r2, r3, r2
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	fbb2 f3f3 	udiv	r3, r2, r3
 800329c:	617b      	str	r3, [r7, #20]
 800329e:	e004      	b.n	80032aa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a0c      	ldr	r2, [pc, #48]	@ (80032d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80032a4:	fb02 f303 	mul.w	r3, r2, r3
 80032a8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	613b      	str	r3, [r7, #16]
      break;
 80032ae:	e002      	b.n	80032b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032b0:	4b05      	ldr	r3, [pc, #20]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0x98>)
 80032b2:	613b      	str	r3, [r7, #16]
      break;
 80032b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032b6:	693b      	ldr	r3, [r7, #16]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	371c      	adds	r7, #28
 80032bc:	46bd      	mov	sp, r7
 80032be:	bc80      	pop	{r7}
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	40021000 	.word	0x40021000
 80032c8:	007a1200 	.word	0x007a1200
 80032cc:	08008af8 	.word	0x08008af8
 80032d0:	08008b08 	.word	0x08008b08
 80032d4:	003d0900 	.word	0x003d0900

080032d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032dc:	4b02      	ldr	r3, [pc, #8]	@ (80032e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80032de:	681b      	ldr	r3, [r3, #0]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bc80      	pop	{r7}
 80032e6:	4770      	bx	lr
 80032e8:	20000000 	.word	0x20000000

080032ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032f0:	f7ff fff2 	bl	80032d8 <HAL_RCC_GetHCLKFreq>
 80032f4:	4602      	mov	r2, r0
 80032f6:	4b05      	ldr	r3, [pc, #20]	@ (800330c <HAL_RCC_GetPCLK1Freq+0x20>)
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	0a1b      	lsrs	r3, r3, #8
 80032fc:	f003 0307 	and.w	r3, r3, #7
 8003300:	4903      	ldr	r1, [pc, #12]	@ (8003310 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003302:	5ccb      	ldrb	r3, [r1, r3]
 8003304:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003308:	4618      	mov	r0, r3
 800330a:	bd80      	pop	{r7, pc}
 800330c:	40021000 	.word	0x40021000
 8003310:	08008af0 	.word	0x08008af0

08003314 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003318:	f7ff ffde 	bl	80032d8 <HAL_RCC_GetHCLKFreq>
 800331c:	4602      	mov	r2, r0
 800331e:	4b05      	ldr	r3, [pc, #20]	@ (8003334 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	0adb      	lsrs	r3, r3, #11
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	4903      	ldr	r1, [pc, #12]	@ (8003338 <HAL_RCC_GetPCLK2Freq+0x24>)
 800332a:	5ccb      	ldrb	r3, [r1, r3]
 800332c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003330:	4618      	mov	r0, r3
 8003332:	bd80      	pop	{r7, pc}
 8003334:	40021000 	.word	0x40021000
 8003338:	08008af0 	.word	0x08008af0

0800333c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003344:	4b0a      	ldr	r3, [pc, #40]	@ (8003370 <RCC_Delay+0x34>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a0a      	ldr	r2, [pc, #40]	@ (8003374 <RCC_Delay+0x38>)
 800334a:	fba2 2303 	umull	r2, r3, r2, r3
 800334e:	0a5b      	lsrs	r3, r3, #9
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	fb02 f303 	mul.w	r3, r2, r3
 8003356:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003358:	bf00      	nop
  }
  while (Delay --);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	1e5a      	subs	r2, r3, #1
 800335e:	60fa      	str	r2, [r7, #12]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d1f9      	bne.n	8003358 <RCC_Delay+0x1c>
}
 8003364:	bf00      	nop
 8003366:	bf00      	nop
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	bc80      	pop	{r7}
 800336e:	4770      	bx	lr
 8003370:	20000000 	.word	0x20000000
 8003374:	10624dd3 	.word	0x10624dd3

08003378 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b086      	sub	sp, #24
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003380:	2300      	movs	r3, #0
 8003382:	613b      	str	r3, [r7, #16]
 8003384:	2300      	movs	r3, #0
 8003386:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	2b00      	cmp	r3, #0
 8003392:	d07d      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003394:	2300      	movs	r3, #0
 8003396:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003398:	4b4f      	ldr	r3, [pc, #316]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d10d      	bne.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033a4:	4b4c      	ldr	r3, [pc, #304]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033a6:	69db      	ldr	r3, [r3, #28]
 80033a8:	4a4b      	ldr	r2, [pc, #300]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033ae:	61d3      	str	r3, [r2, #28]
 80033b0:	4b49      	ldr	r3, [pc, #292]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033b8:	60bb      	str	r3, [r7, #8]
 80033ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033bc:	2301      	movs	r3, #1
 80033be:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c0:	4b46      	ldr	r3, [pc, #280]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d118      	bne.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033cc:	4b43      	ldr	r3, [pc, #268]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a42      	ldr	r2, [pc, #264]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033d8:	f7fe fa66 	bl	80018a8 <HAL_GetTick>
 80033dc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033de:	e008      	b.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033e0:	f7fe fa62 	bl	80018a8 <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	2b64      	cmp	r3, #100	@ 0x64
 80033ec:	d901      	bls.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e06d      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f2:	4b3a      	ldr	r3, [pc, #232]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d0f0      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033fe:	4b36      	ldr	r3, [pc, #216]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003400:	6a1b      	ldr	r3, [r3, #32]
 8003402:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003406:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d02e      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	429a      	cmp	r2, r3
 800341a:	d027      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800341c:	4b2e      	ldr	r3, [pc, #184]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800341e:	6a1b      	ldr	r3, [r3, #32]
 8003420:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003424:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003426:	4b2e      	ldr	r3, [pc, #184]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003428:	2201      	movs	r2, #1
 800342a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800342c:	4b2c      	ldr	r3, [pc, #176]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800342e:	2200      	movs	r2, #0
 8003430:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003432:	4a29      	ldr	r2, [pc, #164]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	d014      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003442:	f7fe fa31 	bl	80018a8 <HAL_GetTick>
 8003446:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003448:	e00a      	b.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800344a:	f7fe fa2d 	bl	80018a8 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003458:	4293      	cmp	r3, r2
 800345a:	d901      	bls.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e036      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003460:	4b1d      	ldr	r3, [pc, #116]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d0ee      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800346c:	4b1a      	ldr	r3, [pc, #104]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800346e:	6a1b      	ldr	r3, [r3, #32]
 8003470:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	4917      	ldr	r1, [pc, #92]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800347a:	4313      	orrs	r3, r2
 800347c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800347e:	7dfb      	ldrb	r3, [r7, #23]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d105      	bne.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003484:	4b14      	ldr	r3, [pc, #80]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003486:	69db      	ldr	r3, [r3, #28]
 8003488:	4a13      	ldr	r2, [pc, #76]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800348a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800348e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d008      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800349c:	4b0e      	ldr	r3, [pc, #56]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	490b      	ldr	r1, [pc, #44]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0310 	and.w	r3, r3, #16
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d008      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80034ba:	4b07      	ldr	r3, [pc, #28]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	4904      	ldr	r1, [pc, #16]	@ (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3718      	adds	r7, #24
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	40021000 	.word	0x40021000
 80034dc:	40007000 	.word	0x40007000
 80034e0:	42420440 	.word	0x42420440

080034e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e041      	b.n	800357a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d106      	bne.n	8003510 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f7fe f82e 	bl	800156c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2202      	movs	r2, #2
 8003514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	3304      	adds	r3, #4
 8003520:	4619      	mov	r1, r3
 8003522:	4610      	mov	r0, r2
 8003524:	f000 fa9e 	bl	8003a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
	...

08003584 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003592:	b2db      	uxtb	r3, r3
 8003594:	2b01      	cmp	r3, #1
 8003596:	d001      	beq.n	800359c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e03a      	b.n	8003612 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2202      	movs	r2, #2
 80035a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68da      	ldr	r2, [r3, #12]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0201 	orr.w	r2, r2, #1
 80035b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a18      	ldr	r2, [pc, #96]	@ (800361c <HAL_TIM_Base_Start_IT+0x98>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d00e      	beq.n	80035dc <HAL_TIM_Base_Start_IT+0x58>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035c6:	d009      	beq.n	80035dc <HAL_TIM_Base_Start_IT+0x58>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a14      	ldr	r2, [pc, #80]	@ (8003620 <HAL_TIM_Base_Start_IT+0x9c>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d004      	beq.n	80035dc <HAL_TIM_Base_Start_IT+0x58>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a13      	ldr	r2, [pc, #76]	@ (8003624 <HAL_TIM_Base_Start_IT+0xa0>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d111      	bne.n	8003600 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2b06      	cmp	r3, #6
 80035ec:	d010      	beq.n	8003610 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f042 0201 	orr.w	r2, r2, #1
 80035fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035fe:	e007      	b.n	8003610 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f042 0201 	orr.w	r2, r2, #1
 800360e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3714      	adds	r7, #20
 8003616:	46bd      	mov	sp, r7
 8003618:	bc80      	pop	{r7}
 800361a:	4770      	bx	lr
 800361c:	40012c00 	.word	0x40012c00
 8003620:	40000400 	.word	0x40000400
 8003624:	40000800 	.word	0x40000800

08003628 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e041      	b.n	80036be <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d106      	bne.n	8003654 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 f839 	bl	80036c6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2202      	movs	r2, #2
 8003658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	3304      	adds	r3, #4
 8003664:	4619      	mov	r1, r3
 8003666:	4610      	mov	r0, r2
 8003668:	f000 f9fc 	bl	8003a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80036c6:	b480      	push	{r7}
 80036c8:	b083      	sub	sp, #12
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80036ce:	bf00      	nop
 80036d0:	370c      	adds	r7, #12
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bc80      	pop	{r7}
 80036d6:	4770      	bx	lr

080036d8 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d109      	bne.n	80036fc <HAL_TIM_OC_Start+0x24>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	bf14      	ite	ne
 80036f4:	2301      	movne	r3, #1
 80036f6:	2300      	moveq	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	e022      	b.n	8003742 <HAL_TIM_OC_Start+0x6a>
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	2b04      	cmp	r3, #4
 8003700:	d109      	bne.n	8003716 <HAL_TIM_OC_Start+0x3e>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b01      	cmp	r3, #1
 800370c:	bf14      	ite	ne
 800370e:	2301      	movne	r3, #1
 8003710:	2300      	moveq	r3, #0
 8003712:	b2db      	uxtb	r3, r3
 8003714:	e015      	b.n	8003742 <HAL_TIM_OC_Start+0x6a>
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	2b08      	cmp	r3, #8
 800371a:	d109      	bne.n	8003730 <HAL_TIM_OC_Start+0x58>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b01      	cmp	r3, #1
 8003726:	bf14      	ite	ne
 8003728:	2301      	movne	r3, #1
 800372a:	2300      	moveq	r3, #0
 800372c:	b2db      	uxtb	r3, r3
 800372e:	e008      	b.n	8003742 <HAL_TIM_OC_Start+0x6a>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2b01      	cmp	r3, #1
 800373a:	bf14      	ite	ne
 800373c:	2301      	movne	r3, #1
 800373e:	2300      	moveq	r3, #0
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e05e      	b.n	8003808 <HAL_TIM_OC_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d104      	bne.n	800375a <HAL_TIM_OC_Start+0x82>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2202      	movs	r2, #2
 8003754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003758:	e013      	b.n	8003782 <HAL_TIM_OC_Start+0xaa>
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	2b04      	cmp	r3, #4
 800375e:	d104      	bne.n	800376a <HAL_TIM_OC_Start+0x92>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2202      	movs	r2, #2
 8003764:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003768:	e00b      	b.n	8003782 <HAL_TIM_OC_Start+0xaa>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	2b08      	cmp	r3, #8
 800376e:	d104      	bne.n	800377a <HAL_TIM_OC_Start+0xa2>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2202      	movs	r2, #2
 8003774:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003778:	e003      	b.n	8003782 <HAL_TIM_OC_Start+0xaa>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2202      	movs	r2, #2
 800377e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2201      	movs	r2, #1
 8003788:	6839      	ldr	r1, [r7, #0]
 800378a:	4618      	mov	r0, r3
 800378c:	f000 fbf6 	bl	8003f7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a1e      	ldr	r2, [pc, #120]	@ (8003810 <HAL_TIM_OC_Start+0x138>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d107      	bne.n	80037aa <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a18      	ldr	r2, [pc, #96]	@ (8003810 <HAL_TIM_OC_Start+0x138>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d00e      	beq.n	80037d2 <HAL_TIM_OC_Start+0xfa>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037bc:	d009      	beq.n	80037d2 <HAL_TIM_OC_Start+0xfa>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a14      	ldr	r2, [pc, #80]	@ (8003814 <HAL_TIM_OC_Start+0x13c>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d004      	beq.n	80037d2 <HAL_TIM_OC_Start+0xfa>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a12      	ldr	r2, [pc, #72]	@ (8003818 <HAL_TIM_OC_Start+0x140>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d111      	bne.n	80037f6 <HAL_TIM_OC_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f003 0307 	and.w	r3, r3, #7
 80037dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2b06      	cmp	r3, #6
 80037e2:	d010      	beq.n	8003806 <HAL_TIM_OC_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f042 0201 	orr.w	r2, r2, #1
 80037f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037f4:	e007      	b.n	8003806 <HAL_TIM_OC_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f042 0201 	orr.w	r2, r2, #1
 8003804:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40012c00 	.word	0x40012c00
 8003814:	40000400 	.word	0x40000400
 8003818:	40000800 	.word	0x40000800

0800381c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003828:	2300      	movs	r3, #0
 800382a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003832:	2b01      	cmp	r3, #1
 8003834:	d101      	bne.n	800383a <HAL_TIM_OC_ConfigChannel+0x1e>
 8003836:	2302      	movs	r3, #2
 8003838:	e048      	b.n	80038cc <HAL_TIM_OC_ConfigChannel+0xb0>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2201      	movs	r2, #1
 800383e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2b0c      	cmp	r3, #12
 8003846:	d839      	bhi.n	80038bc <HAL_TIM_OC_ConfigChannel+0xa0>
 8003848:	a201      	add	r2, pc, #4	@ (adr r2, 8003850 <HAL_TIM_OC_ConfigChannel+0x34>)
 800384a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800384e:	bf00      	nop
 8003850:	08003885 	.word	0x08003885
 8003854:	080038bd 	.word	0x080038bd
 8003858:	080038bd 	.word	0x080038bd
 800385c:	080038bd 	.word	0x080038bd
 8003860:	08003893 	.word	0x08003893
 8003864:	080038bd 	.word	0x080038bd
 8003868:	080038bd 	.word	0x080038bd
 800386c:	080038bd 	.word	0x080038bd
 8003870:	080038a1 	.word	0x080038a1
 8003874:	080038bd 	.word	0x080038bd
 8003878:	080038bd 	.word	0x080038bd
 800387c:	080038bd 	.word	0x080038bd
 8003880:	080038af 	.word	0x080038af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68b9      	ldr	r1, [r7, #8]
 800388a:	4618      	mov	r0, r3
 800388c:	f000 f958 	bl	8003b40 <TIM_OC1_SetConfig>
      break;
 8003890:	e017      	b.n	80038c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68b9      	ldr	r1, [r7, #8]
 8003898:	4618      	mov	r0, r3
 800389a:	f000 f9b7 	bl	8003c0c <TIM_OC2_SetConfig>
      break;
 800389e:	e010      	b.n	80038c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68b9      	ldr	r1, [r7, #8]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f000 fa1a 	bl	8003ce0 <TIM_OC3_SetConfig>
      break;
 80038ac:	e009      	b.n	80038c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68b9      	ldr	r1, [r7, #8]
 80038b4:	4618      	mov	r0, r3
 80038b6:	f000 fa7d 	bl	8003db4 <TIM_OC4_SetConfig>
      break;
 80038ba:	e002      	b.n	80038c2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	75fb      	strb	r3, [r7, #23]
      break;
 80038c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3718      	adds	r7, #24
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038de:	2300      	movs	r3, #0
 80038e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d101      	bne.n	80038f0 <HAL_TIM_ConfigClockSource+0x1c>
 80038ec:	2302      	movs	r3, #2
 80038ee:	e0b4      	b.n	8003a5a <HAL_TIM_ConfigClockSource+0x186>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2202      	movs	r2, #2
 80038fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800390e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003916:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003928:	d03e      	beq.n	80039a8 <HAL_TIM_ConfigClockSource+0xd4>
 800392a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800392e:	f200 8087 	bhi.w	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003932:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003936:	f000 8086 	beq.w	8003a46 <HAL_TIM_ConfigClockSource+0x172>
 800393a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800393e:	d87f      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003940:	2b70      	cmp	r3, #112	@ 0x70
 8003942:	d01a      	beq.n	800397a <HAL_TIM_ConfigClockSource+0xa6>
 8003944:	2b70      	cmp	r3, #112	@ 0x70
 8003946:	d87b      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003948:	2b60      	cmp	r3, #96	@ 0x60
 800394a:	d050      	beq.n	80039ee <HAL_TIM_ConfigClockSource+0x11a>
 800394c:	2b60      	cmp	r3, #96	@ 0x60
 800394e:	d877      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003950:	2b50      	cmp	r3, #80	@ 0x50
 8003952:	d03c      	beq.n	80039ce <HAL_TIM_ConfigClockSource+0xfa>
 8003954:	2b50      	cmp	r3, #80	@ 0x50
 8003956:	d873      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003958:	2b40      	cmp	r3, #64	@ 0x40
 800395a:	d058      	beq.n	8003a0e <HAL_TIM_ConfigClockSource+0x13a>
 800395c:	2b40      	cmp	r3, #64	@ 0x40
 800395e:	d86f      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003960:	2b30      	cmp	r3, #48	@ 0x30
 8003962:	d064      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x15a>
 8003964:	2b30      	cmp	r3, #48	@ 0x30
 8003966:	d86b      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003968:	2b20      	cmp	r3, #32
 800396a:	d060      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x15a>
 800396c:	2b20      	cmp	r3, #32
 800396e:	d867      	bhi.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
 8003970:	2b00      	cmp	r3, #0
 8003972:	d05c      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x15a>
 8003974:	2b10      	cmp	r3, #16
 8003976:	d05a      	beq.n	8003a2e <HAL_TIM_ConfigClockSource+0x15a>
 8003978:	e062      	b.n	8003a40 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800398a:	f000 fad8 	bl	8003f3e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800399c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	609a      	str	r2, [r3, #8]
      break;
 80039a6:	e04f      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80039b8:	f000 fac1 	bl	8003f3e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039ca:	609a      	str	r2, [r3, #8]
      break;
 80039cc:	e03c      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039da:	461a      	mov	r2, r3
 80039dc:	f000 fa38 	bl	8003e50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2150      	movs	r1, #80	@ 0x50
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 fa8f 	bl	8003f0a <TIM_ITRx_SetConfig>
      break;
 80039ec:	e02c      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039fa:	461a      	mov	r2, r3
 80039fc:	f000 fa56 	bl	8003eac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2160      	movs	r1, #96	@ 0x60
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 fa7f 	bl	8003f0a <TIM_ITRx_SetConfig>
      break;
 8003a0c:	e01c      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	f000 fa18 	bl	8003e50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2140      	movs	r1, #64	@ 0x40
 8003a26:	4618      	mov	r0, r3
 8003a28:	f000 fa6f 	bl	8003f0a <TIM_ITRx_SetConfig>
      break;
 8003a2c:	e00c      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4619      	mov	r1, r3
 8003a38:	4610      	mov	r0, r2
 8003a3a:	f000 fa66 	bl	8003f0a <TIM_ITRx_SetConfig>
      break;
 8003a3e:	e003      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	73fb      	strb	r3, [r7, #15]
      break;
 8003a44:	e000      	b.n	8003a48 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
	...

08003a64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b085      	sub	sp, #20
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a2f      	ldr	r2, [pc, #188]	@ (8003b34 <TIM_Base_SetConfig+0xd0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00b      	beq.n	8003a94 <TIM_Base_SetConfig+0x30>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a82:	d007      	beq.n	8003a94 <TIM_Base_SetConfig+0x30>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a2c      	ldr	r2, [pc, #176]	@ (8003b38 <TIM_Base_SetConfig+0xd4>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d003      	beq.n	8003a94 <TIM_Base_SetConfig+0x30>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a2b      	ldr	r2, [pc, #172]	@ (8003b3c <TIM_Base_SetConfig+0xd8>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d108      	bne.n	8003aa6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a22      	ldr	r2, [pc, #136]	@ (8003b34 <TIM_Base_SetConfig+0xd0>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d00b      	beq.n	8003ac6 <TIM_Base_SetConfig+0x62>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ab4:	d007      	beq.n	8003ac6 <TIM_Base_SetConfig+0x62>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a1f      	ldr	r2, [pc, #124]	@ (8003b38 <TIM_Base_SetConfig+0xd4>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d003      	beq.n	8003ac6 <TIM_Base_SetConfig+0x62>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a1e      	ldr	r2, [pc, #120]	@ (8003b3c <TIM_Base_SetConfig+0xd8>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d108      	bne.n	8003ad8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003acc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	4a0d      	ldr	r2, [pc, #52]	@ (8003b34 <TIM_Base_SetConfig+0xd0>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d103      	bne.n	8003b0c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	691a      	ldr	r2, [r3, #16]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d005      	beq.n	8003b2a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	f023 0201 	bic.w	r2, r3, #1
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	611a      	str	r2, [r3, #16]
  }
}
 8003b2a:	bf00      	nop
 8003b2c:	3714      	adds	r7, #20
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bc80      	pop	{r7}
 8003b32:	4770      	bx	lr
 8003b34:	40012c00 	.word	0x40012c00
 8003b38:	40000400 	.word	0x40000400
 8003b3c:	40000800 	.word	0x40000800

08003b40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b087      	sub	sp, #28
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a1b      	ldr	r3, [r3, #32]
 8003b4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	f023 0201 	bic.w	r2, r3, #1
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f023 0303 	bic.w	r3, r3, #3
 8003b76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f023 0302 	bic.w	r3, r3, #2
 8003b88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a1c      	ldr	r2, [pc, #112]	@ (8003c08 <TIM_OC1_SetConfig+0xc8>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d10c      	bne.n	8003bb6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	f023 0308 	bic.w	r3, r3, #8
 8003ba2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	697a      	ldr	r2, [r7, #20]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f023 0304 	bic.w	r3, r3, #4
 8003bb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a13      	ldr	r2, [pc, #76]	@ (8003c08 <TIM_OC1_SetConfig+0xc8>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d111      	bne.n	8003be2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	693a      	ldr	r2, [r7, #16]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685a      	ldr	r2, [r3, #4]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	697a      	ldr	r2, [r7, #20]
 8003bfa:	621a      	str	r2, [r3, #32]
}
 8003bfc:	bf00      	nop
 8003bfe:	371c      	adds	r7, #28
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	40012c00 	.word	0x40012c00

08003c0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b087      	sub	sp, #28
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a1b      	ldr	r3, [r3, #32]
 8003c1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	f023 0210 	bic.w	r2, r3, #16
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	021b      	lsls	r3, r3, #8
 8003c4a:	68fa      	ldr	r2, [r7, #12]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	f023 0320 	bic.w	r3, r3, #32
 8003c56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a1d      	ldr	r2, [pc, #116]	@ (8003cdc <TIM_OC2_SetConfig+0xd0>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d10d      	bne.n	8003c88 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c86:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a14      	ldr	r2, [pc, #80]	@ (8003cdc <TIM_OC2_SetConfig+0xd0>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d113      	bne.n	8003cb8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	693a      	ldr	r2, [r7, #16]
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	693a      	ldr	r2, [r7, #16]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	621a      	str	r2, [r3, #32]
}
 8003cd2:	bf00      	nop
 8003cd4:	371c      	adds	r7, #28
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bc80      	pop	{r7}
 8003cda:	4770      	bx	lr
 8003cdc:	40012c00 	.word	0x40012c00

08003ce0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b087      	sub	sp, #28
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a1b      	ldr	r3, [r3, #32]
 8003cf4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f023 0303 	bic.w	r3, r3, #3
 8003d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	68fa      	ldr	r2, [r7, #12]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003d28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	021b      	lsls	r3, r3, #8
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a1d      	ldr	r2, [pc, #116]	@ (8003db0 <TIM_OC3_SetConfig+0xd0>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d10d      	bne.n	8003d5a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	021b      	lsls	r3, r3, #8
 8003d4c:	697a      	ldr	r2, [r7, #20]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a14      	ldr	r2, [pc, #80]	@ (8003db0 <TIM_OC3_SetConfig+0xd0>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d113      	bne.n	8003d8a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	011b      	lsls	r3, r3, #4
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	011b      	lsls	r3, r3, #4
 8003d84:	693a      	ldr	r2, [r7, #16]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	693a      	ldr	r2, [r7, #16]
 8003d8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	685a      	ldr	r2, [r3, #4]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	621a      	str	r2, [r3, #32]
}
 8003da4:	bf00      	nop
 8003da6:	371c      	adds	r7, #28
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bc80      	pop	{r7}
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	40012c00 	.word	0x40012c00

08003db4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b087      	sub	sp, #28
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a1b      	ldr	r3, [r3, #32]
 8003dc2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a1b      	ldr	r3, [r3, #32]
 8003dc8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	69db      	ldr	r3, [r3, #28]
 8003dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003de2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	021b      	lsls	r3, r3, #8
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003dfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	031b      	lsls	r3, r3, #12
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a0f      	ldr	r2, [pc, #60]	@ (8003e4c <TIM_OC4_SetConfig+0x98>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d109      	bne.n	8003e28 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	695b      	ldr	r3, [r3, #20]
 8003e20:	019b      	lsls	r3, r3, #6
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685a      	ldr	r2, [r3, #4]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	693a      	ldr	r2, [r7, #16]
 8003e40:	621a      	str	r2, [r3, #32]
}
 8003e42:	bf00      	nop
 8003e44:	371c      	adds	r7, #28
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bc80      	pop	{r7}
 8003e4a:	4770      	bx	lr
 8003e4c:	40012c00 	.word	0x40012c00

08003e50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b087      	sub	sp, #28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	f023 0201 	bic.w	r2, r3, #1
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	011b      	lsls	r3, r3, #4
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	f023 030a 	bic.w	r3, r3, #10
 8003e8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	697a      	ldr	r2, [r7, #20]
 8003ea0:	621a      	str	r2, [r3, #32]
}
 8003ea2:	bf00      	nop
 8003ea4:	371c      	adds	r7, #28
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bc80      	pop	{r7}
 8003eaa:	4770      	bx	lr

08003eac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b087      	sub	sp, #28
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6a1b      	ldr	r3, [r3, #32]
 8003ebc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	f023 0210 	bic.w	r2, r3, #16
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ed6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	031b      	lsls	r3, r3, #12
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ee8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	011b      	lsls	r3, r3, #4
 8003eee:	697a      	ldr	r2, [r7, #20]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	693a      	ldr	r2, [r7, #16]
 8003ef8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	621a      	str	r2, [r3, #32]
}
 8003f00:	bf00      	nop
 8003f02:	371c      	adds	r7, #28
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bc80      	pop	{r7}
 8003f08:	4770      	bx	lr

08003f0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	b085      	sub	sp, #20
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
 8003f12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f22:	683a      	ldr	r2, [r7, #0]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f043 0307 	orr.w	r3, r3, #7
 8003f2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	609a      	str	r2, [r3, #8]
}
 8003f34:	bf00      	nop
 8003f36:	3714      	adds	r7, #20
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bc80      	pop	{r7}
 8003f3c:	4770      	bx	lr

08003f3e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f3e:	b480      	push	{r7}
 8003f40:	b087      	sub	sp, #28
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	60f8      	str	r0, [r7, #12]
 8003f46:	60b9      	str	r1, [r7, #8]
 8003f48:	607a      	str	r2, [r7, #4]
 8003f4a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f58:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	021a      	lsls	r2, r3, #8
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	431a      	orrs	r2, r3
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	609a      	str	r2, [r3, #8]
}
 8003f72:	bf00      	nop
 8003f74:	371c      	adds	r7, #28
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bc80      	pop	{r7}
 8003f7a:	4770      	bx	lr

08003f7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b087      	sub	sp, #28
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	60b9      	str	r1, [r7, #8]
 8003f86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	f003 031f 	and.w	r3, r3, #31
 8003f8e:	2201      	movs	r2, #1
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6a1a      	ldr	r2, [r3, #32]
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	43db      	mvns	r3, r3
 8003f9e:	401a      	ands	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6a1a      	ldr	r2, [r3, #32]
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	f003 031f 	and.w	r3, r3, #31
 8003fae:	6879      	ldr	r1, [r7, #4]
 8003fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fb4:	431a      	orrs	r2, r3
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	621a      	str	r2, [r3, #32]
}
 8003fba:	bf00      	nop
 8003fbc:	371c      	adds	r7, #28
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bc80      	pop	{r7}
 8003fc2:	4770      	bx	lr

08003fc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d101      	bne.n	8003fdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fd8:	2302      	movs	r3, #2
 8003fda:	e046      	b.n	800406a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004002:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	4313      	orrs	r3, r2
 800400c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a16      	ldr	r2, [pc, #88]	@ (8004074 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d00e      	beq.n	800403e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004028:	d009      	beq.n	800403e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a12      	ldr	r2, [pc, #72]	@ (8004078 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d004      	beq.n	800403e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a10      	ldr	r2, [pc, #64]	@ (800407c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d10c      	bne.n	8004058 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004044:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	4313      	orrs	r3, r2
 800404e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68ba      	ldr	r2, [r7, #8]
 8004056:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3714      	adds	r7, #20
 800406e:	46bd      	mov	sp, r7
 8004070:	bc80      	pop	{r7}
 8004072:	4770      	bx	lr
 8004074:	40012c00 	.word	0x40012c00
 8004078:	40000400 	.word	0x40000400
 800407c:	40000800 	.word	0x40000800

08004080 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e042      	b.n	8004118 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d106      	bne.n	80040ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f7fd fb00 	bl	80016ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2224      	movs	r2, #36	@ 0x24
 80040b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68da      	ldr	r2, [r3, #12]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 fdb7 	bl	8004c38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	691a      	ldr	r2, [r3, #16]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80040d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	695a      	ldr	r2, [r3, #20]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80040e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68da      	ldr	r2, [r3, #12]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2220      	movs	r2, #32
 8004104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2220      	movs	r2, #32
 800410c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3708      	adds	r7, #8
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b08a      	sub	sp, #40	@ 0x28
 8004124:	af02      	add	r7, sp, #8
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	603b      	str	r3, [r7, #0]
 800412c:	4613      	mov	r3, r2
 800412e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004130:	2300      	movs	r3, #0
 8004132:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b20      	cmp	r3, #32
 800413e:	d175      	bne.n	800422c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d002      	beq.n	800414c <HAL_UART_Transmit+0x2c>
 8004146:	88fb      	ldrh	r3, [r7, #6]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d101      	bne.n	8004150 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e06e      	b.n	800422e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2221      	movs	r2, #33	@ 0x21
 800415a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800415e:	f7fd fba3 	bl	80018a8 <HAL_GetTick>
 8004162:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	88fa      	ldrh	r2, [r7, #6]
 8004168:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	88fa      	ldrh	r2, [r7, #6]
 800416e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004178:	d108      	bne.n	800418c <HAL_UART_Transmit+0x6c>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d104      	bne.n	800418c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004182:	2300      	movs	r3, #0
 8004184:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	61bb      	str	r3, [r7, #24]
 800418a:	e003      	b.n	8004194 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004190:	2300      	movs	r3, #0
 8004192:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004194:	e02e      	b.n	80041f4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	9300      	str	r3, [sp, #0]
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	2200      	movs	r2, #0
 800419e:	2180      	movs	r1, #128	@ 0x80
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f000 fb1c 	bl	80047de <UART_WaitOnFlagUntilTimeout>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d005      	beq.n	80041b8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2220      	movs	r2, #32
 80041b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e03a      	b.n	800422e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d10b      	bne.n	80041d6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041be:	69bb      	ldr	r3, [r7, #24]
 80041c0:	881b      	ldrh	r3, [r3, #0]
 80041c2:	461a      	mov	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	3302      	adds	r3, #2
 80041d2:	61bb      	str	r3, [r7, #24]
 80041d4:	e007      	b.n	80041e6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	781a      	ldrb	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	3301      	adds	r3, #1
 80041e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	3b01      	subs	r3, #1
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1cb      	bne.n	8004196 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	9300      	str	r3, [sp, #0]
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	2200      	movs	r2, #0
 8004206:	2140      	movs	r1, #64	@ 0x40
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f000 fae8 	bl	80047de <UART_WaitOnFlagUntilTimeout>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d005      	beq.n	8004220 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2220      	movs	r2, #32
 8004218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e006      	b.n	800422e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004228:	2300      	movs	r3, #0
 800422a:	e000      	b.n	800422e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800422c:	2302      	movs	r3, #2
  }
}
 800422e:	4618      	mov	r0, r3
 8004230:	3720      	adds	r7, #32
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b084      	sub	sp, #16
 800423a:	af00      	add	r7, sp, #0
 800423c:	60f8      	str	r0, [r7, #12]
 800423e:	60b9      	str	r1, [r7, #8]
 8004240:	4613      	mov	r3, r2
 8004242:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800424a:	b2db      	uxtb	r3, r3
 800424c:	2b20      	cmp	r3, #32
 800424e:	d112      	bne.n	8004276 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d002      	beq.n	800425c <HAL_UART_Receive_IT+0x26>
 8004256:	88fb      	ldrh	r3, [r7, #6]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d101      	bne.n	8004260 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e00b      	b.n	8004278 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004266:	88fb      	ldrh	r3, [r7, #6]
 8004268:	461a      	mov	r2, r3
 800426a:	68b9      	ldr	r1, [r7, #8]
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f000 fb0f 	bl	8004890 <UART_Start_Receive_IT>
 8004272:	4603      	mov	r3, r0
 8004274:	e000      	b.n	8004278 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004276:	2302      	movs	r3, #2
  }
}
 8004278:	4618      	mov	r0, r3
 800427a:	3710      	adds	r7, #16
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b0ba      	sub	sp, #232	@ 0xe8
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80042ac:	2300      	movs	r3, #0
 80042ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80042b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042b6:	f003 030f 	and.w	r3, r3, #15
 80042ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80042be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10f      	bne.n	80042e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042ca:	f003 0320 	and.w	r3, r3, #32
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d009      	beq.n	80042e6 <HAL_UART_IRQHandler+0x66>
 80042d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042d6:	f003 0320 	and.w	r3, r3, #32
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 fbec 	bl	8004abc <UART_Receive_IT>
      return;
 80042e4:	e25b      	b.n	800479e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80042e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	f000 80de 	beq.w	80044ac <HAL_UART_IRQHandler+0x22c>
 80042f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d106      	bne.n	800430a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004300:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 80d1 	beq.w	80044ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800430a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00b      	beq.n	800432e <HAL_UART_IRQHandler+0xae>
 8004316:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800431a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800431e:	2b00      	cmp	r3, #0
 8004320:	d005      	beq.n	800432e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004326:	f043 0201 	orr.w	r2, r3, #1
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800432e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004332:	f003 0304 	and.w	r3, r3, #4
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00b      	beq.n	8004352 <HAL_UART_IRQHandler+0xd2>
 800433a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800433e:	f003 0301 	and.w	r3, r3, #1
 8004342:	2b00      	cmp	r3, #0
 8004344:	d005      	beq.n	8004352 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800434a:	f043 0202 	orr.w	r2, r3, #2
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00b      	beq.n	8004376 <HAL_UART_IRQHandler+0xf6>
 800435e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	d005      	beq.n	8004376 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436e:	f043 0204 	orr.w	r2, r3, #4
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800437a:	f003 0308 	and.w	r3, r3, #8
 800437e:	2b00      	cmp	r3, #0
 8004380:	d011      	beq.n	80043a6 <HAL_UART_IRQHandler+0x126>
 8004382:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004386:	f003 0320 	and.w	r3, r3, #32
 800438a:	2b00      	cmp	r3, #0
 800438c:	d105      	bne.n	800439a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800438e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b00      	cmp	r3, #0
 8004398:	d005      	beq.n	80043a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800439e:	f043 0208 	orr.w	r2, r3, #8
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 81f2 	beq.w	8004794 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043b4:	f003 0320 	and.w	r3, r3, #32
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d008      	beq.n	80043ce <HAL_UART_IRQHandler+0x14e>
 80043bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043c0:	f003 0320 	and.w	r3, r3, #32
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d002      	beq.n	80043ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 fb77 	bl	8004abc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d8:	2b00      	cmp	r3, #0
 80043da:	bf14      	ite	ne
 80043dc:	2301      	movne	r3, #1
 80043de:	2300      	moveq	r3, #0
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ea:	f003 0308 	and.w	r3, r3, #8
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d103      	bne.n	80043fa <HAL_UART_IRQHandler+0x17a>
 80043f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d04f      	beq.n	800449a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f000 fa81 	bl	8004902 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	695b      	ldr	r3, [r3, #20]
 8004406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800440a:	2b00      	cmp	r3, #0
 800440c:	d041      	beq.n	8004492 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	3314      	adds	r3, #20
 8004414:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004418:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800441c:	e853 3f00 	ldrex	r3, [r3]
 8004420:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004424:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004428:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800442c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	3314      	adds	r3, #20
 8004436:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800443a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800443e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004442:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004446:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800444a:	e841 2300 	strex	r3, r2, [r1]
 800444e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004452:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1d9      	bne.n	800440e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800445e:	2b00      	cmp	r3, #0
 8004460:	d013      	beq.n	800448a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004466:	4a7e      	ldr	r2, [pc, #504]	@ (8004660 <HAL_UART_IRQHandler+0x3e0>)
 8004468:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800446e:	4618      	mov	r0, r3
 8004470:	f7fd fff0 	bl	8002454 <HAL_DMA_Abort_IT>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d016      	beq.n	80044a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800447e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004484:	4610      	mov	r0, r2
 8004486:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004488:	e00e      	b.n	80044a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 f993 	bl	80047b6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004490:	e00a      	b.n	80044a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 f98f 	bl	80047b6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004498:	e006      	b.n	80044a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f000 f98b 	bl	80047b6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80044a6:	e175      	b.n	8004794 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044a8:	bf00      	nop
    return;
 80044aa:	e173      	b.n	8004794 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	f040 814f 	bne.w	8004754 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80044b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044ba:	f003 0310 	and.w	r3, r3, #16
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f000 8148 	beq.w	8004754 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80044c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044c8:	f003 0310 	and.w	r3, r3, #16
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	f000 8141 	beq.w	8004754 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044d2:	2300      	movs	r3, #0
 80044d4:	60bb      	str	r3, [r7, #8]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	60bb      	str	r3, [r7, #8]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	60bb      	str	r3, [r7, #8]
 80044e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f000 80b6 	beq.w	8004664 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004504:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004508:	2b00      	cmp	r3, #0
 800450a:	f000 8145 	beq.w	8004798 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004512:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004516:	429a      	cmp	r2, r3
 8004518:	f080 813e 	bcs.w	8004798 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004522:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	2b20      	cmp	r3, #32
 800452c:	f000 8088 	beq.w	8004640 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	330c      	adds	r3, #12
 8004536:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800453e:	e853 3f00 	ldrex	r3, [r3]
 8004542:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004546:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800454a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800454e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	330c      	adds	r3, #12
 8004558:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800455c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004560:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004564:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004568:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800456c:	e841 2300 	strex	r3, r2, [r1]
 8004570:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004574:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1d9      	bne.n	8004530 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	3314      	adds	r3, #20
 8004582:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004584:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004586:	e853 3f00 	ldrex	r3, [r3]
 800458a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800458c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800458e:	f023 0301 	bic.w	r3, r3, #1
 8004592:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	3314      	adds	r3, #20
 800459c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80045a0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80045a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80045a8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80045ac:	e841 2300 	strex	r3, r2, [r1]
 80045b0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80045b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d1e1      	bne.n	800457c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	3314      	adds	r3, #20
 80045be:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80045c2:	e853 3f00 	ldrex	r3, [r3]
 80045c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80045c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	3314      	adds	r3, #20
 80045d8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80045dc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80045de:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80045e2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80045e4:	e841 2300 	strex	r3, r2, [r1]
 80045e8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80045ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1e3      	bne.n	80045b8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2220      	movs	r2, #32
 80045f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	330c      	adds	r3, #12
 8004604:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004606:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004608:	e853 3f00 	ldrex	r3, [r3]
 800460c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800460e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004610:	f023 0310 	bic.w	r3, r3, #16
 8004614:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	330c      	adds	r3, #12
 800461e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004622:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004624:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004626:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004628:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800462a:	e841 2300 	strex	r3, r2, [r1]
 800462e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004630:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1e3      	bne.n	80045fe <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800463a:	4618      	mov	r0, r3
 800463c:	f7fd fece 	bl	80023dc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2202      	movs	r2, #2
 8004644:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800464e:	b29b      	uxth	r3, r3
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	b29b      	uxth	r3, r3
 8004654:	4619      	mov	r1, r3
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 f8b6 	bl	80047c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800465c:	e09c      	b.n	8004798 <HAL_UART_IRQHandler+0x518>
 800465e:	bf00      	nop
 8004660:	080049c7 	.word	0x080049c7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800466c:	b29b      	uxth	r3, r3
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004678:	b29b      	uxth	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	f000 808e 	beq.w	800479c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004680:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004684:	2b00      	cmp	r3, #0
 8004686:	f000 8089 	beq.w	800479c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	330c      	adds	r3, #12
 8004690:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004694:	e853 3f00 	ldrex	r3, [r3]
 8004698:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800469a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800469c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	330c      	adds	r3, #12
 80046aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80046ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80046b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80046b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046b6:	e841 2300 	strex	r3, r2, [r1]
 80046ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80046bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1e3      	bne.n	800468a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	3314      	adds	r3, #20
 80046c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046cc:	e853 3f00 	ldrex	r3, [r3]
 80046d0:	623b      	str	r3, [r7, #32]
   return(result);
 80046d2:	6a3b      	ldr	r3, [r7, #32]
 80046d4:	f023 0301 	bic.w	r3, r3, #1
 80046d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	3314      	adds	r3, #20
 80046e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80046e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80046e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80046ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046ee:	e841 2300 	strex	r3, r2, [r1]
 80046f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80046f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1e3      	bne.n	80046c2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2220      	movs	r2, #32
 80046fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	330c      	adds	r3, #12
 800470e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	e853 3f00 	ldrex	r3, [r3]
 8004716:	60fb      	str	r3, [r7, #12]
   return(result);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f023 0310 	bic.w	r3, r3, #16
 800471e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	330c      	adds	r3, #12
 8004728:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800472c:	61fa      	str	r2, [r7, #28]
 800472e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004730:	69b9      	ldr	r1, [r7, #24]
 8004732:	69fa      	ldr	r2, [r7, #28]
 8004734:	e841 2300 	strex	r3, r2, [r1]
 8004738:	617b      	str	r3, [r7, #20]
   return(result);
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1e3      	bne.n	8004708 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2202      	movs	r2, #2
 8004744:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004746:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800474a:	4619      	mov	r1, r3
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 f83b 	bl	80047c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004752:	e023      	b.n	800479c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004758:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800475c:	2b00      	cmp	r3, #0
 800475e:	d009      	beq.n	8004774 <HAL_UART_IRQHandler+0x4f4>
 8004760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004768:	2b00      	cmp	r3, #0
 800476a:	d003      	beq.n	8004774 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 f93e 	bl	80049ee <UART_Transmit_IT>
    return;
 8004772:	e014      	b.n	800479e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004774:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00e      	beq.n	800479e <HAL_UART_IRQHandler+0x51e>
 8004780:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004788:	2b00      	cmp	r3, #0
 800478a:	d008      	beq.n	800479e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f000 f97d 	bl	8004a8c <UART_EndTransmit_IT>
    return;
 8004792:	e004      	b.n	800479e <HAL_UART_IRQHandler+0x51e>
    return;
 8004794:	bf00      	nop
 8004796:	e002      	b.n	800479e <HAL_UART_IRQHandler+0x51e>
      return;
 8004798:	bf00      	nop
 800479a:	e000      	b.n	800479e <HAL_UART_IRQHandler+0x51e>
      return;
 800479c:	bf00      	nop
  }
}
 800479e:	37e8      	adds	r7, #232	@ 0xe8
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80047ac:	bf00      	nop
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bc80      	pop	{r7}
 80047b4:	4770      	bx	lr

080047b6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80047b6:	b480      	push	{r7}
 80047b8:	b083      	sub	sp, #12
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80047be:	bf00      	nop
 80047c0:	370c      	adds	r7, #12
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bc80      	pop	{r7}
 80047c6:	4770      	bx	lr

080047c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	460b      	mov	r3, r1
 80047d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	bc80      	pop	{r7}
 80047dc:	4770      	bx	lr

080047de <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80047de:	b580      	push	{r7, lr}
 80047e0:	b086      	sub	sp, #24
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	60f8      	str	r0, [r7, #12]
 80047e6:	60b9      	str	r1, [r7, #8]
 80047e8:	603b      	str	r3, [r7, #0]
 80047ea:	4613      	mov	r3, r2
 80047ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047ee:	e03b      	b.n	8004868 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047f0:	6a3b      	ldr	r3, [r7, #32]
 80047f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f6:	d037      	beq.n	8004868 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047f8:	f7fd f856 	bl	80018a8 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	6a3a      	ldr	r2, [r7, #32]
 8004804:	429a      	cmp	r2, r3
 8004806:	d302      	bcc.n	800480e <UART_WaitOnFlagUntilTimeout+0x30>
 8004808:	6a3b      	ldr	r3, [r7, #32]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e03a      	b.n	8004888 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	f003 0304 	and.w	r3, r3, #4
 800481c:	2b00      	cmp	r3, #0
 800481e:	d023      	beq.n	8004868 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	2b80      	cmp	r3, #128	@ 0x80
 8004824:	d020      	beq.n	8004868 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	2b40      	cmp	r3, #64	@ 0x40
 800482a:	d01d      	beq.n	8004868 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0308 	and.w	r3, r3, #8
 8004836:	2b08      	cmp	r3, #8
 8004838:	d116      	bne.n	8004868 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800483a:	2300      	movs	r3, #0
 800483c:	617b      	str	r3, [r7, #20]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	617b      	str	r3, [r7, #20]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	617b      	str	r3, [r7, #20]
 800484e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f000 f856 	bl	8004902 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2208      	movs	r2, #8
 800485a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e00f      	b.n	8004888 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	4013      	ands	r3, r2
 8004872:	68ba      	ldr	r2, [r7, #8]
 8004874:	429a      	cmp	r2, r3
 8004876:	bf0c      	ite	eq
 8004878:	2301      	moveq	r3, #1
 800487a:	2300      	movne	r3, #0
 800487c:	b2db      	uxtb	r3, r3
 800487e:	461a      	mov	r2, r3
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	429a      	cmp	r2, r3
 8004884:	d0b4      	beq.n	80047f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3718      	adds	r7, #24
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004890:	b480      	push	{r7}
 8004892:	b085      	sub	sp, #20
 8004894:	af00      	add	r7, sp, #0
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	60b9      	str	r1, [r7, #8]
 800489a:	4613      	mov	r3, r2
 800489c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	68ba      	ldr	r2, [r7, #8]
 80048a2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	88fa      	ldrh	r2, [r7, #6]
 80048a8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	88fa      	ldrh	r2, [r7, #6]
 80048ae:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2222      	movs	r2, #34	@ 0x22
 80048ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	691b      	ldr	r3, [r3, #16]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d007      	beq.n	80048d6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68da      	ldr	r2, [r3, #12]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048d4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	695a      	ldr	r2, [r3, #20]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f042 0201 	orr.w	r2, r2, #1
 80048e4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68da      	ldr	r2, [r3, #12]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f042 0220 	orr.w	r2, r2, #32
 80048f4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3714      	adds	r7, #20
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bc80      	pop	{r7}
 8004900:	4770      	bx	lr

08004902 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004902:	b480      	push	{r7}
 8004904:	b095      	sub	sp, #84	@ 0x54
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	330c      	adds	r3, #12
 8004910:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004914:	e853 3f00 	ldrex	r3, [r3]
 8004918:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800491a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800491c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004920:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	330c      	adds	r3, #12
 8004928:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800492a:	643a      	str	r2, [r7, #64]	@ 0x40
 800492c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004930:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004932:	e841 2300 	strex	r3, r2, [r1]
 8004936:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1e5      	bne.n	800490a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	3314      	adds	r3, #20
 8004944:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004946:	6a3b      	ldr	r3, [r7, #32]
 8004948:	e853 3f00 	ldrex	r3, [r3]
 800494c:	61fb      	str	r3, [r7, #28]
   return(result);
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	f023 0301 	bic.w	r3, r3, #1
 8004954:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	3314      	adds	r3, #20
 800495c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800495e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004960:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004962:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004964:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004966:	e841 2300 	strex	r3, r2, [r1]
 800496a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800496c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496e:	2b00      	cmp	r3, #0
 8004970:	d1e5      	bne.n	800493e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004976:	2b01      	cmp	r3, #1
 8004978:	d119      	bne.n	80049ae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	330c      	adds	r3, #12
 8004980:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	e853 3f00 	ldrex	r3, [r3]
 8004988:	60bb      	str	r3, [r7, #8]
   return(result);
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	f023 0310 	bic.w	r3, r3, #16
 8004990:	647b      	str	r3, [r7, #68]	@ 0x44
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	330c      	adds	r3, #12
 8004998:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800499a:	61ba      	str	r2, [r7, #24]
 800499c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800499e:	6979      	ldr	r1, [r7, #20]
 80049a0:	69ba      	ldr	r2, [r7, #24]
 80049a2:	e841 2300 	strex	r3, r2, [r1]
 80049a6:	613b      	str	r3, [r7, #16]
   return(result);
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1e5      	bne.n	800497a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2220      	movs	r2, #32
 80049b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80049bc:	bf00      	nop
 80049be:	3754      	adds	r7, #84	@ 0x54
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bc80      	pop	{r7}
 80049c4:	4770      	bx	lr

080049c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b084      	sub	sp, #16
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f7ff fee8 	bl	80047b6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049e6:	bf00      	nop
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049ee:	b480      	push	{r7}
 80049f0:	b085      	sub	sp, #20
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b21      	cmp	r3, #33	@ 0x21
 8004a00:	d13e      	bne.n	8004a80 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a0a:	d114      	bne.n	8004a36 <UART_Transmit_IT+0x48>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	691b      	ldr	r3, [r3, #16]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d110      	bne.n	8004a36 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a1b      	ldr	r3, [r3, #32]
 8004a18:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	881b      	ldrh	r3, [r3, #0]
 8004a1e:	461a      	mov	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a28:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	1c9a      	adds	r2, r3, #2
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	621a      	str	r2, [r3, #32]
 8004a34:	e008      	b.n	8004a48 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	1c59      	adds	r1, r3, #1
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	6211      	str	r1, [r2, #32]
 8004a40:	781a      	ldrb	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	4619      	mov	r1, r3
 8004a56:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d10f      	bne.n	8004a7c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68da      	ldr	r2, [r3, #12]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a6a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68da      	ldr	r2, [r3, #12]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a7a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	e000      	b.n	8004a82 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a80:	2302      	movs	r3, #2
  }
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3714      	adds	r7, #20
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bc80      	pop	{r7}
 8004a8a:	4770      	bx	lr

08004a8c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68da      	ldr	r2, [r3, #12]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004aa2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f7ff fe79 	bl	80047a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3708      	adds	r7, #8
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b08c      	sub	sp, #48	@ 0x30
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	2b22      	cmp	r3, #34	@ 0x22
 8004ace:	f040 80ae 	bne.w	8004c2e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ada:	d117      	bne.n	8004b0c <UART_Receive_IT+0x50>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	691b      	ldr	r3, [r3, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d113      	bne.n	8004b0c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aec:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004afa:	b29a      	uxth	r2, r3
 8004afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004afe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b04:	1c9a      	adds	r2, r3, #2
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b0a:	e026      	b.n	8004b5a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004b12:	2300      	movs	r3, #0
 8004b14:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b1e:	d007      	beq.n	8004b30 <UART_Receive_IT+0x74>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d10a      	bne.n	8004b3e <UART_Receive_IT+0x82>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d106      	bne.n	8004b3e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	b2da      	uxtb	r2, r3
 8004b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b3a:	701a      	strb	r2, [r3, #0]
 8004b3c:	e008      	b.n	8004b50 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b4a:	b2da      	uxtb	r2, r3
 8004b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b4e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b54:	1c5a      	adds	r2, r3, #1
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	3b01      	subs	r3, #1
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	4619      	mov	r1, r3
 8004b68:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d15d      	bne.n	8004c2a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68da      	ldr	r2, [r3, #12]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f022 0220 	bic.w	r2, r2, #32
 8004b7c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68da      	ldr	r2, [r3, #12]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	695a      	ldr	r2, [r3, #20]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f022 0201 	bic.w	r2, r2, #1
 8004b9c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2220      	movs	r2, #32
 8004ba2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d135      	bne.n	8004c20 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	330c      	adds	r3, #12
 8004bc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	e853 3f00 	ldrex	r3, [r3]
 8004bc8:	613b      	str	r3, [r7, #16]
   return(result);
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	f023 0310 	bic.w	r3, r3, #16
 8004bd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	330c      	adds	r3, #12
 8004bd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bda:	623a      	str	r2, [r7, #32]
 8004bdc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bde:	69f9      	ldr	r1, [r7, #28]
 8004be0:	6a3a      	ldr	r2, [r7, #32]
 8004be2:	e841 2300 	strex	r3, r2, [r1]
 8004be6:	61bb      	str	r3, [r7, #24]
   return(result);
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1e5      	bne.n	8004bba <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0310 	and.w	r3, r3, #16
 8004bf8:	2b10      	cmp	r3, #16
 8004bfa:	d10a      	bne.n	8004c12 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	60fb      	str	r3, [r7, #12]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c16:	4619      	mov	r1, r3
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7ff fdd5 	bl	80047c8 <HAL_UARTEx_RxEventCallback>
 8004c1e:	e002      	b.n	8004c26 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f000 fda1 	bl	8005768 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004c26:	2300      	movs	r3, #0
 8004c28:	e002      	b.n	8004c30 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	e000      	b.n	8004c30 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004c2e:	2302      	movs	r3, #2
  }
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3730      	adds	r7, #48	@ 0x30
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68da      	ldr	r2, [r3, #12]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	430a      	orrs	r2, r1
 8004c54:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689a      	ldr	r2, [r3, #8]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004c72:	f023 030c 	bic.w	r3, r3, #12
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	6812      	ldr	r2, [r2, #0]
 8004c7a:	68b9      	ldr	r1, [r7, #8]
 8004c7c:	430b      	orrs	r3, r1
 8004c7e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	699a      	ldr	r2, [r3, #24]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	430a      	orrs	r2, r1
 8004c94:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a2c      	ldr	r2, [pc, #176]	@ (8004d4c <UART_SetConfig+0x114>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d103      	bne.n	8004ca8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004ca0:	f7fe fb38 	bl	8003314 <HAL_RCC_GetPCLK2Freq>
 8004ca4:	60f8      	str	r0, [r7, #12]
 8004ca6:	e002      	b.n	8004cae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004ca8:	f7fe fb20 	bl	80032ec <HAL_RCC_GetPCLK1Freq>
 8004cac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	4413      	add	r3, r2
 8004cb6:	009a      	lsls	r2, r3, #2
 8004cb8:	441a      	add	r2, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc4:	4a22      	ldr	r2, [pc, #136]	@ (8004d50 <UART_SetConfig+0x118>)
 8004cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cca:	095b      	lsrs	r3, r3, #5
 8004ccc:	0119      	lsls	r1, r3, #4
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	4413      	add	r3, r2
 8004cd6:	009a      	lsls	r2, r3, #2
 8004cd8:	441a      	add	r2, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8004d50 <UART_SetConfig+0x118>)
 8004ce6:	fba3 0302 	umull	r0, r3, r3, r2
 8004cea:	095b      	lsrs	r3, r3, #5
 8004cec:	2064      	movs	r0, #100	@ 0x64
 8004cee:	fb00 f303 	mul.w	r3, r0, r3
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	011b      	lsls	r3, r3, #4
 8004cf6:	3332      	adds	r3, #50	@ 0x32
 8004cf8:	4a15      	ldr	r2, [pc, #84]	@ (8004d50 <UART_SetConfig+0x118>)
 8004cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8004cfe:	095b      	lsrs	r3, r3, #5
 8004d00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d04:	4419      	add	r1, r3
 8004d06:	68fa      	ldr	r2, [r7, #12]
 8004d08:	4613      	mov	r3, r2
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	4413      	add	r3, r2
 8004d0e:	009a      	lsls	r2, r3, #2
 8004d10:	441a      	add	r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004d50 <UART_SetConfig+0x118>)
 8004d1e:	fba3 0302 	umull	r0, r3, r3, r2
 8004d22:	095b      	lsrs	r3, r3, #5
 8004d24:	2064      	movs	r0, #100	@ 0x64
 8004d26:	fb00 f303 	mul.w	r3, r0, r3
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	011b      	lsls	r3, r3, #4
 8004d2e:	3332      	adds	r3, #50	@ 0x32
 8004d30:	4a07      	ldr	r2, [pc, #28]	@ (8004d50 <UART_SetConfig+0x118>)
 8004d32:	fba2 2303 	umull	r2, r3, r2, r3
 8004d36:	095b      	lsrs	r3, r3, #5
 8004d38:	f003 020f 	and.w	r2, r3, #15
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	440a      	add	r2, r1
 8004d42:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004d44:	bf00      	nop
 8004d46:	3710      	adds	r7, #16
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	40013800 	.word	0x40013800
 8004d50:	51eb851f 	.word	0x51eb851f

08004d54 <app_init>:

task_dta_t task_dta_list[TASK_QTY];

/********************** external functions definition ************************/
void app_init(void)
{
 8004d54:	b590      	push	{r4, r7, lr}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af02      	add	r7, sp, #8
	uint32_t index;

	/* Print out: Application Initialized */
	LOGGER_INFO(" ");
 8004d5a:	b672      	cpsid	i
 8004d5c:	4b8e      	ldr	r3, [pc, #568]	@ (8004f98 <app_init+0x244>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a8e      	ldr	r2, [pc, #568]	@ (8004f9c <app_init+0x248>)
 8004d62:	213f      	movs	r1, #63	@ 0x3f
 8004d64:	4618      	mov	r0, r3
 8004d66:	f001 ff89 	bl	8006c7c <sniprintf>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	4a8c      	ldr	r2, [pc, #560]	@ (8004fa0 <app_init+0x24c>)
 8004d6e:	6013      	str	r3, [r2, #0]
 8004d70:	4b89      	ldr	r3, [pc, #548]	@ (8004f98 <app_init+0x244>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f000 fa0b 	bl	8005190 <logger_log_print_>
 8004d7a:	b662      	cpsie	i
 8004d7c:	b672      	cpsid	i
 8004d7e:	4b86      	ldr	r3, [pc, #536]	@ (8004f98 <app_init+0x244>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a88      	ldr	r2, [pc, #544]	@ (8004fa4 <app_init+0x250>)
 8004d84:	213f      	movs	r1, #63	@ 0x3f
 8004d86:	4618      	mov	r0, r3
 8004d88:	f001 ff78 	bl	8006c7c <sniprintf>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	4a84      	ldr	r2, [pc, #528]	@ (8004fa0 <app_init+0x24c>)
 8004d90:	6013      	str	r3, [r2, #0]
 8004d92:	4b81      	ldr	r3, [pc, #516]	@ (8004f98 <app_init+0x244>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f000 f9fa 	bl	8005190 <logger_log_print_>
 8004d9c:	b662      	cpsie	i
 8004d9e:	b672      	cpsid	i
 8004da0:	4b7d      	ldr	r3, [pc, #500]	@ (8004f98 <app_init+0x244>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a80      	ldr	r2, [pc, #512]	@ (8004fa8 <app_init+0x254>)
 8004da6:	213f      	movs	r1, #63	@ 0x3f
 8004da8:	4618      	mov	r0, r3
 8004daa:	f001 ff67 	bl	8006c7c <sniprintf>
 8004dae:	4603      	mov	r3, r0
 8004db0:	4a7b      	ldr	r2, [pc, #492]	@ (8004fa0 <app_init+0x24c>)
 8004db2:	6013      	str	r3, [r2, #0]
 8004db4:	4b78      	ldr	r3, [pc, #480]	@ (8004f98 <app_init+0x244>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4618      	mov	r0, r3
 8004dba:	f000 f9e9 	bl	8005190 <logger_log_print_>
 8004dbe:	b662      	cpsie	i
	LOGGER_INFO("%s is running - Tick [mS] = %lu", GET_NAME(app_init), HAL_GetTick());
 8004dc0:	b672      	cpsid	i
 8004dc2:	4b75      	ldr	r3, [pc, #468]	@ (8004f98 <app_init+0x244>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a75      	ldr	r2, [pc, #468]	@ (8004f9c <app_init+0x248>)
 8004dc8:	213f      	movs	r1, #63	@ 0x3f
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f001 ff56 	bl	8006c7c <sniprintf>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	4a73      	ldr	r2, [pc, #460]	@ (8004fa0 <app_init+0x24c>)
 8004dd4:	6013      	str	r3, [r2, #0]
 8004dd6:	4b70      	ldr	r3, [pc, #448]	@ (8004f98 <app_init+0x244>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f000 f9d8 	bl	8005190 <logger_log_print_>
 8004de0:	b662      	cpsie	i
 8004de2:	b672      	cpsid	i
 8004de4:	4b6c      	ldr	r3, [pc, #432]	@ (8004f98 <app_init+0x244>)
 8004de6:	681c      	ldr	r4, [r3, #0]
 8004de8:	f7fc fd5e 	bl	80018a8 <HAL_GetTick>
 8004dec:	4603      	mov	r3, r0
 8004dee:	9300      	str	r3, [sp, #0]
 8004df0:	4b6e      	ldr	r3, [pc, #440]	@ (8004fac <app_init+0x258>)
 8004df2:	4a6f      	ldr	r2, [pc, #444]	@ (8004fb0 <app_init+0x25c>)
 8004df4:	213f      	movs	r1, #63	@ 0x3f
 8004df6:	4620      	mov	r0, r4
 8004df8:	f001 ff40 	bl	8006c7c <sniprintf>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	4a68      	ldr	r2, [pc, #416]	@ (8004fa0 <app_init+0x24c>)
 8004e00:	6013      	str	r3, [r2, #0]
 8004e02:	4b65      	ldr	r3, [pc, #404]	@ (8004f98 <app_init+0x244>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 f9c2 	bl	8005190 <logger_log_print_>
 8004e0c:	b662      	cpsie	i
 8004e0e:	b672      	cpsid	i
 8004e10:	4b61      	ldr	r3, [pc, #388]	@ (8004f98 <app_init+0x244>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a64      	ldr	r2, [pc, #400]	@ (8004fa8 <app_init+0x254>)
 8004e16:	213f      	movs	r1, #63	@ 0x3f
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f001 ff2f 	bl	8006c7c <sniprintf>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	4a5f      	ldr	r2, [pc, #380]	@ (8004fa0 <app_init+0x24c>)
 8004e22:	6013      	str	r3, [r2, #0]
 8004e24:	4b5c      	ldr	r3, [pc, #368]	@ (8004f98 <app_init+0x244>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f000 f9b1 	bl	8005190 <logger_log_print_>
 8004e2e:	b662      	cpsie	i

	LOGGER_INFO(p_sys);
 8004e30:	b672      	cpsid	i
 8004e32:	4b59      	ldr	r3, [pc, #356]	@ (8004f98 <app_init+0x244>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a59      	ldr	r2, [pc, #356]	@ (8004f9c <app_init+0x248>)
 8004e38:	213f      	movs	r1, #63	@ 0x3f
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f001 ff1e 	bl	8006c7c <sniprintf>
 8004e40:	4603      	mov	r3, r0
 8004e42:	4a57      	ldr	r2, [pc, #348]	@ (8004fa0 <app_init+0x24c>)
 8004e44:	6013      	str	r3, [r2, #0]
 8004e46:	4b54      	ldr	r3, [pc, #336]	@ (8004f98 <app_init+0x244>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f000 f9a0 	bl	8005190 <logger_log_print_>
 8004e50:	b662      	cpsie	i
 8004e52:	b672      	cpsid	i
 8004e54:	4b50      	ldr	r3, [pc, #320]	@ (8004f98 <app_init+0x244>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a56      	ldr	r2, [pc, #344]	@ (8004fb4 <app_init+0x260>)
 8004e5a:	6812      	ldr	r2, [r2, #0]
 8004e5c:	213f      	movs	r1, #63	@ 0x3f
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f001 ff0c 	bl	8006c7c <sniprintf>
 8004e64:	4603      	mov	r3, r0
 8004e66:	4a4e      	ldr	r2, [pc, #312]	@ (8004fa0 <app_init+0x24c>)
 8004e68:	6013      	str	r3, [r2, #0]
 8004e6a:	4b4b      	ldr	r3, [pc, #300]	@ (8004f98 <app_init+0x244>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f000 f98e 	bl	8005190 <logger_log_print_>
 8004e74:	b662      	cpsie	i
 8004e76:	b672      	cpsid	i
 8004e78:	4b47      	ldr	r3, [pc, #284]	@ (8004f98 <app_init+0x244>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a4a      	ldr	r2, [pc, #296]	@ (8004fa8 <app_init+0x254>)
 8004e7e:	213f      	movs	r1, #63	@ 0x3f
 8004e80:	4618      	mov	r0, r3
 8004e82:	f001 fefb 	bl	8006c7c <sniprintf>
 8004e86:	4603      	mov	r3, r0
 8004e88:	4a45      	ldr	r2, [pc, #276]	@ (8004fa0 <app_init+0x24c>)
 8004e8a:	6013      	str	r3, [r2, #0]
 8004e8c:	4b42      	ldr	r3, [pc, #264]	@ (8004f98 <app_init+0x244>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f000 f97d 	bl	8005190 <logger_log_print_>
 8004e96:	b662      	cpsie	i
	LOGGER_INFO(p_app);
 8004e98:	b672      	cpsid	i
 8004e9a:	4b3f      	ldr	r3, [pc, #252]	@ (8004f98 <app_init+0x244>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a3f      	ldr	r2, [pc, #252]	@ (8004f9c <app_init+0x248>)
 8004ea0:	213f      	movs	r1, #63	@ 0x3f
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f001 feea 	bl	8006c7c <sniprintf>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	4a3d      	ldr	r2, [pc, #244]	@ (8004fa0 <app_init+0x24c>)
 8004eac:	6013      	str	r3, [r2, #0]
 8004eae:	4b3a      	ldr	r3, [pc, #232]	@ (8004f98 <app_init+0x244>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f000 f96c 	bl	8005190 <logger_log_print_>
 8004eb8:	b662      	cpsie	i
 8004eba:	b672      	cpsid	i
 8004ebc:	4b36      	ldr	r3, [pc, #216]	@ (8004f98 <app_init+0x244>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a3d      	ldr	r2, [pc, #244]	@ (8004fb8 <app_init+0x264>)
 8004ec2:	6812      	ldr	r2, [r2, #0]
 8004ec4:	213f      	movs	r1, #63	@ 0x3f
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f001 fed8 	bl	8006c7c <sniprintf>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	4a34      	ldr	r2, [pc, #208]	@ (8004fa0 <app_init+0x24c>)
 8004ed0:	6013      	str	r3, [r2, #0]
 8004ed2:	4b31      	ldr	r3, [pc, #196]	@ (8004f98 <app_init+0x244>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f000 f95a 	bl	8005190 <logger_log_print_>
 8004edc:	b662      	cpsie	i
 8004ede:	b672      	cpsid	i
 8004ee0:	4b2d      	ldr	r3, [pc, #180]	@ (8004f98 <app_init+0x244>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a30      	ldr	r2, [pc, #192]	@ (8004fa8 <app_init+0x254>)
 8004ee6:	213f      	movs	r1, #63	@ 0x3f
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f001 fec7 	bl	8006c7c <sniprintf>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	4a2b      	ldr	r2, [pc, #172]	@ (8004fa0 <app_init+0x24c>)
 8004ef2:	6013      	str	r3, [r2, #0]
 8004ef4:	4b28      	ldr	r3, [pc, #160]	@ (8004f98 <app_init+0x244>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f000 f949 	bl	8005190 <logger_log_print_>
 8004efe:	b662      	cpsie	i

	/* Init & Print out: Application execution counter */
	g_app_cnt = G_APP_CNT_INI;
 8004f00:	4b2e      	ldr	r3, [pc, #184]	@ (8004fbc <app_init+0x268>)
 8004f02:	2200      	movs	r2, #0
 8004f04:	601a      	str	r2, [r3, #0]
	LOGGER_INFO(" %s = %lu", GET_NAME(g_app_cnt), g_app_cnt);
 8004f06:	b672      	cpsid	i
 8004f08:	4b23      	ldr	r3, [pc, #140]	@ (8004f98 <app_init+0x244>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a23      	ldr	r2, [pc, #140]	@ (8004f9c <app_init+0x248>)
 8004f0e:	213f      	movs	r1, #63	@ 0x3f
 8004f10:	4618      	mov	r0, r3
 8004f12:	f001 feb3 	bl	8006c7c <sniprintf>
 8004f16:	4603      	mov	r3, r0
 8004f18:	4a21      	ldr	r2, [pc, #132]	@ (8004fa0 <app_init+0x24c>)
 8004f1a:	6013      	str	r3, [r2, #0]
 8004f1c:	4b1e      	ldr	r3, [pc, #120]	@ (8004f98 <app_init+0x244>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f000 f935 	bl	8005190 <logger_log_print_>
 8004f26:	b662      	cpsie	i
 8004f28:	b672      	cpsid	i
 8004f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8004f98 <app_init+0x244>)
 8004f2c:	6818      	ldr	r0, [r3, #0]
 8004f2e:	4b23      	ldr	r3, [pc, #140]	@ (8004fbc <app_init+0x268>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	9300      	str	r3, [sp, #0]
 8004f34:	4b22      	ldr	r3, [pc, #136]	@ (8004fc0 <app_init+0x26c>)
 8004f36:	4a23      	ldr	r2, [pc, #140]	@ (8004fc4 <app_init+0x270>)
 8004f38:	213f      	movs	r1, #63	@ 0x3f
 8004f3a:	f001 fe9f 	bl	8006c7c <sniprintf>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	4a17      	ldr	r2, [pc, #92]	@ (8004fa0 <app_init+0x24c>)
 8004f42:	6013      	str	r3, [r2, #0]
 8004f44:	4b14      	ldr	r3, [pc, #80]	@ (8004f98 <app_init+0x244>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f000 f921 	bl	8005190 <logger_log_print_>
 8004f4e:	b662      	cpsie	i
 8004f50:	b672      	cpsid	i
 8004f52:	4b11      	ldr	r3, [pc, #68]	@ (8004f98 <app_init+0x244>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a14      	ldr	r2, [pc, #80]	@ (8004fa8 <app_init+0x254>)
 8004f58:	213f      	movs	r1, #63	@ 0x3f
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f001 fe8e 	bl	8006c7c <sniprintf>
 8004f60:	4603      	mov	r3, r0
 8004f62:	4a0f      	ldr	r2, [pc, #60]	@ (8004fa0 <app_init+0x24c>)
 8004f64:	6013      	str	r3, [r2, #0]
 8004f66:	4b0c      	ldr	r3, [pc, #48]	@ (8004f98 <app_init+0x244>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 f910 	bl	8005190 <logger_log_print_>
 8004f70:	b662      	cpsie	i
/*!< DWT Cycle Counter register */
/*!< CYCCNTENA bit in DWT_CONTROL register */
static inline void cycle_counter_init(void) __attribute__((always_inline));
static inline void cycle_counter_init(void)
{
	 CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;/* enable DWT hardware */
 8004f72:	4b15      	ldr	r3, [pc, #84]	@ (8004fc8 <app_init+0x274>)
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	4a14      	ldr	r2, [pc, #80]	@ (8004fc8 <app_init+0x274>)
 8004f78:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f7c:	60d3      	str	r3, [r2, #12]
	 DWT->CYCCNT = 0;								/* reset cycle counter */
 8004f7e:	4b13      	ldr	r3, [pc, #76]	@ (8004fcc <app_init+0x278>)
 8004f80:	2200      	movs	r2, #0
 8004f82:	605a      	str	r2, [r3, #4]
	 DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;			/* start counting */
 8004f84:	4b11      	ldr	r3, [pc, #68]	@ (8004fcc <app_init+0x278>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a10      	ldr	r2, [pc, #64]	@ (8004fcc <app_init+0x278>)
 8004f8a:	f043 0301 	orr.w	r3, r3, #1
 8004f8e:	6013      	str	r3, [r2, #0]
}
 8004f90:	bf00      	nop

	/* Init Cycle Counter */
	cycle_counter_init();

    /* Go through the task arrays */
	for (index = 0; TASK_QTY > index; index++)
 8004f92:	2300      	movs	r3, #0
 8004f94:	607b      	str	r3, [r7, #4]
 8004f96:	e036      	b.n	8005006 <app_init+0x2b2>
 8004f98:	08008b30 	.word	0x08008b30
 8004f9c:	080087b0 	.word	0x080087b0
 8004fa0:	20000264 	.word	0x20000264
 8004fa4:	080087b8 	.word	0x080087b8
 8004fa8:	080087bc 	.word	0x080087bc
 8004fac:	080087c0 	.word	0x080087c0
 8004fb0:	080087cc 	.word	0x080087cc
 8004fb4:	2000000c 	.word	0x2000000c
 8004fb8:	20000010 	.word	0x20000010
 8004fbc:	2000020c 	.word	0x2000020c
 8004fc0:	080087ec 	.word	0x080087ec
 8004fc4:	080087f8 	.word	0x080087f8
 8004fc8:	e000edf0 	.word	0xe000edf0
 8004fcc:	e0001000 	.word	0xe0001000
	{
		/* Run task_x_init */
		(*task_cfg_list[index].task_init)(task_cfg_list[index].parameters);
 8004fd0:	4917      	ldr	r1, [pc, #92]	@ (8005030 <app_init+0x2dc>)
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	4613      	mov	r3, r2
 8004fd6:	005b      	lsls	r3, r3, #1
 8004fd8:	4413      	add	r3, r2
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	440b      	add	r3, r1
 8004fde:	6819      	ldr	r1, [r3, #0]
 8004fe0:	4813      	ldr	r0, [pc, #76]	@ (8005030 <app_init+0x2dc>)
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	005b      	lsls	r3, r3, #1
 8004fe8:	4413      	add	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	4403      	add	r3, r0
 8004fee:	3308      	adds	r3, #8
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	4788      	blx	r1

		/* Init variables */
		task_dta_list[index].WCET = TASK_X_WCET_INI;
 8004ff6:	4a0f      	ldr	r2, [pc, #60]	@ (8005034 <app_init+0x2e0>)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (index = 0; TASK_QTY > index; index++)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	3301      	adds	r3, #1
 8005004:	607b      	str	r3, [r7, #4]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2b02      	cmp	r3, #2
 800500a:	d9e1      	bls.n	8004fd0 <app_init+0x27c>
	}

	/* Protect shared resource */
	__asm("CPSID i");	/* disable interrupts */
 800500c:	b672      	cpsid	i
	/* Init Tick Counter */
	g_app_tick_cnt = G_APP_TICK_CNT_INI;
 800500e:	4b0a      	ldr	r3, [pc, #40]	@ (8005038 <app_init+0x2e4>)
 8005010:	2200      	movs	r2, #0
 8005012:	601a      	str	r2, [r3, #0]

	g_task_sensor_tick_cnt = G_APP_TICK_CNT_INI;
 8005014:	4b09      	ldr	r3, [pc, #36]	@ (800503c <app_init+0x2e8>)
 8005016:	2200      	movs	r2, #0
 8005018:	601a      	str	r2, [r3, #0]

	g_task_hc05_tick_cnt = G_APP_TICK_CNT_INI;
 800501a:	4b09      	ldr	r3, [pc, #36]	@ (8005040 <app_init+0x2ec>)
 800501c:	2200      	movs	r2, #0
 800501e:	601a      	str	r2, [r3, #0]

	g_task_mic_tick_cnt = G_APP_TICK_CNT_INI;
 8005020:	4b08      	ldr	r3, [pc, #32]	@ (8005044 <app_init+0x2f0>)
 8005022:	2200      	movs	r2, #0
 8005024:	601a      	str	r2, [r3, #0]
    __asm("CPSIE i");	/* enable interrupts */
 8005026:	b662      	cpsie	i
}
 8005028:	bf00      	nop
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	bd90      	pop	{r4, r7, pc}
 8005030:	08008b0c 	.word	0x08008b0c
 8005034:	20000218 	.word	0x20000218
 8005038:	20000214 	.word	0x20000214
 800503c:	20000354 	.word	0x20000354
 8005040:	2000026c 	.word	0x2000026c
 8005044:	20000344 	.word	0x20000344

08005048 <app_update>:

void app_update(void)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
	uint32_t index;
	bool b_time_update_required = false;
 800504e:	2300      	movs	r3, #0
 8005050:	72fb      	strb	r3, [r7, #11]
	uint32_t cycle_counter_time_us;

	/* Protect shared resource */
	__asm("CPSID i");	/* disable interrupts */
 8005052:	b672      	cpsid	i
    if (G_APP_TICK_CNT_INI < g_app_tick_cnt)
 8005054:	4b35      	ldr	r3, [pc, #212]	@ (800512c <app_update+0xe4>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d006      	beq.n	800506a <app_update+0x22>
    {
		/* Update Tick Counter */
    	g_app_tick_cnt--;
 800505c:	4b33      	ldr	r3, [pc, #204]	@ (800512c <app_update+0xe4>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	3b01      	subs	r3, #1
 8005062:	4a32      	ldr	r2, [pc, #200]	@ (800512c <app_update+0xe4>)
 8005064:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8005066:	2301      	movs	r3, #1
 8005068:	72fb      	strb	r3, [r7, #11]
    }
    __asm("CPSIE i");	/* enable interrupts */
 800506a:	b662      	cpsie	i

	/* Check if it's time to run tasks */
    while (b_time_update_required)
 800506c:	e055      	b.n	800511a <app_update+0xd2>
    {
    	/* Update App Counter */
    	g_app_cnt++;
 800506e:	4b30      	ldr	r3, [pc, #192]	@ (8005130 <app_update+0xe8>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	3301      	adds	r3, #1
 8005074:	4a2e      	ldr	r2, [pc, #184]	@ (8005130 <app_update+0xe8>)
 8005076:	6013      	str	r3, [r2, #0]
    	g_app_runtime_us = 0;
 8005078:	4b2e      	ldr	r3, [pc, #184]	@ (8005134 <app_update+0xec>)
 800507a:	2200      	movs	r2, #0
 800507c:	601a      	str	r2, [r3, #0]

		/* Go through the task arrays */
		for (index = 0; TASK_QTY > index; index++)
 800507e:	2300      	movs	r3, #0
 8005080:	60fb      	str	r3, [r7, #12]
 8005082:	e037      	b.n	80050f4 <app_update+0xac>
/* reset cycle counter */
/*!< DWT Cycle Counter register */
static inline void cycle_counter_reset(void) __attribute__((always_inline));
static inline void cycle_counter_reset(void)
{
	DWT->CYCCNT = 0;
 8005084:	4b2c      	ldr	r3, [pc, #176]	@ (8005138 <app_update+0xf0>)
 8005086:	2200      	movs	r2, #0
 8005088:	605a      	str	r2, [r3, #4]
}
 800508a:	bf00      	nop
		{
			cycle_counter_reset();

    		/* Run task_x_update */
			(*task_cfg_list[index].task_update)(task_cfg_list[index].parameters);
 800508c:	492b      	ldr	r1, [pc, #172]	@ (800513c <app_update+0xf4>)
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	4613      	mov	r3, r2
 8005092:	005b      	lsls	r3, r3, #1
 8005094:	4413      	add	r3, r2
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	440b      	add	r3, r1
 800509a:	3304      	adds	r3, #4
 800509c:	6819      	ldr	r1, [r3, #0]
 800509e:	4827      	ldr	r0, [pc, #156]	@ (800513c <app_update+0xf4>)
 80050a0:	68fa      	ldr	r2, [r7, #12]
 80050a2:	4613      	mov	r3, r2
 80050a4:	005b      	lsls	r3, r3, #1
 80050a6:	4413      	add	r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	4403      	add	r3, r0
 80050ac:	3308      	adds	r3, #8
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4618      	mov	r0, r3
 80050b2:	4788      	blx	r1
}

static inline uint32_t cycle_counter_get_time_us(void) __attribute__((always_inline));
static inline uint32_t cycle_counter_get_time_us(void)
{
	return (DWT->CYCCNT / (SystemCoreClock / 1000000));
 80050b4:	4b20      	ldr	r3, [pc, #128]	@ (8005138 <app_update+0xf0>)
 80050b6:	685a      	ldr	r2, [r3, #4]
 80050b8:	4b21      	ldr	r3, [pc, #132]	@ (8005140 <app_update+0xf8>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4921      	ldr	r1, [pc, #132]	@ (8005144 <app_update+0xfc>)
 80050be:	fba1 1303 	umull	r1, r3, r1, r3
 80050c2:	0c9b      	lsrs	r3, r3, #18
 80050c4:	fbb2 f3f3 	udiv	r3, r2, r3

			cycle_counter_time_us = cycle_counter_get_time_us();
 80050c8:	607b      	str	r3, [r7, #4]

			/* Update variables */
			g_app_runtime_us += cycle_counter_time_us;
 80050ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005134 <app_update+0xec>)
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4413      	add	r3, r2
 80050d2:	4a18      	ldr	r2, [pc, #96]	@ (8005134 <app_update+0xec>)
 80050d4:	6013      	str	r3, [r2, #0]

			if (task_dta_list[index].WCET < cycle_counter_time_us)
 80050d6:	4a1c      	ldr	r2, [pc, #112]	@ (8005148 <app_update+0x100>)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050de:	687a      	ldr	r2, [r7, #4]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d904      	bls.n	80050ee <app_update+0xa6>
			{
				task_dta_list[index].WCET = cycle_counter_time_us;
 80050e4:	4918      	ldr	r1, [pc, #96]	@ (8005148 <app_update+0x100>)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (index = 0; TASK_QTY > index; index++)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	3301      	adds	r3, #1
 80050f2:	60fb      	str	r3, [r7, #12]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d9c4      	bls.n	8005084 <app_update+0x3c>
			}
		}

		/* Protect shared resource */
		__asm("CPSID i");	/* disable interrupts */
 80050fa:	b672      	cpsid	i
		if (G_APP_TICK_CNT_INI < g_app_tick_cnt)
 80050fc:	4b0b      	ldr	r3, [pc, #44]	@ (800512c <app_update+0xe4>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d007      	beq.n	8005114 <app_update+0xcc>
		{
			/* Update Tick Counter */
			g_app_tick_cnt--;
 8005104:	4b09      	ldr	r3, [pc, #36]	@ (800512c <app_update+0xe4>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	3b01      	subs	r3, #1
 800510a:	4a08      	ldr	r2, [pc, #32]	@ (800512c <app_update+0xe4>)
 800510c:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 800510e:	2301      	movs	r3, #1
 8005110:	72fb      	strb	r3, [r7, #11]
 8005112:	e001      	b.n	8005118 <app_update+0xd0>
		}
		else
		{
			b_time_update_required = false;
 8005114:	2300      	movs	r3, #0
 8005116:	72fb      	strb	r3, [r7, #11]
		}
		__asm("CPSIE i");	/* enable interrupts */
 8005118:	b662      	cpsie	i
    while (b_time_update_required)
 800511a:	7afb      	ldrb	r3, [r7, #11]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d1a6      	bne.n	800506e <app_update+0x26>
	}
}
 8005120:	bf00      	nop
 8005122:	bf00      	nop
 8005124:	3710      	adds	r7, #16
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	20000214 	.word	0x20000214
 8005130:	2000020c 	.word	0x2000020c
 8005134:	20000210 	.word	0x20000210
 8005138:	e0001000 	.word	0xe0001000
 800513c:	08008b0c 	.word	0x08008b0c
 8005140:	20000000 	.word	0x20000000
 8005144:	431bde83 	.word	0x431bde83
 8005148:	20000218 	.word	0x20000218

0800514c <HAL_SYSTICK_Callback>:

void HAL_SYSTICK_Callback(void)
{
 800514c:	b480      	push	{r7}
 800514e:	af00      	add	r7, sp, #0
	/* Update Tick Counter */
	g_app_tick_cnt++;
 8005150:	4b0b      	ldr	r3, [pc, #44]	@ (8005180 <HAL_SYSTICK_Callback+0x34>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	3301      	adds	r3, #1
 8005156:	4a0a      	ldr	r2, [pc, #40]	@ (8005180 <HAL_SYSTICK_Callback+0x34>)
 8005158:	6013      	str	r3, [r2, #0]

	g_task_sensor_tick_cnt++;
 800515a:	4b0a      	ldr	r3, [pc, #40]	@ (8005184 <HAL_SYSTICK_Callback+0x38>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	3301      	adds	r3, #1
 8005160:	4a08      	ldr	r2, [pc, #32]	@ (8005184 <HAL_SYSTICK_Callback+0x38>)
 8005162:	6013      	str	r3, [r2, #0]

	g_task_hc05_tick_cnt++;
 8005164:	4b08      	ldr	r3, [pc, #32]	@ (8005188 <HAL_SYSTICK_Callback+0x3c>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	3301      	adds	r3, #1
 800516a:	4a07      	ldr	r2, [pc, #28]	@ (8005188 <HAL_SYSTICK_Callback+0x3c>)
 800516c:	6013      	str	r3, [r2, #0]

	g_task_mic_tick_cnt++;
 800516e:	4b07      	ldr	r3, [pc, #28]	@ (800518c <HAL_SYSTICK_Callback+0x40>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	3301      	adds	r3, #1
 8005174:	4a05      	ldr	r2, [pc, #20]	@ (800518c <HAL_SYSTICK_Callback+0x40>)
 8005176:	6013      	str	r3, [r2, #0]
}
 8005178:	bf00      	nop
 800517a:	46bd      	mov	sp, r7
 800517c:	bc80      	pop	{r7}
 800517e:	4770      	bx	lr
 8005180:	20000214 	.word	0x20000214
 8005184:	20000354 	.word	0x20000354
 8005188:	2000026c 	.word	0x2000026c
 800518c:	20000344 	.word	0x20000344

08005190 <logger_log_print_>:

/********************** external functions definition ************************/

#if 1 == LOGGER_CONFIG_USE_SEMIHOSTING
void logger_log_print_(char* const msg)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b082      	sub	sp, #8
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
	printf(msg);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f001 fd5d 	bl	8006c58 <iprintf>
	fflush(stdout);
 800519e:	4b05      	ldr	r3, [pc, #20]	@ (80051b4 <logger_log_print_+0x24>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	4618      	mov	r0, r3
 80051a6:	f001 fc81 	bl	8006aac <fflush>
}
 80051aa:	bf00      	nop
 80051ac:	3708      	adds	r7, #8
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	2000004c 	.word	0x2000004c

080051b8 <task_hc05_init>:
uint32_t g_task_hc05_cnt;
volatile uint32_t g_task_hc05_tick_cnt;

/********************** external functions definition ************************/
void task_hc05_init(void *parameters)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b08c      	sub	sp, #48	@ 0x30
 80051bc:	af06      	add	r7, sp, #24
 80051be:	6078      	str	r0, [r7, #4]
	const task_hc05_cfg_t *p_task_hc05_cfg;
	task_hc05_st_t state;
	task_hc05_ev_t event;

	/* Print out: Task Initialized */
	LOGGER_INFO(" ");
 80051c0:	b672      	cpsid	i
 80051c2:	4b6d      	ldr	r3, [pc, #436]	@ (8005378 <task_hc05_init+0x1c0>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a6d      	ldr	r2, [pc, #436]	@ (800537c <task_hc05_init+0x1c4>)
 80051c8:	213f      	movs	r1, #63	@ 0x3f
 80051ca:	4618      	mov	r0, r3
 80051cc:	f001 fd56 	bl	8006c7c <sniprintf>
 80051d0:	4603      	mov	r3, r0
 80051d2:	4a6b      	ldr	r2, [pc, #428]	@ (8005380 <task_hc05_init+0x1c8>)
 80051d4:	6013      	str	r3, [r2, #0]
 80051d6:	4b68      	ldr	r3, [pc, #416]	@ (8005378 <task_hc05_init+0x1c0>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4618      	mov	r0, r3
 80051dc:	f7ff ffd8 	bl	8005190 <logger_log_print_>
 80051e0:	b662      	cpsie	i
 80051e2:	b672      	cpsid	i
 80051e4:	4b64      	ldr	r3, [pc, #400]	@ (8005378 <task_hc05_init+0x1c0>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a66      	ldr	r2, [pc, #408]	@ (8005384 <task_hc05_init+0x1cc>)
 80051ea:	213f      	movs	r1, #63	@ 0x3f
 80051ec:	4618      	mov	r0, r3
 80051ee:	f001 fd45 	bl	8006c7c <sniprintf>
 80051f2:	4603      	mov	r3, r0
 80051f4:	4a62      	ldr	r2, [pc, #392]	@ (8005380 <task_hc05_init+0x1c8>)
 80051f6:	6013      	str	r3, [r2, #0]
 80051f8:	4b5f      	ldr	r3, [pc, #380]	@ (8005378 <task_hc05_init+0x1c0>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4618      	mov	r0, r3
 80051fe:	f7ff ffc7 	bl	8005190 <logger_log_print_>
 8005202:	b662      	cpsie	i
 8005204:	b672      	cpsid	i
 8005206:	4b5c      	ldr	r3, [pc, #368]	@ (8005378 <task_hc05_init+0x1c0>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a5f      	ldr	r2, [pc, #380]	@ (8005388 <task_hc05_init+0x1d0>)
 800520c:	213f      	movs	r1, #63	@ 0x3f
 800520e:	4618      	mov	r0, r3
 8005210:	f001 fd34 	bl	8006c7c <sniprintf>
 8005214:	4603      	mov	r3, r0
 8005216:	4a5a      	ldr	r2, [pc, #360]	@ (8005380 <task_hc05_init+0x1c8>)
 8005218:	6013      	str	r3, [r2, #0]
 800521a:	4b57      	ldr	r3, [pc, #348]	@ (8005378 <task_hc05_init+0x1c0>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4618      	mov	r0, r3
 8005220:	f7ff ffb6 	bl	8005190 <logger_log_print_>
 8005224:	b662      	cpsie	i
	LOGGER_INFO("  %s is running - %s", GET_NAME(task_hc05_init), p_task_hc05);
 8005226:	b672      	cpsid	i
 8005228:	4b53      	ldr	r3, [pc, #332]	@ (8005378 <task_hc05_init+0x1c0>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a53      	ldr	r2, [pc, #332]	@ (800537c <task_hc05_init+0x1c4>)
 800522e:	213f      	movs	r1, #63	@ 0x3f
 8005230:	4618      	mov	r0, r3
 8005232:	f001 fd23 	bl	8006c7c <sniprintf>
 8005236:	4603      	mov	r3, r0
 8005238:	4a51      	ldr	r2, [pc, #324]	@ (8005380 <task_hc05_init+0x1c8>)
 800523a:	6013      	str	r3, [r2, #0]
 800523c:	4b4e      	ldr	r3, [pc, #312]	@ (8005378 <task_hc05_init+0x1c0>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4618      	mov	r0, r3
 8005242:	f7ff ffa5 	bl	8005190 <logger_log_print_>
 8005246:	b662      	cpsie	i
 8005248:	b672      	cpsid	i
 800524a:	4b4b      	ldr	r3, [pc, #300]	@ (8005378 <task_hc05_init+0x1c0>)
 800524c:	6818      	ldr	r0, [r3, #0]
 800524e:	4b4f      	ldr	r3, [pc, #316]	@ (800538c <task_hc05_init+0x1d4>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	9300      	str	r3, [sp, #0]
 8005254:	4b4e      	ldr	r3, [pc, #312]	@ (8005390 <task_hc05_init+0x1d8>)
 8005256:	4a4f      	ldr	r2, [pc, #316]	@ (8005394 <task_hc05_init+0x1dc>)
 8005258:	213f      	movs	r1, #63	@ 0x3f
 800525a:	f001 fd0f 	bl	8006c7c <sniprintf>
 800525e:	4603      	mov	r3, r0
 8005260:	4a47      	ldr	r2, [pc, #284]	@ (8005380 <task_hc05_init+0x1c8>)
 8005262:	6013      	str	r3, [r2, #0]
 8005264:	4b44      	ldr	r3, [pc, #272]	@ (8005378 <task_hc05_init+0x1c0>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4618      	mov	r0, r3
 800526a:	f7ff ff91 	bl	8005190 <logger_log_print_>
 800526e:	b662      	cpsie	i
 8005270:	b672      	cpsid	i
 8005272:	4b41      	ldr	r3, [pc, #260]	@ (8005378 <task_hc05_init+0x1c0>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a44      	ldr	r2, [pc, #272]	@ (8005388 <task_hc05_init+0x1d0>)
 8005278:	213f      	movs	r1, #63	@ 0x3f
 800527a:	4618      	mov	r0, r3
 800527c:	f001 fcfe 	bl	8006c7c <sniprintf>
 8005280:	4603      	mov	r3, r0
 8005282:	4a3f      	ldr	r2, [pc, #252]	@ (8005380 <task_hc05_init+0x1c8>)
 8005284:	6013      	str	r3, [r2, #0]
 8005286:	4b3c      	ldr	r3, [pc, #240]	@ (8005378 <task_hc05_init+0x1c0>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4618      	mov	r0, r3
 800528c:	f7ff ff80 	bl	8005190 <logger_log_print_>
 8005290:	b662      	cpsie	i
	LOGGER_INFO("  %s is a %s", GET_NAME(task_hc05), p_task_hc05_);
 8005292:	b672      	cpsid	i
 8005294:	4b38      	ldr	r3, [pc, #224]	@ (8005378 <task_hc05_init+0x1c0>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a38      	ldr	r2, [pc, #224]	@ (800537c <task_hc05_init+0x1c4>)
 800529a:	213f      	movs	r1, #63	@ 0x3f
 800529c:	4618      	mov	r0, r3
 800529e:	f001 fced 	bl	8006c7c <sniprintf>
 80052a2:	4603      	mov	r3, r0
 80052a4:	4a36      	ldr	r2, [pc, #216]	@ (8005380 <task_hc05_init+0x1c8>)
 80052a6:	6013      	str	r3, [r2, #0]
 80052a8:	4b33      	ldr	r3, [pc, #204]	@ (8005378 <task_hc05_init+0x1c0>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4618      	mov	r0, r3
 80052ae:	f7ff ff6f 	bl	8005190 <logger_log_print_>
 80052b2:	b662      	cpsie	i
 80052b4:	b672      	cpsid	i
 80052b6:	4b30      	ldr	r3, [pc, #192]	@ (8005378 <task_hc05_init+0x1c0>)
 80052b8:	6818      	ldr	r0, [r3, #0]
 80052ba:	4b37      	ldr	r3, [pc, #220]	@ (8005398 <task_hc05_init+0x1e0>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	9300      	str	r3, [sp, #0]
 80052c0:	4b36      	ldr	r3, [pc, #216]	@ (800539c <task_hc05_init+0x1e4>)
 80052c2:	4a37      	ldr	r2, [pc, #220]	@ (80053a0 <task_hc05_init+0x1e8>)
 80052c4:	213f      	movs	r1, #63	@ 0x3f
 80052c6:	f001 fcd9 	bl	8006c7c <sniprintf>
 80052ca:	4603      	mov	r3, r0
 80052cc:	4a2c      	ldr	r2, [pc, #176]	@ (8005380 <task_hc05_init+0x1c8>)
 80052ce:	6013      	str	r3, [r2, #0]
 80052d0:	4b29      	ldr	r3, [pc, #164]	@ (8005378 <task_hc05_init+0x1c0>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4618      	mov	r0, r3
 80052d6:	f7ff ff5b 	bl	8005190 <logger_log_print_>
 80052da:	b662      	cpsie	i
 80052dc:	b672      	cpsid	i
 80052de:	4b26      	ldr	r3, [pc, #152]	@ (8005378 <task_hc05_init+0x1c0>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a29      	ldr	r2, [pc, #164]	@ (8005388 <task_hc05_init+0x1d0>)
 80052e4:	213f      	movs	r1, #63	@ 0x3f
 80052e6:	4618      	mov	r0, r3
 80052e8:	f001 fcc8 	bl	8006c7c <sniprintf>
 80052ec:	4603      	mov	r3, r0
 80052ee:	4a24      	ldr	r2, [pc, #144]	@ (8005380 <task_hc05_init+0x1c8>)
 80052f0:	6013      	str	r3, [r2, #0]
 80052f2:	4b21      	ldr	r3, [pc, #132]	@ (8005378 <task_hc05_init+0x1c0>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4618      	mov	r0, r3
 80052f8:	f7ff ff4a 	bl	8005190 <logger_log_print_>
 80052fc:	b662      	cpsie	i

	/* Init & Print out: Task execution counter */
	g_task_hc05_cnt = G_TASK_HC05_CNT_INIT;
 80052fe:	4b29      	ldr	r3, [pc, #164]	@ (80053a4 <task_hc05_init+0x1ec>)
 8005300:	2200      	movs	r2, #0
 8005302:	601a      	str	r2, [r3, #0]
	LOGGER_INFO("   %s = %lu", GET_NAME(g_task_hc05_cnt), g_task_hc05_cnt);
 8005304:	b672      	cpsid	i
 8005306:	4b1c      	ldr	r3, [pc, #112]	@ (8005378 <task_hc05_init+0x1c0>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a1c      	ldr	r2, [pc, #112]	@ (800537c <task_hc05_init+0x1c4>)
 800530c:	213f      	movs	r1, #63	@ 0x3f
 800530e:	4618      	mov	r0, r3
 8005310:	f001 fcb4 	bl	8006c7c <sniprintf>
 8005314:	4603      	mov	r3, r0
 8005316:	4a1a      	ldr	r2, [pc, #104]	@ (8005380 <task_hc05_init+0x1c8>)
 8005318:	6013      	str	r3, [r2, #0]
 800531a:	4b17      	ldr	r3, [pc, #92]	@ (8005378 <task_hc05_init+0x1c0>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4618      	mov	r0, r3
 8005320:	f7ff ff36 	bl	8005190 <logger_log_print_>
 8005324:	b662      	cpsie	i
 8005326:	b672      	cpsid	i
 8005328:	4b13      	ldr	r3, [pc, #76]	@ (8005378 <task_hc05_init+0x1c0>)
 800532a:	6818      	ldr	r0, [r3, #0]
 800532c:	4b1d      	ldr	r3, [pc, #116]	@ (80053a4 <task_hc05_init+0x1ec>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	9300      	str	r3, [sp, #0]
 8005332:	4b1d      	ldr	r3, [pc, #116]	@ (80053a8 <task_hc05_init+0x1f0>)
 8005334:	4a1d      	ldr	r2, [pc, #116]	@ (80053ac <task_hc05_init+0x1f4>)
 8005336:	213f      	movs	r1, #63	@ 0x3f
 8005338:	f001 fca0 	bl	8006c7c <sniprintf>
 800533c:	4603      	mov	r3, r0
 800533e:	4a10      	ldr	r2, [pc, #64]	@ (8005380 <task_hc05_init+0x1c8>)
 8005340:	6013      	str	r3, [r2, #0]
 8005342:	4b0d      	ldr	r3, [pc, #52]	@ (8005378 <task_hc05_init+0x1c0>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4618      	mov	r0, r3
 8005348:	f7ff ff22 	bl	8005190 <logger_log_print_>
 800534c:	b662      	cpsie	i
 800534e:	b672      	cpsid	i
 8005350:	4b09      	ldr	r3, [pc, #36]	@ (8005378 <task_hc05_init+0x1c0>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a0c      	ldr	r2, [pc, #48]	@ (8005388 <task_hc05_init+0x1d0>)
 8005356:	213f      	movs	r1, #63	@ 0x3f
 8005358:	4618      	mov	r0, r3
 800535a:	f001 fc8f 	bl	8006c7c <sniprintf>
 800535e:	4603      	mov	r3, r0
 8005360:	4a07      	ldr	r2, [pc, #28]	@ (8005380 <task_hc05_init+0x1c8>)
 8005362:	6013      	str	r3, [r2, #0]
 8005364:	4b04      	ldr	r3, [pc, #16]	@ (8005378 <task_hc05_init+0x1c0>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4618      	mov	r0, r3
 800536a:	f7ff ff11 	bl	8005190 <logger_log_print_>
 800536e:	b662      	cpsie	i

	for (index = 0; HC05_DTA_QTY > index; index++)
 8005370:	2300      	movs	r3, #0
 8005372:	617b      	str	r3, [r7, #20]
 8005374:	e0b7      	b.n	80054e6 <task_hc05_init+0x32e>
 8005376:	bf00      	nop
 8005378:	08008b30 	.word	0x08008b30
 800537c:	08008848 	.word	0x08008848
 8005380:	20000264 	.word	0x20000264
 8005384:	08008850 	.word	0x08008850
 8005388:	08008854 	.word	0x08008854
 800538c:	20000020 	.word	0x20000020
 8005390:	08008858 	.word	0x08008858
 8005394:	08008868 	.word	0x08008868
 8005398:	20000024 	.word	0x20000024
 800539c:	08008880 	.word	0x08008880
 80053a0:	0800888c 	.word	0x0800888c
 80053a4:	20000268 	.word	0x20000268
 80053a8:	0800889c 	.word	0x0800889c
 80053ac:	080088ac 	.word	0x080088ac
	{
		/* Update Task HC05 Data Pointer */
		p_task_hc05_dta = &task_hc05_dta_list[index];
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	4613      	mov	r3, r2
 80053b4:	005b      	lsls	r3, r3, #1
 80053b6:	4413      	add	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	4a4f      	ldr	r2, [pc, #316]	@ (80054f8 <task_hc05_init+0x340>)
 80053bc:	4413      	add	r3, r2
 80053be:	613b      	str	r3, [r7, #16]
		p_task_hc05_cfg = &task_hc05_cfg_list[index];
 80053c0:	697a      	ldr	r2, [r7, #20]
 80053c2:	4613      	mov	r3, r2
 80053c4:	00db      	lsls	r3, r3, #3
 80053c6:	4413      	add	r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4a4c      	ldr	r2, [pc, #304]	@ (80054fc <task_hc05_init+0x344>)
 80053cc:	4413      	add	r3, r2
 80053ce:	60fb      	str	r3, [r7, #12]

		/* Init & Print out: Index & Task execution FSM */
		state = ST_HC05_DISCONNECTED;
 80053d0:	2302      	movs	r3, #2
 80053d2:	72fb      	strb	r3, [r7, #11]
		p_task_hc05_dta->state = state;
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	7afa      	ldrb	r2, [r7, #11]
 80053d8:	711a      	strb	r2, [r3, #4]

		event = EV_HC05_DISCONNECTED;
 80053da:	2303      	movs	r3, #3
 80053dc:	72bb      	strb	r3, [r7, #10]
		p_task_hc05_dta->event = event;
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	7aba      	ldrb	r2, [r7, #10]
 80053e2:	715a      	strb	r2, [r3, #5]

		p_task_hc05_dta->rx_flag = 0;
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	2200      	movs	r2, #0
 80053e8:	71da      	strb	r2, [r3, #7]
		p_task_hc05_dta->tx_flag = 0;
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	2200      	movs	r2, #0
 80053ee:	719a      	strb	r2, [r3, #6]

		HAL_UART_Receive_IT(p_task_hc05_cfg->uart, &p_task_hc05_dta->rx_buffer, 1);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6858      	ldr	r0, [r3, #4]
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	3309      	adds	r3, #9
 80053f8:	2201      	movs	r2, #1
 80053fa:	4619      	mov	r1, r3
 80053fc:	f7fe ff1b 	bl	8004236 <HAL_UART_Receive_IT>

		LOGGER_INFO(" ");
 8005400:	b672      	cpsid	i
 8005402:	4b3f      	ldr	r3, [pc, #252]	@ (8005500 <task_hc05_init+0x348>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a3f      	ldr	r2, [pc, #252]	@ (8005504 <task_hc05_init+0x34c>)
 8005408:	213f      	movs	r1, #63	@ 0x3f
 800540a:	4618      	mov	r0, r3
 800540c:	f001 fc36 	bl	8006c7c <sniprintf>
 8005410:	4603      	mov	r3, r0
 8005412:	4a3d      	ldr	r2, [pc, #244]	@ (8005508 <task_hc05_init+0x350>)
 8005414:	6013      	str	r3, [r2, #0]
 8005416:	4b3a      	ldr	r3, [pc, #232]	@ (8005500 <task_hc05_init+0x348>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4618      	mov	r0, r3
 800541c:	f7ff feb8 	bl	8005190 <logger_log_print_>
 8005420:	b662      	cpsie	i
 8005422:	b672      	cpsid	i
 8005424:	4b36      	ldr	r3, [pc, #216]	@ (8005500 <task_hc05_init+0x348>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a38      	ldr	r2, [pc, #224]	@ (800550c <task_hc05_init+0x354>)
 800542a:	213f      	movs	r1, #63	@ 0x3f
 800542c:	4618      	mov	r0, r3
 800542e:	f001 fc25 	bl	8006c7c <sniprintf>
 8005432:	4603      	mov	r3, r0
 8005434:	4a34      	ldr	r2, [pc, #208]	@ (8005508 <task_hc05_init+0x350>)
 8005436:	6013      	str	r3, [r2, #0]
 8005438:	4b31      	ldr	r3, [pc, #196]	@ (8005500 <task_hc05_init+0x348>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4618      	mov	r0, r3
 800543e:	f7ff fea7 	bl	8005190 <logger_log_print_>
 8005442:	b662      	cpsie	i
 8005444:	b672      	cpsid	i
 8005446:	4b2e      	ldr	r3, [pc, #184]	@ (8005500 <task_hc05_init+0x348>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a31      	ldr	r2, [pc, #196]	@ (8005510 <task_hc05_init+0x358>)
 800544c:	213f      	movs	r1, #63	@ 0x3f
 800544e:	4618      	mov	r0, r3
 8005450:	f001 fc14 	bl	8006c7c <sniprintf>
 8005454:	4603      	mov	r3, r0
 8005456:	4a2c      	ldr	r2, [pc, #176]	@ (8005508 <task_hc05_init+0x350>)
 8005458:	6013      	str	r3, [r2, #0]
 800545a:	4b29      	ldr	r3, [pc, #164]	@ (8005500 <task_hc05_init+0x348>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4618      	mov	r0, r3
 8005460:	f7ff fe96 	bl	8005190 <logger_log_print_>
 8005464:	b662      	cpsie	i
		LOGGER_INFO("   %s = %lu   %s = %lu   %s = %lu",
 8005466:	b672      	cpsid	i
 8005468:	4b25      	ldr	r3, [pc, #148]	@ (8005500 <task_hc05_init+0x348>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a25      	ldr	r2, [pc, #148]	@ (8005504 <task_hc05_init+0x34c>)
 800546e:	213f      	movs	r1, #63	@ 0x3f
 8005470:	4618      	mov	r0, r3
 8005472:	f001 fc03 	bl	8006c7c <sniprintf>
 8005476:	4603      	mov	r3, r0
 8005478:	4a23      	ldr	r2, [pc, #140]	@ (8005508 <task_hc05_init+0x350>)
 800547a:	6013      	str	r3, [r2, #0]
 800547c:	4b20      	ldr	r3, [pc, #128]	@ (8005500 <task_hc05_init+0x348>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4618      	mov	r0, r3
 8005482:	f7ff fe85 	bl	8005190 <logger_log_print_>
 8005486:	b662      	cpsie	i
 8005488:	b672      	cpsid	i
 800548a:	4b1d      	ldr	r3, [pc, #116]	@ (8005500 <task_hc05_init+0x348>)
 800548c:	6818      	ldr	r0, [r3, #0]
 800548e:	7afb      	ldrb	r3, [r7, #11]
 8005490:	7aba      	ldrb	r2, [r7, #10]
 8005492:	9204      	str	r2, [sp, #16]
 8005494:	4a1f      	ldr	r2, [pc, #124]	@ (8005514 <task_hc05_init+0x35c>)
 8005496:	9203      	str	r2, [sp, #12]
 8005498:	9302      	str	r3, [sp, #8]
 800549a:	4b1f      	ldr	r3, [pc, #124]	@ (8005518 <task_hc05_init+0x360>)
 800549c:	9301      	str	r3, [sp, #4]
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	9300      	str	r3, [sp, #0]
 80054a2:	4b1e      	ldr	r3, [pc, #120]	@ (800551c <task_hc05_init+0x364>)
 80054a4:	4a1e      	ldr	r2, [pc, #120]	@ (8005520 <task_hc05_init+0x368>)
 80054a6:	213f      	movs	r1, #63	@ 0x3f
 80054a8:	f001 fbe8 	bl	8006c7c <sniprintf>
 80054ac:	4603      	mov	r3, r0
 80054ae:	4a16      	ldr	r2, [pc, #88]	@ (8005508 <task_hc05_init+0x350>)
 80054b0:	6013      	str	r3, [r2, #0]
 80054b2:	4b13      	ldr	r3, [pc, #76]	@ (8005500 <task_hc05_init+0x348>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4618      	mov	r0, r3
 80054b8:	f7ff fe6a 	bl	8005190 <logger_log_print_>
 80054bc:	b662      	cpsie	i
 80054be:	b672      	cpsid	i
 80054c0:	4b0f      	ldr	r3, [pc, #60]	@ (8005500 <task_hc05_init+0x348>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a12      	ldr	r2, [pc, #72]	@ (8005510 <task_hc05_init+0x358>)
 80054c6:	213f      	movs	r1, #63	@ 0x3f
 80054c8:	4618      	mov	r0, r3
 80054ca:	f001 fbd7 	bl	8006c7c <sniprintf>
 80054ce:	4603      	mov	r3, r0
 80054d0:	4a0d      	ldr	r2, [pc, #52]	@ (8005508 <task_hc05_init+0x350>)
 80054d2:	6013      	str	r3, [r2, #0]
 80054d4:	4b0a      	ldr	r3, [pc, #40]	@ (8005500 <task_hc05_init+0x348>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4618      	mov	r0, r3
 80054da:	f7ff fe59 	bl	8005190 <logger_log_print_>
 80054de:	b662      	cpsie	i
	for (index = 0; HC05_DTA_QTY > index; index++)
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	3301      	adds	r3, #1
 80054e4:	617b      	str	r3, [r7, #20]
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	f43f af61 	beq.w	80053b0 <task_hc05_init+0x1f8>
				    GET_NAME(index), index,
					GET_NAME(state), (uint32_t)state,
					GET_NAME(event), (uint32_t)event);
	}
}
 80054ee:	bf00      	nop
 80054f0:	bf00      	nop
 80054f2:	3718      	adds	r7, #24
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	20000014 	.word	0x20000014
 80054fc:	08008b34 	.word	0x08008b34
 8005500:	08008b30 	.word	0x08008b30
 8005504:	08008848 	.word	0x08008848
 8005508:	20000264 	.word	0x20000264
 800550c:	08008850 	.word	0x08008850
 8005510:	08008854 	.word	0x08008854
 8005514:	080088e4 	.word	0x080088e4
 8005518:	080088ec 	.word	0x080088ec
 800551c:	080088b8 	.word	0x080088b8
 8005520:	080088c0 	.word	0x080088c0

08005524 <task_hc05_update>:

void task_hc05_update(void *parameters)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
	bool b_time_update_required = false;
 800552c:	2300      	movs	r3, #0
 800552e:	73fb      	strb	r3, [r7, #15]

	/* Protect shared resource */
	__asm("CPSID i");	/* disable interrupts */
 8005530:	b672      	cpsid	i
    if (G_TASK_HC05_TICK_CNT_INI < g_task_hc05_tick_cnt)
 8005532:	4b16      	ldr	r3, [pc, #88]	@ (800558c <task_hc05_update+0x68>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d006      	beq.n	8005548 <task_hc05_update+0x24>
    {
		/* Update Tick Counter */
    	g_task_hc05_tick_cnt--;
 800553a:	4b14      	ldr	r3, [pc, #80]	@ (800558c <task_hc05_update+0x68>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3b01      	subs	r3, #1
 8005540:	4a12      	ldr	r2, [pc, #72]	@ (800558c <task_hc05_update+0x68>)
 8005542:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8005544:	2301      	movs	r3, #1
 8005546:	73fb      	strb	r3, [r7, #15]
    }
    __asm("CPSIE i");	/* enable interrupts */
 8005548:	b662      	cpsie	i

    while (b_time_update_required)
 800554a:	e016      	b.n	800557a <task_hc05_update+0x56>
    {
		/* Update Task Counter */
		g_task_hc05_cnt++;
 800554c:	4b10      	ldr	r3, [pc, #64]	@ (8005590 <task_hc05_update+0x6c>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	3301      	adds	r3, #1
 8005552:	4a0f      	ldr	r2, [pc, #60]	@ (8005590 <task_hc05_update+0x6c>)
 8005554:	6013      	str	r3, [r2, #0]

		/* Run Task HC05 Statechart */
    	task_hc05_statechart();
 8005556:	f000 f81d 	bl	8005594 <task_hc05_statechart>

    	/* Protect shared resource */
		__asm("CPSID i");	/* disable interrupts */
 800555a:	b672      	cpsid	i
		if (G_TASK_HC05_TICK_CNT_INI < g_task_hc05_tick_cnt)
 800555c:	4b0b      	ldr	r3, [pc, #44]	@ (800558c <task_hc05_update+0x68>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d007      	beq.n	8005574 <task_hc05_update+0x50>
		{
			/* Update Tick Counter */
			g_task_hc05_tick_cnt--;
 8005564:	4b09      	ldr	r3, [pc, #36]	@ (800558c <task_hc05_update+0x68>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	3b01      	subs	r3, #1
 800556a:	4a08      	ldr	r2, [pc, #32]	@ (800558c <task_hc05_update+0x68>)
 800556c:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 800556e:	2301      	movs	r3, #1
 8005570:	73fb      	strb	r3, [r7, #15]
 8005572:	e001      	b.n	8005578 <task_hc05_update+0x54>
		}
		else
		{
			b_time_update_required = false;
 8005574:	2300      	movs	r3, #0
 8005576:	73fb      	strb	r3, [r7, #15]
		}
		__asm("CPSIE i");	/* enable interrupts */
 8005578:	b662      	cpsie	i
    while (b_time_update_required)
 800557a:	7bfb      	ldrb	r3, [r7, #15]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d1e5      	bne.n	800554c <task_hc05_update+0x28>
    }
}
 8005580:	bf00      	nop
 8005582:	bf00      	nop
 8005584:	3710      	adds	r7, #16
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	2000026c 	.word	0x2000026c
 8005590:	20000268 	.word	0x20000268

08005594 <task_hc05_statechart>:

/********************** internal functions definition ************************/
void task_hc05_statechart(void)
{
 8005594:	b590      	push	{r4, r7, lr}
 8005596:	b085      	sub	sp, #20
 8005598:	af00      	add	r7, sp, #0
	uint32_t index;
	const task_hc05_cfg_t *p_task_hc05_cfg;
	task_hc05_dta_t *p_task_hc05_dta;

	for (index = 0; HC05_DTA_QTY > index; index++)
 800559a:	2300      	movs	r3, #0
 800559c:	60fb      	str	r3, [r7, #12]
 800559e:	e0d5      	b.n	800574c <task_hc05_statechart+0x1b8>
	{
		/* Update Task HC05 Configuration & Data Pointer */
		p_task_hc05_cfg = &task_hc05_cfg_list[index];
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	4613      	mov	r3, r2
 80055a4:	00db      	lsls	r3, r3, #3
 80055a6:	4413      	add	r3, r2
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	4a6d      	ldr	r2, [pc, #436]	@ (8005760 <task_hc05_statechart+0x1cc>)
 80055ac:	4413      	add	r3, r2
 80055ae:	60bb      	str	r3, [r7, #8]
		p_task_hc05_dta = &task_hc05_dta_list[index];
 80055b0:	68fa      	ldr	r2, [r7, #12]
 80055b2:	4613      	mov	r3, r2
 80055b4:	005b      	lsls	r3, r3, #1
 80055b6:	4413      	add	r3, r2
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	4a6a      	ldr	r2, [pc, #424]	@ (8005764 <task_hc05_statechart+0x1d0>)
 80055bc:	4413      	add	r3, r2
 80055be:	607b      	str	r3, [r7, #4]

		if (p_task_hc05_cfg->connected == HAL_GPIO_ReadPin(p_task_hc05_cfg->pin_status_port, p_task_hc05_cfg->pin_status))
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	7f9c      	ldrb	r4, [r3, #30]
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	699a      	ldr	r2, [r3, #24]
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	8b9b      	ldrh	r3, [r3, #28]
 80055cc:	4619      	mov	r1, r3
 80055ce:	4610      	mov	r0, r2
 80055d0:	f7fd fa70 	bl	8002ab4 <HAL_GPIO_ReadPin>
 80055d4:	4603      	mov	r3, r0
 80055d6:	429c      	cmp	r4, r3
 80055d8:	d123      	bne.n	8005622 <task_hc05_statechart+0x8e>
		{
			if(p_task_hc05_dta->rx_flag != 0 && p_task_hc05_dta->tx_flag != 0)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	79db      	ldrb	r3, [r3, #7]
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d008      	beq.n	80055f6 <task_hc05_statechart+0x62>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	799b      	ldrb	r3, [r3, #6]
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d003      	beq.n	80055f6 <task_hc05_statechart+0x62>
				p_task_hc05_dta->event = EV_HC05_FULLDUPLEX;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2202      	movs	r2, #2
 80055f2:	715a      	strb	r2, [r3, #5]
 80055f4:	e018      	b.n	8005628 <task_hc05_statechart+0x94>
			else if(p_task_hc05_dta->rx_flag != 0)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	79db      	ldrb	r3, [r3, #7]
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d003      	beq.n	8005608 <task_hc05_statechart+0x74>
				p_task_hc05_dta->event = EV_HC05_RX_BUFFER;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	715a      	strb	r2, [r3, #5]
 8005606:	e00f      	b.n	8005628 <task_hc05_statechart+0x94>
			else if(p_task_hc05_dta->tx_flag)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	799b      	ldrb	r3, [r3, #6]
 800560c:	b2db      	uxtb	r3, r3
 800560e:	2b00      	cmp	r3, #0
 8005610:	d003      	beq.n	800561a <task_hc05_statechart+0x86>
				p_task_hc05_dta->event = EV_HC05_TX_BUFFER;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2201      	movs	r2, #1
 8005616:	715a      	strb	r2, [r3, #5]
 8005618:	e006      	b.n	8005628 <task_hc05_statechart+0x94>
			else
				p_task_hc05_dta->event = EV_HC05_CONNECTED;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2204      	movs	r2, #4
 800561e:	715a      	strb	r2, [r3, #5]
 8005620:	e002      	b.n	8005628 <task_hc05_statechart+0x94>
		}
		else
		{
			p_task_hc05_dta->event = EV_HC05_DISCONNECTED;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2203      	movs	r2, #3
 8005626:	715a      	strb	r2, [r3, #5]
		}


		switch (p_task_hc05_dta->state)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	791b      	ldrb	r3, [r3, #4]
 800562c:	2b04      	cmp	r3, #4
 800562e:	d877      	bhi.n	8005720 <task_hc05_statechart+0x18c>
 8005630:	a201      	add	r2, pc, #4	@ (adr r2, 8005638 <task_hc05_statechart+0xa4>)
 8005632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005636:	bf00      	nop
 8005638:	080056e5 	.word	0x080056e5
 800563c:	080056bb 	.word	0x080056bb
 8005640:	0800564d 	.word	0x0800564d
 8005644:	0800567d 	.word	0x0800567d
 8005648:	08005735 	.word	0x08005735
		{
			case ST_HC05_DISCONNECTED:
				if(p_task_hc05_dta->event == EV_HC05_CONNECTED)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	795b      	ldrb	r3, [r3, #5]
 8005650:	2b04      	cmp	r3, #4
 8005652:	d103      	bne.n	800565c <task_hc05_statechart+0xc8>
					p_task_hc05_dta->state = ST_HC05_CONNECTED;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2203      	movs	r2, #3
 8005658:	711a      	strb	r2, [r3, #4]
				else if (p_task_hc05_dta->event == EV_HC05_RX_BUFFER)
					p_task_hc05_dta->state = ST_HC05_RECEIVING;
				else if (p_task_hc05_dta->event == EV_HC05_TX_BUFFER)
					p_task_hc05_dta->state = ST_HC05_SENDING;
			break;
 800565a:	e06d      	b.n	8005738 <task_hc05_statechart+0x1a4>
				else if (p_task_hc05_dta->event == EV_HC05_RX_BUFFER)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	795b      	ldrb	r3, [r3, #5]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d103      	bne.n	800566c <task_hc05_statechart+0xd8>
					p_task_hc05_dta->state = ST_HC05_RECEIVING;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	711a      	strb	r2, [r3, #4]
			break;
 800566a:	e065      	b.n	8005738 <task_hc05_statechart+0x1a4>
				else if (p_task_hc05_dta->event == EV_HC05_TX_BUFFER)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	795b      	ldrb	r3, [r3, #5]
 8005670:	2b01      	cmp	r3, #1
 8005672:	d161      	bne.n	8005738 <task_hc05_statechart+0x1a4>
					p_task_hc05_dta->state = ST_HC05_SENDING;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	711a      	strb	r2, [r3, #4]
			break;
 800567a:	e05d      	b.n	8005738 <task_hc05_statechart+0x1a4>

			case ST_HC05_CONNECTED:

				if(p_task_hc05_dta->event == EV_HC05_FULLDUPLEX){
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	795b      	ldrb	r3, [r3, #5]
 8005680:	2b02      	cmp	r3, #2
 8005682:	d103      	bne.n	800568c <task_hc05_statechart+0xf8>
					if(HC05_ALLOW_FULLDUPLEX)
						p_task_hc05_dta->state = ST_HC05_RECEIVING;
					else
						p_task_hc05_dta->state = ST_HC05_ERROR;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2204      	movs	r2, #4
 8005688:	711a      	strb	r2, [r3, #4]
 800568a:	e00e      	b.n	80056aa <task_hc05_statechart+0x116>
				}
				else if (p_task_hc05_dta->event == EV_HC05_RX_BUFFER)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	795b      	ldrb	r3, [r3, #5]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d103      	bne.n	800569c <task_hc05_statechart+0x108>
					p_task_hc05_dta->state = ST_HC05_RECEIVING;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	711a      	strb	r2, [r3, #4]
 800569a:	e006      	b.n	80056aa <task_hc05_statechart+0x116>
				else if (p_task_hc05_dta->event == EV_HC05_TX_BUFFER)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	795b      	ldrb	r3, [r3, #5]
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d102      	bne.n	80056aa <task_hc05_statechart+0x116>
					p_task_hc05_dta->state = ST_HC05_SENDING;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	711a      	strb	r2, [r3, #4]

				if(p_task_hc05_dta->event == EV_HC05_DISCONNECTED)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	795b      	ldrb	r3, [r3, #5]
 80056ae:	2b03      	cmp	r3, #3
 80056b0:	d144      	bne.n	800573c <task_hc05_statechart+0x1a8>
					p_task_hc05_dta->state = ST_HC05_DISCONNECTED;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2202      	movs	r2, #2
 80056b6:	711a      	strb	r2, [r3, #4]
			break;
 80056b8:	e040      	b.n	800573c <task_hc05_statechart+0x1a8>

			case ST_HC05_RECEIVING:
				p_task_hc05_dta->rx_flag = 0;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	71da      	strb	r2, [r3, #7]

				p_task_hc05_dta->state = ST_HC05_CONNECTED;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2203      	movs	r2, #3
 80056c4:	711a      	strb	r2, [r3, #4]
				if(p_task_hc05_dta->event == EV_HC05_TX_BUFFER)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	795b      	ldrb	r3, [r3, #5]
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d102      	bne.n	80056d4 <task_hc05_statechart+0x140>
					p_task_hc05_dta->state = ST_HC05_SENDING;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	711a      	strb	r2, [r3, #4]
				if(p_task_hc05_dta->event == EV_HC05_DISCONNECTED)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	795b      	ldrb	r3, [r3, #5]
 80056d8:	2b03      	cmp	r3, #3
 80056da:	d131      	bne.n	8005740 <task_hc05_statechart+0x1ac>
					p_task_hc05_dta->state = ST_HC05_DISCONNECTED;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2202      	movs	r2, #2
 80056e0:	711a      	strb	r2, [r3, #4]
			break;
 80056e2:	e02d      	b.n	8005740 <task_hc05_statechart+0x1ac>

			case ST_HC05_SENDING:

				HAL_UART_Transmit(p_task_hc05_cfg->uart, &p_task_hc05_dta->tx_buffer, 1, HC05_TIMEOUT);
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	6858      	ldr	r0, [r3, #4]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f103 0108 	add.w	r1, r3, #8
 80056ee:	230a      	movs	r3, #10
 80056f0:	2201      	movs	r2, #1
 80056f2:	f7fe fd15 	bl	8004120 <HAL_UART_Transmit>
				p_task_hc05_dta->tx_flag = 0;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	719a      	strb	r2, [r3, #6]

				p_task_hc05_dta->state = ST_HC05_CONNECTED;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2203      	movs	r2, #3
 8005700:	711a      	strb	r2, [r3, #4]
				if(p_task_hc05_dta->event == EV_HC05_RX_BUFFER)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	795b      	ldrb	r3, [r3, #5]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d102      	bne.n	8005710 <task_hc05_statechart+0x17c>
					p_task_hc05_dta->state = ST_HC05_RECEIVING;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2201      	movs	r2, #1
 800570e:	711a      	strb	r2, [r3, #4]
				if(p_task_hc05_dta->event == EV_HC05_DISCONNECTED)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	795b      	ldrb	r3, [r3, #5]
 8005714:	2b03      	cmp	r3, #3
 8005716:	d115      	bne.n	8005744 <task_hc05_statechart+0x1b0>
					p_task_hc05_dta->state = ST_HC05_DISCONNECTED;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2202      	movs	r2, #2
 800571c:	711a      	strb	r2, [r3, #4]
			break;
 800571e:	e011      	b.n	8005744 <task_hc05_statechart+0x1b0>
			case ST_HC05_ERROR:
			break;

			default:

				p_task_hc05_dta->tick  = DEL_HC05_MIN;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	601a      	str	r2, [r3, #0]
				p_task_hc05_dta->state = ST_HC05_ERROR;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2204      	movs	r2, #4
 800572a:	711a      	strb	r2, [r3, #4]
				p_task_hc05_dta->event = EV_HC05_DISCONNECTED;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2203      	movs	r2, #3
 8005730:	715a      	strb	r2, [r3, #5]

				break;
 8005732:	e008      	b.n	8005746 <task_hc05_statechart+0x1b2>
			break;
 8005734:	bf00      	nop
 8005736:	e006      	b.n	8005746 <task_hc05_statechart+0x1b2>
			break;
 8005738:	bf00      	nop
 800573a:	e004      	b.n	8005746 <task_hc05_statechart+0x1b2>
			break;
 800573c:	bf00      	nop
 800573e:	e002      	b.n	8005746 <task_hc05_statechart+0x1b2>
			break;
 8005740:	bf00      	nop
 8005742:	e000      	b.n	8005746 <task_hc05_statechart+0x1b2>
			break;
 8005744:	bf00      	nop
	for (index = 0; HC05_DTA_QTY > index; index++)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	3301      	adds	r3, #1
 800574a:	60fb      	str	r3, [r7, #12]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2b00      	cmp	r3, #0
 8005750:	f43f af26 	beq.w	80055a0 <task_hc05_statechart+0xc>
		}
	}
}
 8005754:	bf00      	nop
 8005756:	bf00      	nop
 8005758:	3714      	adds	r7, #20
 800575a:	46bd      	mov	sp, r7
 800575c:	bd90      	pop	{r4, r7, pc}
 800575e:	bf00      	nop
 8005760:	08008b34 	.word	0x08008b34
 8005764:	20000014 	.word	0x20000014

08005768 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8005768:	b580      	push	{r7, lr}
 800576a:	b086      	sub	sp, #24
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
	uint32_t index;
	task_hc05_dta_t *p_task_hc05_dta;
	const task_hc05_cfg_t *p_task_hc05_cfg;

	for (index = 0; HC05_DTA_QTY > index; index++)
 8005770:	2300      	movs	r3, #0
 8005772:	617b      	str	r3, [r7, #20]
 8005774:	e025      	b.n	80057c2 <HAL_UART_RxCpltCallback+0x5a>
	{
		p_task_hc05_dta = &task_hc05_dta_list[index];
 8005776:	697a      	ldr	r2, [r7, #20]
 8005778:	4613      	mov	r3, r2
 800577a:	005b      	lsls	r3, r3, #1
 800577c:	4413      	add	r3, r2
 800577e:	009b      	lsls	r3, r3, #2
 8005780:	4a14      	ldr	r2, [pc, #80]	@ (80057d4 <HAL_UART_RxCpltCallback+0x6c>)
 8005782:	4413      	add	r3, r2
 8005784:	613b      	str	r3, [r7, #16]
		p_task_hc05_cfg = &task_hc05_cfg_list[index];
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	4613      	mov	r3, r2
 800578a:	00db      	lsls	r3, r3, #3
 800578c:	4413      	add	r3, r2
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	4a11      	ldr	r2, [pc, #68]	@ (80057d8 <HAL_UART_RxCpltCallback+0x70>)
 8005792:	4413      	add	r3, r2
 8005794:	60fb      	str	r3, [r7, #12]
		if(huart->Instance == p_task_hc05_cfg->uart->Instance){
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d10b      	bne.n	80057bc <HAL_UART_RxCpltCallback+0x54>
			p_task_hc05_dta->rx_flag = 1;
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	2201      	movs	r2, #1
 80057a8:	71da      	strb	r2, [r3, #7]
			HAL_UART_Receive_IT(p_task_hc05_cfg->uart, &p_task_hc05_dta->rx_buffer, 1);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6858      	ldr	r0, [r3, #4]
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	3309      	adds	r3, #9
 80057b2:	2201      	movs	r2, #1
 80057b4:	4619      	mov	r1, r3
 80057b6:	f7fe fd3e 	bl	8004236 <HAL_UART_Receive_IT>
			break;
 80057ba:	e006      	b.n	80057ca <HAL_UART_RxCpltCallback+0x62>
	for (index = 0; HC05_DTA_QTY > index; index++)
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	3301      	adds	r3, #1
 80057c0:	617b      	str	r3, [r7, #20]
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d0d6      	beq.n	8005776 <HAL_UART_RxCpltCallback+0xe>
		}
	}
}
 80057c8:	bf00      	nop
 80057ca:	bf00      	nop
 80057cc:	3718      	adds	r7, #24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	20000014 	.word	0x20000014
 80057d8:	08008b34 	.word	0x08008b34

080057dc <task_mic_init>:
uint32_t g_task_mic_cnt;
volatile uint32_t g_task_mic_tick_cnt;

/********************** external functions definition ************************/
void task_mic_init(void *parameters)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b08c      	sub	sp, #48	@ 0x30
 80057e0:	af06      	add	r7, sp, #24
 80057e2:	6078      	str	r0, [r7, #4]
	const task_mic_cfg_t *p_task_mic_cfg;
	task_mic_st_t state;
	task_mic_ev_t event;

	/* Print out: Task Initialized */
	LOGGER_INFO(" ");
 80057e4:	b672      	cpsid	i
 80057e6:	4b6d      	ldr	r3, [pc, #436]	@ (800599c <task_mic_init+0x1c0>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a6d      	ldr	r2, [pc, #436]	@ (80059a0 <task_mic_init+0x1c4>)
 80057ec:	213f      	movs	r1, #63	@ 0x3f
 80057ee:	4618      	mov	r0, r3
 80057f0:	f001 fa44 	bl	8006c7c <sniprintf>
 80057f4:	4603      	mov	r3, r0
 80057f6:	4a6b      	ldr	r2, [pc, #428]	@ (80059a4 <task_mic_init+0x1c8>)
 80057f8:	6013      	str	r3, [r2, #0]
 80057fa:	4b68      	ldr	r3, [pc, #416]	@ (800599c <task_mic_init+0x1c0>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4618      	mov	r0, r3
 8005800:	f7ff fcc6 	bl	8005190 <logger_log_print_>
 8005804:	b662      	cpsie	i
 8005806:	b672      	cpsid	i
 8005808:	4b64      	ldr	r3, [pc, #400]	@ (800599c <task_mic_init+0x1c0>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a66      	ldr	r2, [pc, #408]	@ (80059a8 <task_mic_init+0x1cc>)
 800580e:	213f      	movs	r1, #63	@ 0x3f
 8005810:	4618      	mov	r0, r3
 8005812:	f001 fa33 	bl	8006c7c <sniprintf>
 8005816:	4603      	mov	r3, r0
 8005818:	4a62      	ldr	r2, [pc, #392]	@ (80059a4 <task_mic_init+0x1c8>)
 800581a:	6013      	str	r3, [r2, #0]
 800581c:	4b5f      	ldr	r3, [pc, #380]	@ (800599c <task_mic_init+0x1c0>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4618      	mov	r0, r3
 8005822:	f7ff fcb5 	bl	8005190 <logger_log_print_>
 8005826:	b662      	cpsie	i
 8005828:	b672      	cpsid	i
 800582a:	4b5c      	ldr	r3, [pc, #368]	@ (800599c <task_mic_init+0x1c0>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a5f      	ldr	r2, [pc, #380]	@ (80059ac <task_mic_init+0x1d0>)
 8005830:	213f      	movs	r1, #63	@ 0x3f
 8005832:	4618      	mov	r0, r3
 8005834:	f001 fa22 	bl	8006c7c <sniprintf>
 8005838:	4603      	mov	r3, r0
 800583a:	4a5a      	ldr	r2, [pc, #360]	@ (80059a4 <task_mic_init+0x1c8>)
 800583c:	6013      	str	r3, [r2, #0]
 800583e:	4b57      	ldr	r3, [pc, #348]	@ (800599c <task_mic_init+0x1c0>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4618      	mov	r0, r3
 8005844:	f7ff fca4 	bl	8005190 <logger_log_print_>
 8005848:	b662      	cpsie	i
	LOGGER_INFO("  %s is running - %s", GET_NAME(task_mic_init), p_task_mic);
 800584a:	b672      	cpsid	i
 800584c:	4b53      	ldr	r3, [pc, #332]	@ (800599c <task_mic_init+0x1c0>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a53      	ldr	r2, [pc, #332]	@ (80059a0 <task_mic_init+0x1c4>)
 8005852:	213f      	movs	r1, #63	@ 0x3f
 8005854:	4618      	mov	r0, r3
 8005856:	f001 fa11 	bl	8006c7c <sniprintf>
 800585a:	4603      	mov	r3, r0
 800585c:	4a51      	ldr	r2, [pc, #324]	@ (80059a4 <task_mic_init+0x1c8>)
 800585e:	6013      	str	r3, [r2, #0]
 8005860:	4b4e      	ldr	r3, [pc, #312]	@ (800599c <task_mic_init+0x1c0>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4618      	mov	r0, r3
 8005866:	f7ff fc93 	bl	8005190 <logger_log_print_>
 800586a:	b662      	cpsie	i
 800586c:	b672      	cpsid	i
 800586e:	4b4b      	ldr	r3, [pc, #300]	@ (800599c <task_mic_init+0x1c0>)
 8005870:	6818      	ldr	r0, [r3, #0]
 8005872:	4b4f      	ldr	r3, [pc, #316]	@ (80059b0 <task_mic_init+0x1d4>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	4b4e      	ldr	r3, [pc, #312]	@ (80059b4 <task_mic_init+0x1d8>)
 800587a:	4a4f      	ldr	r2, [pc, #316]	@ (80059b8 <task_mic_init+0x1dc>)
 800587c:	213f      	movs	r1, #63	@ 0x3f
 800587e:	f001 f9fd 	bl	8006c7c <sniprintf>
 8005882:	4603      	mov	r3, r0
 8005884:	4a47      	ldr	r2, [pc, #284]	@ (80059a4 <task_mic_init+0x1c8>)
 8005886:	6013      	str	r3, [r2, #0]
 8005888:	4b44      	ldr	r3, [pc, #272]	@ (800599c <task_mic_init+0x1c0>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4618      	mov	r0, r3
 800588e:	f7ff fc7f 	bl	8005190 <logger_log_print_>
 8005892:	b662      	cpsie	i
 8005894:	b672      	cpsid	i
 8005896:	4b41      	ldr	r3, [pc, #260]	@ (800599c <task_mic_init+0x1c0>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a44      	ldr	r2, [pc, #272]	@ (80059ac <task_mic_init+0x1d0>)
 800589c:	213f      	movs	r1, #63	@ 0x3f
 800589e:	4618      	mov	r0, r3
 80058a0:	f001 f9ec 	bl	8006c7c <sniprintf>
 80058a4:	4603      	mov	r3, r0
 80058a6:	4a3f      	ldr	r2, [pc, #252]	@ (80059a4 <task_mic_init+0x1c8>)
 80058a8:	6013      	str	r3, [r2, #0]
 80058aa:	4b3c      	ldr	r3, [pc, #240]	@ (800599c <task_mic_init+0x1c0>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4618      	mov	r0, r3
 80058b0:	f7ff fc6e 	bl	8005190 <logger_log_print_>
 80058b4:	b662      	cpsie	i
	LOGGER_INFO("  %s is a %s", GET_NAME(task_mic), p_task_mic_);
 80058b6:	b672      	cpsid	i
 80058b8:	4b38      	ldr	r3, [pc, #224]	@ (800599c <task_mic_init+0x1c0>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a38      	ldr	r2, [pc, #224]	@ (80059a0 <task_mic_init+0x1c4>)
 80058be:	213f      	movs	r1, #63	@ 0x3f
 80058c0:	4618      	mov	r0, r3
 80058c2:	f001 f9db 	bl	8006c7c <sniprintf>
 80058c6:	4603      	mov	r3, r0
 80058c8:	4a36      	ldr	r2, [pc, #216]	@ (80059a4 <task_mic_init+0x1c8>)
 80058ca:	6013      	str	r3, [r2, #0]
 80058cc:	4b33      	ldr	r3, [pc, #204]	@ (800599c <task_mic_init+0x1c0>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4618      	mov	r0, r3
 80058d2:	f7ff fc5d 	bl	8005190 <logger_log_print_>
 80058d6:	b662      	cpsie	i
 80058d8:	b672      	cpsid	i
 80058da:	4b30      	ldr	r3, [pc, #192]	@ (800599c <task_mic_init+0x1c0>)
 80058dc:	6818      	ldr	r0, [r3, #0]
 80058de:	4b37      	ldr	r3, [pc, #220]	@ (80059bc <task_mic_init+0x1e0>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	9300      	str	r3, [sp, #0]
 80058e4:	4b36      	ldr	r3, [pc, #216]	@ (80059c0 <task_mic_init+0x1e4>)
 80058e6:	4a37      	ldr	r2, [pc, #220]	@ (80059c4 <task_mic_init+0x1e8>)
 80058e8:	213f      	movs	r1, #63	@ 0x3f
 80058ea:	f001 f9c7 	bl	8006c7c <sniprintf>
 80058ee:	4603      	mov	r3, r0
 80058f0:	4a2c      	ldr	r2, [pc, #176]	@ (80059a4 <task_mic_init+0x1c8>)
 80058f2:	6013      	str	r3, [r2, #0]
 80058f4:	4b29      	ldr	r3, [pc, #164]	@ (800599c <task_mic_init+0x1c0>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7ff fc49 	bl	8005190 <logger_log_print_>
 80058fe:	b662      	cpsie	i
 8005900:	b672      	cpsid	i
 8005902:	4b26      	ldr	r3, [pc, #152]	@ (800599c <task_mic_init+0x1c0>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a29      	ldr	r2, [pc, #164]	@ (80059ac <task_mic_init+0x1d0>)
 8005908:	213f      	movs	r1, #63	@ 0x3f
 800590a:	4618      	mov	r0, r3
 800590c:	f001 f9b6 	bl	8006c7c <sniprintf>
 8005910:	4603      	mov	r3, r0
 8005912:	4a24      	ldr	r2, [pc, #144]	@ (80059a4 <task_mic_init+0x1c8>)
 8005914:	6013      	str	r3, [r2, #0]
 8005916:	4b21      	ldr	r3, [pc, #132]	@ (800599c <task_mic_init+0x1c0>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4618      	mov	r0, r3
 800591c:	f7ff fc38 	bl	8005190 <logger_log_print_>
 8005920:	b662      	cpsie	i

	/* Init & Print out: Task execution counter */
	g_task_mic_cnt = G_TASK_SEN_CNT_INIT;
 8005922:	4b29      	ldr	r3, [pc, #164]	@ (80059c8 <task_mic_init+0x1ec>)
 8005924:	2200      	movs	r2, #0
 8005926:	601a      	str	r2, [r3, #0]
	LOGGER_INFO("   %s = %lu", GET_NAME(g_task_mic_cnt), g_task_mic_cnt);
 8005928:	b672      	cpsid	i
 800592a:	4b1c      	ldr	r3, [pc, #112]	@ (800599c <task_mic_init+0x1c0>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a1c      	ldr	r2, [pc, #112]	@ (80059a0 <task_mic_init+0x1c4>)
 8005930:	213f      	movs	r1, #63	@ 0x3f
 8005932:	4618      	mov	r0, r3
 8005934:	f001 f9a2 	bl	8006c7c <sniprintf>
 8005938:	4603      	mov	r3, r0
 800593a:	4a1a      	ldr	r2, [pc, #104]	@ (80059a4 <task_mic_init+0x1c8>)
 800593c:	6013      	str	r3, [r2, #0]
 800593e:	4b17      	ldr	r3, [pc, #92]	@ (800599c <task_mic_init+0x1c0>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4618      	mov	r0, r3
 8005944:	f7ff fc24 	bl	8005190 <logger_log_print_>
 8005948:	b662      	cpsie	i
 800594a:	b672      	cpsid	i
 800594c:	4b13      	ldr	r3, [pc, #76]	@ (800599c <task_mic_init+0x1c0>)
 800594e:	6818      	ldr	r0, [r3, #0]
 8005950:	4b1d      	ldr	r3, [pc, #116]	@ (80059c8 <task_mic_init+0x1ec>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	9300      	str	r3, [sp, #0]
 8005956:	4b1d      	ldr	r3, [pc, #116]	@ (80059cc <task_mic_init+0x1f0>)
 8005958:	4a1d      	ldr	r2, [pc, #116]	@ (80059d0 <task_mic_init+0x1f4>)
 800595a:	213f      	movs	r1, #63	@ 0x3f
 800595c:	f001 f98e 	bl	8006c7c <sniprintf>
 8005960:	4603      	mov	r3, r0
 8005962:	4a10      	ldr	r2, [pc, #64]	@ (80059a4 <task_mic_init+0x1c8>)
 8005964:	6013      	str	r3, [r2, #0]
 8005966:	4b0d      	ldr	r3, [pc, #52]	@ (800599c <task_mic_init+0x1c0>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4618      	mov	r0, r3
 800596c:	f7ff fc10 	bl	8005190 <logger_log_print_>
 8005970:	b662      	cpsie	i
 8005972:	b672      	cpsid	i
 8005974:	4b09      	ldr	r3, [pc, #36]	@ (800599c <task_mic_init+0x1c0>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a0c      	ldr	r2, [pc, #48]	@ (80059ac <task_mic_init+0x1d0>)
 800597a:	213f      	movs	r1, #63	@ 0x3f
 800597c:	4618      	mov	r0, r3
 800597e:	f001 f97d 	bl	8006c7c <sniprintf>
 8005982:	4603      	mov	r3, r0
 8005984:	4a07      	ldr	r2, [pc, #28]	@ (80059a4 <task_mic_init+0x1c8>)
 8005986:	6013      	str	r3, [r2, #0]
 8005988:	4b04      	ldr	r3, [pc, #16]	@ (800599c <task_mic_init+0x1c0>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4618      	mov	r0, r3
 800598e:	f7ff fbff 	bl	8005190 <logger_log_print_>
 8005992:	b662      	cpsie	i

	for (index = 0; MIC_DTA_QTY > index; index++)
 8005994:	2300      	movs	r3, #0
 8005996:	617b      	str	r3, [r7, #20]
 8005998:	e0bb      	b.n	8005b12 <task_mic_init+0x336>
 800599a:	bf00      	nop
 800599c:	08008b30 	.word	0x08008b30
 80059a0:	0800893c 	.word	0x0800893c
 80059a4:	20000264 	.word	0x20000264
 80059a8:	08008944 	.word	0x08008944
 80059ac:	08008948 	.word	0x08008948
 80059b0:	20000028 	.word	0x20000028
 80059b4:	0800894c 	.word	0x0800894c
 80059b8:	0800895c 	.word	0x0800895c
 80059bc:	2000002c 	.word	0x2000002c
 80059c0:	08008974 	.word	0x08008974
 80059c4:	08008980 	.word	0x08008980
 80059c8:	20000340 	.word	0x20000340
 80059cc:	08008990 	.word	0x08008990
 80059d0:	080089a0 	.word	0x080089a0
	{
		/* Update Task Sensor Data Pointer */
		p_task_mic_dta = &task_mic_dta_list[index];
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	22d0      	movs	r2, #208	@ 0xd0
 80059d8:	fb02 f303 	mul.w	r3, r2, r3
 80059dc:	4a51      	ldr	r2, [pc, #324]	@ (8005b24 <task_mic_init+0x348>)
 80059de:	4413      	add	r3, r2
 80059e0:	613b      	str	r3, [r7, #16]
		p_task_mic_cfg = &task_mic_cfg_list[index];
 80059e2:	697a      	ldr	r2, [r7, #20]
 80059e4:	4613      	mov	r3, r2
 80059e6:	005b      	lsls	r3, r3, #1
 80059e8:	4413      	add	r3, r2
 80059ea:	00db      	lsls	r3, r3, #3
 80059ec:	4a4e      	ldr	r2, [pc, #312]	@ (8005b28 <task_mic_init+0x34c>)
 80059ee:	4413      	add	r3, r2
 80059f0:	60fb      	str	r3, [r7, #12]

		/* Init & Print out: Index & Task execution FSM */
		state = ST_ADC_XX_BUSY;
 80059f2:	2300      	movs	r3, #0
 80059f4:	72fb      	strb	r3, [r7, #11]
		p_task_mic_dta->state = state;
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	7afa      	ldrb	r2, [r7, #11]
 80059fa:	711a      	strb	r2, [r3, #4]

		event = EV_ADC_XX_BUSY;
 80059fc:	2300      	movs	r3, #0
 80059fe:	72bb      	strb	r3, [r7, #10]
		p_task_mic_dta->event = event;
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	7aba      	ldrb	r2, [r7, #10]
 8005a04:	715a      	strb	r2, [r3, #5]

		HAL_TIM_Base_Start_IT(p_task_mic_cfg->timer);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f7fd fdba 	bl	8003584 <HAL_TIM_Base_Start_IT>
		HAL_TIM_OC_Start(p_task_mic_cfg->timer, TIM_CHANNEL_2);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	2104      	movs	r1, #4
 8005a16:	4618      	mov	r0, r3
 8005a18:	f7fd fe5e 	bl	80036d8 <HAL_TIM_OC_Start>

		//HAL_ADC_Start_IT(p_task_mic_cfg->adc);
		HAL_ADC_Start_DMA(p_task_mic_cfg->adc,
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6858      	ldr	r0, [r3, #4]
		                  (uint32_t *)p_task_mic_dta->adc_batch,
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	3306      	adds	r3, #6
		HAL_ADC_Start_DMA(p_task_mic_cfg->adc,
 8005a24:	2264      	movs	r2, #100	@ 0x64
 8005a26:	4619      	mov	r1, r3
 8005a28:	f7fc f820 	bl	8001a6c <HAL_ADC_Start_DMA>
						  ADC_BATCH_SIZE);

		LOGGER_INFO(" ");
 8005a2c:	b672      	cpsid	i
 8005a2e:	4b3f      	ldr	r3, [pc, #252]	@ (8005b2c <task_mic_init+0x350>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a3f      	ldr	r2, [pc, #252]	@ (8005b30 <task_mic_init+0x354>)
 8005a34:	213f      	movs	r1, #63	@ 0x3f
 8005a36:	4618      	mov	r0, r3
 8005a38:	f001 f920 	bl	8006c7c <sniprintf>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	4a3d      	ldr	r2, [pc, #244]	@ (8005b34 <task_mic_init+0x358>)
 8005a40:	6013      	str	r3, [r2, #0]
 8005a42:	4b3a      	ldr	r3, [pc, #232]	@ (8005b2c <task_mic_init+0x350>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4618      	mov	r0, r3
 8005a48:	f7ff fba2 	bl	8005190 <logger_log_print_>
 8005a4c:	b662      	cpsie	i
 8005a4e:	b672      	cpsid	i
 8005a50:	4b36      	ldr	r3, [pc, #216]	@ (8005b2c <task_mic_init+0x350>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a38      	ldr	r2, [pc, #224]	@ (8005b38 <task_mic_init+0x35c>)
 8005a56:	213f      	movs	r1, #63	@ 0x3f
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f001 f90f 	bl	8006c7c <sniprintf>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	4a34      	ldr	r2, [pc, #208]	@ (8005b34 <task_mic_init+0x358>)
 8005a62:	6013      	str	r3, [r2, #0]
 8005a64:	4b31      	ldr	r3, [pc, #196]	@ (8005b2c <task_mic_init+0x350>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7ff fb91 	bl	8005190 <logger_log_print_>
 8005a6e:	b662      	cpsie	i
 8005a70:	b672      	cpsid	i
 8005a72:	4b2e      	ldr	r3, [pc, #184]	@ (8005b2c <task_mic_init+0x350>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a31      	ldr	r2, [pc, #196]	@ (8005b3c <task_mic_init+0x360>)
 8005a78:	213f      	movs	r1, #63	@ 0x3f
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f001 f8fe 	bl	8006c7c <sniprintf>
 8005a80:	4603      	mov	r3, r0
 8005a82:	4a2c      	ldr	r2, [pc, #176]	@ (8005b34 <task_mic_init+0x358>)
 8005a84:	6013      	str	r3, [r2, #0]
 8005a86:	4b29      	ldr	r3, [pc, #164]	@ (8005b2c <task_mic_init+0x350>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7ff fb80 	bl	8005190 <logger_log_print_>
 8005a90:	b662      	cpsie	i
		LOGGER_INFO("   %s = %lu   %s = %lu   %s = %lu",
 8005a92:	b672      	cpsid	i
 8005a94:	4b25      	ldr	r3, [pc, #148]	@ (8005b2c <task_mic_init+0x350>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a25      	ldr	r2, [pc, #148]	@ (8005b30 <task_mic_init+0x354>)
 8005a9a:	213f      	movs	r1, #63	@ 0x3f
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f001 f8ed 	bl	8006c7c <sniprintf>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	4a23      	ldr	r2, [pc, #140]	@ (8005b34 <task_mic_init+0x358>)
 8005aa6:	6013      	str	r3, [r2, #0]
 8005aa8:	4b20      	ldr	r3, [pc, #128]	@ (8005b2c <task_mic_init+0x350>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4618      	mov	r0, r3
 8005aae:	f7ff fb6f 	bl	8005190 <logger_log_print_>
 8005ab2:	b662      	cpsie	i
 8005ab4:	b672      	cpsid	i
 8005ab6:	4b1d      	ldr	r3, [pc, #116]	@ (8005b2c <task_mic_init+0x350>)
 8005ab8:	6818      	ldr	r0, [r3, #0]
 8005aba:	7afb      	ldrb	r3, [r7, #11]
 8005abc:	7aba      	ldrb	r2, [r7, #10]
 8005abe:	9204      	str	r2, [sp, #16]
 8005ac0:	4a1f      	ldr	r2, [pc, #124]	@ (8005b40 <task_mic_init+0x364>)
 8005ac2:	9203      	str	r2, [sp, #12]
 8005ac4:	9302      	str	r3, [sp, #8]
 8005ac6:	4b1f      	ldr	r3, [pc, #124]	@ (8005b44 <task_mic_init+0x368>)
 8005ac8:	9301      	str	r3, [sp, #4]
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	9300      	str	r3, [sp, #0]
 8005ace:	4b1e      	ldr	r3, [pc, #120]	@ (8005b48 <task_mic_init+0x36c>)
 8005ad0:	4a1e      	ldr	r2, [pc, #120]	@ (8005b4c <task_mic_init+0x370>)
 8005ad2:	213f      	movs	r1, #63	@ 0x3f
 8005ad4:	f001 f8d2 	bl	8006c7c <sniprintf>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	4a16      	ldr	r2, [pc, #88]	@ (8005b34 <task_mic_init+0x358>)
 8005adc:	6013      	str	r3, [r2, #0]
 8005ade:	4b13      	ldr	r3, [pc, #76]	@ (8005b2c <task_mic_init+0x350>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f7ff fb54 	bl	8005190 <logger_log_print_>
 8005ae8:	b662      	cpsie	i
 8005aea:	b672      	cpsid	i
 8005aec:	4b0f      	ldr	r3, [pc, #60]	@ (8005b2c <task_mic_init+0x350>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a12      	ldr	r2, [pc, #72]	@ (8005b3c <task_mic_init+0x360>)
 8005af2:	213f      	movs	r1, #63	@ 0x3f
 8005af4:	4618      	mov	r0, r3
 8005af6:	f001 f8c1 	bl	8006c7c <sniprintf>
 8005afa:	4603      	mov	r3, r0
 8005afc:	4a0d      	ldr	r2, [pc, #52]	@ (8005b34 <task_mic_init+0x358>)
 8005afe:	6013      	str	r3, [r2, #0]
 8005b00:	4b0a      	ldr	r3, [pc, #40]	@ (8005b2c <task_mic_init+0x350>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7ff fb43 	bl	8005190 <logger_log_print_>
 8005b0a:	b662      	cpsie	i
	for (index = 0; MIC_DTA_QTY > index; index++)
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	3301      	adds	r3, #1
 8005b10:	617b      	str	r3, [r7, #20]
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f43f af5d 	beq.w	80059d4 <task_mic_init+0x1f8>
				    GET_NAME(index), index,
					GET_NAME(state), (uint32_t)state,
					GET_NAME(event), (uint32_t)event);
	}
}
 8005b1a:	bf00      	nop
 8005b1c:	bf00      	nop
 8005b1e:	3718      	adds	r7, #24
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	20000270 	.word	0x20000270
 8005b28:	08008b58 	.word	0x08008b58
 8005b2c:	08008b30 	.word	0x08008b30
 8005b30:	0800893c 	.word	0x0800893c
 8005b34:	20000264 	.word	0x20000264
 8005b38:	08008944 	.word	0x08008944
 8005b3c:	08008948 	.word	0x08008948
 8005b40:	080089d8 	.word	0x080089d8
 8005b44:	080089e0 	.word	0x080089e0
 8005b48:	080089ac 	.word	0x080089ac
 8005b4c:	080089b4 	.word	0x080089b4

08005b50 <task_mic_update>:

void task_mic_update(void *parameters)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
	bool b_time_update_required = false;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	73fb      	strb	r3, [r7, #15]

	/* Protect shared resource */
	__asm("CPSID i");	/* disable interrupts */
 8005b5c:	b672      	cpsid	i
    if (G_TASK_SEN_TICK_CNT_INI < g_task_mic_tick_cnt)
 8005b5e:	4b16      	ldr	r3, [pc, #88]	@ (8005bb8 <task_mic_update+0x68>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d006      	beq.n	8005b74 <task_mic_update+0x24>
    {
		/* Update Tick Counter */
    	g_task_mic_tick_cnt--;
 8005b66:	4b14      	ldr	r3, [pc, #80]	@ (8005bb8 <task_mic_update+0x68>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	3b01      	subs	r3, #1
 8005b6c:	4a12      	ldr	r2, [pc, #72]	@ (8005bb8 <task_mic_update+0x68>)
 8005b6e:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8005b70:	2301      	movs	r3, #1
 8005b72:	73fb      	strb	r3, [r7, #15]
    }
    __asm("CPSIE i");	/* enable interrupts */
 8005b74:	b662      	cpsie	i

    while (b_time_update_required)
 8005b76:	e016      	b.n	8005ba6 <task_mic_update+0x56>
    {
		/* Update Task Counter */
		g_task_mic_cnt++;
 8005b78:	4b10      	ldr	r3, [pc, #64]	@ (8005bbc <task_mic_update+0x6c>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	4a0f      	ldr	r2, [pc, #60]	@ (8005bbc <task_mic_update+0x6c>)
 8005b80:	6013      	str	r3, [r2, #0]

		/* Run Task Sensor Statechart */
    	task_mic_statechart();
 8005b82:	f000 f81d 	bl	8005bc0 <task_mic_statechart>

    	/* Protect shared resource */
		__asm("CPSID i");	/* disable interrupts */
 8005b86:	b672      	cpsid	i
		if (G_TASK_SEN_TICK_CNT_INI < g_task_mic_tick_cnt)
 8005b88:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb8 <task_mic_update+0x68>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d007      	beq.n	8005ba0 <task_mic_update+0x50>
		{
			/* Update Tick Counter */
			g_task_mic_tick_cnt--;
 8005b90:	4b09      	ldr	r3, [pc, #36]	@ (8005bb8 <task_mic_update+0x68>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	3b01      	subs	r3, #1
 8005b96:	4a08      	ldr	r2, [pc, #32]	@ (8005bb8 <task_mic_update+0x68>)
 8005b98:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	73fb      	strb	r3, [r7, #15]
 8005b9e:	e001      	b.n	8005ba4 <task_mic_update+0x54>
		}
		else
		{
			b_time_update_required = false;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	73fb      	strb	r3, [r7, #15]
		}
		__asm("CPSIE i");	/* enable interrupts */
 8005ba4:	b662      	cpsie	i
    while (b_time_update_required)
 8005ba6:	7bfb      	ldrb	r3, [r7, #15]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d1e5      	bne.n	8005b78 <task_mic_update+0x28>
    }
}
 8005bac:	bf00      	nop
 8005bae:	bf00      	nop
 8005bb0:	3710      	adds	r7, #16
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	20000344 	.word	0x20000344
 8005bbc:	20000340 	.word	0x20000340

08005bc0 <task_mic_statechart>:

void task_mic_statechart(void)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b0ba      	sub	sp, #232	@ 0xe8
 8005bc4:	af00      	add	r7, sp, #0
	uint32_t index;
	const task_mic_cfg_t *p_task_mic_cfg;
	task_mic_dta_t *p_task_mic_dta;

	for (index = 0; MIC_DTA_QTY > index; index++)
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005bcc:	e0c5      	b.n	8005d5a <task_mic_statechart+0x19a>
	{
		/* Update Task Sensor Configuration & Data Pointer */
		p_task_mic_cfg = &task_mic_cfg_list[index];
 8005bce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	005b      	lsls	r3, r3, #1
 8005bd6:	4413      	add	r3, r2
 8005bd8:	00db      	lsls	r3, r3, #3
 8005bda:	4a65      	ldr	r2, [pc, #404]	@ (8005d70 <task_mic_statechart+0x1b0>)
 8005bdc:	4413      	add	r3, r2
 8005bde:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
		p_task_mic_dta = &task_mic_dta_list[index];
 8005be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005be6:	22d0      	movs	r2, #208	@ 0xd0
 8005be8:	fb02 f303 	mul.w	r3, r2, r3
 8005bec:	4a61      	ldr	r2, [pc, #388]	@ (8005d74 <task_mic_statechart+0x1b4>)
 8005bee:	4413      	add	r3, r2
 8005bf0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

		if (p_task_mic_dta->adc_ready)
 8005bf4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005bf8:	f893 30ce 	ldrb.w	r3, [r3, #206]	@ 0xce
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d004      	beq.n	8005c0c <task_mic_statechart+0x4c>
		{
			p_task_mic_dta->event =	EV_ADC_XX_READY;
 8005c02:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005c06:	2201      	movs	r2, #1
 8005c08:	715a      	strb	r2, [r3, #5]
 8005c0a:	e003      	b.n	8005c14 <task_mic_statechart+0x54>
		}
		else
		{
			p_task_mic_dta->event =	EV_ADC_XX_BUSY;
 8005c0c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005c10:	2200      	movs	r2, #0
 8005c12:	715a      	strb	r2, [r3, #5]
		}

		switch (p_task_mic_dta->state)
 8005c14:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005c18:	791b      	ldrb	r3, [r3, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d002      	beq.n	8005c24 <task_mic_statechart+0x64>
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d00b      	beq.n	8005c3a <task_mic_statechart+0x7a>
 8005c22:	e095      	b.n	8005d50 <task_mic_statechart+0x190>
		{
			case ST_ADC_XX_BUSY:
				if(p_task_mic_dta->event == EV_ADC_XX_READY)
 8005c24:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005c28:	795b      	ldrb	r3, [r3, #5]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	f040 808f 	bne.w	8005d4e <task_mic_statechart+0x18e>
					p_task_mic_dta->state = ST_ADC_XX_READY;
 8005c30:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005c34:	2201      	movs	r2, #1
 8005c36:	711a      	strb	r2, [r3, #4]
				break;
 8005c38:	e089      	b.n	8005d4e <task_mic_statechart+0x18e>

			case ST_ADC_XX_READY:

				float energy = 0.0f;
 8005c3a:	f04f 0300 	mov.w	r3, #0
 8005c3e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
				int16_t x[ADC_BATCH_SIZE];
				int32_t mean = 0;
 8005c42:	2300      	movs	r3, #0
 8005c44:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

				//Getting rid of DC
				for (int i = 0; i < ADC_BATCH_SIZE; i++)
 8005c48:	2300      	movs	r3, #0
 8005c4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c4e:	e011      	b.n	8005c74 <task_mic_statechart+0xb4>
				    mean += p_task_mic_dta->adc_batch[i];
 8005c50:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005c54:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c58:	005b      	lsls	r3, r3, #1
 8005c5a:	4413      	add	r3, r2
 8005c5c:	88db      	ldrh	r3, [r3, #6]
 8005c5e:	461a      	mov	r2, r3
 8005c60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c64:	4413      	add	r3, r2
 8005c66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
				for (int i = 0; i < ADC_BATCH_SIZE; i++)
 8005c6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c6e:	3301      	adds	r3, #1
 8005c70:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c74:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c78:	2b63      	cmp	r3, #99	@ 0x63
 8005c7a:	dde9      	ble.n	8005c50 <task_mic_statechart+0x90>
				mean /= ADC_BATCH_SIZE;
 8005c7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c80:	4a3d      	ldr	r2, [pc, #244]	@ (8005d78 <task_mic_statechart+0x1b8>)
 8005c82:	fb82 1203 	smull	r1, r2, r2, r3
 8005c86:	1152      	asrs	r2, r2, #5
 8005c88:	17db      	asrs	r3, r3, #31
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

				for (int i = 0; i < ADC_BATCH_SIZE; i++)
 8005c90:	2300      	movs	r3, #0
 8005c92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005c96:	e018      	b.n	8005cca <task_mic_statechart+0x10a>
				    x[i] = (int16_t)(p_task_mic_dta->adc_batch[i] - mean);
 8005c98:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005c9c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ca0:	005b      	lsls	r3, r3, #1
 8005ca2:	4413      	add	r3, r2
 8005ca4:	88da      	ldrh	r2, [r3, #6]
 8005ca6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	b21a      	sxth	r2, r3
 8005cb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005cb6:	005b      	lsls	r3, r3, #1
 8005cb8:	33e8      	adds	r3, #232	@ 0xe8
 8005cba:	443b      	add	r3, r7
 8005cbc:	f823 2ce8 	strh.w	r2, [r3, #-232]
				for (int i = 0; i < ADC_BATCH_SIZE; i++)
 8005cc0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005cc4:	3301      	adds	r3, #1
 8005cc6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005cca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005cce:	2b63      	cmp	r3, #99	@ 0x63
 8005cd0:	dde2      	ble.n	8005c98 <task_mic_statechart+0xd8>

				//Getting energy in the 3 to 5khz band
				for (int i = 0; i < NUM_TONES; i++)
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005cd8:	e017      	b.n	8005d0a <task_mic_statechart+0x14a>
				{
				    energy += goertzel_energy(x, ADC_BATCH_SIZE, target_freqs[i], FS);
 8005cda:	4a28      	ldr	r2, [pc, #160]	@ (8005d7c <task_mic_statechart+0x1bc>)
 8005cdc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005ce0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005ce4:	4638      	mov	r0, r7
 8005ce6:	4b26      	ldr	r3, [pc, #152]	@ (8005d80 <task_mic_statechart+0x1c0>)
 8005ce8:	2164      	movs	r1, #100	@ 0x64
 8005cea:	f000 f889 	bl	8005e00 <goertzel_energy>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	4619      	mov	r1, r3
 8005cf2:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8005cf6:	f7fa fe57 	bl	80009a8 <__addsf3>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
				for (int i = 0; i < NUM_TONES; i++)
 8005d00:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005d04:	3301      	adds	r3, #1
 8005d06:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d0a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	dde3      	ble.n	8005cda <task_mic_statechart+0x11a>
				}

				if (energy > THRESHOLD)
 8005d12:	491c      	ldr	r1, [pc, #112]	@ (8005d84 <task_mic_statechart+0x1c4>)
 8005d14:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8005d18:	f7fb f90a 	bl	8000f30 <__aeabi_fcmpgt>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d005      	beq.n	8005d2e <task_mic_statechart+0x16e>
				{
					HAL_GPIO_WritePin(LD2_PORT, LD2_PIN, LD2_ON);
 8005d22:	2201      	movs	r2, #1
 8005d24:	2110      	movs	r1, #16
 8005d26:	4818      	ldr	r0, [pc, #96]	@ (8005d88 <task_mic_statechart+0x1c8>)
 8005d28:	f7fc fedb 	bl	8002ae2 <HAL_GPIO_WritePin>
 8005d2c:	e004      	b.n	8005d38 <task_mic_statechart+0x178>
				} else {
					HAL_GPIO_WritePin(LD2_PORT, LD2_PIN, LD2_OFF);
 8005d2e:	2200      	movs	r2, #0
 8005d30:	2110      	movs	r1, #16
 8005d32:	4815      	ldr	r0, [pc, #84]	@ (8005d88 <task_mic_statechart+0x1c8>)
 8005d34:	f7fc fed5 	bl	8002ae2 <HAL_GPIO_WritePin>
				}

				p_task_mic_dta->adc_ready = 0;
 8005d38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
				p_task_mic_dta->state = ST_ADC_XX_BUSY;
 8005d42:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005d46:	2200      	movs	r2, #0
 8005d48:	711a      	strb	r2, [r3, #4]
				__asm("CPSIE i");
 8005d4a:	b662      	cpsie	i
				break;
 8005d4c:	e000      	b.n	8005d50 <task_mic_statechart+0x190>
				break;
 8005d4e:	bf00      	nop
	for (index = 0; MIC_DTA_QTY > index; index++)
 8005d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d54:	3301      	adds	r3, #1
 8005d56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005d5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	f43f af35 	beq.w	8005bce <task_mic_statechart+0xe>


		}
	}
}
 8005d64:	bf00      	nop
 8005d66:	bf00      	nop
 8005d68:	37e8      	adds	r7, #232	@ 0xe8
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	08008b58 	.word	0x08008b58
 8005d74:	20000270 	.word	0x20000270
 8005d78:	51eb851f 	.word	0x51eb851f
 8005d7c:	08008b70 	.word	0x08008b70
 8005d80:	461c4000 	.word	0x461c4000
 8005d84:	4a989680 	.word	0x4a989680
 8005d88:	40010c00 	.word	0x40010c00

08005d8c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b086      	sub	sp, #24
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
	uint32_t index;
	task_mic_dta_t *p_task_mic_dta;
	const task_mic_cfg_t *p_task_mic_cfg;

	for (index = 0; MIC_DTA_QTY > index; index++)
 8005d94:	2300      	movs	r3, #0
 8005d96:	617b      	str	r3, [r7, #20]
 8005d98:	e025      	b.n	8005de6 <HAL_ADC_ConvCpltCallback+0x5a>
	{
		p_task_mic_dta = &task_mic_dta_list[index];
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	22d0      	movs	r2, #208	@ 0xd0
 8005d9e:	fb02 f303 	mul.w	r3, r2, r3
 8005da2:	4a15      	ldr	r2, [pc, #84]	@ (8005df8 <HAL_ADC_ConvCpltCallback+0x6c>)
 8005da4:	4413      	add	r3, r2
 8005da6:	613b      	str	r3, [r7, #16]
		p_task_mic_cfg = &task_mic_cfg_list[index];
 8005da8:	697a      	ldr	r2, [r7, #20]
 8005daa:	4613      	mov	r3, r2
 8005dac:	005b      	lsls	r3, r3, #1
 8005dae:	4413      	add	r3, r2
 8005db0:	00db      	lsls	r3, r3, #3
 8005db2:	4a12      	ldr	r2, [pc, #72]	@ (8005dfc <HAL_ADC_ConvCpltCallback+0x70>)
 8005db4:	4413      	add	r3, r2
 8005db6:	60fb      	str	r3, [r7, #12]
		if(hadc->Instance == p_task_mic_cfg->adc->Instance){
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d10c      	bne.n	8005de0 <HAL_ADC_ConvCpltCallback+0x54>
			p_task_mic_dta->adc_ready = 1;
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
			HAL_ADC_Start_DMA(p_task_mic_cfg->adc,
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6858      	ldr	r0, [r3, #4]
			                  (uint32_t *)p_task_mic_dta->adc_batch,
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	3306      	adds	r3, #6
			HAL_ADC_Start_DMA(p_task_mic_cfg->adc,
 8005dd6:	2264      	movs	r2, #100	@ 0x64
 8005dd8:	4619      	mov	r1, r3
 8005dda:	f7fb fe47 	bl	8001a6c <HAL_ADC_Start_DMA>
							  ADC_BATCH_SIZE);
			break;
 8005dde:	e006      	b.n	8005dee <HAL_ADC_ConvCpltCallback+0x62>
	for (index = 0; MIC_DTA_QTY > index; index++)
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	3301      	adds	r3, #1
 8005de4:	617b      	str	r3, [r7, #20]
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d0d6      	beq.n	8005d9a <HAL_ADC_ConvCpltCallback+0xe>
		}
	}
}
 8005dec:	bf00      	nop
 8005dee:	bf00      	nop
 8005df0:	3718      	adds	r7, #24
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}
 8005df6:	bf00      	nop
 8005df8:	20000270 	.word	0x20000270
 8005dfc:	08008b58 	.word	0x08008b58

08005e00 <goertzel_energy>:


float goertzel_energy(const int16_t *x, int N, float freq, float fs)
{
 8005e00:	b5b0      	push	{r4, r5, r7, lr}
 8005e02:	b08c      	sub	sp, #48	@ 0x30
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]
 8005e0c:	603b      	str	r3, [r7, #0]
    float s0 = 0.0f;
 8005e0e:	f04f 0300 	mov.w	r3, #0
 8005e12:	623b      	str	r3, [r7, #32]
    float s1 = 0.0f;
 8005e14:	f04f 0300 	mov.w	r3, #0
 8005e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float s2 = 0.0f;
 8005e1a:	f04f 0300 	mov.w	r3, #0
 8005e1e:	62bb      	str	r3, [r7, #40]	@ 0x28

    float k = (N * freq) / fs;
 8005e20:	68b8      	ldr	r0, [r7, #8]
 8005e22:	f7fa fe75 	bl	8000b10 <__aeabi_i2f>
 8005e26:	4603      	mov	r3, r0
 8005e28:	6879      	ldr	r1, [r7, #4]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f7fa fec4 	bl	8000bb8 <__aeabi_fmul>
 8005e30:	4603      	mov	r3, r0
 8005e32:	6839      	ldr	r1, [r7, #0]
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7fa ff73 	bl	8000d20 <__aeabi_fdiv>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	61fb      	str	r3, [r7, #28]
    float w = 2.0f * M_PI * k / N;
 8005e3e:	69f8      	ldr	r0, [r7, #28]
 8005e40:	f7fa faf2 	bl	8000428 <__aeabi_f2d>
 8005e44:	a338      	add	r3, pc, #224	@ (adr r3, 8005f28 <goertzel_energy+0x128>)
 8005e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e4a:	f7fa fb45 	bl	80004d8 <__aeabi_dmul>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	460b      	mov	r3, r1
 8005e52:	4614      	mov	r4, r2
 8005e54:	461d      	mov	r5, r3
 8005e56:	68b8      	ldr	r0, [r7, #8]
 8005e58:	f7fa fad4 	bl	8000404 <__aeabi_i2d>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	460b      	mov	r3, r1
 8005e60:	4620      	mov	r0, r4
 8005e62:	4629      	mov	r1, r5
 8005e64:	f7fa fc62 	bl	800072c <__aeabi_ddiv>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	4610      	mov	r0, r2
 8005e6e:	4619      	mov	r1, r3
 8005e70:	f7fa fd44 	bl	80008fc <__aeabi_d2f>
 8005e74:	4603      	mov	r3, r0
 8005e76:	61bb      	str	r3, [r7, #24]
    float coeff = 2.0f * cosf(w);
 8005e78:	69b8      	ldr	r0, [r7, #24]
 8005e7a:	f001 fea7 	bl	8007bcc <cosf>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	4619      	mov	r1, r3
 8005e82:	4618      	mov	r0, r3
 8005e84:	f7fa fd90 	bl	80009a8 <__addsf3>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	617b      	str	r3, [r7, #20]

    for (int i = 0; i < N; i++)
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e90:	e020      	b.n	8005ed4 <goertzel_energy+0xd4>
    {
        s0 = x[i] + coeff * s1 - s2;
 8005e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e94:	005b      	lsls	r3, r3, #1
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	4413      	add	r3, r2
 8005e9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7fa fe36 	bl	8000b10 <__aeabi_i2f>
 8005ea4:	4604      	mov	r4, r0
 8005ea6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ea8:	6978      	ldr	r0, [r7, #20]
 8005eaa:	f7fa fe85 	bl	8000bb8 <__aeabi_fmul>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	4620      	mov	r0, r4
 8005eb4:	f7fa fd78 	bl	80009a8 <__addsf3>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7fa fd71 	bl	80009a4 <__aeabi_fsub>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	623b      	str	r3, [r7, #32]
        s2 = s1;
 8005ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
        s1 = s0;
 8005eca:	6a3b      	ldr	r3, [r7, #32]
 8005ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (int i = 0; i < N; i++)
 8005ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed0:	3301      	adds	r3, #1
 8005ed2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ed4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	dbda      	blt.n	8005e92 <goertzel_energy+0x92>
    }

    return s1*s1 + s2*s2 - coeff*s1*s2;
 8005edc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ede:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ee0:	f7fa fe6a 	bl	8000bb8 <__aeabi_fmul>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	461c      	mov	r4, r3
 8005ee8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005eea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005eec:	f7fa fe64 	bl	8000bb8 <__aeabi_fmul>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	4619      	mov	r1, r3
 8005ef4:	4620      	mov	r0, r4
 8005ef6:	f7fa fd57 	bl	80009a8 <__addsf3>
 8005efa:	4603      	mov	r3, r0
 8005efc:	461c      	mov	r4, r3
 8005efe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f00:	6978      	ldr	r0, [r7, #20]
 8005f02:	f7fa fe59 	bl	8000bb8 <__aeabi_fmul>
 8005f06:	4603      	mov	r3, r0
 8005f08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7fa fe54 	bl	8000bb8 <__aeabi_fmul>
 8005f10:	4603      	mov	r3, r0
 8005f12:	4619      	mov	r1, r3
 8005f14:	4620      	mov	r0, r4
 8005f16:	f7fa fd45 	bl	80009a4 <__aeabi_fsub>
 8005f1a:	4603      	mov	r3, r0
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3730      	adds	r7, #48	@ 0x30
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bdb0      	pop	{r4, r5, r7, pc}
 8005f24:	f3af 8000 	nop.w
 8005f28:	54442d18 	.word	0x54442d18
 8005f2c:	401921fb 	.word	0x401921fb

08005f30 <task_sensor_init>:
uint32_t g_task_sensor_cnt;
volatile uint32_t g_task_sensor_tick_cnt;

/********************** external functions definition ************************/
void task_sensor_init(void *parameters)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b08c      	sub	sp, #48	@ 0x30
 8005f34:	af06      	add	r7, sp, #24
 8005f36:	6078      	str	r0, [r7, #4]
	task_sensor_dta_t *p_task_sensor_dta;
	task_sensor_st_t state;
	task_sensor_ev_t event;

	/* Print out: Task Initialized */
	LOGGER_INFO(" ");
 8005f38:	b672      	cpsid	i
 8005f3a:	4b6d      	ldr	r3, [pc, #436]	@ (80060f0 <task_sensor_init+0x1c0>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a6d      	ldr	r2, [pc, #436]	@ (80060f4 <task_sensor_init+0x1c4>)
 8005f40:	213f      	movs	r1, #63	@ 0x3f
 8005f42:	4618      	mov	r0, r3
 8005f44:	f000 fe9a 	bl	8006c7c <sniprintf>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	4a6b      	ldr	r2, [pc, #428]	@ (80060f8 <task_sensor_init+0x1c8>)
 8005f4c:	6013      	str	r3, [r2, #0]
 8005f4e:	4b68      	ldr	r3, [pc, #416]	@ (80060f0 <task_sensor_init+0x1c0>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4618      	mov	r0, r3
 8005f54:	f7ff f91c 	bl	8005190 <logger_log_print_>
 8005f58:	b662      	cpsie	i
 8005f5a:	b672      	cpsid	i
 8005f5c:	4b64      	ldr	r3, [pc, #400]	@ (80060f0 <task_sensor_init+0x1c0>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a66      	ldr	r2, [pc, #408]	@ (80060fc <task_sensor_init+0x1cc>)
 8005f62:	213f      	movs	r1, #63	@ 0x3f
 8005f64:	4618      	mov	r0, r3
 8005f66:	f000 fe89 	bl	8006c7c <sniprintf>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	4a62      	ldr	r2, [pc, #392]	@ (80060f8 <task_sensor_init+0x1c8>)
 8005f6e:	6013      	str	r3, [r2, #0]
 8005f70:	4b5f      	ldr	r3, [pc, #380]	@ (80060f0 <task_sensor_init+0x1c0>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4618      	mov	r0, r3
 8005f76:	f7ff f90b 	bl	8005190 <logger_log_print_>
 8005f7a:	b662      	cpsie	i
 8005f7c:	b672      	cpsid	i
 8005f7e:	4b5c      	ldr	r3, [pc, #368]	@ (80060f0 <task_sensor_init+0x1c0>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a5f      	ldr	r2, [pc, #380]	@ (8006100 <task_sensor_init+0x1d0>)
 8005f84:	213f      	movs	r1, #63	@ 0x3f
 8005f86:	4618      	mov	r0, r3
 8005f88:	f000 fe78 	bl	8006c7c <sniprintf>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	4a5a      	ldr	r2, [pc, #360]	@ (80060f8 <task_sensor_init+0x1c8>)
 8005f90:	6013      	str	r3, [r2, #0]
 8005f92:	4b57      	ldr	r3, [pc, #348]	@ (80060f0 <task_sensor_init+0x1c0>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4618      	mov	r0, r3
 8005f98:	f7ff f8fa 	bl	8005190 <logger_log_print_>
 8005f9c:	b662      	cpsie	i
	LOGGER_INFO("  %s is running - %s", GET_NAME(task_sensor_init), p_task_sensor);
 8005f9e:	b672      	cpsid	i
 8005fa0:	4b53      	ldr	r3, [pc, #332]	@ (80060f0 <task_sensor_init+0x1c0>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a53      	ldr	r2, [pc, #332]	@ (80060f4 <task_sensor_init+0x1c4>)
 8005fa6:	213f      	movs	r1, #63	@ 0x3f
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f000 fe67 	bl	8006c7c <sniprintf>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	4a51      	ldr	r2, [pc, #324]	@ (80060f8 <task_sensor_init+0x1c8>)
 8005fb2:	6013      	str	r3, [r2, #0]
 8005fb4:	4b4e      	ldr	r3, [pc, #312]	@ (80060f0 <task_sensor_init+0x1c0>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f7ff f8e9 	bl	8005190 <logger_log_print_>
 8005fbe:	b662      	cpsie	i
 8005fc0:	b672      	cpsid	i
 8005fc2:	4b4b      	ldr	r3, [pc, #300]	@ (80060f0 <task_sensor_init+0x1c0>)
 8005fc4:	6818      	ldr	r0, [r3, #0]
 8005fc6:	4b4f      	ldr	r3, [pc, #316]	@ (8006104 <task_sensor_init+0x1d4>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	9300      	str	r3, [sp, #0]
 8005fcc:	4b4e      	ldr	r3, [pc, #312]	@ (8006108 <task_sensor_init+0x1d8>)
 8005fce:	4a4f      	ldr	r2, [pc, #316]	@ (800610c <task_sensor_init+0x1dc>)
 8005fd0:	213f      	movs	r1, #63	@ 0x3f
 8005fd2:	f000 fe53 	bl	8006c7c <sniprintf>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	4a47      	ldr	r2, [pc, #284]	@ (80060f8 <task_sensor_init+0x1c8>)
 8005fda:	6013      	str	r3, [r2, #0]
 8005fdc:	4b44      	ldr	r3, [pc, #272]	@ (80060f0 <task_sensor_init+0x1c0>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f7ff f8d5 	bl	8005190 <logger_log_print_>
 8005fe6:	b662      	cpsie	i
 8005fe8:	b672      	cpsid	i
 8005fea:	4b41      	ldr	r3, [pc, #260]	@ (80060f0 <task_sensor_init+0x1c0>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a44      	ldr	r2, [pc, #272]	@ (8006100 <task_sensor_init+0x1d0>)
 8005ff0:	213f      	movs	r1, #63	@ 0x3f
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f000 fe42 	bl	8006c7c <sniprintf>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	4a3f      	ldr	r2, [pc, #252]	@ (80060f8 <task_sensor_init+0x1c8>)
 8005ffc:	6013      	str	r3, [r2, #0]
 8005ffe:	4b3c      	ldr	r3, [pc, #240]	@ (80060f0 <task_sensor_init+0x1c0>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4618      	mov	r0, r3
 8006004:	f7ff f8c4 	bl	8005190 <logger_log_print_>
 8006008:	b662      	cpsie	i
	LOGGER_INFO("  %s is a %s", GET_NAME(task_sensor), p_task_sensor_);
 800600a:	b672      	cpsid	i
 800600c:	4b38      	ldr	r3, [pc, #224]	@ (80060f0 <task_sensor_init+0x1c0>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a38      	ldr	r2, [pc, #224]	@ (80060f4 <task_sensor_init+0x1c4>)
 8006012:	213f      	movs	r1, #63	@ 0x3f
 8006014:	4618      	mov	r0, r3
 8006016:	f000 fe31 	bl	8006c7c <sniprintf>
 800601a:	4603      	mov	r3, r0
 800601c:	4a36      	ldr	r2, [pc, #216]	@ (80060f8 <task_sensor_init+0x1c8>)
 800601e:	6013      	str	r3, [r2, #0]
 8006020:	4b33      	ldr	r3, [pc, #204]	@ (80060f0 <task_sensor_init+0x1c0>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4618      	mov	r0, r3
 8006026:	f7ff f8b3 	bl	8005190 <logger_log_print_>
 800602a:	b662      	cpsie	i
 800602c:	b672      	cpsid	i
 800602e:	4b30      	ldr	r3, [pc, #192]	@ (80060f0 <task_sensor_init+0x1c0>)
 8006030:	6818      	ldr	r0, [r3, #0]
 8006032:	4b37      	ldr	r3, [pc, #220]	@ (8006110 <task_sensor_init+0x1e0>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	9300      	str	r3, [sp, #0]
 8006038:	4b36      	ldr	r3, [pc, #216]	@ (8006114 <task_sensor_init+0x1e4>)
 800603a:	4a37      	ldr	r2, [pc, #220]	@ (8006118 <task_sensor_init+0x1e8>)
 800603c:	213f      	movs	r1, #63	@ 0x3f
 800603e:	f000 fe1d 	bl	8006c7c <sniprintf>
 8006042:	4603      	mov	r3, r0
 8006044:	4a2c      	ldr	r2, [pc, #176]	@ (80060f8 <task_sensor_init+0x1c8>)
 8006046:	6013      	str	r3, [r2, #0]
 8006048:	4b29      	ldr	r3, [pc, #164]	@ (80060f0 <task_sensor_init+0x1c0>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4618      	mov	r0, r3
 800604e:	f7ff f89f 	bl	8005190 <logger_log_print_>
 8006052:	b662      	cpsie	i
 8006054:	b672      	cpsid	i
 8006056:	4b26      	ldr	r3, [pc, #152]	@ (80060f0 <task_sensor_init+0x1c0>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a29      	ldr	r2, [pc, #164]	@ (8006100 <task_sensor_init+0x1d0>)
 800605c:	213f      	movs	r1, #63	@ 0x3f
 800605e:	4618      	mov	r0, r3
 8006060:	f000 fe0c 	bl	8006c7c <sniprintf>
 8006064:	4603      	mov	r3, r0
 8006066:	4a24      	ldr	r2, [pc, #144]	@ (80060f8 <task_sensor_init+0x1c8>)
 8006068:	6013      	str	r3, [r2, #0]
 800606a:	4b21      	ldr	r3, [pc, #132]	@ (80060f0 <task_sensor_init+0x1c0>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4618      	mov	r0, r3
 8006070:	f7ff f88e 	bl	8005190 <logger_log_print_>
 8006074:	b662      	cpsie	i

	/* Init & Print out: Task execution counter */
	g_task_sensor_cnt = G_TASK_SEN_CNT_INIT;
 8006076:	4b29      	ldr	r3, [pc, #164]	@ (800611c <task_sensor_init+0x1ec>)
 8006078:	2200      	movs	r2, #0
 800607a:	601a      	str	r2, [r3, #0]
	LOGGER_INFO("   %s = %lu", GET_NAME(g_task_sensor_cnt), g_task_sensor_cnt);
 800607c:	b672      	cpsid	i
 800607e:	4b1c      	ldr	r3, [pc, #112]	@ (80060f0 <task_sensor_init+0x1c0>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a1c      	ldr	r2, [pc, #112]	@ (80060f4 <task_sensor_init+0x1c4>)
 8006084:	213f      	movs	r1, #63	@ 0x3f
 8006086:	4618      	mov	r0, r3
 8006088:	f000 fdf8 	bl	8006c7c <sniprintf>
 800608c:	4603      	mov	r3, r0
 800608e:	4a1a      	ldr	r2, [pc, #104]	@ (80060f8 <task_sensor_init+0x1c8>)
 8006090:	6013      	str	r3, [r2, #0]
 8006092:	4b17      	ldr	r3, [pc, #92]	@ (80060f0 <task_sensor_init+0x1c0>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4618      	mov	r0, r3
 8006098:	f7ff f87a 	bl	8005190 <logger_log_print_>
 800609c:	b662      	cpsie	i
 800609e:	b672      	cpsid	i
 80060a0:	4b13      	ldr	r3, [pc, #76]	@ (80060f0 <task_sensor_init+0x1c0>)
 80060a2:	6818      	ldr	r0, [r3, #0]
 80060a4:	4b1d      	ldr	r3, [pc, #116]	@ (800611c <task_sensor_init+0x1ec>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	9300      	str	r3, [sp, #0]
 80060aa:	4b1d      	ldr	r3, [pc, #116]	@ (8006120 <task_sensor_init+0x1f0>)
 80060ac:	4a1d      	ldr	r2, [pc, #116]	@ (8006124 <task_sensor_init+0x1f4>)
 80060ae:	213f      	movs	r1, #63	@ 0x3f
 80060b0:	f000 fde4 	bl	8006c7c <sniprintf>
 80060b4:	4603      	mov	r3, r0
 80060b6:	4a10      	ldr	r2, [pc, #64]	@ (80060f8 <task_sensor_init+0x1c8>)
 80060b8:	6013      	str	r3, [r2, #0]
 80060ba:	4b0d      	ldr	r3, [pc, #52]	@ (80060f0 <task_sensor_init+0x1c0>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4618      	mov	r0, r3
 80060c0:	f7ff f866 	bl	8005190 <logger_log_print_>
 80060c4:	b662      	cpsie	i
 80060c6:	b672      	cpsid	i
 80060c8:	4b09      	ldr	r3, [pc, #36]	@ (80060f0 <task_sensor_init+0x1c0>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a0c      	ldr	r2, [pc, #48]	@ (8006100 <task_sensor_init+0x1d0>)
 80060ce:	213f      	movs	r1, #63	@ 0x3f
 80060d0:	4618      	mov	r0, r3
 80060d2:	f000 fdd3 	bl	8006c7c <sniprintf>
 80060d6:	4603      	mov	r3, r0
 80060d8:	4a07      	ldr	r2, [pc, #28]	@ (80060f8 <task_sensor_init+0x1c8>)
 80060da:	6013      	str	r3, [r2, #0]
 80060dc:	4b04      	ldr	r3, [pc, #16]	@ (80060f0 <task_sensor_init+0x1c0>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4618      	mov	r0, r3
 80060e2:	f7ff f855 	bl	8005190 <logger_log_print_>
 80060e6:	b662      	cpsie	i

	for (index = 0; SENSOR_DTA_QTY > index; index++)
 80060e8:	2300      	movs	r3, #0
 80060ea:	617b      	str	r3, [r7, #20]
 80060ec:	e09e      	b.n	800622c <task_sensor_init+0x2fc>
 80060ee:	bf00      	nop
 80060f0:	08008b30 	.word	0x08008b30
 80060f4:	08008a2c 	.word	0x08008a2c
 80060f8:	20000264 	.word	0x20000264
 80060fc:	08008a34 	.word	0x08008a34
 8006100:	08008a38 	.word	0x08008a38
 8006104:	20000030 	.word	0x20000030
 8006108:	08008a3c 	.word	0x08008a3c
 800610c:	08008a50 	.word	0x08008a50
 8006110:	20000034 	.word	0x20000034
 8006114:	08008a68 	.word	0x08008a68
 8006118:	08008a74 	.word	0x08008a74
 800611c:	20000350 	.word	0x20000350
 8006120:	08008a84 	.word	0x08008a84
 8006124:	08008a98 	.word	0x08008a98
	{
		/* Update Task Sensor Data Pointer */
		p_task_sensor_dta = &task_sensor_dta_list[index];
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	00db      	lsls	r3, r3, #3
 800612c:	4a44      	ldr	r2, [pc, #272]	@ (8006240 <task_sensor_init+0x310>)
 800612e:	4413      	add	r3, r2
 8006130:	613b      	str	r3, [r7, #16]

		/* Init & Print out: Index & Task execution FSM */
		state = ST_BTN_XX_UP;
 8006132:	2300      	movs	r3, #0
 8006134:	73fb      	strb	r3, [r7, #15]
		p_task_sensor_dta->state = state;
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	7bfa      	ldrb	r2, [r7, #15]
 800613a:	711a      	strb	r2, [r3, #4]

		event = EV_BTN_XX_UP;
 800613c:	2300      	movs	r3, #0
 800613e:	73bb      	strb	r3, [r7, #14]
		p_task_sensor_dta->event = event;
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	7bba      	ldrb	r2, [r7, #14]
 8006144:	715a      	strb	r2, [r3, #5]

		LOGGER_INFO(" ");
 8006146:	b672      	cpsid	i
 8006148:	4b3e      	ldr	r3, [pc, #248]	@ (8006244 <task_sensor_init+0x314>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a3e      	ldr	r2, [pc, #248]	@ (8006248 <task_sensor_init+0x318>)
 800614e:	213f      	movs	r1, #63	@ 0x3f
 8006150:	4618      	mov	r0, r3
 8006152:	f000 fd93 	bl	8006c7c <sniprintf>
 8006156:	4603      	mov	r3, r0
 8006158:	4a3c      	ldr	r2, [pc, #240]	@ (800624c <task_sensor_init+0x31c>)
 800615a:	6013      	str	r3, [r2, #0]
 800615c:	4b39      	ldr	r3, [pc, #228]	@ (8006244 <task_sensor_init+0x314>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4618      	mov	r0, r3
 8006162:	f7ff f815 	bl	8005190 <logger_log_print_>
 8006166:	b662      	cpsie	i
 8006168:	b672      	cpsid	i
 800616a:	4b36      	ldr	r3, [pc, #216]	@ (8006244 <task_sensor_init+0x314>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a38      	ldr	r2, [pc, #224]	@ (8006250 <task_sensor_init+0x320>)
 8006170:	213f      	movs	r1, #63	@ 0x3f
 8006172:	4618      	mov	r0, r3
 8006174:	f000 fd82 	bl	8006c7c <sniprintf>
 8006178:	4603      	mov	r3, r0
 800617a:	4a34      	ldr	r2, [pc, #208]	@ (800624c <task_sensor_init+0x31c>)
 800617c:	6013      	str	r3, [r2, #0]
 800617e:	4b31      	ldr	r3, [pc, #196]	@ (8006244 <task_sensor_init+0x314>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4618      	mov	r0, r3
 8006184:	f7ff f804 	bl	8005190 <logger_log_print_>
 8006188:	b662      	cpsie	i
 800618a:	b672      	cpsid	i
 800618c:	4b2d      	ldr	r3, [pc, #180]	@ (8006244 <task_sensor_init+0x314>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a30      	ldr	r2, [pc, #192]	@ (8006254 <task_sensor_init+0x324>)
 8006192:	213f      	movs	r1, #63	@ 0x3f
 8006194:	4618      	mov	r0, r3
 8006196:	f000 fd71 	bl	8006c7c <sniprintf>
 800619a:	4603      	mov	r3, r0
 800619c:	4a2b      	ldr	r2, [pc, #172]	@ (800624c <task_sensor_init+0x31c>)
 800619e:	6013      	str	r3, [r2, #0]
 80061a0:	4b28      	ldr	r3, [pc, #160]	@ (8006244 <task_sensor_init+0x314>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4618      	mov	r0, r3
 80061a6:	f7fe fff3 	bl	8005190 <logger_log_print_>
 80061aa:	b662      	cpsie	i
		LOGGER_INFO("   %s = %lu   %s = %lu   %s = %lu",
 80061ac:	b672      	cpsid	i
 80061ae:	4b25      	ldr	r3, [pc, #148]	@ (8006244 <task_sensor_init+0x314>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a25      	ldr	r2, [pc, #148]	@ (8006248 <task_sensor_init+0x318>)
 80061b4:	213f      	movs	r1, #63	@ 0x3f
 80061b6:	4618      	mov	r0, r3
 80061b8:	f000 fd60 	bl	8006c7c <sniprintf>
 80061bc:	4603      	mov	r3, r0
 80061be:	4a23      	ldr	r2, [pc, #140]	@ (800624c <task_sensor_init+0x31c>)
 80061c0:	6013      	str	r3, [r2, #0]
 80061c2:	4b20      	ldr	r3, [pc, #128]	@ (8006244 <task_sensor_init+0x314>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7fe ffe2 	bl	8005190 <logger_log_print_>
 80061cc:	b662      	cpsie	i
 80061ce:	b672      	cpsid	i
 80061d0:	4b1c      	ldr	r3, [pc, #112]	@ (8006244 <task_sensor_init+0x314>)
 80061d2:	6818      	ldr	r0, [r3, #0]
 80061d4:	7bfb      	ldrb	r3, [r7, #15]
 80061d6:	7bba      	ldrb	r2, [r7, #14]
 80061d8:	9204      	str	r2, [sp, #16]
 80061da:	4a1f      	ldr	r2, [pc, #124]	@ (8006258 <task_sensor_init+0x328>)
 80061dc:	9203      	str	r2, [sp, #12]
 80061de:	9302      	str	r3, [sp, #8]
 80061e0:	4b1e      	ldr	r3, [pc, #120]	@ (800625c <task_sensor_init+0x32c>)
 80061e2:	9301      	str	r3, [sp, #4]
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	9300      	str	r3, [sp, #0]
 80061e8:	4b1d      	ldr	r3, [pc, #116]	@ (8006260 <task_sensor_init+0x330>)
 80061ea:	4a1e      	ldr	r2, [pc, #120]	@ (8006264 <task_sensor_init+0x334>)
 80061ec:	213f      	movs	r1, #63	@ 0x3f
 80061ee:	f000 fd45 	bl	8006c7c <sniprintf>
 80061f2:	4603      	mov	r3, r0
 80061f4:	4a15      	ldr	r2, [pc, #84]	@ (800624c <task_sensor_init+0x31c>)
 80061f6:	6013      	str	r3, [r2, #0]
 80061f8:	4b12      	ldr	r3, [pc, #72]	@ (8006244 <task_sensor_init+0x314>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4618      	mov	r0, r3
 80061fe:	f7fe ffc7 	bl	8005190 <logger_log_print_>
 8006202:	b662      	cpsie	i
 8006204:	b672      	cpsid	i
 8006206:	4b0f      	ldr	r3, [pc, #60]	@ (8006244 <task_sensor_init+0x314>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a12      	ldr	r2, [pc, #72]	@ (8006254 <task_sensor_init+0x324>)
 800620c:	213f      	movs	r1, #63	@ 0x3f
 800620e:	4618      	mov	r0, r3
 8006210:	f000 fd34 	bl	8006c7c <sniprintf>
 8006214:	4603      	mov	r3, r0
 8006216:	4a0d      	ldr	r2, [pc, #52]	@ (800624c <task_sensor_init+0x31c>)
 8006218:	6013      	str	r3, [r2, #0]
 800621a:	4b0a      	ldr	r3, [pc, #40]	@ (8006244 <task_sensor_init+0x314>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4618      	mov	r0, r3
 8006220:	f7fe ffb6 	bl	8005190 <logger_log_print_>
 8006224:	b662      	cpsie	i
	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	3301      	adds	r3, #1
 800622a:	617b      	str	r3, [r7, #20]
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	2b00      	cmp	r3, #0
 8006230:	f43f af7a 	beq.w	8006128 <task_sensor_init+0x1f8>
				    GET_NAME(index), index,
					GET_NAME(state), (uint32_t)state,
					GET_NAME(event), (uint32_t)event);
	}
}
 8006234:	bf00      	nop
 8006236:	bf00      	nop
 8006238:	3718      	adds	r7, #24
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	20000348 	.word	0x20000348
 8006244:	08008b30 	.word	0x08008b30
 8006248:	08008a2c 	.word	0x08008a2c
 800624c:	20000264 	.word	0x20000264
 8006250:	08008a34 	.word	0x08008a34
 8006254:	08008a38 	.word	0x08008a38
 8006258:	08008ad0 	.word	0x08008ad0
 800625c:	08008ad8 	.word	0x08008ad8
 8006260:	08008aa4 	.word	0x08008aa4
 8006264:	08008aac 	.word	0x08008aac

08006268 <task_sensor_update>:

void task_sensor_update(void *parameters)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
	bool b_time_update_required = false;
 8006270:	2300      	movs	r3, #0
 8006272:	73fb      	strb	r3, [r7, #15]

	/* Protect shared resource */
	__asm("CPSID i");	/* disable interrupts */
 8006274:	b672      	cpsid	i
    if (G_TASK_SEN_TICK_CNT_INI < g_task_sensor_tick_cnt)
 8006276:	4b16      	ldr	r3, [pc, #88]	@ (80062d0 <task_sensor_update+0x68>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d006      	beq.n	800628c <task_sensor_update+0x24>
    {
		/* Update Tick Counter */
    	g_task_sensor_tick_cnt--;
 800627e:	4b14      	ldr	r3, [pc, #80]	@ (80062d0 <task_sensor_update+0x68>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	3b01      	subs	r3, #1
 8006284:	4a12      	ldr	r2, [pc, #72]	@ (80062d0 <task_sensor_update+0x68>)
 8006286:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8006288:	2301      	movs	r3, #1
 800628a:	73fb      	strb	r3, [r7, #15]
    }
    __asm("CPSIE i");	/* enable interrupts */
 800628c:	b662      	cpsie	i

    while (b_time_update_required)
 800628e:	e016      	b.n	80062be <task_sensor_update+0x56>
    {
		/* Update Task Counter */
		g_task_sensor_cnt++;
 8006290:	4b10      	ldr	r3, [pc, #64]	@ (80062d4 <task_sensor_update+0x6c>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	3301      	adds	r3, #1
 8006296:	4a0f      	ldr	r2, [pc, #60]	@ (80062d4 <task_sensor_update+0x6c>)
 8006298:	6013      	str	r3, [r2, #0]

		/* Run Task Sensor Statechart */
    	task_sensor_statechart();
 800629a:	f000 f81d 	bl	80062d8 <task_sensor_statechart>

    	/* Protect shared resource */
		__asm("CPSID i");	/* disable interrupts */
 800629e:	b672      	cpsid	i
		if (G_TASK_SEN_TICK_CNT_INI < g_task_sensor_tick_cnt)
 80062a0:	4b0b      	ldr	r3, [pc, #44]	@ (80062d0 <task_sensor_update+0x68>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d007      	beq.n	80062b8 <task_sensor_update+0x50>
		{
			/* Update Tick Counter */
			g_task_sensor_tick_cnt--;
 80062a8:	4b09      	ldr	r3, [pc, #36]	@ (80062d0 <task_sensor_update+0x68>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	3b01      	subs	r3, #1
 80062ae:	4a08      	ldr	r2, [pc, #32]	@ (80062d0 <task_sensor_update+0x68>)
 80062b0:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 80062b2:	2301      	movs	r3, #1
 80062b4:	73fb      	strb	r3, [r7, #15]
 80062b6:	e001      	b.n	80062bc <task_sensor_update+0x54>
		}
		else
		{
			b_time_update_required = false;
 80062b8:	2300      	movs	r3, #0
 80062ba:	73fb      	strb	r3, [r7, #15]
		}
		__asm("CPSIE i");	/* enable interrupts */
 80062bc:	b662      	cpsie	i
    while (b_time_update_required)
 80062be:	7bfb      	ldrb	r3, [r7, #15]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d1e5      	bne.n	8006290 <task_sensor_update+0x28>
    }
}
 80062c4:	bf00      	nop
 80062c6:	bf00      	nop
 80062c8:	3710      	adds	r7, #16
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
 80062ce:	bf00      	nop
 80062d0:	20000354 	.word	0x20000354
 80062d4:	20000350 	.word	0x20000350

080062d8 <task_sensor_statechart>:

void task_sensor_statechart(void)
{
 80062d8:	b590      	push	{r4, r7, lr}
 80062da:	b085      	sub	sp, #20
 80062dc:	af00      	add	r7, sp, #0
	uint32_t index;
	const task_sensor_cfg_t *p_task_sensor_cfg;
	task_sensor_dta_t *p_task_sensor_dta;

	for (index = 0; SENSOR_DTA_QTY > index; index++)
 80062de:	2300      	movs	r3, #0
 80062e0:	60fb      	str	r3, [r7, #12]
 80062e2:	e08f      	b.n	8006404 <task_sensor_statechart+0x12c>
	{
		/* Update Task Sensor Configuration & Data Pointer */
		p_task_sensor_cfg = &task_sensor_cfg_list[index];
 80062e4:	68fa      	ldr	r2, [r7, #12]
 80062e6:	4613      	mov	r3, r2
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	4413      	add	r3, r2
 80062ec:	009b      	lsls	r3, r3, #2
 80062ee:	4a4a      	ldr	r2, [pc, #296]	@ (8006418 <task_sensor_statechart+0x140>)
 80062f0:	4413      	add	r3, r2
 80062f2:	60bb      	str	r3, [r7, #8]
		p_task_sensor_dta = &task_sensor_dta_list[index];
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	00db      	lsls	r3, r3, #3
 80062f8:	4a48      	ldr	r2, [pc, #288]	@ (800641c <task_sensor_statechart+0x144>)
 80062fa:	4413      	add	r3, r2
 80062fc:	607b      	str	r3, [r7, #4]

		if (p_task_sensor_cfg->pressed == HAL_GPIO_ReadPin(p_task_sensor_cfg->gpio_port, p_task_sensor_cfg->pin))
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	7a9c      	ldrb	r4, [r3, #10]
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	685a      	ldr	r2, [r3, #4]
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	891b      	ldrh	r3, [r3, #8]
 800630a:	4619      	mov	r1, r3
 800630c:	4610      	mov	r0, r2
 800630e:	f7fc fbd1 	bl	8002ab4 <HAL_GPIO_ReadPin>
 8006312:	4603      	mov	r3, r0
 8006314:	429c      	cmp	r4, r3
 8006316:	d103      	bne.n	8006320 <task_sensor_statechart+0x48>
		{
			p_task_sensor_dta->event =	EV_BTN_XX_DOWN;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	715a      	strb	r2, [r3, #5]
 800631e:	e002      	b.n	8006326 <task_sensor_statechart+0x4e>
		}
		else
		{
			p_task_sensor_dta->event =	EV_BTN_XX_UP;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	715a      	strb	r2, [r3, #5]
		}

		switch (p_task_sensor_dta->state)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	791b      	ldrb	r3, [r3, #4]
 800632a:	2b03      	cmp	r3, #3
 800632c:	d856      	bhi.n	80063dc <task_sensor_statechart+0x104>
 800632e:	a201      	add	r2, pc, #4	@ (adr r2, 8006334 <task_sensor_statechart+0x5c>)
 8006330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006334:	08006345 	.word	0x08006345
 8006338:	0800635d 	.word	0x0800635d
 800633c:	08006391 	.word	0x08006391
 8006340:	080063a9 	.word	0x080063a9
		{
			case ST_BTN_XX_UP:

				if (EV_BTN_XX_DOWN == p_task_sensor_dta->event)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	795b      	ldrb	r3, [r3, #5]
 8006348:	2b01      	cmp	r3, #1
 800634a:	d151      	bne.n	80063f0 <task_sensor_statechart+0x118>
				{
					p_task_sensor_dta->tick = p_task_sensor_cfg->tick_max;
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	68da      	ldr	r2, [r3, #12]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	601a      	str	r2, [r3, #0]
					p_task_sensor_dta->state = ST_BTN_XX_FALLING;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2201      	movs	r2, #1
 8006358:	711a      	strb	r2, [r3, #4]
				}

				break;
 800635a:	e049      	b.n	80063f0 <task_sensor_statechart+0x118>

			case ST_BTN_XX_FALLING:

				p_task_sensor_dta->tick--;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	1e5a      	subs	r2, r3, #1
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	601a      	str	r2, [r3, #0]
				if (DEL_BTN_XX_MIN == p_task_sensor_dta->tick)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d142      	bne.n	80063f4 <task_sensor_statechart+0x11c>
				{
					if (EV_BTN_XX_DOWN == p_task_sensor_dta->event)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	795b      	ldrb	r3, [r3, #5]
 8006372:	2b01      	cmp	r3, #1
 8006374:	d108      	bne.n	8006388 <task_sensor_statechart+0xb0>
					{
						HAL_GPIO_WritePin(LD1_PORT, LD1_PIN, LD1_ON);
 8006376:	2201      	movs	r2, #1
 8006378:	2120      	movs	r1, #32
 800637a:	4829      	ldr	r0, [pc, #164]	@ (8006420 <task_sensor_statechart+0x148>)
 800637c:	f7fc fbb1 	bl	8002ae2 <HAL_GPIO_WritePin>
						p_task_sensor_dta->state = ST_BTN_XX_DOWN;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2202      	movs	r2, #2
 8006384:	711a      	strb	r2, [r3, #4]
					{
						p_task_sensor_dta->state = ST_BTN_XX_UP;
					}
				}

				break;
 8006386:	e035      	b.n	80063f4 <task_sensor_statechart+0x11c>
						p_task_sensor_dta->state = ST_BTN_XX_UP;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	711a      	strb	r2, [r3, #4]
				break;
 800638e:	e031      	b.n	80063f4 <task_sensor_statechart+0x11c>

			case ST_BTN_XX_DOWN:

				if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	795b      	ldrb	r3, [r3, #5]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d12f      	bne.n	80063f8 <task_sensor_statechart+0x120>
				{
					p_task_sensor_dta->state = ST_BTN_XX_RISING;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2203      	movs	r2, #3
 800639c:	711a      	strb	r2, [r3, #4]
					p_task_sensor_dta->tick = p_task_sensor_cfg->tick_max;
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	68da      	ldr	r2, [r3, #12]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	601a      	str	r2, [r3, #0]
				}

				break;
 80063a6:	e027      	b.n	80063f8 <task_sensor_statechart+0x120>

			case ST_BTN_XX_RISING:

				p_task_sensor_dta->tick--;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	1e5a      	subs	r2, r3, #1
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	601a      	str	r2, [r3, #0]
				if (DEL_BTN_XX_MIN == p_task_sensor_dta->tick)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d120      	bne.n	80063fc <task_sensor_statechart+0x124>
				{
					if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	795b      	ldrb	r3, [r3, #5]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d108      	bne.n	80063d4 <task_sensor_statechart+0xfc>
					{
						HAL_GPIO_WritePin(LD1_PORT, LD1_PIN, LD1_OFF);
 80063c2:	2200      	movs	r2, #0
 80063c4:	2120      	movs	r1, #32
 80063c6:	4816      	ldr	r0, [pc, #88]	@ (8006420 <task_sensor_statechart+0x148>)
 80063c8:	f7fc fb8b 	bl	8002ae2 <HAL_GPIO_WritePin>
						p_task_sensor_dta->state = ST_BTN_XX_UP;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	711a      	strb	r2, [r3, #4]
					{
						p_task_sensor_dta->state = ST_BTN_XX_DOWN;
					}
				}

				break;
 80063d2:	e013      	b.n	80063fc <task_sensor_statechart+0x124>
						p_task_sensor_dta->state = ST_BTN_XX_DOWN;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2202      	movs	r2, #2
 80063d8:	711a      	strb	r2, [r3, #4]
				break;
 80063da:	e00f      	b.n	80063fc <task_sensor_statechart+0x124>

			default:

				p_task_sensor_dta->tick  = DEL_BTN_XX_MIN;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	601a      	str	r2, [r3, #0]
				p_task_sensor_dta->state = ST_BTN_XX_UP;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	711a      	strb	r2, [r3, #4]
				p_task_sensor_dta->event = EV_BTN_XX_UP;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	715a      	strb	r2, [r3, #5]

				break;
 80063ee:	e006      	b.n	80063fe <task_sensor_statechart+0x126>
				break;
 80063f0:	bf00      	nop
 80063f2:	e004      	b.n	80063fe <task_sensor_statechart+0x126>
				break;
 80063f4:	bf00      	nop
 80063f6:	e002      	b.n	80063fe <task_sensor_statechart+0x126>
				break;
 80063f8:	bf00      	nop
 80063fa:	e000      	b.n	80063fe <task_sensor_statechart+0x126>
				break;
 80063fc:	bf00      	nop
	for (index = 0; SENSOR_DTA_QTY > index; index++)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	3301      	adds	r3, #1
 8006402:	60fb      	str	r3, [r7, #12]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2b00      	cmp	r3, #0
 8006408:	f43f af6c 	beq.w	80062e4 <task_sensor_statechart+0xc>
		}
	}
}
 800640c:	bf00      	nop
 800640e:	bf00      	nop
 8006410:	3714      	adds	r7, #20
 8006412:	46bd      	mov	sp, r7
 8006414:	bd90      	pop	{r4, r7, pc}
 8006416:	bf00      	nop
 8006418:	08008b7c 	.word	0x08008b7c
 800641c:	20000348 	.word	0x20000348
 8006420:	40010c00 	.word	0x40010c00

08006424 <findslot>:
 8006424:	4b0a      	ldr	r3, [pc, #40]	@ (8006450 <findslot+0x2c>)
 8006426:	b510      	push	{r4, lr}
 8006428:	4604      	mov	r4, r0
 800642a:	6818      	ldr	r0, [r3, #0]
 800642c:	b118      	cbz	r0, 8006436 <findslot+0x12>
 800642e:	6a03      	ldr	r3, [r0, #32]
 8006430:	b90b      	cbnz	r3, 8006436 <findslot+0x12>
 8006432:	f000 fbdb 	bl	8006bec <__sinit>
 8006436:	2c13      	cmp	r4, #19
 8006438:	d807      	bhi.n	800644a <findslot+0x26>
 800643a:	4806      	ldr	r0, [pc, #24]	@ (8006454 <findslot+0x30>)
 800643c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8006440:	3201      	adds	r2, #1
 8006442:	d002      	beq.n	800644a <findslot+0x26>
 8006444:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8006448:	bd10      	pop	{r4, pc}
 800644a:	2000      	movs	r0, #0
 800644c:	e7fc      	b.n	8006448 <findslot+0x24>
 800644e:	bf00      	nop
 8006450:	2000004c 	.word	0x2000004c
 8006454:	20000364 	.word	0x20000364

08006458 <error>:
 8006458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800645a:	4604      	mov	r4, r0
 800645c:	f000 fcd6 	bl	8006e0c <__errno>
 8006460:	2613      	movs	r6, #19
 8006462:	4605      	mov	r5, r0
 8006464:	2700      	movs	r7, #0
 8006466:	4630      	mov	r0, r6
 8006468:	4639      	mov	r1, r7
 800646a:	beab      	bkpt	0x00ab
 800646c:	4606      	mov	r6, r0
 800646e:	4620      	mov	r0, r4
 8006470:	602e      	str	r6, [r5, #0]
 8006472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006474 <checkerror>:
 8006474:	1c43      	adds	r3, r0, #1
 8006476:	d101      	bne.n	800647c <checkerror+0x8>
 8006478:	f7ff bfee 	b.w	8006458 <error>
 800647c:	4770      	bx	lr

0800647e <_swiread>:
 800647e:	b530      	push	{r4, r5, lr}
 8006480:	b085      	sub	sp, #20
 8006482:	2406      	movs	r4, #6
 8006484:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8006488:	9203      	str	r2, [sp, #12]
 800648a:	ad01      	add	r5, sp, #4
 800648c:	4620      	mov	r0, r4
 800648e:	4629      	mov	r1, r5
 8006490:	beab      	bkpt	0x00ab
 8006492:	4604      	mov	r4, r0
 8006494:	4620      	mov	r0, r4
 8006496:	f7ff ffed 	bl	8006474 <checkerror>
 800649a:	b005      	add	sp, #20
 800649c:	bd30      	pop	{r4, r5, pc}

0800649e <_read>:
 800649e:	b570      	push	{r4, r5, r6, lr}
 80064a0:	460e      	mov	r6, r1
 80064a2:	4614      	mov	r4, r2
 80064a4:	f7ff ffbe 	bl	8006424 <findslot>
 80064a8:	4605      	mov	r5, r0
 80064aa:	b930      	cbnz	r0, 80064ba <_read+0x1c>
 80064ac:	f000 fcae 	bl	8006e0c <__errno>
 80064b0:	2309      	movs	r3, #9
 80064b2:	6003      	str	r3, [r0, #0]
 80064b4:	f04f 30ff 	mov.w	r0, #4294967295
 80064b8:	bd70      	pop	{r4, r5, r6, pc}
 80064ba:	4622      	mov	r2, r4
 80064bc:	4631      	mov	r1, r6
 80064be:	6800      	ldr	r0, [r0, #0]
 80064c0:	f7ff ffdd 	bl	800647e <_swiread>
 80064c4:	1c43      	adds	r3, r0, #1
 80064c6:	d0f5      	beq.n	80064b4 <_read+0x16>
 80064c8:	686b      	ldr	r3, [r5, #4]
 80064ca:	1a20      	subs	r0, r4, r0
 80064cc:	4403      	add	r3, r0
 80064ce:	606b      	str	r3, [r5, #4]
 80064d0:	e7f2      	b.n	80064b8 <_read+0x1a>

080064d2 <_swilseek>:
 80064d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064d4:	460c      	mov	r4, r1
 80064d6:	4616      	mov	r6, r2
 80064d8:	f7ff ffa4 	bl	8006424 <findslot>
 80064dc:	4605      	mov	r5, r0
 80064de:	b940      	cbnz	r0, 80064f2 <_swilseek+0x20>
 80064e0:	f000 fc94 	bl	8006e0c <__errno>
 80064e4:	2309      	movs	r3, #9
 80064e6:	6003      	str	r3, [r0, #0]
 80064e8:	f04f 34ff 	mov.w	r4, #4294967295
 80064ec:	4620      	mov	r0, r4
 80064ee:	b003      	add	sp, #12
 80064f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064f2:	2e02      	cmp	r6, #2
 80064f4:	d903      	bls.n	80064fe <_swilseek+0x2c>
 80064f6:	f000 fc89 	bl	8006e0c <__errno>
 80064fa:	2316      	movs	r3, #22
 80064fc:	e7f3      	b.n	80064e6 <_swilseek+0x14>
 80064fe:	2e01      	cmp	r6, #1
 8006500:	d112      	bne.n	8006528 <_swilseek+0x56>
 8006502:	6843      	ldr	r3, [r0, #4]
 8006504:	18e4      	adds	r4, r4, r3
 8006506:	d4f6      	bmi.n	80064f6 <_swilseek+0x24>
 8006508:	682b      	ldr	r3, [r5, #0]
 800650a:	260a      	movs	r6, #10
 800650c:	466f      	mov	r7, sp
 800650e:	e9cd 3400 	strd	r3, r4, [sp]
 8006512:	4630      	mov	r0, r6
 8006514:	4639      	mov	r1, r7
 8006516:	beab      	bkpt	0x00ab
 8006518:	4606      	mov	r6, r0
 800651a:	4630      	mov	r0, r6
 800651c:	f7ff ffaa 	bl	8006474 <checkerror>
 8006520:	2800      	cmp	r0, #0
 8006522:	dbe1      	blt.n	80064e8 <_swilseek+0x16>
 8006524:	606c      	str	r4, [r5, #4]
 8006526:	e7e1      	b.n	80064ec <_swilseek+0x1a>
 8006528:	2e02      	cmp	r6, #2
 800652a:	6803      	ldr	r3, [r0, #0]
 800652c:	d1ec      	bne.n	8006508 <_swilseek+0x36>
 800652e:	260c      	movs	r6, #12
 8006530:	466f      	mov	r7, sp
 8006532:	9300      	str	r3, [sp, #0]
 8006534:	4630      	mov	r0, r6
 8006536:	4639      	mov	r1, r7
 8006538:	beab      	bkpt	0x00ab
 800653a:	4606      	mov	r6, r0
 800653c:	4630      	mov	r0, r6
 800653e:	f7ff ff99 	bl	8006474 <checkerror>
 8006542:	1c43      	adds	r3, r0, #1
 8006544:	d0d0      	beq.n	80064e8 <_swilseek+0x16>
 8006546:	4404      	add	r4, r0
 8006548:	e7de      	b.n	8006508 <_swilseek+0x36>

0800654a <_lseek>:
 800654a:	f7ff bfc2 	b.w	80064d2 <_swilseek>

0800654e <_swiwrite>:
 800654e:	b530      	push	{r4, r5, lr}
 8006550:	b085      	sub	sp, #20
 8006552:	2405      	movs	r4, #5
 8006554:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8006558:	9203      	str	r2, [sp, #12]
 800655a:	ad01      	add	r5, sp, #4
 800655c:	4620      	mov	r0, r4
 800655e:	4629      	mov	r1, r5
 8006560:	beab      	bkpt	0x00ab
 8006562:	4604      	mov	r4, r0
 8006564:	4620      	mov	r0, r4
 8006566:	f7ff ff85 	bl	8006474 <checkerror>
 800656a:	b005      	add	sp, #20
 800656c:	bd30      	pop	{r4, r5, pc}

0800656e <_write>:
 800656e:	b570      	push	{r4, r5, r6, lr}
 8006570:	460e      	mov	r6, r1
 8006572:	4615      	mov	r5, r2
 8006574:	f7ff ff56 	bl	8006424 <findslot>
 8006578:	4604      	mov	r4, r0
 800657a:	b930      	cbnz	r0, 800658a <_write+0x1c>
 800657c:	f000 fc46 	bl	8006e0c <__errno>
 8006580:	2309      	movs	r3, #9
 8006582:	6003      	str	r3, [r0, #0]
 8006584:	f04f 30ff 	mov.w	r0, #4294967295
 8006588:	bd70      	pop	{r4, r5, r6, pc}
 800658a:	462a      	mov	r2, r5
 800658c:	4631      	mov	r1, r6
 800658e:	6800      	ldr	r0, [r0, #0]
 8006590:	f7ff ffdd 	bl	800654e <_swiwrite>
 8006594:	1e03      	subs	r3, r0, #0
 8006596:	dbf5      	blt.n	8006584 <_write+0x16>
 8006598:	6862      	ldr	r2, [r4, #4]
 800659a:	1ae8      	subs	r0, r5, r3
 800659c:	4402      	add	r2, r0
 800659e:	42ab      	cmp	r3, r5
 80065a0:	6062      	str	r2, [r4, #4]
 80065a2:	d1f1      	bne.n	8006588 <_write+0x1a>
 80065a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80065a8:	2000      	movs	r0, #0
 80065aa:	f7ff bf55 	b.w	8006458 <error>

080065ae <_swiclose>:
 80065ae:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80065b0:	2402      	movs	r4, #2
 80065b2:	9001      	str	r0, [sp, #4]
 80065b4:	ad01      	add	r5, sp, #4
 80065b6:	4620      	mov	r0, r4
 80065b8:	4629      	mov	r1, r5
 80065ba:	beab      	bkpt	0x00ab
 80065bc:	4604      	mov	r4, r0
 80065be:	4620      	mov	r0, r4
 80065c0:	f7ff ff58 	bl	8006474 <checkerror>
 80065c4:	b003      	add	sp, #12
 80065c6:	bd30      	pop	{r4, r5, pc}

080065c8 <_close>:
 80065c8:	b538      	push	{r3, r4, r5, lr}
 80065ca:	4605      	mov	r5, r0
 80065cc:	f7ff ff2a 	bl	8006424 <findslot>
 80065d0:	4604      	mov	r4, r0
 80065d2:	b930      	cbnz	r0, 80065e2 <_close+0x1a>
 80065d4:	f000 fc1a 	bl	8006e0c <__errno>
 80065d8:	2309      	movs	r3, #9
 80065da:	6003      	str	r3, [r0, #0]
 80065dc:	f04f 30ff 	mov.w	r0, #4294967295
 80065e0:	bd38      	pop	{r3, r4, r5, pc}
 80065e2:	3d01      	subs	r5, #1
 80065e4:	2d01      	cmp	r5, #1
 80065e6:	d809      	bhi.n	80065fc <_close+0x34>
 80065e8:	4b09      	ldr	r3, [pc, #36]	@ (8006610 <_close+0x48>)
 80065ea:	689a      	ldr	r2, [r3, #8]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d104      	bne.n	80065fc <_close+0x34>
 80065f2:	f04f 33ff 	mov.w	r3, #4294967295
 80065f6:	6003      	str	r3, [r0, #0]
 80065f8:	2000      	movs	r0, #0
 80065fa:	e7f1      	b.n	80065e0 <_close+0x18>
 80065fc:	6820      	ldr	r0, [r4, #0]
 80065fe:	f7ff ffd6 	bl	80065ae <_swiclose>
 8006602:	2800      	cmp	r0, #0
 8006604:	d1ec      	bne.n	80065e0 <_close+0x18>
 8006606:	f04f 33ff 	mov.w	r3, #4294967295
 800660a:	6023      	str	r3, [r4, #0]
 800660c:	e7e8      	b.n	80065e0 <_close+0x18>
 800660e:	bf00      	nop
 8006610:	20000364 	.word	0x20000364

08006614 <_swistat>:
 8006614:	b570      	push	{r4, r5, r6, lr}
 8006616:	460c      	mov	r4, r1
 8006618:	f7ff ff04 	bl	8006424 <findslot>
 800661c:	4605      	mov	r5, r0
 800661e:	b930      	cbnz	r0, 800662e <_swistat+0x1a>
 8006620:	f000 fbf4 	bl	8006e0c <__errno>
 8006624:	2309      	movs	r3, #9
 8006626:	6003      	str	r3, [r0, #0]
 8006628:	f04f 30ff 	mov.w	r0, #4294967295
 800662c:	bd70      	pop	{r4, r5, r6, pc}
 800662e:	6863      	ldr	r3, [r4, #4]
 8006630:	260c      	movs	r6, #12
 8006632:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006636:	6063      	str	r3, [r4, #4]
 8006638:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800663c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800663e:	4630      	mov	r0, r6
 8006640:	4629      	mov	r1, r5
 8006642:	beab      	bkpt	0x00ab
 8006644:	4605      	mov	r5, r0
 8006646:	4628      	mov	r0, r5
 8006648:	f7ff ff14 	bl	8006474 <checkerror>
 800664c:	1c43      	adds	r3, r0, #1
 800664e:	d0eb      	beq.n	8006628 <_swistat+0x14>
 8006650:	6120      	str	r0, [r4, #16]
 8006652:	2000      	movs	r0, #0
 8006654:	e7ea      	b.n	800662c <_swistat+0x18>

08006656 <_fstat>:
 8006656:	460b      	mov	r3, r1
 8006658:	b510      	push	{r4, lr}
 800665a:	2100      	movs	r1, #0
 800665c:	4604      	mov	r4, r0
 800665e:	2258      	movs	r2, #88	@ 0x58
 8006660:	4618      	mov	r0, r3
 8006662:	f000 fb84 	bl	8006d6e <memset>
 8006666:	4601      	mov	r1, r0
 8006668:	4620      	mov	r0, r4
 800666a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800666e:	f7ff bfd1 	b.w	8006614 <_swistat>

08006672 <_stat>:
 8006672:	b538      	push	{r3, r4, r5, lr}
 8006674:	460d      	mov	r5, r1
 8006676:	4604      	mov	r4, r0
 8006678:	2258      	movs	r2, #88	@ 0x58
 800667a:	2100      	movs	r1, #0
 800667c:	4628      	mov	r0, r5
 800667e:	f000 fb76 	bl	8006d6e <memset>
 8006682:	4620      	mov	r0, r4
 8006684:	2100      	movs	r1, #0
 8006686:	f000 f811 	bl	80066ac <_swiopen>
 800668a:	1c43      	adds	r3, r0, #1
 800668c:	4604      	mov	r4, r0
 800668e:	d00b      	beq.n	80066a8 <_stat+0x36>
 8006690:	686b      	ldr	r3, [r5, #4]
 8006692:	4629      	mov	r1, r5
 8006694:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006698:	606b      	str	r3, [r5, #4]
 800669a:	f7ff ffbb 	bl	8006614 <_swistat>
 800669e:	4605      	mov	r5, r0
 80066a0:	4620      	mov	r0, r4
 80066a2:	f7ff ff91 	bl	80065c8 <_close>
 80066a6:	462c      	mov	r4, r5
 80066a8:	4620      	mov	r0, r4
 80066aa:	bd38      	pop	{r3, r4, r5, pc}

080066ac <_swiopen>:
 80066ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066b0:	4607      	mov	r7, r0
 80066b2:	460e      	mov	r6, r1
 80066b4:	2400      	movs	r4, #0
 80066b6:	f8df 90a4 	ldr.w	r9, [pc, #164]	@ 800675c <_swiopen+0xb0>
 80066ba:	b096      	sub	sp, #88	@ 0x58
 80066bc:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 80066c0:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80066c4:	3301      	adds	r3, #1
 80066c6:	d032      	beq.n	800672e <_swiopen+0x82>
 80066c8:	3401      	adds	r4, #1
 80066ca:	2c14      	cmp	r4, #20
 80066cc:	d1f6      	bne.n	80066bc <_swiopen+0x10>
 80066ce:	f000 fb9d 	bl	8006e0c <__errno>
 80066d2:	2318      	movs	r3, #24
 80066d4:	e03a      	b.n	800674c <_swiopen+0xa0>
 80066d6:	f240 6301 	movw	r3, #1537	@ 0x601
 80066da:	f3c6 4500 	ubfx	r5, r6, #16, #1
 80066de:	07b2      	lsls	r2, r6, #30
 80066e0:	bf48      	it	mi
 80066e2:	f045 0502 	orrmi.w	r5, r5, #2
 80066e6:	421e      	tst	r6, r3
 80066e8:	bf18      	it	ne
 80066ea:	f045 0504 	orrne.w	r5, r5, #4
 80066ee:	0733      	lsls	r3, r6, #28
 80066f0:	bf48      	it	mi
 80066f2:	f025 0504 	bicmi.w	r5, r5, #4
 80066f6:	4638      	mov	r0, r7
 80066f8:	bf48      	it	mi
 80066fa:	f045 0508 	orrmi.w	r5, r5, #8
 80066fe:	9700      	str	r7, [sp, #0]
 8006700:	f7f9 fd26 	bl	8000150 <strlen>
 8006704:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8006708:	2501      	movs	r5, #1
 800670a:	4628      	mov	r0, r5
 800670c:	4651      	mov	r1, sl
 800670e:	beab      	bkpt	0x00ab
 8006710:	4605      	mov	r5, r0
 8006712:	2d00      	cmp	r5, #0
 8006714:	db06      	blt.n	8006724 <_swiopen+0x78>
 8006716:	2300      	movs	r3, #0
 8006718:	44c8      	add	r8, r9
 800671a:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 800671e:	f8c8 3004 	str.w	r3, [r8, #4]
 8006722:	e016      	b.n	8006752 <_swiopen+0xa6>
 8006724:	4628      	mov	r0, r5
 8006726:	f7ff fe97 	bl	8006458 <error>
 800672a:	4604      	mov	r4, r0
 800672c:	e011      	b.n	8006752 <_swiopen+0xa6>
 800672e:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8006732:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006736:	46ea      	mov	sl, sp
 8006738:	d1cd      	bne.n	80066d6 <_swiopen+0x2a>
 800673a:	4651      	mov	r1, sl
 800673c:	4638      	mov	r0, r7
 800673e:	f7ff ff98 	bl	8006672 <_stat>
 8006742:	3001      	adds	r0, #1
 8006744:	d0c7      	beq.n	80066d6 <_swiopen+0x2a>
 8006746:	f000 fb61 	bl	8006e0c <__errno>
 800674a:	2311      	movs	r3, #17
 800674c:	f04f 34ff 	mov.w	r4, #4294967295
 8006750:	6003      	str	r3, [r0, #0]
 8006752:	4620      	mov	r0, r4
 8006754:	b016      	add	sp, #88	@ 0x58
 8006756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800675a:	bf00      	nop
 800675c:	20000364 	.word	0x20000364

08006760 <_get_semihosting_exts>:
 8006760:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006764:	4606      	mov	r6, r0
 8006766:	460f      	mov	r7, r1
 8006768:	4829      	ldr	r0, [pc, #164]	@ (8006810 <_get_semihosting_exts+0xb0>)
 800676a:	2100      	movs	r1, #0
 800676c:	4615      	mov	r5, r2
 800676e:	f7ff ff9d 	bl	80066ac <_swiopen>
 8006772:	4604      	mov	r4, r0
 8006774:	462a      	mov	r2, r5
 8006776:	2100      	movs	r1, #0
 8006778:	4630      	mov	r0, r6
 800677a:	f000 faf8 	bl	8006d6e <memset>
 800677e:	1c63      	adds	r3, r4, #1
 8006780:	d014      	beq.n	80067ac <_get_semihosting_exts+0x4c>
 8006782:	4620      	mov	r0, r4
 8006784:	f7ff fe4e 	bl	8006424 <findslot>
 8006788:	f04f 080c 	mov.w	r8, #12
 800678c:	4681      	mov	r9, r0
 800678e:	4640      	mov	r0, r8
 8006790:	4649      	mov	r1, r9
 8006792:	beab      	bkpt	0x00ab
 8006794:	4680      	mov	r8, r0
 8006796:	4640      	mov	r0, r8
 8006798:	f7ff fe6c 	bl	8006474 <checkerror>
 800679c:	2803      	cmp	r0, #3
 800679e:	dd02      	ble.n	80067a6 <_get_semihosting_exts+0x46>
 80067a0:	1ec3      	subs	r3, r0, #3
 80067a2:	42ab      	cmp	r3, r5
 80067a4:	dc07      	bgt.n	80067b6 <_get_semihosting_exts+0x56>
 80067a6:	4620      	mov	r0, r4
 80067a8:	f7ff ff0e 	bl	80065c8 <_close>
 80067ac:	f04f 30ff 	mov.w	r0, #4294967295
 80067b0:	b003      	add	sp, #12
 80067b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80067b6:	2204      	movs	r2, #4
 80067b8:	4620      	mov	r0, r4
 80067ba:	eb0d 0102 	add.w	r1, sp, r2
 80067be:	f7ff fe6e 	bl	800649e <_read>
 80067c2:	2803      	cmp	r0, #3
 80067c4:	ddef      	ble.n	80067a6 <_get_semihosting_exts+0x46>
 80067c6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80067ca:	2b53      	cmp	r3, #83	@ 0x53
 80067cc:	d1eb      	bne.n	80067a6 <_get_semihosting_exts+0x46>
 80067ce:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80067d2:	2b48      	cmp	r3, #72	@ 0x48
 80067d4:	d1e7      	bne.n	80067a6 <_get_semihosting_exts+0x46>
 80067d6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80067da:	2b46      	cmp	r3, #70	@ 0x46
 80067dc:	d1e3      	bne.n	80067a6 <_get_semihosting_exts+0x46>
 80067de:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80067e2:	2b42      	cmp	r3, #66	@ 0x42
 80067e4:	d1df      	bne.n	80067a6 <_get_semihosting_exts+0x46>
 80067e6:	2201      	movs	r2, #1
 80067e8:	4639      	mov	r1, r7
 80067ea:	4620      	mov	r0, r4
 80067ec:	f7ff fe71 	bl	80064d2 <_swilseek>
 80067f0:	2800      	cmp	r0, #0
 80067f2:	dbd8      	blt.n	80067a6 <_get_semihosting_exts+0x46>
 80067f4:	462a      	mov	r2, r5
 80067f6:	4631      	mov	r1, r6
 80067f8:	4620      	mov	r0, r4
 80067fa:	f7ff fe50 	bl	800649e <_read>
 80067fe:	4605      	mov	r5, r0
 8006800:	4620      	mov	r0, r4
 8006802:	f7ff fee1 	bl	80065c8 <_close>
 8006806:	4628      	mov	r0, r5
 8006808:	f7ff fe34 	bl	8006474 <checkerror>
 800680c:	e7d0      	b.n	80067b0 <_get_semihosting_exts+0x50>
 800680e:	bf00      	nop
 8006810:	08008b90 	.word	0x08008b90

08006814 <initialise_semihosting_exts>:
 8006814:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006816:	2100      	movs	r1, #0
 8006818:	2201      	movs	r2, #1
 800681a:	4d09      	ldr	r5, [pc, #36]	@ (8006840 <initialise_semihosting_exts+0x2c>)
 800681c:	4c09      	ldr	r4, [pc, #36]	@ (8006844 <initialise_semihosting_exts+0x30>)
 800681e:	a801      	add	r0, sp, #4
 8006820:	6029      	str	r1, [r5, #0]
 8006822:	6022      	str	r2, [r4, #0]
 8006824:	f7ff ff9c 	bl	8006760 <_get_semihosting_exts>
 8006828:	2800      	cmp	r0, #0
 800682a:	dd07      	ble.n	800683c <initialise_semihosting_exts+0x28>
 800682c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006830:	f003 0201 	and.w	r2, r3, #1
 8006834:	f003 0302 	and.w	r3, r3, #2
 8006838:	602a      	str	r2, [r5, #0]
 800683a:	6023      	str	r3, [r4, #0]
 800683c:	b003      	add	sp, #12
 800683e:	bd30      	pop	{r4, r5, pc}
 8006840:	2000003c 	.word	0x2000003c
 8006844:	20000038 	.word	0x20000038

08006848 <_has_ext_stdout_stderr>:
 8006848:	b510      	push	{r4, lr}
 800684a:	4c04      	ldr	r4, [pc, #16]	@ (800685c <_has_ext_stdout_stderr+0x14>)
 800684c:	6823      	ldr	r3, [r4, #0]
 800684e:	2b00      	cmp	r3, #0
 8006850:	da01      	bge.n	8006856 <_has_ext_stdout_stderr+0xe>
 8006852:	f7ff ffdf 	bl	8006814 <initialise_semihosting_exts>
 8006856:	6820      	ldr	r0, [r4, #0]
 8006858:	bd10      	pop	{r4, pc}
 800685a:	bf00      	nop
 800685c:	20000038 	.word	0x20000038

08006860 <initialise_monitor_handles>:
 8006860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006864:	2303      	movs	r3, #3
 8006866:	2400      	movs	r4, #0
 8006868:	f8df 90a0 	ldr.w	r9, [pc, #160]	@ 800690c <initialise_monitor_handles+0xac>
 800686c:	b085      	sub	sp, #20
 800686e:	f8cd 9004 	str.w	r9, [sp, #4]
 8006872:	af01      	add	r7, sp, #4
 8006874:	9303      	str	r3, [sp, #12]
 8006876:	2501      	movs	r5, #1
 8006878:	9402      	str	r4, [sp, #8]
 800687a:	4628      	mov	r0, r5
 800687c:	4639      	mov	r1, r7
 800687e:	beab      	bkpt	0x00ab
 8006880:	4605      	mov	r5, r0
 8006882:	f04f 32ff 	mov.w	r2, #4294967295
 8006886:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8006910 <initialise_monitor_handles+0xb0>
 800688a:	4623      	mov	r3, r4
 800688c:	4c21      	ldr	r4, [pc, #132]	@ (8006914 <initialise_monitor_handles+0xb4>)
 800688e:	f8c8 5000 	str.w	r5, [r8]
 8006892:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 8006896:	3301      	adds	r3, #1
 8006898:	2b14      	cmp	r3, #20
 800689a:	d1fa      	bne.n	8006892 <initialise_monitor_handles+0x32>
 800689c:	f7ff ffd4 	bl	8006848 <_has_ext_stdout_stderr>
 80068a0:	4d1d      	ldr	r5, [pc, #116]	@ (8006918 <initialise_monitor_handles+0xb8>)
 80068a2:	b1d0      	cbz	r0, 80068da <initialise_monitor_handles+0x7a>
 80068a4:	f04f 0a03 	mov.w	sl, #3
 80068a8:	2304      	movs	r3, #4
 80068aa:	f8cd 9004 	str.w	r9, [sp, #4]
 80068ae:	2601      	movs	r6, #1
 80068b0:	f8cd a00c 	str.w	sl, [sp, #12]
 80068b4:	9302      	str	r3, [sp, #8]
 80068b6:	4630      	mov	r0, r6
 80068b8:	4639      	mov	r1, r7
 80068ba:	beab      	bkpt	0x00ab
 80068bc:	4683      	mov	fp, r0
 80068be:	4b17      	ldr	r3, [pc, #92]	@ (800691c <initialise_monitor_handles+0xbc>)
 80068c0:	f8cd 9004 	str.w	r9, [sp, #4]
 80068c4:	f8c3 b000 	str.w	fp, [r3]
 80068c8:	2308      	movs	r3, #8
 80068ca:	f8cd a00c 	str.w	sl, [sp, #12]
 80068ce:	9302      	str	r3, [sp, #8]
 80068d0:	4630      	mov	r0, r6
 80068d2:	4639      	mov	r1, r7
 80068d4:	beab      	bkpt	0x00ab
 80068d6:	4606      	mov	r6, r0
 80068d8:	602e      	str	r6, [r5, #0]
 80068da:	2600      	movs	r6, #0
 80068dc:	682b      	ldr	r3, [r5, #0]
 80068de:	6066      	str	r6, [r4, #4]
 80068e0:	3301      	adds	r3, #1
 80068e2:	bf02      	ittt	eq
 80068e4:	4b0d      	ldreq	r3, [pc, #52]	@ (800691c <initialise_monitor_handles+0xbc>)
 80068e6:	681b      	ldreq	r3, [r3, #0]
 80068e8:	602b      	streq	r3, [r5, #0]
 80068ea:	f8d8 3000 	ldr.w	r3, [r8]
 80068ee:	6023      	str	r3, [r4, #0]
 80068f0:	f7ff ffaa 	bl	8006848 <_has_ext_stdout_stderr>
 80068f4:	b130      	cbz	r0, 8006904 <initialise_monitor_handles+0xa4>
 80068f6:	4b09      	ldr	r3, [pc, #36]	@ (800691c <initialise_monitor_handles+0xbc>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	e9c4 3602 	strd	r3, r6, [r4, #8]
 80068fe:	682b      	ldr	r3, [r5, #0]
 8006900:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8006904:	b005      	add	sp, #20
 8006906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800690a:	bf00      	nop
 800690c:	08008ba6 	.word	0x08008ba6
 8006910:	20000360 	.word	0x20000360
 8006914:	20000364 	.word	0x20000364
 8006918:	20000358 	.word	0x20000358
 800691c:	2000035c 	.word	0x2000035c

08006920 <_isatty>:
 8006920:	b570      	push	{r4, r5, r6, lr}
 8006922:	f7ff fd7f 	bl	8006424 <findslot>
 8006926:	2409      	movs	r4, #9
 8006928:	4605      	mov	r5, r0
 800692a:	b920      	cbnz	r0, 8006936 <_isatty+0x16>
 800692c:	f000 fa6e 	bl	8006e0c <__errno>
 8006930:	6004      	str	r4, [r0, #0]
 8006932:	2000      	movs	r0, #0
 8006934:	bd70      	pop	{r4, r5, r6, pc}
 8006936:	4620      	mov	r0, r4
 8006938:	4629      	mov	r1, r5
 800693a:	beab      	bkpt	0x00ab
 800693c:	4604      	mov	r4, r0
 800693e:	2c01      	cmp	r4, #1
 8006940:	4620      	mov	r0, r4
 8006942:	d0f7      	beq.n	8006934 <_isatty+0x14>
 8006944:	f000 fa62 	bl	8006e0c <__errno>
 8006948:	2513      	movs	r5, #19
 800694a:	4604      	mov	r4, r0
 800694c:	2600      	movs	r6, #0
 800694e:	4628      	mov	r0, r5
 8006950:	4631      	mov	r1, r6
 8006952:	beab      	bkpt	0x00ab
 8006954:	4605      	mov	r5, r0
 8006956:	6025      	str	r5, [r4, #0]
 8006958:	e7eb      	b.n	8006932 <_isatty+0x12>
	...

0800695c <__sflush_r>:
 800695c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006962:	0716      	lsls	r6, r2, #28
 8006964:	4605      	mov	r5, r0
 8006966:	460c      	mov	r4, r1
 8006968:	d454      	bmi.n	8006a14 <__sflush_r+0xb8>
 800696a:	684b      	ldr	r3, [r1, #4]
 800696c:	2b00      	cmp	r3, #0
 800696e:	dc02      	bgt.n	8006976 <__sflush_r+0x1a>
 8006970:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006972:	2b00      	cmp	r3, #0
 8006974:	dd48      	ble.n	8006a08 <__sflush_r+0xac>
 8006976:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006978:	2e00      	cmp	r6, #0
 800697a:	d045      	beq.n	8006a08 <__sflush_r+0xac>
 800697c:	2300      	movs	r3, #0
 800697e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006982:	682f      	ldr	r7, [r5, #0]
 8006984:	6a21      	ldr	r1, [r4, #32]
 8006986:	602b      	str	r3, [r5, #0]
 8006988:	d030      	beq.n	80069ec <__sflush_r+0x90>
 800698a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800698c:	89a3      	ldrh	r3, [r4, #12]
 800698e:	0759      	lsls	r1, r3, #29
 8006990:	d505      	bpl.n	800699e <__sflush_r+0x42>
 8006992:	6863      	ldr	r3, [r4, #4]
 8006994:	1ad2      	subs	r2, r2, r3
 8006996:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006998:	b10b      	cbz	r3, 800699e <__sflush_r+0x42>
 800699a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800699c:	1ad2      	subs	r2, r2, r3
 800699e:	2300      	movs	r3, #0
 80069a0:	4628      	mov	r0, r5
 80069a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80069a4:	6a21      	ldr	r1, [r4, #32]
 80069a6:	47b0      	blx	r6
 80069a8:	1c43      	adds	r3, r0, #1
 80069aa:	89a3      	ldrh	r3, [r4, #12]
 80069ac:	d106      	bne.n	80069bc <__sflush_r+0x60>
 80069ae:	6829      	ldr	r1, [r5, #0]
 80069b0:	291d      	cmp	r1, #29
 80069b2:	d82b      	bhi.n	8006a0c <__sflush_r+0xb0>
 80069b4:	4a28      	ldr	r2, [pc, #160]	@ (8006a58 <__sflush_r+0xfc>)
 80069b6:	40ca      	lsrs	r2, r1
 80069b8:	07d6      	lsls	r6, r2, #31
 80069ba:	d527      	bpl.n	8006a0c <__sflush_r+0xb0>
 80069bc:	2200      	movs	r2, #0
 80069be:	6062      	str	r2, [r4, #4]
 80069c0:	6922      	ldr	r2, [r4, #16]
 80069c2:	04d9      	lsls	r1, r3, #19
 80069c4:	6022      	str	r2, [r4, #0]
 80069c6:	d504      	bpl.n	80069d2 <__sflush_r+0x76>
 80069c8:	1c42      	adds	r2, r0, #1
 80069ca:	d101      	bne.n	80069d0 <__sflush_r+0x74>
 80069cc:	682b      	ldr	r3, [r5, #0]
 80069ce:	b903      	cbnz	r3, 80069d2 <__sflush_r+0x76>
 80069d0:	6560      	str	r0, [r4, #84]	@ 0x54
 80069d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069d4:	602f      	str	r7, [r5, #0]
 80069d6:	b1b9      	cbz	r1, 8006a08 <__sflush_r+0xac>
 80069d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80069dc:	4299      	cmp	r1, r3
 80069de:	d002      	beq.n	80069e6 <__sflush_r+0x8a>
 80069e0:	4628      	mov	r0, r5
 80069e2:	f000 fa41 	bl	8006e68 <_free_r>
 80069e6:	2300      	movs	r3, #0
 80069e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80069ea:	e00d      	b.n	8006a08 <__sflush_r+0xac>
 80069ec:	2301      	movs	r3, #1
 80069ee:	4628      	mov	r0, r5
 80069f0:	47b0      	blx	r6
 80069f2:	4602      	mov	r2, r0
 80069f4:	1c50      	adds	r0, r2, #1
 80069f6:	d1c9      	bne.n	800698c <__sflush_r+0x30>
 80069f8:	682b      	ldr	r3, [r5, #0]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d0c6      	beq.n	800698c <__sflush_r+0x30>
 80069fe:	2b1d      	cmp	r3, #29
 8006a00:	d001      	beq.n	8006a06 <__sflush_r+0xaa>
 8006a02:	2b16      	cmp	r3, #22
 8006a04:	d11d      	bne.n	8006a42 <__sflush_r+0xe6>
 8006a06:	602f      	str	r7, [r5, #0]
 8006a08:	2000      	movs	r0, #0
 8006a0a:	e021      	b.n	8006a50 <__sflush_r+0xf4>
 8006a0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a10:	b21b      	sxth	r3, r3
 8006a12:	e01a      	b.n	8006a4a <__sflush_r+0xee>
 8006a14:	690f      	ldr	r7, [r1, #16]
 8006a16:	2f00      	cmp	r7, #0
 8006a18:	d0f6      	beq.n	8006a08 <__sflush_r+0xac>
 8006a1a:	0793      	lsls	r3, r2, #30
 8006a1c:	bf18      	it	ne
 8006a1e:	2300      	movne	r3, #0
 8006a20:	680e      	ldr	r6, [r1, #0]
 8006a22:	bf08      	it	eq
 8006a24:	694b      	ldreq	r3, [r1, #20]
 8006a26:	1bf6      	subs	r6, r6, r7
 8006a28:	600f      	str	r7, [r1, #0]
 8006a2a:	608b      	str	r3, [r1, #8]
 8006a2c:	2e00      	cmp	r6, #0
 8006a2e:	ddeb      	ble.n	8006a08 <__sflush_r+0xac>
 8006a30:	4633      	mov	r3, r6
 8006a32:	463a      	mov	r2, r7
 8006a34:	4628      	mov	r0, r5
 8006a36:	6a21      	ldr	r1, [r4, #32]
 8006a38:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006a3c:	47e0      	blx	ip
 8006a3e:	2800      	cmp	r0, #0
 8006a40:	dc07      	bgt.n	8006a52 <__sflush_r+0xf6>
 8006a42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a4e:	81a3      	strh	r3, [r4, #12]
 8006a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a52:	4407      	add	r7, r0
 8006a54:	1a36      	subs	r6, r6, r0
 8006a56:	e7e9      	b.n	8006a2c <__sflush_r+0xd0>
 8006a58:	20400001 	.word	0x20400001

08006a5c <_fflush_r>:
 8006a5c:	b538      	push	{r3, r4, r5, lr}
 8006a5e:	690b      	ldr	r3, [r1, #16]
 8006a60:	4605      	mov	r5, r0
 8006a62:	460c      	mov	r4, r1
 8006a64:	b913      	cbnz	r3, 8006a6c <_fflush_r+0x10>
 8006a66:	2500      	movs	r5, #0
 8006a68:	4628      	mov	r0, r5
 8006a6a:	bd38      	pop	{r3, r4, r5, pc}
 8006a6c:	b118      	cbz	r0, 8006a76 <_fflush_r+0x1a>
 8006a6e:	6a03      	ldr	r3, [r0, #32]
 8006a70:	b90b      	cbnz	r3, 8006a76 <_fflush_r+0x1a>
 8006a72:	f000 f8bb 	bl	8006bec <__sinit>
 8006a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d0f3      	beq.n	8006a66 <_fflush_r+0xa>
 8006a7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006a80:	07d0      	lsls	r0, r2, #31
 8006a82:	d404      	bmi.n	8006a8e <_fflush_r+0x32>
 8006a84:	0599      	lsls	r1, r3, #22
 8006a86:	d402      	bmi.n	8006a8e <_fflush_r+0x32>
 8006a88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a8a:	f000 f9ea 	bl	8006e62 <__retarget_lock_acquire_recursive>
 8006a8e:	4628      	mov	r0, r5
 8006a90:	4621      	mov	r1, r4
 8006a92:	f7ff ff63 	bl	800695c <__sflush_r>
 8006a96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a98:	4605      	mov	r5, r0
 8006a9a:	07da      	lsls	r2, r3, #31
 8006a9c:	d4e4      	bmi.n	8006a68 <_fflush_r+0xc>
 8006a9e:	89a3      	ldrh	r3, [r4, #12]
 8006aa0:	059b      	lsls	r3, r3, #22
 8006aa2:	d4e1      	bmi.n	8006a68 <_fflush_r+0xc>
 8006aa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006aa6:	f000 f9dd 	bl	8006e64 <__retarget_lock_release_recursive>
 8006aaa:	e7dd      	b.n	8006a68 <_fflush_r+0xc>

08006aac <fflush>:
 8006aac:	4601      	mov	r1, r0
 8006aae:	b920      	cbnz	r0, 8006aba <fflush+0xe>
 8006ab0:	4a04      	ldr	r2, [pc, #16]	@ (8006ac4 <fflush+0x18>)
 8006ab2:	4905      	ldr	r1, [pc, #20]	@ (8006ac8 <fflush+0x1c>)
 8006ab4:	4805      	ldr	r0, [pc, #20]	@ (8006acc <fflush+0x20>)
 8006ab6:	f000 b8b1 	b.w	8006c1c <_fwalk_sglue>
 8006aba:	4b05      	ldr	r3, [pc, #20]	@ (8006ad0 <fflush+0x24>)
 8006abc:	6818      	ldr	r0, [r3, #0]
 8006abe:	f7ff bfcd 	b.w	8006a5c <_fflush_r>
 8006ac2:	bf00      	nop
 8006ac4:	20000040 	.word	0x20000040
 8006ac8:	08006a5d 	.word	0x08006a5d
 8006acc:	20000050 	.word	0x20000050
 8006ad0:	2000004c 	.word	0x2000004c

08006ad4 <std>:
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	b510      	push	{r4, lr}
 8006ad8:	4604      	mov	r4, r0
 8006ada:	e9c0 3300 	strd	r3, r3, [r0]
 8006ade:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ae2:	6083      	str	r3, [r0, #8]
 8006ae4:	8181      	strh	r1, [r0, #12]
 8006ae6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ae8:	81c2      	strh	r2, [r0, #14]
 8006aea:	6183      	str	r3, [r0, #24]
 8006aec:	4619      	mov	r1, r3
 8006aee:	2208      	movs	r2, #8
 8006af0:	305c      	adds	r0, #92	@ 0x5c
 8006af2:	f000 f93c 	bl	8006d6e <memset>
 8006af6:	4b0d      	ldr	r3, [pc, #52]	@ (8006b2c <std+0x58>)
 8006af8:	6224      	str	r4, [r4, #32]
 8006afa:	6263      	str	r3, [r4, #36]	@ 0x24
 8006afc:	4b0c      	ldr	r3, [pc, #48]	@ (8006b30 <std+0x5c>)
 8006afe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b00:	4b0c      	ldr	r3, [pc, #48]	@ (8006b34 <std+0x60>)
 8006b02:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b04:	4b0c      	ldr	r3, [pc, #48]	@ (8006b38 <std+0x64>)
 8006b06:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b08:	4b0c      	ldr	r3, [pc, #48]	@ (8006b3c <std+0x68>)
 8006b0a:	429c      	cmp	r4, r3
 8006b0c:	d006      	beq.n	8006b1c <std+0x48>
 8006b0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b12:	4294      	cmp	r4, r2
 8006b14:	d002      	beq.n	8006b1c <std+0x48>
 8006b16:	33d0      	adds	r3, #208	@ 0xd0
 8006b18:	429c      	cmp	r4, r3
 8006b1a:	d105      	bne.n	8006b28 <std+0x54>
 8006b1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b24:	f000 b99c 	b.w	8006e60 <__retarget_lock_init_recursive>
 8006b28:	bd10      	pop	{r4, pc}
 8006b2a:	bf00      	nop
 8006b2c:	08006ce9 	.word	0x08006ce9
 8006b30:	08006d0b 	.word	0x08006d0b
 8006b34:	08006d43 	.word	0x08006d43
 8006b38:	08006d67 	.word	0x08006d67
 8006b3c:	20000404 	.word	0x20000404

08006b40 <stdio_exit_handler>:
 8006b40:	4a02      	ldr	r2, [pc, #8]	@ (8006b4c <stdio_exit_handler+0xc>)
 8006b42:	4903      	ldr	r1, [pc, #12]	@ (8006b50 <stdio_exit_handler+0x10>)
 8006b44:	4803      	ldr	r0, [pc, #12]	@ (8006b54 <stdio_exit_handler+0x14>)
 8006b46:	f000 b869 	b.w	8006c1c <_fwalk_sglue>
 8006b4a:	bf00      	nop
 8006b4c:	20000040 	.word	0x20000040
 8006b50:	08006a5d 	.word	0x08006a5d
 8006b54:	20000050 	.word	0x20000050

08006b58 <cleanup_stdio>:
 8006b58:	6841      	ldr	r1, [r0, #4]
 8006b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8006b8c <cleanup_stdio+0x34>)
 8006b5c:	b510      	push	{r4, lr}
 8006b5e:	4299      	cmp	r1, r3
 8006b60:	4604      	mov	r4, r0
 8006b62:	d001      	beq.n	8006b68 <cleanup_stdio+0x10>
 8006b64:	f7ff ff7a 	bl	8006a5c <_fflush_r>
 8006b68:	68a1      	ldr	r1, [r4, #8]
 8006b6a:	4b09      	ldr	r3, [pc, #36]	@ (8006b90 <cleanup_stdio+0x38>)
 8006b6c:	4299      	cmp	r1, r3
 8006b6e:	d002      	beq.n	8006b76 <cleanup_stdio+0x1e>
 8006b70:	4620      	mov	r0, r4
 8006b72:	f7ff ff73 	bl	8006a5c <_fflush_r>
 8006b76:	68e1      	ldr	r1, [r4, #12]
 8006b78:	4b06      	ldr	r3, [pc, #24]	@ (8006b94 <cleanup_stdio+0x3c>)
 8006b7a:	4299      	cmp	r1, r3
 8006b7c:	d004      	beq.n	8006b88 <cleanup_stdio+0x30>
 8006b7e:	4620      	mov	r0, r4
 8006b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b84:	f7ff bf6a 	b.w	8006a5c <_fflush_r>
 8006b88:	bd10      	pop	{r4, pc}
 8006b8a:	bf00      	nop
 8006b8c:	20000404 	.word	0x20000404
 8006b90:	2000046c 	.word	0x2000046c
 8006b94:	200004d4 	.word	0x200004d4

08006b98 <global_stdio_init.part.0>:
 8006b98:	b510      	push	{r4, lr}
 8006b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8006bc8 <global_stdio_init.part.0+0x30>)
 8006b9c:	4c0b      	ldr	r4, [pc, #44]	@ (8006bcc <global_stdio_init.part.0+0x34>)
 8006b9e:	4a0c      	ldr	r2, [pc, #48]	@ (8006bd0 <global_stdio_init.part.0+0x38>)
 8006ba0:	4620      	mov	r0, r4
 8006ba2:	601a      	str	r2, [r3, #0]
 8006ba4:	2104      	movs	r1, #4
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f7ff ff94 	bl	8006ad4 <std>
 8006bac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	2109      	movs	r1, #9
 8006bb4:	f7ff ff8e 	bl	8006ad4 <std>
 8006bb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006bbc:	2202      	movs	r2, #2
 8006bbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bc2:	2112      	movs	r1, #18
 8006bc4:	f7ff bf86 	b.w	8006ad4 <std>
 8006bc8:	2000053c 	.word	0x2000053c
 8006bcc:	20000404 	.word	0x20000404
 8006bd0:	08006b41 	.word	0x08006b41

08006bd4 <__sfp_lock_acquire>:
 8006bd4:	4801      	ldr	r0, [pc, #4]	@ (8006bdc <__sfp_lock_acquire+0x8>)
 8006bd6:	f000 b944 	b.w	8006e62 <__retarget_lock_acquire_recursive>
 8006bda:	bf00      	nop
 8006bdc:	20000545 	.word	0x20000545

08006be0 <__sfp_lock_release>:
 8006be0:	4801      	ldr	r0, [pc, #4]	@ (8006be8 <__sfp_lock_release+0x8>)
 8006be2:	f000 b93f 	b.w	8006e64 <__retarget_lock_release_recursive>
 8006be6:	bf00      	nop
 8006be8:	20000545 	.word	0x20000545

08006bec <__sinit>:
 8006bec:	b510      	push	{r4, lr}
 8006bee:	4604      	mov	r4, r0
 8006bf0:	f7ff fff0 	bl	8006bd4 <__sfp_lock_acquire>
 8006bf4:	6a23      	ldr	r3, [r4, #32]
 8006bf6:	b11b      	cbz	r3, 8006c00 <__sinit+0x14>
 8006bf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bfc:	f7ff bff0 	b.w	8006be0 <__sfp_lock_release>
 8006c00:	4b04      	ldr	r3, [pc, #16]	@ (8006c14 <__sinit+0x28>)
 8006c02:	6223      	str	r3, [r4, #32]
 8006c04:	4b04      	ldr	r3, [pc, #16]	@ (8006c18 <__sinit+0x2c>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d1f5      	bne.n	8006bf8 <__sinit+0xc>
 8006c0c:	f7ff ffc4 	bl	8006b98 <global_stdio_init.part.0>
 8006c10:	e7f2      	b.n	8006bf8 <__sinit+0xc>
 8006c12:	bf00      	nop
 8006c14:	08006b59 	.word	0x08006b59
 8006c18:	2000053c 	.word	0x2000053c

08006c1c <_fwalk_sglue>:
 8006c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c20:	4607      	mov	r7, r0
 8006c22:	4688      	mov	r8, r1
 8006c24:	4614      	mov	r4, r2
 8006c26:	2600      	movs	r6, #0
 8006c28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c2c:	f1b9 0901 	subs.w	r9, r9, #1
 8006c30:	d505      	bpl.n	8006c3e <_fwalk_sglue+0x22>
 8006c32:	6824      	ldr	r4, [r4, #0]
 8006c34:	2c00      	cmp	r4, #0
 8006c36:	d1f7      	bne.n	8006c28 <_fwalk_sglue+0xc>
 8006c38:	4630      	mov	r0, r6
 8006c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c3e:	89ab      	ldrh	r3, [r5, #12]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d907      	bls.n	8006c54 <_fwalk_sglue+0x38>
 8006c44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c48:	3301      	adds	r3, #1
 8006c4a:	d003      	beq.n	8006c54 <_fwalk_sglue+0x38>
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	4638      	mov	r0, r7
 8006c50:	47c0      	blx	r8
 8006c52:	4306      	orrs	r6, r0
 8006c54:	3568      	adds	r5, #104	@ 0x68
 8006c56:	e7e9      	b.n	8006c2c <_fwalk_sglue+0x10>

08006c58 <iprintf>:
 8006c58:	b40f      	push	{r0, r1, r2, r3}
 8006c5a:	b507      	push	{r0, r1, r2, lr}
 8006c5c:	4906      	ldr	r1, [pc, #24]	@ (8006c78 <iprintf+0x20>)
 8006c5e:	ab04      	add	r3, sp, #16
 8006c60:	6808      	ldr	r0, [r1, #0]
 8006c62:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c66:	6881      	ldr	r1, [r0, #8]
 8006c68:	9301      	str	r3, [sp, #4]
 8006c6a:	f000 fb73 	bl	8007354 <_vfiprintf_r>
 8006c6e:	b003      	add	sp, #12
 8006c70:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c74:	b004      	add	sp, #16
 8006c76:	4770      	bx	lr
 8006c78:	2000004c 	.word	0x2000004c

08006c7c <sniprintf>:
 8006c7c:	b40c      	push	{r2, r3}
 8006c7e:	b530      	push	{r4, r5, lr}
 8006c80:	4b18      	ldr	r3, [pc, #96]	@ (8006ce4 <sniprintf+0x68>)
 8006c82:	1e0c      	subs	r4, r1, #0
 8006c84:	681d      	ldr	r5, [r3, #0]
 8006c86:	b09d      	sub	sp, #116	@ 0x74
 8006c88:	da08      	bge.n	8006c9c <sniprintf+0x20>
 8006c8a:	238b      	movs	r3, #139	@ 0x8b
 8006c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c90:	602b      	str	r3, [r5, #0]
 8006c92:	b01d      	add	sp, #116	@ 0x74
 8006c94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c98:	b002      	add	sp, #8
 8006c9a:	4770      	bx	lr
 8006c9c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006ca0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006ca4:	f04f 0300 	mov.w	r3, #0
 8006ca8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006caa:	bf0c      	ite	eq
 8006cac:	4623      	moveq	r3, r4
 8006cae:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006cb2:	9304      	str	r3, [sp, #16]
 8006cb4:	9307      	str	r3, [sp, #28]
 8006cb6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006cba:	9002      	str	r0, [sp, #8]
 8006cbc:	9006      	str	r0, [sp, #24]
 8006cbe:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006cc2:	4628      	mov	r0, r5
 8006cc4:	ab21      	add	r3, sp, #132	@ 0x84
 8006cc6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006cc8:	a902      	add	r1, sp, #8
 8006cca:	9301      	str	r3, [sp, #4]
 8006ccc:	f000 fa1e 	bl	800710c <_svfiprintf_r>
 8006cd0:	1c43      	adds	r3, r0, #1
 8006cd2:	bfbc      	itt	lt
 8006cd4:	238b      	movlt	r3, #139	@ 0x8b
 8006cd6:	602b      	strlt	r3, [r5, #0]
 8006cd8:	2c00      	cmp	r4, #0
 8006cda:	d0da      	beq.n	8006c92 <sniprintf+0x16>
 8006cdc:	2200      	movs	r2, #0
 8006cde:	9b02      	ldr	r3, [sp, #8]
 8006ce0:	701a      	strb	r2, [r3, #0]
 8006ce2:	e7d6      	b.n	8006c92 <sniprintf+0x16>
 8006ce4:	2000004c 	.word	0x2000004c

08006ce8 <__sread>:
 8006ce8:	b510      	push	{r4, lr}
 8006cea:	460c      	mov	r4, r1
 8006cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cf0:	f000 f868 	bl	8006dc4 <_read_r>
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	bfab      	itete	ge
 8006cf8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006cfa:	89a3      	ldrhlt	r3, [r4, #12]
 8006cfc:	181b      	addge	r3, r3, r0
 8006cfe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006d02:	bfac      	ite	ge
 8006d04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006d06:	81a3      	strhlt	r3, [r4, #12]
 8006d08:	bd10      	pop	{r4, pc}

08006d0a <__swrite>:
 8006d0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d0e:	461f      	mov	r7, r3
 8006d10:	898b      	ldrh	r3, [r1, #12]
 8006d12:	4605      	mov	r5, r0
 8006d14:	05db      	lsls	r3, r3, #23
 8006d16:	460c      	mov	r4, r1
 8006d18:	4616      	mov	r6, r2
 8006d1a:	d505      	bpl.n	8006d28 <__swrite+0x1e>
 8006d1c:	2302      	movs	r3, #2
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d24:	f000 f83c 	bl	8006da0 <_lseek_r>
 8006d28:	89a3      	ldrh	r3, [r4, #12]
 8006d2a:	4632      	mov	r2, r6
 8006d2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d30:	81a3      	strh	r3, [r4, #12]
 8006d32:	4628      	mov	r0, r5
 8006d34:	463b      	mov	r3, r7
 8006d36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d3e:	f000 b853 	b.w	8006de8 <_write_r>

08006d42 <__sseek>:
 8006d42:	b510      	push	{r4, lr}
 8006d44:	460c      	mov	r4, r1
 8006d46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d4a:	f000 f829 	bl	8006da0 <_lseek_r>
 8006d4e:	1c43      	adds	r3, r0, #1
 8006d50:	89a3      	ldrh	r3, [r4, #12]
 8006d52:	bf15      	itete	ne
 8006d54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006d56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006d5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006d5e:	81a3      	strheq	r3, [r4, #12]
 8006d60:	bf18      	it	ne
 8006d62:	81a3      	strhne	r3, [r4, #12]
 8006d64:	bd10      	pop	{r4, pc}

08006d66 <__sclose>:
 8006d66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d6a:	f000 b809 	b.w	8006d80 <_close_r>

08006d6e <memset>:
 8006d6e:	4603      	mov	r3, r0
 8006d70:	4402      	add	r2, r0
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d100      	bne.n	8006d78 <memset+0xa>
 8006d76:	4770      	bx	lr
 8006d78:	f803 1b01 	strb.w	r1, [r3], #1
 8006d7c:	e7f9      	b.n	8006d72 <memset+0x4>
	...

08006d80 <_close_r>:
 8006d80:	b538      	push	{r3, r4, r5, lr}
 8006d82:	2300      	movs	r3, #0
 8006d84:	4d05      	ldr	r5, [pc, #20]	@ (8006d9c <_close_r+0x1c>)
 8006d86:	4604      	mov	r4, r0
 8006d88:	4608      	mov	r0, r1
 8006d8a:	602b      	str	r3, [r5, #0]
 8006d8c:	f7ff fc1c 	bl	80065c8 <_close>
 8006d90:	1c43      	adds	r3, r0, #1
 8006d92:	d102      	bne.n	8006d9a <_close_r+0x1a>
 8006d94:	682b      	ldr	r3, [r5, #0]
 8006d96:	b103      	cbz	r3, 8006d9a <_close_r+0x1a>
 8006d98:	6023      	str	r3, [r4, #0]
 8006d9a:	bd38      	pop	{r3, r4, r5, pc}
 8006d9c:	20000540 	.word	0x20000540

08006da0 <_lseek_r>:
 8006da0:	b538      	push	{r3, r4, r5, lr}
 8006da2:	4604      	mov	r4, r0
 8006da4:	4608      	mov	r0, r1
 8006da6:	4611      	mov	r1, r2
 8006da8:	2200      	movs	r2, #0
 8006daa:	4d05      	ldr	r5, [pc, #20]	@ (8006dc0 <_lseek_r+0x20>)
 8006dac:	602a      	str	r2, [r5, #0]
 8006dae:	461a      	mov	r2, r3
 8006db0:	f7ff fbcb 	bl	800654a <_lseek>
 8006db4:	1c43      	adds	r3, r0, #1
 8006db6:	d102      	bne.n	8006dbe <_lseek_r+0x1e>
 8006db8:	682b      	ldr	r3, [r5, #0]
 8006dba:	b103      	cbz	r3, 8006dbe <_lseek_r+0x1e>
 8006dbc:	6023      	str	r3, [r4, #0]
 8006dbe:	bd38      	pop	{r3, r4, r5, pc}
 8006dc0:	20000540 	.word	0x20000540

08006dc4 <_read_r>:
 8006dc4:	b538      	push	{r3, r4, r5, lr}
 8006dc6:	4604      	mov	r4, r0
 8006dc8:	4608      	mov	r0, r1
 8006dca:	4611      	mov	r1, r2
 8006dcc:	2200      	movs	r2, #0
 8006dce:	4d05      	ldr	r5, [pc, #20]	@ (8006de4 <_read_r+0x20>)
 8006dd0:	602a      	str	r2, [r5, #0]
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	f7ff fb63 	bl	800649e <_read>
 8006dd8:	1c43      	adds	r3, r0, #1
 8006dda:	d102      	bne.n	8006de2 <_read_r+0x1e>
 8006ddc:	682b      	ldr	r3, [r5, #0]
 8006dde:	b103      	cbz	r3, 8006de2 <_read_r+0x1e>
 8006de0:	6023      	str	r3, [r4, #0]
 8006de2:	bd38      	pop	{r3, r4, r5, pc}
 8006de4:	20000540 	.word	0x20000540

08006de8 <_write_r>:
 8006de8:	b538      	push	{r3, r4, r5, lr}
 8006dea:	4604      	mov	r4, r0
 8006dec:	4608      	mov	r0, r1
 8006dee:	4611      	mov	r1, r2
 8006df0:	2200      	movs	r2, #0
 8006df2:	4d05      	ldr	r5, [pc, #20]	@ (8006e08 <_write_r+0x20>)
 8006df4:	602a      	str	r2, [r5, #0]
 8006df6:	461a      	mov	r2, r3
 8006df8:	f7ff fbb9 	bl	800656e <_write>
 8006dfc:	1c43      	adds	r3, r0, #1
 8006dfe:	d102      	bne.n	8006e06 <_write_r+0x1e>
 8006e00:	682b      	ldr	r3, [r5, #0]
 8006e02:	b103      	cbz	r3, 8006e06 <_write_r+0x1e>
 8006e04:	6023      	str	r3, [r4, #0]
 8006e06:	bd38      	pop	{r3, r4, r5, pc}
 8006e08:	20000540 	.word	0x20000540

08006e0c <__errno>:
 8006e0c:	4b01      	ldr	r3, [pc, #4]	@ (8006e14 <__errno+0x8>)
 8006e0e:	6818      	ldr	r0, [r3, #0]
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop
 8006e14:	2000004c 	.word	0x2000004c

08006e18 <__libc_init_array>:
 8006e18:	b570      	push	{r4, r5, r6, lr}
 8006e1a:	2600      	movs	r6, #0
 8006e1c:	4d0c      	ldr	r5, [pc, #48]	@ (8006e50 <__libc_init_array+0x38>)
 8006e1e:	4c0d      	ldr	r4, [pc, #52]	@ (8006e54 <__libc_init_array+0x3c>)
 8006e20:	1b64      	subs	r4, r4, r5
 8006e22:	10a4      	asrs	r4, r4, #2
 8006e24:	42a6      	cmp	r6, r4
 8006e26:	d109      	bne.n	8006e3c <__libc_init_array+0x24>
 8006e28:	f001 fc94 	bl	8008754 <_init>
 8006e2c:	2600      	movs	r6, #0
 8006e2e:	4d0a      	ldr	r5, [pc, #40]	@ (8006e58 <__libc_init_array+0x40>)
 8006e30:	4c0a      	ldr	r4, [pc, #40]	@ (8006e5c <__libc_init_array+0x44>)
 8006e32:	1b64      	subs	r4, r4, r5
 8006e34:	10a4      	asrs	r4, r4, #2
 8006e36:	42a6      	cmp	r6, r4
 8006e38:	d105      	bne.n	8006e46 <__libc_init_array+0x2e>
 8006e3a:	bd70      	pop	{r4, r5, r6, pc}
 8006e3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e40:	4798      	blx	r3
 8006e42:	3601      	adds	r6, #1
 8006e44:	e7ee      	b.n	8006e24 <__libc_init_array+0xc>
 8006e46:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e4a:	4798      	blx	r3
 8006e4c:	3601      	adds	r6, #1
 8006e4e:	e7f2      	b.n	8006e36 <__libc_init_array+0x1e>
 8006e50:	08008fb8 	.word	0x08008fb8
 8006e54:	08008fb8 	.word	0x08008fb8
 8006e58:	08008fb8 	.word	0x08008fb8
 8006e5c:	08008fbc 	.word	0x08008fbc

08006e60 <__retarget_lock_init_recursive>:
 8006e60:	4770      	bx	lr

08006e62 <__retarget_lock_acquire_recursive>:
 8006e62:	4770      	bx	lr

08006e64 <__retarget_lock_release_recursive>:
 8006e64:	4770      	bx	lr
	...

08006e68 <_free_r>:
 8006e68:	b538      	push	{r3, r4, r5, lr}
 8006e6a:	4605      	mov	r5, r0
 8006e6c:	2900      	cmp	r1, #0
 8006e6e:	d040      	beq.n	8006ef2 <_free_r+0x8a>
 8006e70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e74:	1f0c      	subs	r4, r1, #4
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	bfb8      	it	lt
 8006e7a:	18e4      	addlt	r4, r4, r3
 8006e7c:	f000 f8de 	bl	800703c <__malloc_lock>
 8006e80:	4a1c      	ldr	r2, [pc, #112]	@ (8006ef4 <_free_r+0x8c>)
 8006e82:	6813      	ldr	r3, [r2, #0]
 8006e84:	b933      	cbnz	r3, 8006e94 <_free_r+0x2c>
 8006e86:	6063      	str	r3, [r4, #4]
 8006e88:	6014      	str	r4, [r2, #0]
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e90:	f000 b8da 	b.w	8007048 <__malloc_unlock>
 8006e94:	42a3      	cmp	r3, r4
 8006e96:	d908      	bls.n	8006eaa <_free_r+0x42>
 8006e98:	6820      	ldr	r0, [r4, #0]
 8006e9a:	1821      	adds	r1, r4, r0
 8006e9c:	428b      	cmp	r3, r1
 8006e9e:	bf01      	itttt	eq
 8006ea0:	6819      	ldreq	r1, [r3, #0]
 8006ea2:	685b      	ldreq	r3, [r3, #4]
 8006ea4:	1809      	addeq	r1, r1, r0
 8006ea6:	6021      	streq	r1, [r4, #0]
 8006ea8:	e7ed      	b.n	8006e86 <_free_r+0x1e>
 8006eaa:	461a      	mov	r2, r3
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	b10b      	cbz	r3, 8006eb4 <_free_r+0x4c>
 8006eb0:	42a3      	cmp	r3, r4
 8006eb2:	d9fa      	bls.n	8006eaa <_free_r+0x42>
 8006eb4:	6811      	ldr	r1, [r2, #0]
 8006eb6:	1850      	adds	r0, r2, r1
 8006eb8:	42a0      	cmp	r0, r4
 8006eba:	d10b      	bne.n	8006ed4 <_free_r+0x6c>
 8006ebc:	6820      	ldr	r0, [r4, #0]
 8006ebe:	4401      	add	r1, r0
 8006ec0:	1850      	adds	r0, r2, r1
 8006ec2:	4283      	cmp	r3, r0
 8006ec4:	6011      	str	r1, [r2, #0]
 8006ec6:	d1e0      	bne.n	8006e8a <_free_r+0x22>
 8006ec8:	6818      	ldr	r0, [r3, #0]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	4408      	add	r0, r1
 8006ece:	6010      	str	r0, [r2, #0]
 8006ed0:	6053      	str	r3, [r2, #4]
 8006ed2:	e7da      	b.n	8006e8a <_free_r+0x22>
 8006ed4:	d902      	bls.n	8006edc <_free_r+0x74>
 8006ed6:	230c      	movs	r3, #12
 8006ed8:	602b      	str	r3, [r5, #0]
 8006eda:	e7d6      	b.n	8006e8a <_free_r+0x22>
 8006edc:	6820      	ldr	r0, [r4, #0]
 8006ede:	1821      	adds	r1, r4, r0
 8006ee0:	428b      	cmp	r3, r1
 8006ee2:	bf01      	itttt	eq
 8006ee4:	6819      	ldreq	r1, [r3, #0]
 8006ee6:	685b      	ldreq	r3, [r3, #4]
 8006ee8:	1809      	addeq	r1, r1, r0
 8006eea:	6021      	streq	r1, [r4, #0]
 8006eec:	6063      	str	r3, [r4, #4]
 8006eee:	6054      	str	r4, [r2, #4]
 8006ef0:	e7cb      	b.n	8006e8a <_free_r+0x22>
 8006ef2:	bd38      	pop	{r3, r4, r5, pc}
 8006ef4:	2000054c 	.word	0x2000054c

08006ef8 <sbrk_aligned>:
 8006ef8:	b570      	push	{r4, r5, r6, lr}
 8006efa:	4e0f      	ldr	r6, [pc, #60]	@ (8006f38 <sbrk_aligned+0x40>)
 8006efc:	460c      	mov	r4, r1
 8006efe:	6831      	ldr	r1, [r6, #0]
 8006f00:	4605      	mov	r5, r0
 8006f02:	b911      	cbnz	r1, 8006f0a <sbrk_aligned+0x12>
 8006f04:	f000 fd7c 	bl	8007a00 <_sbrk_r>
 8006f08:	6030      	str	r0, [r6, #0]
 8006f0a:	4621      	mov	r1, r4
 8006f0c:	4628      	mov	r0, r5
 8006f0e:	f000 fd77 	bl	8007a00 <_sbrk_r>
 8006f12:	1c43      	adds	r3, r0, #1
 8006f14:	d103      	bne.n	8006f1e <sbrk_aligned+0x26>
 8006f16:	f04f 34ff 	mov.w	r4, #4294967295
 8006f1a:	4620      	mov	r0, r4
 8006f1c:	bd70      	pop	{r4, r5, r6, pc}
 8006f1e:	1cc4      	adds	r4, r0, #3
 8006f20:	f024 0403 	bic.w	r4, r4, #3
 8006f24:	42a0      	cmp	r0, r4
 8006f26:	d0f8      	beq.n	8006f1a <sbrk_aligned+0x22>
 8006f28:	1a21      	subs	r1, r4, r0
 8006f2a:	4628      	mov	r0, r5
 8006f2c:	f000 fd68 	bl	8007a00 <_sbrk_r>
 8006f30:	3001      	adds	r0, #1
 8006f32:	d1f2      	bne.n	8006f1a <sbrk_aligned+0x22>
 8006f34:	e7ef      	b.n	8006f16 <sbrk_aligned+0x1e>
 8006f36:	bf00      	nop
 8006f38:	20000548 	.word	0x20000548

08006f3c <_malloc_r>:
 8006f3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f40:	1ccd      	adds	r5, r1, #3
 8006f42:	f025 0503 	bic.w	r5, r5, #3
 8006f46:	3508      	adds	r5, #8
 8006f48:	2d0c      	cmp	r5, #12
 8006f4a:	bf38      	it	cc
 8006f4c:	250c      	movcc	r5, #12
 8006f4e:	2d00      	cmp	r5, #0
 8006f50:	4606      	mov	r6, r0
 8006f52:	db01      	blt.n	8006f58 <_malloc_r+0x1c>
 8006f54:	42a9      	cmp	r1, r5
 8006f56:	d904      	bls.n	8006f62 <_malloc_r+0x26>
 8006f58:	230c      	movs	r3, #12
 8006f5a:	6033      	str	r3, [r6, #0]
 8006f5c:	2000      	movs	r0, #0
 8006f5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007038 <_malloc_r+0xfc>
 8006f66:	f000 f869 	bl	800703c <__malloc_lock>
 8006f6a:	f8d8 3000 	ldr.w	r3, [r8]
 8006f6e:	461c      	mov	r4, r3
 8006f70:	bb44      	cbnz	r4, 8006fc4 <_malloc_r+0x88>
 8006f72:	4629      	mov	r1, r5
 8006f74:	4630      	mov	r0, r6
 8006f76:	f7ff ffbf 	bl	8006ef8 <sbrk_aligned>
 8006f7a:	1c43      	adds	r3, r0, #1
 8006f7c:	4604      	mov	r4, r0
 8006f7e:	d158      	bne.n	8007032 <_malloc_r+0xf6>
 8006f80:	f8d8 4000 	ldr.w	r4, [r8]
 8006f84:	4627      	mov	r7, r4
 8006f86:	2f00      	cmp	r7, #0
 8006f88:	d143      	bne.n	8007012 <_malloc_r+0xd6>
 8006f8a:	2c00      	cmp	r4, #0
 8006f8c:	d04b      	beq.n	8007026 <_malloc_r+0xea>
 8006f8e:	6823      	ldr	r3, [r4, #0]
 8006f90:	4639      	mov	r1, r7
 8006f92:	4630      	mov	r0, r6
 8006f94:	eb04 0903 	add.w	r9, r4, r3
 8006f98:	f000 fd32 	bl	8007a00 <_sbrk_r>
 8006f9c:	4581      	cmp	r9, r0
 8006f9e:	d142      	bne.n	8007026 <_malloc_r+0xea>
 8006fa0:	6821      	ldr	r1, [r4, #0]
 8006fa2:	4630      	mov	r0, r6
 8006fa4:	1a6d      	subs	r5, r5, r1
 8006fa6:	4629      	mov	r1, r5
 8006fa8:	f7ff ffa6 	bl	8006ef8 <sbrk_aligned>
 8006fac:	3001      	adds	r0, #1
 8006fae:	d03a      	beq.n	8007026 <_malloc_r+0xea>
 8006fb0:	6823      	ldr	r3, [r4, #0]
 8006fb2:	442b      	add	r3, r5
 8006fb4:	6023      	str	r3, [r4, #0]
 8006fb6:	f8d8 3000 	ldr.w	r3, [r8]
 8006fba:	685a      	ldr	r2, [r3, #4]
 8006fbc:	bb62      	cbnz	r2, 8007018 <_malloc_r+0xdc>
 8006fbe:	f8c8 7000 	str.w	r7, [r8]
 8006fc2:	e00f      	b.n	8006fe4 <_malloc_r+0xa8>
 8006fc4:	6822      	ldr	r2, [r4, #0]
 8006fc6:	1b52      	subs	r2, r2, r5
 8006fc8:	d420      	bmi.n	800700c <_malloc_r+0xd0>
 8006fca:	2a0b      	cmp	r2, #11
 8006fcc:	d917      	bls.n	8006ffe <_malloc_r+0xc2>
 8006fce:	1961      	adds	r1, r4, r5
 8006fd0:	42a3      	cmp	r3, r4
 8006fd2:	6025      	str	r5, [r4, #0]
 8006fd4:	bf18      	it	ne
 8006fd6:	6059      	strne	r1, [r3, #4]
 8006fd8:	6863      	ldr	r3, [r4, #4]
 8006fda:	bf08      	it	eq
 8006fdc:	f8c8 1000 	streq.w	r1, [r8]
 8006fe0:	5162      	str	r2, [r4, r5]
 8006fe2:	604b      	str	r3, [r1, #4]
 8006fe4:	4630      	mov	r0, r6
 8006fe6:	f000 f82f 	bl	8007048 <__malloc_unlock>
 8006fea:	f104 000b 	add.w	r0, r4, #11
 8006fee:	1d23      	adds	r3, r4, #4
 8006ff0:	f020 0007 	bic.w	r0, r0, #7
 8006ff4:	1ac2      	subs	r2, r0, r3
 8006ff6:	bf1c      	itt	ne
 8006ff8:	1a1b      	subne	r3, r3, r0
 8006ffa:	50a3      	strne	r3, [r4, r2]
 8006ffc:	e7af      	b.n	8006f5e <_malloc_r+0x22>
 8006ffe:	6862      	ldr	r2, [r4, #4]
 8007000:	42a3      	cmp	r3, r4
 8007002:	bf0c      	ite	eq
 8007004:	f8c8 2000 	streq.w	r2, [r8]
 8007008:	605a      	strne	r2, [r3, #4]
 800700a:	e7eb      	b.n	8006fe4 <_malloc_r+0xa8>
 800700c:	4623      	mov	r3, r4
 800700e:	6864      	ldr	r4, [r4, #4]
 8007010:	e7ae      	b.n	8006f70 <_malloc_r+0x34>
 8007012:	463c      	mov	r4, r7
 8007014:	687f      	ldr	r7, [r7, #4]
 8007016:	e7b6      	b.n	8006f86 <_malloc_r+0x4a>
 8007018:	461a      	mov	r2, r3
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	42a3      	cmp	r3, r4
 800701e:	d1fb      	bne.n	8007018 <_malloc_r+0xdc>
 8007020:	2300      	movs	r3, #0
 8007022:	6053      	str	r3, [r2, #4]
 8007024:	e7de      	b.n	8006fe4 <_malloc_r+0xa8>
 8007026:	230c      	movs	r3, #12
 8007028:	4630      	mov	r0, r6
 800702a:	6033      	str	r3, [r6, #0]
 800702c:	f000 f80c 	bl	8007048 <__malloc_unlock>
 8007030:	e794      	b.n	8006f5c <_malloc_r+0x20>
 8007032:	6005      	str	r5, [r0, #0]
 8007034:	e7d6      	b.n	8006fe4 <_malloc_r+0xa8>
 8007036:	bf00      	nop
 8007038:	2000054c 	.word	0x2000054c

0800703c <__malloc_lock>:
 800703c:	4801      	ldr	r0, [pc, #4]	@ (8007044 <__malloc_lock+0x8>)
 800703e:	f7ff bf10 	b.w	8006e62 <__retarget_lock_acquire_recursive>
 8007042:	bf00      	nop
 8007044:	20000544 	.word	0x20000544

08007048 <__malloc_unlock>:
 8007048:	4801      	ldr	r0, [pc, #4]	@ (8007050 <__malloc_unlock+0x8>)
 800704a:	f7ff bf0b 	b.w	8006e64 <__retarget_lock_release_recursive>
 800704e:	bf00      	nop
 8007050:	20000544 	.word	0x20000544

08007054 <__ssputs_r>:
 8007054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007058:	461f      	mov	r7, r3
 800705a:	688e      	ldr	r6, [r1, #8]
 800705c:	4682      	mov	sl, r0
 800705e:	42be      	cmp	r6, r7
 8007060:	460c      	mov	r4, r1
 8007062:	4690      	mov	r8, r2
 8007064:	680b      	ldr	r3, [r1, #0]
 8007066:	d82d      	bhi.n	80070c4 <__ssputs_r+0x70>
 8007068:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800706c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007070:	d026      	beq.n	80070c0 <__ssputs_r+0x6c>
 8007072:	6965      	ldr	r5, [r4, #20]
 8007074:	6909      	ldr	r1, [r1, #16]
 8007076:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800707a:	eba3 0901 	sub.w	r9, r3, r1
 800707e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007082:	1c7b      	adds	r3, r7, #1
 8007084:	444b      	add	r3, r9
 8007086:	106d      	asrs	r5, r5, #1
 8007088:	429d      	cmp	r5, r3
 800708a:	bf38      	it	cc
 800708c:	461d      	movcc	r5, r3
 800708e:	0553      	lsls	r3, r2, #21
 8007090:	d527      	bpl.n	80070e2 <__ssputs_r+0x8e>
 8007092:	4629      	mov	r1, r5
 8007094:	f7ff ff52 	bl	8006f3c <_malloc_r>
 8007098:	4606      	mov	r6, r0
 800709a:	b360      	cbz	r0, 80070f6 <__ssputs_r+0xa2>
 800709c:	464a      	mov	r2, r9
 800709e:	6921      	ldr	r1, [r4, #16]
 80070a0:	f000 fccc 	bl	8007a3c <memcpy>
 80070a4:	89a3      	ldrh	r3, [r4, #12]
 80070a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80070aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070ae:	81a3      	strh	r3, [r4, #12]
 80070b0:	6126      	str	r6, [r4, #16]
 80070b2:	444e      	add	r6, r9
 80070b4:	6026      	str	r6, [r4, #0]
 80070b6:	463e      	mov	r6, r7
 80070b8:	6165      	str	r5, [r4, #20]
 80070ba:	eba5 0509 	sub.w	r5, r5, r9
 80070be:	60a5      	str	r5, [r4, #8]
 80070c0:	42be      	cmp	r6, r7
 80070c2:	d900      	bls.n	80070c6 <__ssputs_r+0x72>
 80070c4:	463e      	mov	r6, r7
 80070c6:	4632      	mov	r2, r6
 80070c8:	4641      	mov	r1, r8
 80070ca:	6820      	ldr	r0, [r4, #0]
 80070cc:	f000 fc7e 	bl	80079cc <memmove>
 80070d0:	2000      	movs	r0, #0
 80070d2:	68a3      	ldr	r3, [r4, #8]
 80070d4:	1b9b      	subs	r3, r3, r6
 80070d6:	60a3      	str	r3, [r4, #8]
 80070d8:	6823      	ldr	r3, [r4, #0]
 80070da:	4433      	add	r3, r6
 80070dc:	6023      	str	r3, [r4, #0]
 80070de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070e2:	462a      	mov	r2, r5
 80070e4:	f000 fcb8 	bl	8007a58 <_realloc_r>
 80070e8:	4606      	mov	r6, r0
 80070ea:	2800      	cmp	r0, #0
 80070ec:	d1e0      	bne.n	80070b0 <__ssputs_r+0x5c>
 80070ee:	4650      	mov	r0, sl
 80070f0:	6921      	ldr	r1, [r4, #16]
 80070f2:	f7ff feb9 	bl	8006e68 <_free_r>
 80070f6:	230c      	movs	r3, #12
 80070f8:	f8ca 3000 	str.w	r3, [sl]
 80070fc:	89a3      	ldrh	r3, [r4, #12]
 80070fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007102:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007106:	81a3      	strh	r3, [r4, #12]
 8007108:	e7e9      	b.n	80070de <__ssputs_r+0x8a>
	...

0800710c <_svfiprintf_r>:
 800710c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007110:	4698      	mov	r8, r3
 8007112:	898b      	ldrh	r3, [r1, #12]
 8007114:	4607      	mov	r7, r0
 8007116:	061b      	lsls	r3, r3, #24
 8007118:	460d      	mov	r5, r1
 800711a:	4614      	mov	r4, r2
 800711c:	b09d      	sub	sp, #116	@ 0x74
 800711e:	d510      	bpl.n	8007142 <_svfiprintf_r+0x36>
 8007120:	690b      	ldr	r3, [r1, #16]
 8007122:	b973      	cbnz	r3, 8007142 <_svfiprintf_r+0x36>
 8007124:	2140      	movs	r1, #64	@ 0x40
 8007126:	f7ff ff09 	bl	8006f3c <_malloc_r>
 800712a:	6028      	str	r0, [r5, #0]
 800712c:	6128      	str	r0, [r5, #16]
 800712e:	b930      	cbnz	r0, 800713e <_svfiprintf_r+0x32>
 8007130:	230c      	movs	r3, #12
 8007132:	603b      	str	r3, [r7, #0]
 8007134:	f04f 30ff 	mov.w	r0, #4294967295
 8007138:	b01d      	add	sp, #116	@ 0x74
 800713a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800713e:	2340      	movs	r3, #64	@ 0x40
 8007140:	616b      	str	r3, [r5, #20]
 8007142:	2300      	movs	r3, #0
 8007144:	9309      	str	r3, [sp, #36]	@ 0x24
 8007146:	2320      	movs	r3, #32
 8007148:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800714c:	2330      	movs	r3, #48	@ 0x30
 800714e:	f04f 0901 	mov.w	r9, #1
 8007152:	f8cd 800c 	str.w	r8, [sp, #12]
 8007156:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80072f0 <_svfiprintf_r+0x1e4>
 800715a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800715e:	4623      	mov	r3, r4
 8007160:	469a      	mov	sl, r3
 8007162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007166:	b10a      	cbz	r2, 800716c <_svfiprintf_r+0x60>
 8007168:	2a25      	cmp	r2, #37	@ 0x25
 800716a:	d1f9      	bne.n	8007160 <_svfiprintf_r+0x54>
 800716c:	ebba 0b04 	subs.w	fp, sl, r4
 8007170:	d00b      	beq.n	800718a <_svfiprintf_r+0x7e>
 8007172:	465b      	mov	r3, fp
 8007174:	4622      	mov	r2, r4
 8007176:	4629      	mov	r1, r5
 8007178:	4638      	mov	r0, r7
 800717a:	f7ff ff6b 	bl	8007054 <__ssputs_r>
 800717e:	3001      	adds	r0, #1
 8007180:	f000 80a7 	beq.w	80072d2 <_svfiprintf_r+0x1c6>
 8007184:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007186:	445a      	add	r2, fp
 8007188:	9209      	str	r2, [sp, #36]	@ 0x24
 800718a:	f89a 3000 	ldrb.w	r3, [sl]
 800718e:	2b00      	cmp	r3, #0
 8007190:	f000 809f 	beq.w	80072d2 <_svfiprintf_r+0x1c6>
 8007194:	2300      	movs	r3, #0
 8007196:	f04f 32ff 	mov.w	r2, #4294967295
 800719a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800719e:	f10a 0a01 	add.w	sl, sl, #1
 80071a2:	9304      	str	r3, [sp, #16]
 80071a4:	9307      	str	r3, [sp, #28]
 80071a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80071ac:	4654      	mov	r4, sl
 80071ae:	2205      	movs	r2, #5
 80071b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071b4:	484e      	ldr	r0, [pc, #312]	@ (80072f0 <_svfiprintf_r+0x1e4>)
 80071b6:	f000 fc33 	bl	8007a20 <memchr>
 80071ba:	9a04      	ldr	r2, [sp, #16]
 80071bc:	b9d8      	cbnz	r0, 80071f6 <_svfiprintf_r+0xea>
 80071be:	06d0      	lsls	r0, r2, #27
 80071c0:	bf44      	itt	mi
 80071c2:	2320      	movmi	r3, #32
 80071c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071c8:	0711      	lsls	r1, r2, #28
 80071ca:	bf44      	itt	mi
 80071cc:	232b      	movmi	r3, #43	@ 0x2b
 80071ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071d2:	f89a 3000 	ldrb.w	r3, [sl]
 80071d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80071d8:	d015      	beq.n	8007206 <_svfiprintf_r+0xfa>
 80071da:	4654      	mov	r4, sl
 80071dc:	2000      	movs	r0, #0
 80071de:	f04f 0c0a 	mov.w	ip, #10
 80071e2:	9a07      	ldr	r2, [sp, #28]
 80071e4:	4621      	mov	r1, r4
 80071e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071ea:	3b30      	subs	r3, #48	@ 0x30
 80071ec:	2b09      	cmp	r3, #9
 80071ee:	d94b      	bls.n	8007288 <_svfiprintf_r+0x17c>
 80071f0:	b1b0      	cbz	r0, 8007220 <_svfiprintf_r+0x114>
 80071f2:	9207      	str	r2, [sp, #28]
 80071f4:	e014      	b.n	8007220 <_svfiprintf_r+0x114>
 80071f6:	eba0 0308 	sub.w	r3, r0, r8
 80071fa:	fa09 f303 	lsl.w	r3, r9, r3
 80071fe:	4313      	orrs	r3, r2
 8007200:	46a2      	mov	sl, r4
 8007202:	9304      	str	r3, [sp, #16]
 8007204:	e7d2      	b.n	80071ac <_svfiprintf_r+0xa0>
 8007206:	9b03      	ldr	r3, [sp, #12]
 8007208:	1d19      	adds	r1, r3, #4
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	9103      	str	r1, [sp, #12]
 800720e:	2b00      	cmp	r3, #0
 8007210:	bfbb      	ittet	lt
 8007212:	425b      	neglt	r3, r3
 8007214:	f042 0202 	orrlt.w	r2, r2, #2
 8007218:	9307      	strge	r3, [sp, #28]
 800721a:	9307      	strlt	r3, [sp, #28]
 800721c:	bfb8      	it	lt
 800721e:	9204      	strlt	r2, [sp, #16]
 8007220:	7823      	ldrb	r3, [r4, #0]
 8007222:	2b2e      	cmp	r3, #46	@ 0x2e
 8007224:	d10a      	bne.n	800723c <_svfiprintf_r+0x130>
 8007226:	7863      	ldrb	r3, [r4, #1]
 8007228:	2b2a      	cmp	r3, #42	@ 0x2a
 800722a:	d132      	bne.n	8007292 <_svfiprintf_r+0x186>
 800722c:	9b03      	ldr	r3, [sp, #12]
 800722e:	3402      	adds	r4, #2
 8007230:	1d1a      	adds	r2, r3, #4
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	9203      	str	r2, [sp, #12]
 8007236:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800723a:	9305      	str	r3, [sp, #20]
 800723c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80072f4 <_svfiprintf_r+0x1e8>
 8007240:	2203      	movs	r2, #3
 8007242:	4650      	mov	r0, sl
 8007244:	7821      	ldrb	r1, [r4, #0]
 8007246:	f000 fbeb 	bl	8007a20 <memchr>
 800724a:	b138      	cbz	r0, 800725c <_svfiprintf_r+0x150>
 800724c:	2240      	movs	r2, #64	@ 0x40
 800724e:	9b04      	ldr	r3, [sp, #16]
 8007250:	eba0 000a 	sub.w	r0, r0, sl
 8007254:	4082      	lsls	r2, r0
 8007256:	4313      	orrs	r3, r2
 8007258:	3401      	adds	r4, #1
 800725a:	9304      	str	r3, [sp, #16]
 800725c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007260:	2206      	movs	r2, #6
 8007262:	4825      	ldr	r0, [pc, #148]	@ (80072f8 <_svfiprintf_r+0x1ec>)
 8007264:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007268:	f000 fbda 	bl	8007a20 <memchr>
 800726c:	2800      	cmp	r0, #0
 800726e:	d036      	beq.n	80072de <_svfiprintf_r+0x1d2>
 8007270:	4b22      	ldr	r3, [pc, #136]	@ (80072fc <_svfiprintf_r+0x1f0>)
 8007272:	bb1b      	cbnz	r3, 80072bc <_svfiprintf_r+0x1b0>
 8007274:	9b03      	ldr	r3, [sp, #12]
 8007276:	3307      	adds	r3, #7
 8007278:	f023 0307 	bic.w	r3, r3, #7
 800727c:	3308      	adds	r3, #8
 800727e:	9303      	str	r3, [sp, #12]
 8007280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007282:	4433      	add	r3, r6
 8007284:	9309      	str	r3, [sp, #36]	@ 0x24
 8007286:	e76a      	b.n	800715e <_svfiprintf_r+0x52>
 8007288:	460c      	mov	r4, r1
 800728a:	2001      	movs	r0, #1
 800728c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007290:	e7a8      	b.n	80071e4 <_svfiprintf_r+0xd8>
 8007292:	2300      	movs	r3, #0
 8007294:	f04f 0c0a 	mov.w	ip, #10
 8007298:	4619      	mov	r1, r3
 800729a:	3401      	adds	r4, #1
 800729c:	9305      	str	r3, [sp, #20]
 800729e:	4620      	mov	r0, r4
 80072a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072a4:	3a30      	subs	r2, #48	@ 0x30
 80072a6:	2a09      	cmp	r2, #9
 80072a8:	d903      	bls.n	80072b2 <_svfiprintf_r+0x1a6>
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d0c6      	beq.n	800723c <_svfiprintf_r+0x130>
 80072ae:	9105      	str	r1, [sp, #20]
 80072b0:	e7c4      	b.n	800723c <_svfiprintf_r+0x130>
 80072b2:	4604      	mov	r4, r0
 80072b4:	2301      	movs	r3, #1
 80072b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80072ba:	e7f0      	b.n	800729e <_svfiprintf_r+0x192>
 80072bc:	ab03      	add	r3, sp, #12
 80072be:	9300      	str	r3, [sp, #0]
 80072c0:	462a      	mov	r2, r5
 80072c2:	4638      	mov	r0, r7
 80072c4:	4b0e      	ldr	r3, [pc, #56]	@ (8007300 <_svfiprintf_r+0x1f4>)
 80072c6:	a904      	add	r1, sp, #16
 80072c8:	f3af 8000 	nop.w
 80072cc:	1c42      	adds	r2, r0, #1
 80072ce:	4606      	mov	r6, r0
 80072d0:	d1d6      	bne.n	8007280 <_svfiprintf_r+0x174>
 80072d2:	89ab      	ldrh	r3, [r5, #12]
 80072d4:	065b      	lsls	r3, r3, #25
 80072d6:	f53f af2d 	bmi.w	8007134 <_svfiprintf_r+0x28>
 80072da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072dc:	e72c      	b.n	8007138 <_svfiprintf_r+0x2c>
 80072de:	ab03      	add	r3, sp, #12
 80072e0:	9300      	str	r3, [sp, #0]
 80072e2:	462a      	mov	r2, r5
 80072e4:	4638      	mov	r0, r7
 80072e6:	4b06      	ldr	r3, [pc, #24]	@ (8007300 <_svfiprintf_r+0x1f4>)
 80072e8:	a904      	add	r1, sp, #16
 80072ea:	f000 f9bd 	bl	8007668 <_printf_i>
 80072ee:	e7ed      	b.n	80072cc <_svfiprintf_r+0x1c0>
 80072f0:	08008baa 	.word	0x08008baa
 80072f4:	08008bb0 	.word	0x08008bb0
 80072f8:	08008bb4 	.word	0x08008bb4
 80072fc:	00000000 	.word	0x00000000
 8007300:	08007055 	.word	0x08007055

08007304 <__sfputc_r>:
 8007304:	6893      	ldr	r3, [r2, #8]
 8007306:	b410      	push	{r4}
 8007308:	3b01      	subs	r3, #1
 800730a:	2b00      	cmp	r3, #0
 800730c:	6093      	str	r3, [r2, #8]
 800730e:	da07      	bge.n	8007320 <__sfputc_r+0x1c>
 8007310:	6994      	ldr	r4, [r2, #24]
 8007312:	42a3      	cmp	r3, r4
 8007314:	db01      	blt.n	800731a <__sfputc_r+0x16>
 8007316:	290a      	cmp	r1, #10
 8007318:	d102      	bne.n	8007320 <__sfputc_r+0x1c>
 800731a:	bc10      	pop	{r4}
 800731c:	f000 bac2 	b.w	80078a4 <__swbuf_r>
 8007320:	6813      	ldr	r3, [r2, #0]
 8007322:	1c58      	adds	r0, r3, #1
 8007324:	6010      	str	r0, [r2, #0]
 8007326:	7019      	strb	r1, [r3, #0]
 8007328:	4608      	mov	r0, r1
 800732a:	bc10      	pop	{r4}
 800732c:	4770      	bx	lr

0800732e <__sfputs_r>:
 800732e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007330:	4606      	mov	r6, r0
 8007332:	460f      	mov	r7, r1
 8007334:	4614      	mov	r4, r2
 8007336:	18d5      	adds	r5, r2, r3
 8007338:	42ac      	cmp	r4, r5
 800733a:	d101      	bne.n	8007340 <__sfputs_r+0x12>
 800733c:	2000      	movs	r0, #0
 800733e:	e007      	b.n	8007350 <__sfputs_r+0x22>
 8007340:	463a      	mov	r2, r7
 8007342:	4630      	mov	r0, r6
 8007344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007348:	f7ff ffdc 	bl	8007304 <__sfputc_r>
 800734c:	1c43      	adds	r3, r0, #1
 800734e:	d1f3      	bne.n	8007338 <__sfputs_r+0xa>
 8007350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007354 <_vfiprintf_r>:
 8007354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007358:	460d      	mov	r5, r1
 800735a:	4614      	mov	r4, r2
 800735c:	4698      	mov	r8, r3
 800735e:	4606      	mov	r6, r0
 8007360:	b09d      	sub	sp, #116	@ 0x74
 8007362:	b118      	cbz	r0, 800736c <_vfiprintf_r+0x18>
 8007364:	6a03      	ldr	r3, [r0, #32]
 8007366:	b90b      	cbnz	r3, 800736c <_vfiprintf_r+0x18>
 8007368:	f7ff fc40 	bl	8006bec <__sinit>
 800736c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800736e:	07d9      	lsls	r1, r3, #31
 8007370:	d405      	bmi.n	800737e <_vfiprintf_r+0x2a>
 8007372:	89ab      	ldrh	r3, [r5, #12]
 8007374:	059a      	lsls	r2, r3, #22
 8007376:	d402      	bmi.n	800737e <_vfiprintf_r+0x2a>
 8007378:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800737a:	f7ff fd72 	bl	8006e62 <__retarget_lock_acquire_recursive>
 800737e:	89ab      	ldrh	r3, [r5, #12]
 8007380:	071b      	lsls	r3, r3, #28
 8007382:	d501      	bpl.n	8007388 <_vfiprintf_r+0x34>
 8007384:	692b      	ldr	r3, [r5, #16]
 8007386:	b99b      	cbnz	r3, 80073b0 <_vfiprintf_r+0x5c>
 8007388:	4629      	mov	r1, r5
 800738a:	4630      	mov	r0, r6
 800738c:	f000 fac8 	bl	8007920 <__swsetup_r>
 8007390:	b170      	cbz	r0, 80073b0 <_vfiprintf_r+0x5c>
 8007392:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007394:	07dc      	lsls	r4, r3, #31
 8007396:	d504      	bpl.n	80073a2 <_vfiprintf_r+0x4e>
 8007398:	f04f 30ff 	mov.w	r0, #4294967295
 800739c:	b01d      	add	sp, #116	@ 0x74
 800739e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a2:	89ab      	ldrh	r3, [r5, #12]
 80073a4:	0598      	lsls	r0, r3, #22
 80073a6:	d4f7      	bmi.n	8007398 <_vfiprintf_r+0x44>
 80073a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073aa:	f7ff fd5b 	bl	8006e64 <__retarget_lock_release_recursive>
 80073ae:	e7f3      	b.n	8007398 <_vfiprintf_r+0x44>
 80073b0:	2300      	movs	r3, #0
 80073b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80073b4:	2320      	movs	r3, #32
 80073b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073ba:	2330      	movs	r3, #48	@ 0x30
 80073bc:	f04f 0901 	mov.w	r9, #1
 80073c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80073c4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007570 <_vfiprintf_r+0x21c>
 80073c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073cc:	4623      	mov	r3, r4
 80073ce:	469a      	mov	sl, r3
 80073d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073d4:	b10a      	cbz	r2, 80073da <_vfiprintf_r+0x86>
 80073d6:	2a25      	cmp	r2, #37	@ 0x25
 80073d8:	d1f9      	bne.n	80073ce <_vfiprintf_r+0x7a>
 80073da:	ebba 0b04 	subs.w	fp, sl, r4
 80073de:	d00b      	beq.n	80073f8 <_vfiprintf_r+0xa4>
 80073e0:	465b      	mov	r3, fp
 80073e2:	4622      	mov	r2, r4
 80073e4:	4629      	mov	r1, r5
 80073e6:	4630      	mov	r0, r6
 80073e8:	f7ff ffa1 	bl	800732e <__sfputs_r>
 80073ec:	3001      	adds	r0, #1
 80073ee:	f000 80a7 	beq.w	8007540 <_vfiprintf_r+0x1ec>
 80073f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073f4:	445a      	add	r2, fp
 80073f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80073f8:	f89a 3000 	ldrb.w	r3, [sl]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f000 809f 	beq.w	8007540 <_vfiprintf_r+0x1ec>
 8007402:	2300      	movs	r3, #0
 8007404:	f04f 32ff 	mov.w	r2, #4294967295
 8007408:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800740c:	f10a 0a01 	add.w	sl, sl, #1
 8007410:	9304      	str	r3, [sp, #16]
 8007412:	9307      	str	r3, [sp, #28]
 8007414:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007418:	931a      	str	r3, [sp, #104]	@ 0x68
 800741a:	4654      	mov	r4, sl
 800741c:	2205      	movs	r2, #5
 800741e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007422:	4853      	ldr	r0, [pc, #332]	@ (8007570 <_vfiprintf_r+0x21c>)
 8007424:	f000 fafc 	bl	8007a20 <memchr>
 8007428:	9a04      	ldr	r2, [sp, #16]
 800742a:	b9d8      	cbnz	r0, 8007464 <_vfiprintf_r+0x110>
 800742c:	06d1      	lsls	r1, r2, #27
 800742e:	bf44      	itt	mi
 8007430:	2320      	movmi	r3, #32
 8007432:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007436:	0713      	lsls	r3, r2, #28
 8007438:	bf44      	itt	mi
 800743a:	232b      	movmi	r3, #43	@ 0x2b
 800743c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007440:	f89a 3000 	ldrb.w	r3, [sl]
 8007444:	2b2a      	cmp	r3, #42	@ 0x2a
 8007446:	d015      	beq.n	8007474 <_vfiprintf_r+0x120>
 8007448:	4654      	mov	r4, sl
 800744a:	2000      	movs	r0, #0
 800744c:	f04f 0c0a 	mov.w	ip, #10
 8007450:	9a07      	ldr	r2, [sp, #28]
 8007452:	4621      	mov	r1, r4
 8007454:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007458:	3b30      	subs	r3, #48	@ 0x30
 800745a:	2b09      	cmp	r3, #9
 800745c:	d94b      	bls.n	80074f6 <_vfiprintf_r+0x1a2>
 800745e:	b1b0      	cbz	r0, 800748e <_vfiprintf_r+0x13a>
 8007460:	9207      	str	r2, [sp, #28]
 8007462:	e014      	b.n	800748e <_vfiprintf_r+0x13a>
 8007464:	eba0 0308 	sub.w	r3, r0, r8
 8007468:	fa09 f303 	lsl.w	r3, r9, r3
 800746c:	4313      	orrs	r3, r2
 800746e:	46a2      	mov	sl, r4
 8007470:	9304      	str	r3, [sp, #16]
 8007472:	e7d2      	b.n	800741a <_vfiprintf_r+0xc6>
 8007474:	9b03      	ldr	r3, [sp, #12]
 8007476:	1d19      	adds	r1, r3, #4
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	9103      	str	r1, [sp, #12]
 800747c:	2b00      	cmp	r3, #0
 800747e:	bfbb      	ittet	lt
 8007480:	425b      	neglt	r3, r3
 8007482:	f042 0202 	orrlt.w	r2, r2, #2
 8007486:	9307      	strge	r3, [sp, #28]
 8007488:	9307      	strlt	r3, [sp, #28]
 800748a:	bfb8      	it	lt
 800748c:	9204      	strlt	r2, [sp, #16]
 800748e:	7823      	ldrb	r3, [r4, #0]
 8007490:	2b2e      	cmp	r3, #46	@ 0x2e
 8007492:	d10a      	bne.n	80074aa <_vfiprintf_r+0x156>
 8007494:	7863      	ldrb	r3, [r4, #1]
 8007496:	2b2a      	cmp	r3, #42	@ 0x2a
 8007498:	d132      	bne.n	8007500 <_vfiprintf_r+0x1ac>
 800749a:	9b03      	ldr	r3, [sp, #12]
 800749c:	3402      	adds	r4, #2
 800749e:	1d1a      	adds	r2, r3, #4
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	9203      	str	r2, [sp, #12]
 80074a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074a8:	9305      	str	r3, [sp, #20]
 80074aa:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007574 <_vfiprintf_r+0x220>
 80074ae:	2203      	movs	r2, #3
 80074b0:	4650      	mov	r0, sl
 80074b2:	7821      	ldrb	r1, [r4, #0]
 80074b4:	f000 fab4 	bl	8007a20 <memchr>
 80074b8:	b138      	cbz	r0, 80074ca <_vfiprintf_r+0x176>
 80074ba:	2240      	movs	r2, #64	@ 0x40
 80074bc:	9b04      	ldr	r3, [sp, #16]
 80074be:	eba0 000a 	sub.w	r0, r0, sl
 80074c2:	4082      	lsls	r2, r0
 80074c4:	4313      	orrs	r3, r2
 80074c6:	3401      	adds	r4, #1
 80074c8:	9304      	str	r3, [sp, #16]
 80074ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074ce:	2206      	movs	r2, #6
 80074d0:	4829      	ldr	r0, [pc, #164]	@ (8007578 <_vfiprintf_r+0x224>)
 80074d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074d6:	f000 faa3 	bl	8007a20 <memchr>
 80074da:	2800      	cmp	r0, #0
 80074dc:	d03f      	beq.n	800755e <_vfiprintf_r+0x20a>
 80074de:	4b27      	ldr	r3, [pc, #156]	@ (800757c <_vfiprintf_r+0x228>)
 80074e0:	bb1b      	cbnz	r3, 800752a <_vfiprintf_r+0x1d6>
 80074e2:	9b03      	ldr	r3, [sp, #12]
 80074e4:	3307      	adds	r3, #7
 80074e6:	f023 0307 	bic.w	r3, r3, #7
 80074ea:	3308      	adds	r3, #8
 80074ec:	9303      	str	r3, [sp, #12]
 80074ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074f0:	443b      	add	r3, r7
 80074f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80074f4:	e76a      	b.n	80073cc <_vfiprintf_r+0x78>
 80074f6:	460c      	mov	r4, r1
 80074f8:	2001      	movs	r0, #1
 80074fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80074fe:	e7a8      	b.n	8007452 <_vfiprintf_r+0xfe>
 8007500:	2300      	movs	r3, #0
 8007502:	f04f 0c0a 	mov.w	ip, #10
 8007506:	4619      	mov	r1, r3
 8007508:	3401      	adds	r4, #1
 800750a:	9305      	str	r3, [sp, #20]
 800750c:	4620      	mov	r0, r4
 800750e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007512:	3a30      	subs	r2, #48	@ 0x30
 8007514:	2a09      	cmp	r2, #9
 8007516:	d903      	bls.n	8007520 <_vfiprintf_r+0x1cc>
 8007518:	2b00      	cmp	r3, #0
 800751a:	d0c6      	beq.n	80074aa <_vfiprintf_r+0x156>
 800751c:	9105      	str	r1, [sp, #20]
 800751e:	e7c4      	b.n	80074aa <_vfiprintf_r+0x156>
 8007520:	4604      	mov	r4, r0
 8007522:	2301      	movs	r3, #1
 8007524:	fb0c 2101 	mla	r1, ip, r1, r2
 8007528:	e7f0      	b.n	800750c <_vfiprintf_r+0x1b8>
 800752a:	ab03      	add	r3, sp, #12
 800752c:	9300      	str	r3, [sp, #0]
 800752e:	462a      	mov	r2, r5
 8007530:	4630      	mov	r0, r6
 8007532:	4b13      	ldr	r3, [pc, #76]	@ (8007580 <_vfiprintf_r+0x22c>)
 8007534:	a904      	add	r1, sp, #16
 8007536:	f3af 8000 	nop.w
 800753a:	4607      	mov	r7, r0
 800753c:	1c78      	adds	r0, r7, #1
 800753e:	d1d6      	bne.n	80074ee <_vfiprintf_r+0x19a>
 8007540:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007542:	07d9      	lsls	r1, r3, #31
 8007544:	d405      	bmi.n	8007552 <_vfiprintf_r+0x1fe>
 8007546:	89ab      	ldrh	r3, [r5, #12]
 8007548:	059a      	lsls	r2, r3, #22
 800754a:	d402      	bmi.n	8007552 <_vfiprintf_r+0x1fe>
 800754c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800754e:	f7ff fc89 	bl	8006e64 <__retarget_lock_release_recursive>
 8007552:	89ab      	ldrh	r3, [r5, #12]
 8007554:	065b      	lsls	r3, r3, #25
 8007556:	f53f af1f 	bmi.w	8007398 <_vfiprintf_r+0x44>
 800755a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800755c:	e71e      	b.n	800739c <_vfiprintf_r+0x48>
 800755e:	ab03      	add	r3, sp, #12
 8007560:	9300      	str	r3, [sp, #0]
 8007562:	462a      	mov	r2, r5
 8007564:	4630      	mov	r0, r6
 8007566:	4b06      	ldr	r3, [pc, #24]	@ (8007580 <_vfiprintf_r+0x22c>)
 8007568:	a904      	add	r1, sp, #16
 800756a:	f000 f87d 	bl	8007668 <_printf_i>
 800756e:	e7e4      	b.n	800753a <_vfiprintf_r+0x1e6>
 8007570:	08008baa 	.word	0x08008baa
 8007574:	08008bb0 	.word	0x08008bb0
 8007578:	08008bb4 	.word	0x08008bb4
 800757c:	00000000 	.word	0x00000000
 8007580:	0800732f 	.word	0x0800732f

08007584 <_printf_common>:
 8007584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007588:	4616      	mov	r6, r2
 800758a:	4698      	mov	r8, r3
 800758c:	688a      	ldr	r2, [r1, #8]
 800758e:	690b      	ldr	r3, [r1, #16]
 8007590:	4607      	mov	r7, r0
 8007592:	4293      	cmp	r3, r2
 8007594:	bfb8      	it	lt
 8007596:	4613      	movlt	r3, r2
 8007598:	6033      	str	r3, [r6, #0]
 800759a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800759e:	460c      	mov	r4, r1
 80075a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80075a4:	b10a      	cbz	r2, 80075aa <_printf_common+0x26>
 80075a6:	3301      	adds	r3, #1
 80075a8:	6033      	str	r3, [r6, #0]
 80075aa:	6823      	ldr	r3, [r4, #0]
 80075ac:	0699      	lsls	r1, r3, #26
 80075ae:	bf42      	ittt	mi
 80075b0:	6833      	ldrmi	r3, [r6, #0]
 80075b2:	3302      	addmi	r3, #2
 80075b4:	6033      	strmi	r3, [r6, #0]
 80075b6:	6825      	ldr	r5, [r4, #0]
 80075b8:	f015 0506 	ands.w	r5, r5, #6
 80075bc:	d106      	bne.n	80075cc <_printf_common+0x48>
 80075be:	f104 0a19 	add.w	sl, r4, #25
 80075c2:	68e3      	ldr	r3, [r4, #12]
 80075c4:	6832      	ldr	r2, [r6, #0]
 80075c6:	1a9b      	subs	r3, r3, r2
 80075c8:	42ab      	cmp	r3, r5
 80075ca:	dc2b      	bgt.n	8007624 <_printf_common+0xa0>
 80075cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80075d0:	6822      	ldr	r2, [r4, #0]
 80075d2:	3b00      	subs	r3, #0
 80075d4:	bf18      	it	ne
 80075d6:	2301      	movne	r3, #1
 80075d8:	0692      	lsls	r2, r2, #26
 80075da:	d430      	bmi.n	800763e <_printf_common+0xba>
 80075dc:	4641      	mov	r1, r8
 80075de:	4638      	mov	r0, r7
 80075e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80075e4:	47c8      	blx	r9
 80075e6:	3001      	adds	r0, #1
 80075e8:	d023      	beq.n	8007632 <_printf_common+0xae>
 80075ea:	6823      	ldr	r3, [r4, #0]
 80075ec:	6922      	ldr	r2, [r4, #16]
 80075ee:	f003 0306 	and.w	r3, r3, #6
 80075f2:	2b04      	cmp	r3, #4
 80075f4:	bf14      	ite	ne
 80075f6:	2500      	movne	r5, #0
 80075f8:	6833      	ldreq	r3, [r6, #0]
 80075fa:	f04f 0600 	mov.w	r6, #0
 80075fe:	bf08      	it	eq
 8007600:	68e5      	ldreq	r5, [r4, #12]
 8007602:	f104 041a 	add.w	r4, r4, #26
 8007606:	bf08      	it	eq
 8007608:	1aed      	subeq	r5, r5, r3
 800760a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800760e:	bf08      	it	eq
 8007610:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007614:	4293      	cmp	r3, r2
 8007616:	bfc4      	itt	gt
 8007618:	1a9b      	subgt	r3, r3, r2
 800761a:	18ed      	addgt	r5, r5, r3
 800761c:	42b5      	cmp	r5, r6
 800761e:	d11a      	bne.n	8007656 <_printf_common+0xd2>
 8007620:	2000      	movs	r0, #0
 8007622:	e008      	b.n	8007636 <_printf_common+0xb2>
 8007624:	2301      	movs	r3, #1
 8007626:	4652      	mov	r2, sl
 8007628:	4641      	mov	r1, r8
 800762a:	4638      	mov	r0, r7
 800762c:	47c8      	blx	r9
 800762e:	3001      	adds	r0, #1
 8007630:	d103      	bne.n	800763a <_printf_common+0xb6>
 8007632:	f04f 30ff 	mov.w	r0, #4294967295
 8007636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800763a:	3501      	adds	r5, #1
 800763c:	e7c1      	b.n	80075c2 <_printf_common+0x3e>
 800763e:	2030      	movs	r0, #48	@ 0x30
 8007640:	18e1      	adds	r1, r4, r3
 8007642:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007646:	1c5a      	adds	r2, r3, #1
 8007648:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800764c:	4422      	add	r2, r4
 800764e:	3302      	adds	r3, #2
 8007650:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007654:	e7c2      	b.n	80075dc <_printf_common+0x58>
 8007656:	2301      	movs	r3, #1
 8007658:	4622      	mov	r2, r4
 800765a:	4641      	mov	r1, r8
 800765c:	4638      	mov	r0, r7
 800765e:	47c8      	blx	r9
 8007660:	3001      	adds	r0, #1
 8007662:	d0e6      	beq.n	8007632 <_printf_common+0xae>
 8007664:	3601      	adds	r6, #1
 8007666:	e7d9      	b.n	800761c <_printf_common+0x98>

08007668 <_printf_i>:
 8007668:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800766c:	7e0f      	ldrb	r7, [r1, #24]
 800766e:	4691      	mov	r9, r2
 8007670:	2f78      	cmp	r7, #120	@ 0x78
 8007672:	4680      	mov	r8, r0
 8007674:	460c      	mov	r4, r1
 8007676:	469a      	mov	sl, r3
 8007678:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800767a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800767e:	d807      	bhi.n	8007690 <_printf_i+0x28>
 8007680:	2f62      	cmp	r7, #98	@ 0x62
 8007682:	d80a      	bhi.n	800769a <_printf_i+0x32>
 8007684:	2f00      	cmp	r7, #0
 8007686:	f000 80d1 	beq.w	800782c <_printf_i+0x1c4>
 800768a:	2f58      	cmp	r7, #88	@ 0x58
 800768c:	f000 80b8 	beq.w	8007800 <_printf_i+0x198>
 8007690:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007694:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007698:	e03a      	b.n	8007710 <_printf_i+0xa8>
 800769a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800769e:	2b15      	cmp	r3, #21
 80076a0:	d8f6      	bhi.n	8007690 <_printf_i+0x28>
 80076a2:	a101      	add	r1, pc, #4	@ (adr r1, 80076a8 <_printf_i+0x40>)
 80076a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076a8:	08007701 	.word	0x08007701
 80076ac:	08007715 	.word	0x08007715
 80076b0:	08007691 	.word	0x08007691
 80076b4:	08007691 	.word	0x08007691
 80076b8:	08007691 	.word	0x08007691
 80076bc:	08007691 	.word	0x08007691
 80076c0:	08007715 	.word	0x08007715
 80076c4:	08007691 	.word	0x08007691
 80076c8:	08007691 	.word	0x08007691
 80076cc:	08007691 	.word	0x08007691
 80076d0:	08007691 	.word	0x08007691
 80076d4:	08007813 	.word	0x08007813
 80076d8:	0800773f 	.word	0x0800773f
 80076dc:	080077cd 	.word	0x080077cd
 80076e0:	08007691 	.word	0x08007691
 80076e4:	08007691 	.word	0x08007691
 80076e8:	08007835 	.word	0x08007835
 80076ec:	08007691 	.word	0x08007691
 80076f0:	0800773f 	.word	0x0800773f
 80076f4:	08007691 	.word	0x08007691
 80076f8:	08007691 	.word	0x08007691
 80076fc:	080077d5 	.word	0x080077d5
 8007700:	6833      	ldr	r3, [r6, #0]
 8007702:	1d1a      	adds	r2, r3, #4
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	6032      	str	r2, [r6, #0]
 8007708:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800770c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007710:	2301      	movs	r3, #1
 8007712:	e09c      	b.n	800784e <_printf_i+0x1e6>
 8007714:	6833      	ldr	r3, [r6, #0]
 8007716:	6820      	ldr	r0, [r4, #0]
 8007718:	1d19      	adds	r1, r3, #4
 800771a:	6031      	str	r1, [r6, #0]
 800771c:	0606      	lsls	r6, r0, #24
 800771e:	d501      	bpl.n	8007724 <_printf_i+0xbc>
 8007720:	681d      	ldr	r5, [r3, #0]
 8007722:	e003      	b.n	800772c <_printf_i+0xc4>
 8007724:	0645      	lsls	r5, r0, #25
 8007726:	d5fb      	bpl.n	8007720 <_printf_i+0xb8>
 8007728:	f9b3 5000 	ldrsh.w	r5, [r3]
 800772c:	2d00      	cmp	r5, #0
 800772e:	da03      	bge.n	8007738 <_printf_i+0xd0>
 8007730:	232d      	movs	r3, #45	@ 0x2d
 8007732:	426d      	negs	r5, r5
 8007734:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007738:	230a      	movs	r3, #10
 800773a:	4858      	ldr	r0, [pc, #352]	@ (800789c <_printf_i+0x234>)
 800773c:	e011      	b.n	8007762 <_printf_i+0xfa>
 800773e:	6821      	ldr	r1, [r4, #0]
 8007740:	6833      	ldr	r3, [r6, #0]
 8007742:	0608      	lsls	r0, r1, #24
 8007744:	f853 5b04 	ldr.w	r5, [r3], #4
 8007748:	d402      	bmi.n	8007750 <_printf_i+0xe8>
 800774a:	0649      	lsls	r1, r1, #25
 800774c:	bf48      	it	mi
 800774e:	b2ad      	uxthmi	r5, r5
 8007750:	2f6f      	cmp	r7, #111	@ 0x6f
 8007752:	6033      	str	r3, [r6, #0]
 8007754:	bf14      	ite	ne
 8007756:	230a      	movne	r3, #10
 8007758:	2308      	moveq	r3, #8
 800775a:	4850      	ldr	r0, [pc, #320]	@ (800789c <_printf_i+0x234>)
 800775c:	2100      	movs	r1, #0
 800775e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007762:	6866      	ldr	r6, [r4, #4]
 8007764:	2e00      	cmp	r6, #0
 8007766:	60a6      	str	r6, [r4, #8]
 8007768:	db05      	blt.n	8007776 <_printf_i+0x10e>
 800776a:	6821      	ldr	r1, [r4, #0]
 800776c:	432e      	orrs	r6, r5
 800776e:	f021 0104 	bic.w	r1, r1, #4
 8007772:	6021      	str	r1, [r4, #0]
 8007774:	d04b      	beq.n	800780e <_printf_i+0x1a6>
 8007776:	4616      	mov	r6, r2
 8007778:	fbb5 f1f3 	udiv	r1, r5, r3
 800777c:	fb03 5711 	mls	r7, r3, r1, r5
 8007780:	5dc7      	ldrb	r7, [r0, r7]
 8007782:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007786:	462f      	mov	r7, r5
 8007788:	42bb      	cmp	r3, r7
 800778a:	460d      	mov	r5, r1
 800778c:	d9f4      	bls.n	8007778 <_printf_i+0x110>
 800778e:	2b08      	cmp	r3, #8
 8007790:	d10b      	bne.n	80077aa <_printf_i+0x142>
 8007792:	6823      	ldr	r3, [r4, #0]
 8007794:	07df      	lsls	r7, r3, #31
 8007796:	d508      	bpl.n	80077aa <_printf_i+0x142>
 8007798:	6923      	ldr	r3, [r4, #16]
 800779a:	6861      	ldr	r1, [r4, #4]
 800779c:	4299      	cmp	r1, r3
 800779e:	bfde      	ittt	le
 80077a0:	2330      	movle	r3, #48	@ 0x30
 80077a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80077a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80077aa:	1b92      	subs	r2, r2, r6
 80077ac:	6122      	str	r2, [r4, #16]
 80077ae:	464b      	mov	r3, r9
 80077b0:	4621      	mov	r1, r4
 80077b2:	4640      	mov	r0, r8
 80077b4:	f8cd a000 	str.w	sl, [sp]
 80077b8:	aa03      	add	r2, sp, #12
 80077ba:	f7ff fee3 	bl	8007584 <_printf_common>
 80077be:	3001      	adds	r0, #1
 80077c0:	d14a      	bne.n	8007858 <_printf_i+0x1f0>
 80077c2:	f04f 30ff 	mov.w	r0, #4294967295
 80077c6:	b004      	add	sp, #16
 80077c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077cc:	6823      	ldr	r3, [r4, #0]
 80077ce:	f043 0320 	orr.w	r3, r3, #32
 80077d2:	6023      	str	r3, [r4, #0]
 80077d4:	2778      	movs	r7, #120	@ 0x78
 80077d6:	4832      	ldr	r0, [pc, #200]	@ (80078a0 <_printf_i+0x238>)
 80077d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80077dc:	6823      	ldr	r3, [r4, #0]
 80077de:	6831      	ldr	r1, [r6, #0]
 80077e0:	061f      	lsls	r7, r3, #24
 80077e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80077e6:	d402      	bmi.n	80077ee <_printf_i+0x186>
 80077e8:	065f      	lsls	r7, r3, #25
 80077ea:	bf48      	it	mi
 80077ec:	b2ad      	uxthmi	r5, r5
 80077ee:	6031      	str	r1, [r6, #0]
 80077f0:	07d9      	lsls	r1, r3, #31
 80077f2:	bf44      	itt	mi
 80077f4:	f043 0320 	orrmi.w	r3, r3, #32
 80077f8:	6023      	strmi	r3, [r4, #0]
 80077fa:	b11d      	cbz	r5, 8007804 <_printf_i+0x19c>
 80077fc:	2310      	movs	r3, #16
 80077fe:	e7ad      	b.n	800775c <_printf_i+0xf4>
 8007800:	4826      	ldr	r0, [pc, #152]	@ (800789c <_printf_i+0x234>)
 8007802:	e7e9      	b.n	80077d8 <_printf_i+0x170>
 8007804:	6823      	ldr	r3, [r4, #0]
 8007806:	f023 0320 	bic.w	r3, r3, #32
 800780a:	6023      	str	r3, [r4, #0]
 800780c:	e7f6      	b.n	80077fc <_printf_i+0x194>
 800780e:	4616      	mov	r6, r2
 8007810:	e7bd      	b.n	800778e <_printf_i+0x126>
 8007812:	6833      	ldr	r3, [r6, #0]
 8007814:	6825      	ldr	r5, [r4, #0]
 8007816:	1d18      	adds	r0, r3, #4
 8007818:	6961      	ldr	r1, [r4, #20]
 800781a:	6030      	str	r0, [r6, #0]
 800781c:	062e      	lsls	r6, r5, #24
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	d501      	bpl.n	8007826 <_printf_i+0x1be>
 8007822:	6019      	str	r1, [r3, #0]
 8007824:	e002      	b.n	800782c <_printf_i+0x1c4>
 8007826:	0668      	lsls	r0, r5, #25
 8007828:	d5fb      	bpl.n	8007822 <_printf_i+0x1ba>
 800782a:	8019      	strh	r1, [r3, #0]
 800782c:	2300      	movs	r3, #0
 800782e:	4616      	mov	r6, r2
 8007830:	6123      	str	r3, [r4, #16]
 8007832:	e7bc      	b.n	80077ae <_printf_i+0x146>
 8007834:	6833      	ldr	r3, [r6, #0]
 8007836:	2100      	movs	r1, #0
 8007838:	1d1a      	adds	r2, r3, #4
 800783a:	6032      	str	r2, [r6, #0]
 800783c:	681e      	ldr	r6, [r3, #0]
 800783e:	6862      	ldr	r2, [r4, #4]
 8007840:	4630      	mov	r0, r6
 8007842:	f000 f8ed 	bl	8007a20 <memchr>
 8007846:	b108      	cbz	r0, 800784c <_printf_i+0x1e4>
 8007848:	1b80      	subs	r0, r0, r6
 800784a:	6060      	str	r0, [r4, #4]
 800784c:	6863      	ldr	r3, [r4, #4]
 800784e:	6123      	str	r3, [r4, #16]
 8007850:	2300      	movs	r3, #0
 8007852:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007856:	e7aa      	b.n	80077ae <_printf_i+0x146>
 8007858:	4632      	mov	r2, r6
 800785a:	4649      	mov	r1, r9
 800785c:	4640      	mov	r0, r8
 800785e:	6923      	ldr	r3, [r4, #16]
 8007860:	47d0      	blx	sl
 8007862:	3001      	adds	r0, #1
 8007864:	d0ad      	beq.n	80077c2 <_printf_i+0x15a>
 8007866:	6823      	ldr	r3, [r4, #0]
 8007868:	079b      	lsls	r3, r3, #30
 800786a:	d413      	bmi.n	8007894 <_printf_i+0x22c>
 800786c:	68e0      	ldr	r0, [r4, #12]
 800786e:	9b03      	ldr	r3, [sp, #12]
 8007870:	4298      	cmp	r0, r3
 8007872:	bfb8      	it	lt
 8007874:	4618      	movlt	r0, r3
 8007876:	e7a6      	b.n	80077c6 <_printf_i+0x15e>
 8007878:	2301      	movs	r3, #1
 800787a:	4632      	mov	r2, r6
 800787c:	4649      	mov	r1, r9
 800787e:	4640      	mov	r0, r8
 8007880:	47d0      	blx	sl
 8007882:	3001      	adds	r0, #1
 8007884:	d09d      	beq.n	80077c2 <_printf_i+0x15a>
 8007886:	3501      	adds	r5, #1
 8007888:	68e3      	ldr	r3, [r4, #12]
 800788a:	9903      	ldr	r1, [sp, #12]
 800788c:	1a5b      	subs	r3, r3, r1
 800788e:	42ab      	cmp	r3, r5
 8007890:	dcf2      	bgt.n	8007878 <_printf_i+0x210>
 8007892:	e7eb      	b.n	800786c <_printf_i+0x204>
 8007894:	2500      	movs	r5, #0
 8007896:	f104 0619 	add.w	r6, r4, #25
 800789a:	e7f5      	b.n	8007888 <_printf_i+0x220>
 800789c:	08008bbb 	.word	0x08008bbb
 80078a0:	08008bcc 	.word	0x08008bcc

080078a4 <__swbuf_r>:
 80078a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078a6:	460e      	mov	r6, r1
 80078a8:	4614      	mov	r4, r2
 80078aa:	4605      	mov	r5, r0
 80078ac:	b118      	cbz	r0, 80078b6 <__swbuf_r+0x12>
 80078ae:	6a03      	ldr	r3, [r0, #32]
 80078b0:	b90b      	cbnz	r3, 80078b6 <__swbuf_r+0x12>
 80078b2:	f7ff f99b 	bl	8006bec <__sinit>
 80078b6:	69a3      	ldr	r3, [r4, #24]
 80078b8:	60a3      	str	r3, [r4, #8]
 80078ba:	89a3      	ldrh	r3, [r4, #12]
 80078bc:	071a      	lsls	r2, r3, #28
 80078be:	d501      	bpl.n	80078c4 <__swbuf_r+0x20>
 80078c0:	6923      	ldr	r3, [r4, #16]
 80078c2:	b943      	cbnz	r3, 80078d6 <__swbuf_r+0x32>
 80078c4:	4621      	mov	r1, r4
 80078c6:	4628      	mov	r0, r5
 80078c8:	f000 f82a 	bl	8007920 <__swsetup_r>
 80078cc:	b118      	cbz	r0, 80078d6 <__swbuf_r+0x32>
 80078ce:	f04f 37ff 	mov.w	r7, #4294967295
 80078d2:	4638      	mov	r0, r7
 80078d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078d6:	6823      	ldr	r3, [r4, #0]
 80078d8:	6922      	ldr	r2, [r4, #16]
 80078da:	b2f6      	uxtb	r6, r6
 80078dc:	1a98      	subs	r0, r3, r2
 80078de:	6963      	ldr	r3, [r4, #20]
 80078e0:	4637      	mov	r7, r6
 80078e2:	4283      	cmp	r3, r0
 80078e4:	dc05      	bgt.n	80078f2 <__swbuf_r+0x4e>
 80078e6:	4621      	mov	r1, r4
 80078e8:	4628      	mov	r0, r5
 80078ea:	f7ff f8b7 	bl	8006a5c <_fflush_r>
 80078ee:	2800      	cmp	r0, #0
 80078f0:	d1ed      	bne.n	80078ce <__swbuf_r+0x2a>
 80078f2:	68a3      	ldr	r3, [r4, #8]
 80078f4:	3b01      	subs	r3, #1
 80078f6:	60a3      	str	r3, [r4, #8]
 80078f8:	6823      	ldr	r3, [r4, #0]
 80078fa:	1c5a      	adds	r2, r3, #1
 80078fc:	6022      	str	r2, [r4, #0]
 80078fe:	701e      	strb	r6, [r3, #0]
 8007900:	6962      	ldr	r2, [r4, #20]
 8007902:	1c43      	adds	r3, r0, #1
 8007904:	429a      	cmp	r2, r3
 8007906:	d004      	beq.n	8007912 <__swbuf_r+0x6e>
 8007908:	89a3      	ldrh	r3, [r4, #12]
 800790a:	07db      	lsls	r3, r3, #31
 800790c:	d5e1      	bpl.n	80078d2 <__swbuf_r+0x2e>
 800790e:	2e0a      	cmp	r6, #10
 8007910:	d1df      	bne.n	80078d2 <__swbuf_r+0x2e>
 8007912:	4621      	mov	r1, r4
 8007914:	4628      	mov	r0, r5
 8007916:	f7ff f8a1 	bl	8006a5c <_fflush_r>
 800791a:	2800      	cmp	r0, #0
 800791c:	d0d9      	beq.n	80078d2 <__swbuf_r+0x2e>
 800791e:	e7d6      	b.n	80078ce <__swbuf_r+0x2a>

08007920 <__swsetup_r>:
 8007920:	b538      	push	{r3, r4, r5, lr}
 8007922:	4b29      	ldr	r3, [pc, #164]	@ (80079c8 <__swsetup_r+0xa8>)
 8007924:	4605      	mov	r5, r0
 8007926:	6818      	ldr	r0, [r3, #0]
 8007928:	460c      	mov	r4, r1
 800792a:	b118      	cbz	r0, 8007934 <__swsetup_r+0x14>
 800792c:	6a03      	ldr	r3, [r0, #32]
 800792e:	b90b      	cbnz	r3, 8007934 <__swsetup_r+0x14>
 8007930:	f7ff f95c 	bl	8006bec <__sinit>
 8007934:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007938:	0719      	lsls	r1, r3, #28
 800793a:	d422      	bmi.n	8007982 <__swsetup_r+0x62>
 800793c:	06da      	lsls	r2, r3, #27
 800793e:	d407      	bmi.n	8007950 <__swsetup_r+0x30>
 8007940:	2209      	movs	r2, #9
 8007942:	602a      	str	r2, [r5, #0]
 8007944:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007948:	f04f 30ff 	mov.w	r0, #4294967295
 800794c:	81a3      	strh	r3, [r4, #12]
 800794e:	e033      	b.n	80079b8 <__swsetup_r+0x98>
 8007950:	0758      	lsls	r0, r3, #29
 8007952:	d512      	bpl.n	800797a <__swsetup_r+0x5a>
 8007954:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007956:	b141      	cbz	r1, 800796a <__swsetup_r+0x4a>
 8007958:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800795c:	4299      	cmp	r1, r3
 800795e:	d002      	beq.n	8007966 <__swsetup_r+0x46>
 8007960:	4628      	mov	r0, r5
 8007962:	f7ff fa81 	bl	8006e68 <_free_r>
 8007966:	2300      	movs	r3, #0
 8007968:	6363      	str	r3, [r4, #52]	@ 0x34
 800796a:	89a3      	ldrh	r3, [r4, #12]
 800796c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007970:	81a3      	strh	r3, [r4, #12]
 8007972:	2300      	movs	r3, #0
 8007974:	6063      	str	r3, [r4, #4]
 8007976:	6923      	ldr	r3, [r4, #16]
 8007978:	6023      	str	r3, [r4, #0]
 800797a:	89a3      	ldrh	r3, [r4, #12]
 800797c:	f043 0308 	orr.w	r3, r3, #8
 8007980:	81a3      	strh	r3, [r4, #12]
 8007982:	6923      	ldr	r3, [r4, #16]
 8007984:	b94b      	cbnz	r3, 800799a <__swsetup_r+0x7a>
 8007986:	89a3      	ldrh	r3, [r4, #12]
 8007988:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800798c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007990:	d003      	beq.n	800799a <__swsetup_r+0x7a>
 8007992:	4621      	mov	r1, r4
 8007994:	4628      	mov	r0, r5
 8007996:	f000 f8b2 	bl	8007afe <__smakebuf_r>
 800799a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800799e:	f013 0201 	ands.w	r2, r3, #1
 80079a2:	d00a      	beq.n	80079ba <__swsetup_r+0x9a>
 80079a4:	2200      	movs	r2, #0
 80079a6:	60a2      	str	r2, [r4, #8]
 80079a8:	6962      	ldr	r2, [r4, #20]
 80079aa:	4252      	negs	r2, r2
 80079ac:	61a2      	str	r2, [r4, #24]
 80079ae:	6922      	ldr	r2, [r4, #16]
 80079b0:	b942      	cbnz	r2, 80079c4 <__swsetup_r+0xa4>
 80079b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80079b6:	d1c5      	bne.n	8007944 <__swsetup_r+0x24>
 80079b8:	bd38      	pop	{r3, r4, r5, pc}
 80079ba:	0799      	lsls	r1, r3, #30
 80079bc:	bf58      	it	pl
 80079be:	6962      	ldrpl	r2, [r4, #20]
 80079c0:	60a2      	str	r2, [r4, #8]
 80079c2:	e7f4      	b.n	80079ae <__swsetup_r+0x8e>
 80079c4:	2000      	movs	r0, #0
 80079c6:	e7f7      	b.n	80079b8 <__swsetup_r+0x98>
 80079c8:	2000004c 	.word	0x2000004c

080079cc <memmove>:
 80079cc:	4288      	cmp	r0, r1
 80079ce:	b510      	push	{r4, lr}
 80079d0:	eb01 0402 	add.w	r4, r1, r2
 80079d4:	d902      	bls.n	80079dc <memmove+0x10>
 80079d6:	4284      	cmp	r4, r0
 80079d8:	4623      	mov	r3, r4
 80079da:	d807      	bhi.n	80079ec <memmove+0x20>
 80079dc:	1e43      	subs	r3, r0, #1
 80079de:	42a1      	cmp	r1, r4
 80079e0:	d008      	beq.n	80079f4 <memmove+0x28>
 80079e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80079ea:	e7f8      	b.n	80079de <memmove+0x12>
 80079ec:	4601      	mov	r1, r0
 80079ee:	4402      	add	r2, r0
 80079f0:	428a      	cmp	r2, r1
 80079f2:	d100      	bne.n	80079f6 <memmove+0x2a>
 80079f4:	bd10      	pop	{r4, pc}
 80079f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80079fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80079fe:	e7f7      	b.n	80079f0 <memmove+0x24>

08007a00 <_sbrk_r>:
 8007a00:	b538      	push	{r3, r4, r5, lr}
 8007a02:	2300      	movs	r3, #0
 8007a04:	4d05      	ldr	r5, [pc, #20]	@ (8007a1c <_sbrk_r+0x1c>)
 8007a06:	4604      	mov	r4, r0
 8007a08:	4608      	mov	r0, r1
 8007a0a:	602b      	str	r3, [r5, #0]
 8007a0c:	f7f9 fcfe 	bl	800140c <_sbrk>
 8007a10:	1c43      	adds	r3, r0, #1
 8007a12:	d102      	bne.n	8007a1a <_sbrk_r+0x1a>
 8007a14:	682b      	ldr	r3, [r5, #0]
 8007a16:	b103      	cbz	r3, 8007a1a <_sbrk_r+0x1a>
 8007a18:	6023      	str	r3, [r4, #0]
 8007a1a:	bd38      	pop	{r3, r4, r5, pc}
 8007a1c:	20000540 	.word	0x20000540

08007a20 <memchr>:
 8007a20:	4603      	mov	r3, r0
 8007a22:	b510      	push	{r4, lr}
 8007a24:	b2c9      	uxtb	r1, r1
 8007a26:	4402      	add	r2, r0
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	d101      	bne.n	8007a32 <memchr+0x12>
 8007a2e:	2000      	movs	r0, #0
 8007a30:	e003      	b.n	8007a3a <memchr+0x1a>
 8007a32:	7804      	ldrb	r4, [r0, #0]
 8007a34:	3301      	adds	r3, #1
 8007a36:	428c      	cmp	r4, r1
 8007a38:	d1f6      	bne.n	8007a28 <memchr+0x8>
 8007a3a:	bd10      	pop	{r4, pc}

08007a3c <memcpy>:
 8007a3c:	440a      	add	r2, r1
 8007a3e:	4291      	cmp	r1, r2
 8007a40:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a44:	d100      	bne.n	8007a48 <memcpy+0xc>
 8007a46:	4770      	bx	lr
 8007a48:	b510      	push	{r4, lr}
 8007a4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a4e:	4291      	cmp	r1, r2
 8007a50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a54:	d1f9      	bne.n	8007a4a <memcpy+0xe>
 8007a56:	bd10      	pop	{r4, pc}

08007a58 <_realloc_r>:
 8007a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a5c:	4607      	mov	r7, r0
 8007a5e:	4614      	mov	r4, r2
 8007a60:	460d      	mov	r5, r1
 8007a62:	b921      	cbnz	r1, 8007a6e <_realloc_r+0x16>
 8007a64:	4611      	mov	r1, r2
 8007a66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a6a:	f7ff ba67 	b.w	8006f3c <_malloc_r>
 8007a6e:	b92a      	cbnz	r2, 8007a7c <_realloc_r+0x24>
 8007a70:	f7ff f9fa 	bl	8006e68 <_free_r>
 8007a74:	4625      	mov	r5, r4
 8007a76:	4628      	mov	r0, r5
 8007a78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a7c:	f000 f89e 	bl	8007bbc <_malloc_usable_size_r>
 8007a80:	4284      	cmp	r4, r0
 8007a82:	4606      	mov	r6, r0
 8007a84:	d802      	bhi.n	8007a8c <_realloc_r+0x34>
 8007a86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007a8a:	d8f4      	bhi.n	8007a76 <_realloc_r+0x1e>
 8007a8c:	4621      	mov	r1, r4
 8007a8e:	4638      	mov	r0, r7
 8007a90:	f7ff fa54 	bl	8006f3c <_malloc_r>
 8007a94:	4680      	mov	r8, r0
 8007a96:	b908      	cbnz	r0, 8007a9c <_realloc_r+0x44>
 8007a98:	4645      	mov	r5, r8
 8007a9a:	e7ec      	b.n	8007a76 <_realloc_r+0x1e>
 8007a9c:	42b4      	cmp	r4, r6
 8007a9e:	4622      	mov	r2, r4
 8007aa0:	4629      	mov	r1, r5
 8007aa2:	bf28      	it	cs
 8007aa4:	4632      	movcs	r2, r6
 8007aa6:	f7ff ffc9 	bl	8007a3c <memcpy>
 8007aaa:	4629      	mov	r1, r5
 8007aac:	4638      	mov	r0, r7
 8007aae:	f7ff f9db 	bl	8006e68 <_free_r>
 8007ab2:	e7f1      	b.n	8007a98 <_realloc_r+0x40>

08007ab4 <__swhatbuf_r>:
 8007ab4:	b570      	push	{r4, r5, r6, lr}
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007abc:	4615      	mov	r5, r2
 8007abe:	2900      	cmp	r1, #0
 8007ac0:	461e      	mov	r6, r3
 8007ac2:	b096      	sub	sp, #88	@ 0x58
 8007ac4:	da0c      	bge.n	8007ae0 <__swhatbuf_r+0x2c>
 8007ac6:	89a3      	ldrh	r3, [r4, #12]
 8007ac8:	2100      	movs	r1, #0
 8007aca:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ace:	bf14      	ite	ne
 8007ad0:	2340      	movne	r3, #64	@ 0x40
 8007ad2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ad6:	2000      	movs	r0, #0
 8007ad8:	6031      	str	r1, [r6, #0]
 8007ada:	602b      	str	r3, [r5, #0]
 8007adc:	b016      	add	sp, #88	@ 0x58
 8007ade:	bd70      	pop	{r4, r5, r6, pc}
 8007ae0:	466a      	mov	r2, sp
 8007ae2:	f000 f849 	bl	8007b78 <_fstat_r>
 8007ae6:	2800      	cmp	r0, #0
 8007ae8:	dbed      	blt.n	8007ac6 <__swhatbuf_r+0x12>
 8007aea:	9901      	ldr	r1, [sp, #4]
 8007aec:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007af0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007af4:	4259      	negs	r1, r3
 8007af6:	4159      	adcs	r1, r3
 8007af8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007afc:	e7eb      	b.n	8007ad6 <__swhatbuf_r+0x22>

08007afe <__smakebuf_r>:
 8007afe:	898b      	ldrh	r3, [r1, #12]
 8007b00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b02:	079d      	lsls	r5, r3, #30
 8007b04:	4606      	mov	r6, r0
 8007b06:	460c      	mov	r4, r1
 8007b08:	d507      	bpl.n	8007b1a <__smakebuf_r+0x1c>
 8007b0a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007b0e:	6023      	str	r3, [r4, #0]
 8007b10:	6123      	str	r3, [r4, #16]
 8007b12:	2301      	movs	r3, #1
 8007b14:	6163      	str	r3, [r4, #20]
 8007b16:	b003      	add	sp, #12
 8007b18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b1a:	466a      	mov	r2, sp
 8007b1c:	ab01      	add	r3, sp, #4
 8007b1e:	f7ff ffc9 	bl	8007ab4 <__swhatbuf_r>
 8007b22:	9f00      	ldr	r7, [sp, #0]
 8007b24:	4605      	mov	r5, r0
 8007b26:	4639      	mov	r1, r7
 8007b28:	4630      	mov	r0, r6
 8007b2a:	f7ff fa07 	bl	8006f3c <_malloc_r>
 8007b2e:	b948      	cbnz	r0, 8007b44 <__smakebuf_r+0x46>
 8007b30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b34:	059a      	lsls	r2, r3, #22
 8007b36:	d4ee      	bmi.n	8007b16 <__smakebuf_r+0x18>
 8007b38:	f023 0303 	bic.w	r3, r3, #3
 8007b3c:	f043 0302 	orr.w	r3, r3, #2
 8007b40:	81a3      	strh	r3, [r4, #12]
 8007b42:	e7e2      	b.n	8007b0a <__smakebuf_r+0xc>
 8007b44:	89a3      	ldrh	r3, [r4, #12]
 8007b46:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007b4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b4e:	81a3      	strh	r3, [r4, #12]
 8007b50:	9b01      	ldr	r3, [sp, #4]
 8007b52:	6020      	str	r0, [r4, #0]
 8007b54:	b15b      	cbz	r3, 8007b6e <__smakebuf_r+0x70>
 8007b56:	4630      	mov	r0, r6
 8007b58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b5c:	f000 f81e 	bl	8007b9c <_isatty_r>
 8007b60:	b128      	cbz	r0, 8007b6e <__smakebuf_r+0x70>
 8007b62:	89a3      	ldrh	r3, [r4, #12]
 8007b64:	f023 0303 	bic.w	r3, r3, #3
 8007b68:	f043 0301 	orr.w	r3, r3, #1
 8007b6c:	81a3      	strh	r3, [r4, #12]
 8007b6e:	89a3      	ldrh	r3, [r4, #12]
 8007b70:	431d      	orrs	r5, r3
 8007b72:	81a5      	strh	r5, [r4, #12]
 8007b74:	e7cf      	b.n	8007b16 <__smakebuf_r+0x18>
	...

08007b78 <_fstat_r>:
 8007b78:	b538      	push	{r3, r4, r5, lr}
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	4d06      	ldr	r5, [pc, #24]	@ (8007b98 <_fstat_r+0x20>)
 8007b7e:	4604      	mov	r4, r0
 8007b80:	4608      	mov	r0, r1
 8007b82:	4611      	mov	r1, r2
 8007b84:	602b      	str	r3, [r5, #0]
 8007b86:	f7fe fd66 	bl	8006656 <_fstat>
 8007b8a:	1c43      	adds	r3, r0, #1
 8007b8c:	d102      	bne.n	8007b94 <_fstat_r+0x1c>
 8007b8e:	682b      	ldr	r3, [r5, #0]
 8007b90:	b103      	cbz	r3, 8007b94 <_fstat_r+0x1c>
 8007b92:	6023      	str	r3, [r4, #0]
 8007b94:	bd38      	pop	{r3, r4, r5, pc}
 8007b96:	bf00      	nop
 8007b98:	20000540 	.word	0x20000540

08007b9c <_isatty_r>:
 8007b9c:	b538      	push	{r3, r4, r5, lr}
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	4d05      	ldr	r5, [pc, #20]	@ (8007bb8 <_isatty_r+0x1c>)
 8007ba2:	4604      	mov	r4, r0
 8007ba4:	4608      	mov	r0, r1
 8007ba6:	602b      	str	r3, [r5, #0]
 8007ba8:	f7fe feba 	bl	8006920 <_isatty>
 8007bac:	1c43      	adds	r3, r0, #1
 8007bae:	d102      	bne.n	8007bb6 <_isatty_r+0x1a>
 8007bb0:	682b      	ldr	r3, [r5, #0]
 8007bb2:	b103      	cbz	r3, 8007bb6 <_isatty_r+0x1a>
 8007bb4:	6023      	str	r3, [r4, #0]
 8007bb6:	bd38      	pop	{r3, r4, r5, pc}
 8007bb8:	20000540 	.word	0x20000540

08007bbc <_malloc_usable_size_r>:
 8007bbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bc0:	1f18      	subs	r0, r3, #4
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	bfbc      	itt	lt
 8007bc6:	580b      	ldrlt	r3, [r1, r0]
 8007bc8:	18c0      	addlt	r0, r0, r3
 8007bca:	4770      	bx	lr

08007bcc <cosf>:
 8007bcc:	b507      	push	{r0, r1, r2, lr}
 8007bce:	4a1a      	ldr	r2, [pc, #104]	@ (8007c38 <cosf+0x6c>)
 8007bd0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	4601      	mov	r1, r0
 8007bd8:	d805      	bhi.n	8007be6 <cosf+0x1a>
 8007bda:	2100      	movs	r1, #0
 8007bdc:	b003      	add	sp, #12
 8007bde:	f85d eb04 	ldr.w	lr, [sp], #4
 8007be2:	f000 b82b 	b.w	8007c3c <__kernel_cosf>
 8007be6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007bea:	d304      	bcc.n	8007bf6 <cosf+0x2a>
 8007bec:	f7f8 feda 	bl	80009a4 <__aeabi_fsub>
 8007bf0:	b003      	add	sp, #12
 8007bf2:	f85d fb04 	ldr.w	pc, [sp], #4
 8007bf6:	4669      	mov	r1, sp
 8007bf8:	f000 f916 	bl	8007e28 <__ieee754_rem_pio2f>
 8007bfc:	f000 0203 	and.w	r2, r0, #3
 8007c00:	2a01      	cmp	r2, #1
 8007c02:	d007      	beq.n	8007c14 <cosf+0x48>
 8007c04:	2a02      	cmp	r2, #2
 8007c06:	d00c      	beq.n	8007c22 <cosf+0x56>
 8007c08:	b982      	cbnz	r2, 8007c2c <cosf+0x60>
 8007c0a:	9901      	ldr	r1, [sp, #4]
 8007c0c:	9800      	ldr	r0, [sp, #0]
 8007c0e:	f000 f815 	bl	8007c3c <__kernel_cosf>
 8007c12:	e7ed      	b.n	8007bf0 <cosf+0x24>
 8007c14:	9901      	ldr	r1, [sp, #4]
 8007c16:	9800      	ldr	r0, [sp, #0]
 8007c18:	f000 f890 	bl	8007d3c <__kernel_sinf>
 8007c1c:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8007c20:	e7e6      	b.n	8007bf0 <cosf+0x24>
 8007c22:	9901      	ldr	r1, [sp, #4]
 8007c24:	9800      	ldr	r0, [sp, #0]
 8007c26:	f000 f809 	bl	8007c3c <__kernel_cosf>
 8007c2a:	e7f7      	b.n	8007c1c <cosf+0x50>
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	9901      	ldr	r1, [sp, #4]
 8007c30:	9800      	ldr	r0, [sp, #0]
 8007c32:	f000 f883 	bl	8007d3c <__kernel_sinf>
 8007c36:	e7db      	b.n	8007bf0 <cosf+0x24>
 8007c38:	3f490fd8 	.word	0x3f490fd8

08007c3c <__kernel_cosf>:
 8007c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c40:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8007c44:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8007c48:	4606      	mov	r6, r0
 8007c4a:	4688      	mov	r8, r1
 8007c4c:	d203      	bcs.n	8007c56 <__kernel_cosf+0x1a>
 8007c4e:	f7f9 f979 	bl	8000f44 <__aeabi_f2iz>
 8007c52:	2800      	cmp	r0, #0
 8007c54:	d05c      	beq.n	8007d10 <__kernel_cosf+0xd4>
 8007c56:	4631      	mov	r1, r6
 8007c58:	4630      	mov	r0, r6
 8007c5a:	f7f8 ffad 	bl	8000bb8 <__aeabi_fmul>
 8007c5e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8007c62:	4604      	mov	r4, r0
 8007c64:	f7f8 ffa8 	bl	8000bb8 <__aeabi_fmul>
 8007c68:	492b      	ldr	r1, [pc, #172]	@ (8007d18 <__kernel_cosf+0xdc>)
 8007c6a:	4607      	mov	r7, r0
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	f7f8 ffa3 	bl	8000bb8 <__aeabi_fmul>
 8007c72:	492a      	ldr	r1, [pc, #168]	@ (8007d1c <__kernel_cosf+0xe0>)
 8007c74:	f7f8 fe98 	bl	80009a8 <__addsf3>
 8007c78:	4621      	mov	r1, r4
 8007c7a:	f7f8 ff9d 	bl	8000bb8 <__aeabi_fmul>
 8007c7e:	4928      	ldr	r1, [pc, #160]	@ (8007d20 <__kernel_cosf+0xe4>)
 8007c80:	f7f8 fe90 	bl	80009a4 <__aeabi_fsub>
 8007c84:	4621      	mov	r1, r4
 8007c86:	f7f8 ff97 	bl	8000bb8 <__aeabi_fmul>
 8007c8a:	4926      	ldr	r1, [pc, #152]	@ (8007d24 <__kernel_cosf+0xe8>)
 8007c8c:	f7f8 fe8c 	bl	80009a8 <__addsf3>
 8007c90:	4621      	mov	r1, r4
 8007c92:	f7f8 ff91 	bl	8000bb8 <__aeabi_fmul>
 8007c96:	4924      	ldr	r1, [pc, #144]	@ (8007d28 <__kernel_cosf+0xec>)
 8007c98:	f7f8 fe84 	bl	80009a4 <__aeabi_fsub>
 8007c9c:	4621      	mov	r1, r4
 8007c9e:	f7f8 ff8b 	bl	8000bb8 <__aeabi_fmul>
 8007ca2:	4922      	ldr	r1, [pc, #136]	@ (8007d2c <__kernel_cosf+0xf0>)
 8007ca4:	f7f8 fe80 	bl	80009a8 <__addsf3>
 8007ca8:	4621      	mov	r1, r4
 8007caa:	f7f8 ff85 	bl	8000bb8 <__aeabi_fmul>
 8007cae:	4621      	mov	r1, r4
 8007cb0:	f7f8 ff82 	bl	8000bb8 <__aeabi_fmul>
 8007cb4:	4641      	mov	r1, r8
 8007cb6:	4604      	mov	r4, r0
 8007cb8:	4630      	mov	r0, r6
 8007cba:	f7f8 ff7d 	bl	8000bb8 <__aeabi_fmul>
 8007cbe:	4601      	mov	r1, r0
 8007cc0:	4620      	mov	r0, r4
 8007cc2:	f7f8 fe6f 	bl	80009a4 <__aeabi_fsub>
 8007cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8007d30 <__kernel_cosf+0xf4>)
 8007cc8:	4604      	mov	r4, r0
 8007cca:	429d      	cmp	r5, r3
 8007ccc:	d80a      	bhi.n	8007ce4 <__kernel_cosf+0xa8>
 8007cce:	4601      	mov	r1, r0
 8007cd0:	4638      	mov	r0, r7
 8007cd2:	f7f8 fe67 	bl	80009a4 <__aeabi_fsub>
 8007cd6:	4601      	mov	r1, r0
 8007cd8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007cdc:	f7f8 fe62 	bl	80009a4 <__aeabi_fsub>
 8007ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ce4:	4b13      	ldr	r3, [pc, #76]	@ (8007d34 <__kernel_cosf+0xf8>)
 8007ce6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007cea:	429d      	cmp	r5, r3
 8007cec:	bf8c      	ite	hi
 8007cee:	4d12      	ldrhi	r5, [pc, #72]	@ (8007d38 <__kernel_cosf+0xfc>)
 8007cf0:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8007cf4:	4629      	mov	r1, r5
 8007cf6:	f7f8 fe55 	bl	80009a4 <__aeabi_fsub>
 8007cfa:	4629      	mov	r1, r5
 8007cfc:	4606      	mov	r6, r0
 8007cfe:	4638      	mov	r0, r7
 8007d00:	f7f8 fe50 	bl	80009a4 <__aeabi_fsub>
 8007d04:	4621      	mov	r1, r4
 8007d06:	f7f8 fe4d 	bl	80009a4 <__aeabi_fsub>
 8007d0a:	4601      	mov	r1, r0
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	e7e5      	b.n	8007cdc <__kernel_cosf+0xa0>
 8007d10:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007d14:	e7e4      	b.n	8007ce0 <__kernel_cosf+0xa4>
 8007d16:	bf00      	nop
 8007d18:	ad47d74e 	.word	0xad47d74e
 8007d1c:	310f74f6 	.word	0x310f74f6
 8007d20:	3493f27c 	.word	0x3493f27c
 8007d24:	37d00d01 	.word	0x37d00d01
 8007d28:	3ab60b61 	.word	0x3ab60b61
 8007d2c:	3d2aaaab 	.word	0x3d2aaaab
 8007d30:	3e999999 	.word	0x3e999999
 8007d34:	3f480000 	.word	0x3f480000
 8007d38:	3e900000 	.word	0x3e900000

08007d3c <__kernel_sinf>:
 8007d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d40:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8007d44:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8007d48:	4604      	mov	r4, r0
 8007d4a:	460f      	mov	r7, r1
 8007d4c:	4691      	mov	r9, r2
 8007d4e:	d203      	bcs.n	8007d58 <__kernel_sinf+0x1c>
 8007d50:	f7f9 f8f8 	bl	8000f44 <__aeabi_f2iz>
 8007d54:	2800      	cmp	r0, #0
 8007d56:	d035      	beq.n	8007dc4 <__kernel_sinf+0x88>
 8007d58:	4621      	mov	r1, r4
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	f7f8 ff2c 	bl	8000bb8 <__aeabi_fmul>
 8007d60:	4605      	mov	r5, r0
 8007d62:	4601      	mov	r1, r0
 8007d64:	4620      	mov	r0, r4
 8007d66:	f7f8 ff27 	bl	8000bb8 <__aeabi_fmul>
 8007d6a:	4929      	ldr	r1, [pc, #164]	@ (8007e10 <__kernel_sinf+0xd4>)
 8007d6c:	4606      	mov	r6, r0
 8007d6e:	4628      	mov	r0, r5
 8007d70:	f7f8 ff22 	bl	8000bb8 <__aeabi_fmul>
 8007d74:	4927      	ldr	r1, [pc, #156]	@ (8007e14 <__kernel_sinf+0xd8>)
 8007d76:	f7f8 fe15 	bl	80009a4 <__aeabi_fsub>
 8007d7a:	4629      	mov	r1, r5
 8007d7c:	f7f8 ff1c 	bl	8000bb8 <__aeabi_fmul>
 8007d80:	4925      	ldr	r1, [pc, #148]	@ (8007e18 <__kernel_sinf+0xdc>)
 8007d82:	f7f8 fe11 	bl	80009a8 <__addsf3>
 8007d86:	4629      	mov	r1, r5
 8007d88:	f7f8 ff16 	bl	8000bb8 <__aeabi_fmul>
 8007d8c:	4923      	ldr	r1, [pc, #140]	@ (8007e1c <__kernel_sinf+0xe0>)
 8007d8e:	f7f8 fe09 	bl	80009a4 <__aeabi_fsub>
 8007d92:	4629      	mov	r1, r5
 8007d94:	f7f8 ff10 	bl	8000bb8 <__aeabi_fmul>
 8007d98:	4921      	ldr	r1, [pc, #132]	@ (8007e20 <__kernel_sinf+0xe4>)
 8007d9a:	f7f8 fe05 	bl	80009a8 <__addsf3>
 8007d9e:	4680      	mov	r8, r0
 8007da0:	f1b9 0f00 	cmp.w	r9, #0
 8007da4:	d111      	bne.n	8007dca <__kernel_sinf+0x8e>
 8007da6:	4601      	mov	r1, r0
 8007da8:	4628      	mov	r0, r5
 8007daa:	f7f8 ff05 	bl	8000bb8 <__aeabi_fmul>
 8007dae:	491d      	ldr	r1, [pc, #116]	@ (8007e24 <__kernel_sinf+0xe8>)
 8007db0:	f7f8 fdf8 	bl	80009a4 <__aeabi_fsub>
 8007db4:	4631      	mov	r1, r6
 8007db6:	f7f8 feff 	bl	8000bb8 <__aeabi_fmul>
 8007dba:	4601      	mov	r1, r0
 8007dbc:	4620      	mov	r0, r4
 8007dbe:	f7f8 fdf3 	bl	80009a8 <__addsf3>
 8007dc2:	4604      	mov	r4, r0
 8007dc4:	4620      	mov	r0, r4
 8007dc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dca:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8007dce:	4638      	mov	r0, r7
 8007dd0:	f7f8 fef2 	bl	8000bb8 <__aeabi_fmul>
 8007dd4:	4641      	mov	r1, r8
 8007dd6:	4681      	mov	r9, r0
 8007dd8:	4630      	mov	r0, r6
 8007dda:	f7f8 feed 	bl	8000bb8 <__aeabi_fmul>
 8007dde:	4601      	mov	r1, r0
 8007de0:	4648      	mov	r0, r9
 8007de2:	f7f8 fddf 	bl	80009a4 <__aeabi_fsub>
 8007de6:	4629      	mov	r1, r5
 8007de8:	f7f8 fee6 	bl	8000bb8 <__aeabi_fmul>
 8007dec:	4639      	mov	r1, r7
 8007dee:	f7f8 fdd9 	bl	80009a4 <__aeabi_fsub>
 8007df2:	490c      	ldr	r1, [pc, #48]	@ (8007e24 <__kernel_sinf+0xe8>)
 8007df4:	4605      	mov	r5, r0
 8007df6:	4630      	mov	r0, r6
 8007df8:	f7f8 fede 	bl	8000bb8 <__aeabi_fmul>
 8007dfc:	4601      	mov	r1, r0
 8007dfe:	4628      	mov	r0, r5
 8007e00:	f7f8 fdd2 	bl	80009a8 <__addsf3>
 8007e04:	4601      	mov	r1, r0
 8007e06:	4620      	mov	r0, r4
 8007e08:	f7f8 fdcc 	bl	80009a4 <__aeabi_fsub>
 8007e0c:	e7d9      	b.n	8007dc2 <__kernel_sinf+0x86>
 8007e0e:	bf00      	nop
 8007e10:	2f2ec9d3 	.word	0x2f2ec9d3
 8007e14:	32d72f34 	.word	0x32d72f34
 8007e18:	3638ef1b 	.word	0x3638ef1b
 8007e1c:	39500d01 	.word	0x39500d01
 8007e20:	3c088889 	.word	0x3c088889
 8007e24:	3e2aaaab 	.word	0x3e2aaaab

08007e28 <__ieee754_rem_pio2f>:
 8007e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e2c:	4aa4      	ldr	r2, [pc, #656]	@ (80080c0 <__ieee754_rem_pio2f+0x298>)
 8007e2e:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8007e32:	4590      	cmp	r8, r2
 8007e34:	460c      	mov	r4, r1
 8007e36:	4682      	mov	sl, r0
 8007e38:	b087      	sub	sp, #28
 8007e3a:	d804      	bhi.n	8007e46 <__ieee754_rem_pio2f+0x1e>
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	6008      	str	r0, [r1, #0]
 8007e40:	604b      	str	r3, [r1, #4]
 8007e42:	2500      	movs	r5, #0
 8007e44:	e01d      	b.n	8007e82 <__ieee754_rem_pio2f+0x5a>
 8007e46:	4a9f      	ldr	r2, [pc, #636]	@ (80080c4 <__ieee754_rem_pio2f+0x29c>)
 8007e48:	4590      	cmp	r8, r2
 8007e4a:	d84f      	bhi.n	8007eec <__ieee754_rem_pio2f+0xc4>
 8007e4c:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8007e50:	2800      	cmp	r0, #0
 8007e52:	499d      	ldr	r1, [pc, #628]	@ (80080c8 <__ieee754_rem_pio2f+0x2a0>)
 8007e54:	4f9d      	ldr	r7, [pc, #628]	@ (80080cc <__ieee754_rem_pio2f+0x2a4>)
 8007e56:	f025 050f 	bic.w	r5, r5, #15
 8007e5a:	dd24      	ble.n	8007ea6 <__ieee754_rem_pio2f+0x7e>
 8007e5c:	f7f8 fda2 	bl	80009a4 <__aeabi_fsub>
 8007e60:	42bd      	cmp	r5, r7
 8007e62:	4606      	mov	r6, r0
 8007e64:	d011      	beq.n	8007e8a <__ieee754_rem_pio2f+0x62>
 8007e66:	499a      	ldr	r1, [pc, #616]	@ (80080d0 <__ieee754_rem_pio2f+0x2a8>)
 8007e68:	f7f8 fd9c 	bl	80009a4 <__aeabi_fsub>
 8007e6c:	4601      	mov	r1, r0
 8007e6e:	4605      	mov	r5, r0
 8007e70:	4630      	mov	r0, r6
 8007e72:	f7f8 fd97 	bl	80009a4 <__aeabi_fsub>
 8007e76:	4996      	ldr	r1, [pc, #600]	@ (80080d0 <__ieee754_rem_pio2f+0x2a8>)
 8007e78:	f7f8 fd94 	bl	80009a4 <__aeabi_fsub>
 8007e7c:	6025      	str	r5, [r4, #0]
 8007e7e:	2501      	movs	r5, #1
 8007e80:	6060      	str	r0, [r4, #4]
 8007e82:	4628      	mov	r0, r5
 8007e84:	b007      	add	sp, #28
 8007e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e8a:	4992      	ldr	r1, [pc, #584]	@ (80080d4 <__ieee754_rem_pio2f+0x2ac>)
 8007e8c:	f7f8 fd8a 	bl	80009a4 <__aeabi_fsub>
 8007e90:	4991      	ldr	r1, [pc, #580]	@ (80080d8 <__ieee754_rem_pio2f+0x2b0>)
 8007e92:	4606      	mov	r6, r0
 8007e94:	f7f8 fd86 	bl	80009a4 <__aeabi_fsub>
 8007e98:	4601      	mov	r1, r0
 8007e9a:	4605      	mov	r5, r0
 8007e9c:	4630      	mov	r0, r6
 8007e9e:	f7f8 fd81 	bl	80009a4 <__aeabi_fsub>
 8007ea2:	498d      	ldr	r1, [pc, #564]	@ (80080d8 <__ieee754_rem_pio2f+0x2b0>)
 8007ea4:	e7e8      	b.n	8007e78 <__ieee754_rem_pio2f+0x50>
 8007ea6:	f7f8 fd7f 	bl	80009a8 <__addsf3>
 8007eaa:	42bd      	cmp	r5, r7
 8007eac:	4606      	mov	r6, r0
 8007eae:	d00f      	beq.n	8007ed0 <__ieee754_rem_pio2f+0xa8>
 8007eb0:	4987      	ldr	r1, [pc, #540]	@ (80080d0 <__ieee754_rem_pio2f+0x2a8>)
 8007eb2:	f7f8 fd79 	bl	80009a8 <__addsf3>
 8007eb6:	4601      	mov	r1, r0
 8007eb8:	4605      	mov	r5, r0
 8007eba:	4630      	mov	r0, r6
 8007ebc:	f7f8 fd72 	bl	80009a4 <__aeabi_fsub>
 8007ec0:	4983      	ldr	r1, [pc, #524]	@ (80080d0 <__ieee754_rem_pio2f+0x2a8>)
 8007ec2:	f7f8 fd71 	bl	80009a8 <__addsf3>
 8007ec6:	6025      	str	r5, [r4, #0]
 8007ec8:	6060      	str	r0, [r4, #4]
 8007eca:	f04f 35ff 	mov.w	r5, #4294967295
 8007ece:	e7d8      	b.n	8007e82 <__ieee754_rem_pio2f+0x5a>
 8007ed0:	4980      	ldr	r1, [pc, #512]	@ (80080d4 <__ieee754_rem_pio2f+0x2ac>)
 8007ed2:	f7f8 fd69 	bl	80009a8 <__addsf3>
 8007ed6:	4980      	ldr	r1, [pc, #512]	@ (80080d8 <__ieee754_rem_pio2f+0x2b0>)
 8007ed8:	4606      	mov	r6, r0
 8007eda:	f7f8 fd65 	bl	80009a8 <__addsf3>
 8007ede:	4601      	mov	r1, r0
 8007ee0:	4605      	mov	r5, r0
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	f7f8 fd5e 	bl	80009a4 <__aeabi_fsub>
 8007ee8:	497b      	ldr	r1, [pc, #492]	@ (80080d8 <__ieee754_rem_pio2f+0x2b0>)
 8007eea:	e7ea      	b.n	8007ec2 <__ieee754_rem_pio2f+0x9a>
 8007eec:	4a7b      	ldr	r2, [pc, #492]	@ (80080dc <__ieee754_rem_pio2f+0x2b4>)
 8007eee:	4590      	cmp	r8, r2
 8007ef0:	f200 8095 	bhi.w	800801e <__ieee754_rem_pio2f+0x1f6>
 8007ef4:	f000 f8fe 	bl	80080f4 <fabsf>
 8007ef8:	4979      	ldr	r1, [pc, #484]	@ (80080e0 <__ieee754_rem_pio2f+0x2b8>)
 8007efa:	4606      	mov	r6, r0
 8007efc:	f7f8 fe5c 	bl	8000bb8 <__aeabi_fmul>
 8007f00:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8007f04:	f7f8 fd50 	bl	80009a8 <__addsf3>
 8007f08:	f7f9 f81c 	bl	8000f44 <__aeabi_f2iz>
 8007f0c:	4605      	mov	r5, r0
 8007f0e:	f7f8 fdff 	bl	8000b10 <__aeabi_i2f>
 8007f12:	496d      	ldr	r1, [pc, #436]	@ (80080c8 <__ieee754_rem_pio2f+0x2a0>)
 8007f14:	4681      	mov	r9, r0
 8007f16:	f7f8 fe4f 	bl	8000bb8 <__aeabi_fmul>
 8007f1a:	4601      	mov	r1, r0
 8007f1c:	4630      	mov	r0, r6
 8007f1e:	f7f8 fd41 	bl	80009a4 <__aeabi_fsub>
 8007f22:	496b      	ldr	r1, [pc, #428]	@ (80080d0 <__ieee754_rem_pio2f+0x2a8>)
 8007f24:	4607      	mov	r7, r0
 8007f26:	4648      	mov	r0, r9
 8007f28:	f7f8 fe46 	bl	8000bb8 <__aeabi_fmul>
 8007f2c:	2d1f      	cmp	r5, #31
 8007f2e:	4606      	mov	r6, r0
 8007f30:	dc0e      	bgt.n	8007f50 <__ieee754_rem_pio2f+0x128>
 8007f32:	4a6c      	ldr	r2, [pc, #432]	@ (80080e4 <__ieee754_rem_pio2f+0x2bc>)
 8007f34:	1e69      	subs	r1, r5, #1
 8007f36:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8007f3a:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 8007f3e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d004      	beq.n	8007f50 <__ieee754_rem_pio2f+0x128>
 8007f46:	4631      	mov	r1, r6
 8007f48:	4638      	mov	r0, r7
 8007f4a:	f7f8 fd2b 	bl	80009a4 <__aeabi_fsub>
 8007f4e:	e00b      	b.n	8007f68 <__ieee754_rem_pio2f+0x140>
 8007f50:	4631      	mov	r1, r6
 8007f52:	4638      	mov	r0, r7
 8007f54:	f7f8 fd26 	bl	80009a4 <__aeabi_fsub>
 8007f58:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8007f5c:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 8007f60:	2b08      	cmp	r3, #8
 8007f62:	ea4f 5be8 	mov.w	fp, r8, asr #23
 8007f66:	dc01      	bgt.n	8007f6c <__ieee754_rem_pio2f+0x144>
 8007f68:	6020      	str	r0, [r4, #0]
 8007f6a:	e026      	b.n	8007fba <__ieee754_rem_pio2f+0x192>
 8007f6c:	4959      	ldr	r1, [pc, #356]	@ (80080d4 <__ieee754_rem_pio2f+0x2ac>)
 8007f6e:	4648      	mov	r0, r9
 8007f70:	f7f8 fe22 	bl	8000bb8 <__aeabi_fmul>
 8007f74:	4606      	mov	r6, r0
 8007f76:	4601      	mov	r1, r0
 8007f78:	4638      	mov	r0, r7
 8007f7a:	f7f8 fd13 	bl	80009a4 <__aeabi_fsub>
 8007f7e:	4601      	mov	r1, r0
 8007f80:	4680      	mov	r8, r0
 8007f82:	4638      	mov	r0, r7
 8007f84:	f7f8 fd0e 	bl	80009a4 <__aeabi_fsub>
 8007f88:	4631      	mov	r1, r6
 8007f8a:	f7f8 fd0b 	bl	80009a4 <__aeabi_fsub>
 8007f8e:	4606      	mov	r6, r0
 8007f90:	4951      	ldr	r1, [pc, #324]	@ (80080d8 <__ieee754_rem_pio2f+0x2b0>)
 8007f92:	4648      	mov	r0, r9
 8007f94:	f7f8 fe10 	bl	8000bb8 <__aeabi_fmul>
 8007f98:	4631      	mov	r1, r6
 8007f9a:	f7f8 fd03 	bl	80009a4 <__aeabi_fsub>
 8007f9e:	4601      	mov	r1, r0
 8007fa0:	4606      	mov	r6, r0
 8007fa2:	4640      	mov	r0, r8
 8007fa4:	f7f8 fcfe 	bl	80009a4 <__aeabi_fsub>
 8007fa8:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8007fac:	ebab 0b03 	sub.w	fp, fp, r3
 8007fb0:	f1bb 0f19 	cmp.w	fp, #25
 8007fb4:	dc18      	bgt.n	8007fe8 <__ieee754_rem_pio2f+0x1c0>
 8007fb6:	4647      	mov	r7, r8
 8007fb8:	6020      	str	r0, [r4, #0]
 8007fba:	f8d4 8000 	ldr.w	r8, [r4]
 8007fbe:	4638      	mov	r0, r7
 8007fc0:	4641      	mov	r1, r8
 8007fc2:	f7f8 fcef 	bl	80009a4 <__aeabi_fsub>
 8007fc6:	4631      	mov	r1, r6
 8007fc8:	f7f8 fcec 	bl	80009a4 <__aeabi_fsub>
 8007fcc:	f1ba 0f00 	cmp.w	sl, #0
 8007fd0:	6060      	str	r0, [r4, #4]
 8007fd2:	f6bf af56 	bge.w	8007e82 <__ieee754_rem_pio2f+0x5a>
 8007fd6:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 8007fda:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8007fde:	f8c4 8000 	str.w	r8, [r4]
 8007fe2:	6060      	str	r0, [r4, #4]
 8007fe4:	426d      	negs	r5, r5
 8007fe6:	e74c      	b.n	8007e82 <__ieee754_rem_pio2f+0x5a>
 8007fe8:	493f      	ldr	r1, [pc, #252]	@ (80080e8 <__ieee754_rem_pio2f+0x2c0>)
 8007fea:	4648      	mov	r0, r9
 8007fec:	f7f8 fde4 	bl	8000bb8 <__aeabi_fmul>
 8007ff0:	4606      	mov	r6, r0
 8007ff2:	4601      	mov	r1, r0
 8007ff4:	4640      	mov	r0, r8
 8007ff6:	f7f8 fcd5 	bl	80009a4 <__aeabi_fsub>
 8007ffa:	4601      	mov	r1, r0
 8007ffc:	4607      	mov	r7, r0
 8007ffe:	4640      	mov	r0, r8
 8008000:	f7f8 fcd0 	bl	80009a4 <__aeabi_fsub>
 8008004:	4631      	mov	r1, r6
 8008006:	f7f8 fccd 	bl	80009a4 <__aeabi_fsub>
 800800a:	4606      	mov	r6, r0
 800800c:	4937      	ldr	r1, [pc, #220]	@ (80080ec <__ieee754_rem_pio2f+0x2c4>)
 800800e:	4648      	mov	r0, r9
 8008010:	f7f8 fdd2 	bl	8000bb8 <__aeabi_fmul>
 8008014:	4631      	mov	r1, r6
 8008016:	f7f8 fcc5 	bl	80009a4 <__aeabi_fsub>
 800801a:	4606      	mov	r6, r0
 800801c:	e793      	b.n	8007f46 <__ieee754_rem_pio2f+0x11e>
 800801e:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8008022:	d305      	bcc.n	8008030 <__ieee754_rem_pio2f+0x208>
 8008024:	4601      	mov	r1, r0
 8008026:	f7f8 fcbd 	bl	80009a4 <__aeabi_fsub>
 800802a:	6060      	str	r0, [r4, #4]
 800802c:	6020      	str	r0, [r4, #0]
 800802e:	e708      	b.n	8007e42 <__ieee754_rem_pio2f+0x1a>
 8008030:	ea4f 56e8 	mov.w	r6, r8, asr #23
 8008034:	3e86      	subs	r6, #134	@ 0x86
 8008036:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 800803a:	4640      	mov	r0, r8
 800803c:	f7f8 ff82 	bl	8000f44 <__aeabi_f2iz>
 8008040:	f7f8 fd66 	bl	8000b10 <__aeabi_i2f>
 8008044:	4601      	mov	r1, r0
 8008046:	9003      	str	r0, [sp, #12]
 8008048:	4640      	mov	r0, r8
 800804a:	f7f8 fcab 	bl	80009a4 <__aeabi_fsub>
 800804e:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8008052:	f7f8 fdb1 	bl	8000bb8 <__aeabi_fmul>
 8008056:	4607      	mov	r7, r0
 8008058:	f7f8 ff74 	bl	8000f44 <__aeabi_f2iz>
 800805c:	f7f8 fd58 	bl	8000b10 <__aeabi_i2f>
 8008060:	4601      	mov	r1, r0
 8008062:	9004      	str	r0, [sp, #16]
 8008064:	4605      	mov	r5, r0
 8008066:	4638      	mov	r0, r7
 8008068:	f7f8 fc9c 	bl	80009a4 <__aeabi_fsub>
 800806c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8008070:	f7f8 fda2 	bl	8000bb8 <__aeabi_fmul>
 8008074:	2100      	movs	r1, #0
 8008076:	9005      	str	r0, [sp, #20]
 8008078:	f7f8 ff32 	bl	8000ee0 <__aeabi_fcmpeq>
 800807c:	b1f0      	cbz	r0, 80080bc <__ieee754_rem_pio2f+0x294>
 800807e:	2100      	movs	r1, #0
 8008080:	4628      	mov	r0, r5
 8008082:	f7f8 ff2d 	bl	8000ee0 <__aeabi_fcmpeq>
 8008086:	2800      	cmp	r0, #0
 8008088:	bf14      	ite	ne
 800808a:	2301      	movne	r3, #1
 800808c:	2302      	moveq	r3, #2
 800808e:	4a18      	ldr	r2, [pc, #96]	@ (80080f0 <__ieee754_rem_pio2f+0x2c8>)
 8008090:	4621      	mov	r1, r4
 8008092:	9201      	str	r2, [sp, #4]
 8008094:	2202      	movs	r2, #2
 8008096:	a803      	add	r0, sp, #12
 8008098:	9200      	str	r2, [sp, #0]
 800809a:	4632      	mov	r2, r6
 800809c:	f000 f82e 	bl	80080fc <__kernel_rem_pio2f>
 80080a0:	f1ba 0f00 	cmp.w	sl, #0
 80080a4:	4605      	mov	r5, r0
 80080a6:	f6bf aeec 	bge.w	8007e82 <__ieee754_rem_pio2f+0x5a>
 80080aa:	6823      	ldr	r3, [r4, #0]
 80080ac:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80080b0:	6023      	str	r3, [r4, #0]
 80080b2:	6863      	ldr	r3, [r4, #4]
 80080b4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80080b8:	6063      	str	r3, [r4, #4]
 80080ba:	e793      	b.n	8007fe4 <__ieee754_rem_pio2f+0x1bc>
 80080bc:	2303      	movs	r3, #3
 80080be:	e7e6      	b.n	800808e <__ieee754_rem_pio2f+0x266>
 80080c0:	3f490fd8 	.word	0x3f490fd8
 80080c4:	4016cbe3 	.word	0x4016cbe3
 80080c8:	3fc90f80 	.word	0x3fc90f80
 80080cc:	3fc90fd0 	.word	0x3fc90fd0
 80080d0:	37354443 	.word	0x37354443
 80080d4:	37354400 	.word	0x37354400
 80080d8:	2e85a308 	.word	0x2e85a308
 80080dc:	43490f80 	.word	0x43490f80
 80080e0:	3f22f984 	.word	0x3f22f984
 80080e4:	08008be0 	.word	0x08008be0
 80080e8:	2e85a300 	.word	0x2e85a300
 80080ec:	248d3132 	.word	0x248d3132
 80080f0:	08008c60 	.word	0x08008c60

080080f4 <fabsf>:
 80080f4:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80080f8:	4770      	bx	lr
	...

080080fc <__kernel_rem_pio2f>:
 80080fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008100:	b0db      	sub	sp, #364	@ 0x16c
 8008102:	9202      	str	r2, [sp, #8]
 8008104:	9304      	str	r3, [sp, #16]
 8008106:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 8008108:	4bac      	ldr	r3, [pc, #688]	@ (80083bc <__kernel_rem_pio2f+0x2c0>)
 800810a:	9005      	str	r0, [sp, #20]
 800810c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008110:	9100      	str	r1, [sp, #0]
 8008112:	9301      	str	r3, [sp, #4]
 8008114:	9b04      	ldr	r3, [sp, #16]
 8008116:	3b01      	subs	r3, #1
 8008118:	9303      	str	r3, [sp, #12]
 800811a:	9b02      	ldr	r3, [sp, #8]
 800811c:	1d1a      	adds	r2, r3, #4
 800811e:	f2c0 8099 	blt.w	8008254 <__kernel_rem_pio2f+0x158>
 8008122:	1edc      	subs	r4, r3, #3
 8008124:	bf48      	it	mi
 8008126:	1d1c      	addmi	r4, r3, #4
 8008128:	10e4      	asrs	r4, r4, #3
 800812a:	2500      	movs	r5, #0
 800812c:	f04f 0b00 	mov.w	fp, #0
 8008130:	1c67      	adds	r7, r4, #1
 8008132:	00fb      	lsls	r3, r7, #3
 8008134:	9306      	str	r3, [sp, #24]
 8008136:	9b02      	ldr	r3, [sp, #8]
 8008138:	9a03      	ldr	r2, [sp, #12]
 800813a:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800813e:	9b01      	ldr	r3, [sp, #4]
 8008140:	eba4 0802 	sub.w	r8, r4, r2
 8008144:	eb03 0902 	add.w	r9, r3, r2
 8008148:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800814a:	ae1e      	add	r6, sp, #120	@ 0x78
 800814c:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8008150:	454d      	cmp	r5, r9
 8008152:	f340 8081 	ble.w	8008258 <__kernel_rem_pio2f+0x15c>
 8008156:	9a04      	ldr	r2, [sp, #16]
 8008158:	ab1e      	add	r3, sp, #120	@ 0x78
 800815a:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800815e:	f04f 0900 	mov.w	r9, #0
 8008162:	2300      	movs	r3, #0
 8008164:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8008168:	9a01      	ldr	r2, [sp, #4]
 800816a:	4591      	cmp	r9, r2
 800816c:	f340 809a 	ble.w	80082a4 <__kernel_rem_pio2f+0x1a8>
 8008170:	4613      	mov	r3, r2
 8008172:	aa0a      	add	r2, sp, #40	@ 0x28
 8008174:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008178:	9308      	str	r3, [sp, #32]
 800817a:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800817c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008180:	9c01      	ldr	r4, [sp, #4]
 8008182:	9307      	str	r3, [sp, #28]
 8008184:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8008188:	4646      	mov	r6, r8
 800818a:	4625      	mov	r5, r4
 800818c:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 8008190:	ab5a      	add	r3, sp, #360	@ 0x168
 8008192:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008196:	f853 bc50 	ldr.w	fp, [r3, #-80]
 800819a:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 800819e:	2d00      	cmp	r5, #0
 80081a0:	f300 8085 	bgt.w	80082ae <__kernel_rem_pio2f+0x1b2>
 80081a4:	4639      	mov	r1, r7
 80081a6:	4658      	mov	r0, fp
 80081a8:	f000 fa46 	bl	8008638 <scalbnf>
 80081ac:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 80081b0:	4605      	mov	r5, r0
 80081b2:	f7f8 fd01 	bl	8000bb8 <__aeabi_fmul>
 80081b6:	f000 fa8b 	bl	80086d0 <floorf>
 80081ba:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 80081be:	f7f8 fcfb 	bl	8000bb8 <__aeabi_fmul>
 80081c2:	4601      	mov	r1, r0
 80081c4:	4628      	mov	r0, r5
 80081c6:	f7f8 fbed 	bl	80009a4 <__aeabi_fsub>
 80081ca:	4605      	mov	r5, r0
 80081cc:	f7f8 feba 	bl	8000f44 <__aeabi_f2iz>
 80081d0:	4606      	mov	r6, r0
 80081d2:	f7f8 fc9d 	bl	8000b10 <__aeabi_i2f>
 80081d6:	4601      	mov	r1, r0
 80081d8:	4628      	mov	r0, r5
 80081da:	f7f8 fbe3 	bl	80009a4 <__aeabi_fsub>
 80081de:	2f00      	cmp	r7, #0
 80081e0:	4681      	mov	r9, r0
 80081e2:	f340 8081 	ble.w	80082e8 <__kernel_rem_pio2f+0x1ec>
 80081e6:	1e62      	subs	r2, r4, #1
 80081e8:	ab0a      	add	r3, sp, #40	@ 0x28
 80081ea:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 80081ee:	f1c7 0108 	rsb	r1, r7, #8
 80081f2:	fa45 f301 	asr.w	r3, r5, r1
 80081f6:	441e      	add	r6, r3
 80081f8:	408b      	lsls	r3, r1
 80081fa:	1aed      	subs	r5, r5, r3
 80081fc:	ab0a      	add	r3, sp, #40	@ 0x28
 80081fe:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008202:	f1c7 0307 	rsb	r3, r7, #7
 8008206:	411d      	asrs	r5, r3
 8008208:	2d00      	cmp	r5, #0
 800820a:	dd7a      	ble.n	8008302 <__kernel_rem_pio2f+0x206>
 800820c:	2200      	movs	r2, #0
 800820e:	4692      	mov	sl, r2
 8008210:	3601      	adds	r6, #1
 8008212:	4294      	cmp	r4, r2
 8008214:	f300 80aa 	bgt.w	800836c <__kernel_rem_pio2f+0x270>
 8008218:	2f00      	cmp	r7, #0
 800821a:	dd05      	ble.n	8008228 <__kernel_rem_pio2f+0x12c>
 800821c:	2f01      	cmp	r7, #1
 800821e:	f000 80b6 	beq.w	800838e <__kernel_rem_pio2f+0x292>
 8008222:	2f02      	cmp	r7, #2
 8008224:	f000 80bd 	beq.w	80083a2 <__kernel_rem_pio2f+0x2a6>
 8008228:	2d02      	cmp	r5, #2
 800822a:	d16a      	bne.n	8008302 <__kernel_rem_pio2f+0x206>
 800822c:	4649      	mov	r1, r9
 800822e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008232:	f7f8 fbb7 	bl	80009a4 <__aeabi_fsub>
 8008236:	4681      	mov	r9, r0
 8008238:	f1ba 0f00 	cmp.w	sl, #0
 800823c:	d061      	beq.n	8008302 <__kernel_rem_pio2f+0x206>
 800823e:	4639      	mov	r1, r7
 8008240:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008244:	f000 f9f8 	bl	8008638 <scalbnf>
 8008248:	4601      	mov	r1, r0
 800824a:	4648      	mov	r0, r9
 800824c:	f7f8 fbaa 	bl	80009a4 <__aeabi_fsub>
 8008250:	4681      	mov	r9, r0
 8008252:	e056      	b.n	8008302 <__kernel_rem_pio2f+0x206>
 8008254:	2400      	movs	r4, #0
 8008256:	e768      	b.n	800812a <__kernel_rem_pio2f+0x2e>
 8008258:	eb18 0f05 	cmn.w	r8, r5
 800825c:	d407      	bmi.n	800826e <__kernel_rem_pio2f+0x172>
 800825e:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8008262:	f7f8 fc55 	bl	8000b10 <__aeabi_i2f>
 8008266:	f846 0b04 	str.w	r0, [r6], #4
 800826a:	3501      	adds	r5, #1
 800826c:	e770      	b.n	8008150 <__kernel_rem_pio2f+0x54>
 800826e:	4658      	mov	r0, fp
 8008270:	e7f9      	b.n	8008266 <__kernel_rem_pio2f+0x16a>
 8008272:	9307      	str	r3, [sp, #28]
 8008274:	9b05      	ldr	r3, [sp, #20]
 8008276:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 800827a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800827e:	f7f8 fc9b 	bl	8000bb8 <__aeabi_fmul>
 8008282:	4601      	mov	r1, r0
 8008284:	4630      	mov	r0, r6
 8008286:	f7f8 fb8f 	bl	80009a8 <__addsf3>
 800828a:	4606      	mov	r6, r0
 800828c:	9b07      	ldr	r3, [sp, #28]
 800828e:	f108 0801 	add.w	r8, r8, #1
 8008292:	9a03      	ldr	r2, [sp, #12]
 8008294:	4590      	cmp	r8, r2
 8008296:	ddec      	ble.n	8008272 <__kernel_rem_pio2f+0x176>
 8008298:	f84a 6b04 	str.w	r6, [sl], #4
 800829c:	f109 0901 	add.w	r9, r9, #1
 80082a0:	3504      	adds	r5, #4
 80082a2:	e761      	b.n	8008168 <__kernel_rem_pio2f+0x6c>
 80082a4:	46ab      	mov	fp, r5
 80082a6:	461e      	mov	r6, r3
 80082a8:	f04f 0800 	mov.w	r8, #0
 80082ac:	e7f1      	b.n	8008292 <__kernel_rem_pio2f+0x196>
 80082ae:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 80082b2:	4658      	mov	r0, fp
 80082b4:	f7f8 fc80 	bl	8000bb8 <__aeabi_fmul>
 80082b8:	f7f8 fe44 	bl	8000f44 <__aeabi_f2iz>
 80082bc:	f7f8 fc28 	bl	8000b10 <__aeabi_i2f>
 80082c0:	4649      	mov	r1, r9
 80082c2:	9009      	str	r0, [sp, #36]	@ 0x24
 80082c4:	f7f8 fc78 	bl	8000bb8 <__aeabi_fmul>
 80082c8:	4601      	mov	r1, r0
 80082ca:	4658      	mov	r0, fp
 80082cc:	f7f8 fb6a 	bl	80009a4 <__aeabi_fsub>
 80082d0:	f7f8 fe38 	bl	8000f44 <__aeabi_f2iz>
 80082d4:	3d01      	subs	r5, #1
 80082d6:	f846 0b04 	str.w	r0, [r6], #4
 80082da:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 80082de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80082e0:	f7f8 fb62 	bl	80009a8 <__addsf3>
 80082e4:	4683      	mov	fp, r0
 80082e6:	e75a      	b.n	800819e <__kernel_rem_pio2f+0xa2>
 80082e8:	d105      	bne.n	80082f6 <__kernel_rem_pio2f+0x1fa>
 80082ea:	1e63      	subs	r3, r4, #1
 80082ec:	aa0a      	add	r2, sp, #40	@ 0x28
 80082ee:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80082f2:	11ed      	asrs	r5, r5, #7
 80082f4:	e788      	b.n	8008208 <__kernel_rem_pio2f+0x10c>
 80082f6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80082fa:	f7f8 fe0f 	bl	8000f1c <__aeabi_fcmpge>
 80082fe:	4605      	mov	r5, r0
 8008300:	bb90      	cbnz	r0, 8008368 <__kernel_rem_pio2f+0x26c>
 8008302:	2100      	movs	r1, #0
 8008304:	4648      	mov	r0, r9
 8008306:	f7f8 fdeb 	bl	8000ee0 <__aeabi_fcmpeq>
 800830a:	2800      	cmp	r0, #0
 800830c:	f000 8090 	beq.w	8008430 <__kernel_rem_pio2f+0x334>
 8008310:	2200      	movs	r2, #0
 8008312:	1e63      	subs	r3, r4, #1
 8008314:	9901      	ldr	r1, [sp, #4]
 8008316:	428b      	cmp	r3, r1
 8008318:	da4a      	bge.n	80083b0 <__kernel_rem_pio2f+0x2b4>
 800831a:	2a00      	cmp	r2, #0
 800831c:	d076      	beq.n	800840c <__kernel_rem_pio2f+0x310>
 800831e:	3c01      	subs	r4, #1
 8008320:	ab0a      	add	r3, sp, #40	@ 0x28
 8008322:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008326:	3f08      	subs	r7, #8
 8008328:	2b00      	cmp	r3, #0
 800832a:	d0f8      	beq.n	800831e <__kernel_rem_pio2f+0x222>
 800832c:	4639      	mov	r1, r7
 800832e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008332:	f000 f981 	bl	8008638 <scalbnf>
 8008336:	46a2      	mov	sl, r4
 8008338:	4607      	mov	r7, r0
 800833a:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 800833e:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 8008342:	f1ba 0f00 	cmp.w	sl, #0
 8008346:	f280 80a1 	bge.w	800848c <__kernel_rem_pio2f+0x390>
 800834a:	4627      	mov	r7, r4
 800834c:	2200      	movs	r2, #0
 800834e:	2f00      	cmp	r7, #0
 8008350:	f2c0 80cb 	blt.w	80084ea <__kernel_rem_pio2f+0x3ee>
 8008354:	a946      	add	r1, sp, #280	@ 0x118
 8008356:	4690      	mov	r8, r2
 8008358:	f04f 0a00 	mov.w	sl, #0
 800835c:	4b18      	ldr	r3, [pc, #96]	@ (80083c0 <__kernel_rem_pio2f+0x2c4>)
 800835e:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8008362:	eba4 0907 	sub.w	r9, r4, r7
 8008366:	e0b4      	b.n	80084d2 <__kernel_rem_pio2f+0x3d6>
 8008368:	2502      	movs	r5, #2
 800836a:	e74f      	b.n	800820c <__kernel_rem_pio2f+0x110>
 800836c:	f858 3b04 	ldr.w	r3, [r8], #4
 8008370:	f1ba 0f00 	cmp.w	sl, #0
 8008374:	d108      	bne.n	8008388 <__kernel_rem_pio2f+0x28c>
 8008376:	b123      	cbz	r3, 8008382 <__kernel_rem_pio2f+0x286>
 8008378:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800837c:	f848 3c04 	str.w	r3, [r8, #-4]
 8008380:	2301      	movs	r3, #1
 8008382:	469a      	mov	sl, r3
 8008384:	3201      	adds	r2, #1
 8008386:	e744      	b.n	8008212 <__kernel_rem_pio2f+0x116>
 8008388:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800838c:	e7f6      	b.n	800837c <__kernel_rem_pio2f+0x280>
 800838e:	1e62      	subs	r2, r4, #1
 8008390:	ab0a      	add	r3, sp, #40	@ 0x28
 8008392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008396:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800839a:	a90a      	add	r1, sp, #40	@ 0x28
 800839c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80083a0:	e742      	b.n	8008228 <__kernel_rem_pio2f+0x12c>
 80083a2:	1e62      	subs	r2, r4, #1
 80083a4:	ab0a      	add	r3, sp, #40	@ 0x28
 80083a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80083ae:	e7f4      	b.n	800839a <__kernel_rem_pio2f+0x29e>
 80083b0:	a90a      	add	r1, sp, #40	@ 0x28
 80083b2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80083b6:	3b01      	subs	r3, #1
 80083b8:	430a      	orrs	r2, r1
 80083ba:	e7ab      	b.n	8008314 <__kernel_rem_pio2f+0x218>
 80083bc:	08008fa4 	.word	0x08008fa4
 80083c0:	08008f78 	.word	0x08008f78
 80083c4:	3301      	adds	r3, #1
 80083c6:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80083ca:	2900      	cmp	r1, #0
 80083cc:	d0fa      	beq.n	80083c4 <__kernel_rem_pio2f+0x2c8>
 80083ce:	9a04      	ldr	r2, [sp, #16]
 80083d0:	a91e      	add	r1, sp, #120	@ 0x78
 80083d2:	18a2      	adds	r2, r4, r2
 80083d4:	1c66      	adds	r6, r4, #1
 80083d6:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 80083da:	441c      	add	r4, r3
 80083dc:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 80083e0:	42b4      	cmp	r4, r6
 80083e2:	f6ff aecf 	blt.w	8008184 <__kernel_rem_pio2f+0x88>
 80083e6:	9b07      	ldr	r3, [sp, #28]
 80083e8:	46ab      	mov	fp, r5
 80083ea:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80083ee:	f7f8 fb8f 	bl	8000b10 <__aeabi_i2f>
 80083f2:	f04f 0a00 	mov.w	sl, #0
 80083f6:	f04f 0800 	mov.w	r8, #0
 80083fa:	6028      	str	r0, [r5, #0]
 80083fc:	9b03      	ldr	r3, [sp, #12]
 80083fe:	459a      	cmp	sl, r3
 8008400:	dd07      	ble.n	8008412 <__kernel_rem_pio2f+0x316>
 8008402:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 8008406:	3504      	adds	r5, #4
 8008408:	3601      	adds	r6, #1
 800840a:	e7e9      	b.n	80083e0 <__kernel_rem_pio2f+0x2e4>
 800840c:	2301      	movs	r3, #1
 800840e:	9a08      	ldr	r2, [sp, #32]
 8008410:	e7d9      	b.n	80083c6 <__kernel_rem_pio2f+0x2ca>
 8008412:	9b05      	ldr	r3, [sp, #20]
 8008414:	f85b 0904 	ldr.w	r0, [fp], #-4
 8008418:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800841c:	f7f8 fbcc 	bl	8000bb8 <__aeabi_fmul>
 8008420:	4601      	mov	r1, r0
 8008422:	4640      	mov	r0, r8
 8008424:	f7f8 fac0 	bl	80009a8 <__addsf3>
 8008428:	f10a 0a01 	add.w	sl, sl, #1
 800842c:	4680      	mov	r8, r0
 800842e:	e7e5      	b.n	80083fc <__kernel_rem_pio2f+0x300>
 8008430:	9b06      	ldr	r3, [sp, #24]
 8008432:	9a02      	ldr	r2, [sp, #8]
 8008434:	4648      	mov	r0, r9
 8008436:	1a99      	subs	r1, r3, r2
 8008438:	f000 f8fe 	bl	8008638 <scalbnf>
 800843c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8008440:	4680      	mov	r8, r0
 8008442:	f7f8 fd6b 	bl	8000f1c <__aeabi_fcmpge>
 8008446:	b1f8      	cbz	r0, 8008488 <__kernel_rem_pio2f+0x38c>
 8008448:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 800844c:	4640      	mov	r0, r8
 800844e:	f7f8 fbb3 	bl	8000bb8 <__aeabi_fmul>
 8008452:	f7f8 fd77 	bl	8000f44 <__aeabi_f2iz>
 8008456:	f7f8 fb5b 	bl	8000b10 <__aeabi_i2f>
 800845a:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800845e:	4681      	mov	r9, r0
 8008460:	f7f8 fbaa 	bl	8000bb8 <__aeabi_fmul>
 8008464:	4601      	mov	r1, r0
 8008466:	4640      	mov	r0, r8
 8008468:	f7f8 fa9c 	bl	80009a4 <__aeabi_fsub>
 800846c:	f7f8 fd6a 	bl	8000f44 <__aeabi_f2iz>
 8008470:	ab0a      	add	r3, sp, #40	@ 0x28
 8008472:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008476:	4648      	mov	r0, r9
 8008478:	3401      	adds	r4, #1
 800847a:	3708      	adds	r7, #8
 800847c:	f7f8 fd62 	bl	8000f44 <__aeabi_f2iz>
 8008480:	ab0a      	add	r3, sp, #40	@ 0x28
 8008482:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008486:	e751      	b.n	800832c <__kernel_rem_pio2f+0x230>
 8008488:	4640      	mov	r0, r8
 800848a:	e7f7      	b.n	800847c <__kernel_rem_pio2f+0x380>
 800848c:	ab0a      	add	r3, sp, #40	@ 0x28
 800848e:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8008492:	f7f8 fb3d 	bl	8000b10 <__aeabi_i2f>
 8008496:	4639      	mov	r1, r7
 8008498:	f7f8 fb8e 	bl	8000bb8 <__aeabi_fmul>
 800849c:	4649      	mov	r1, r9
 800849e:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 80084a2:	4638      	mov	r0, r7
 80084a4:	f7f8 fb88 	bl	8000bb8 <__aeabi_fmul>
 80084a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084ac:	4607      	mov	r7, r0
 80084ae:	e748      	b.n	8008342 <__kernel_rem_pio2f+0x246>
 80084b0:	f853 0b04 	ldr.w	r0, [r3], #4
 80084b4:	f85b 1b04 	ldr.w	r1, [fp], #4
 80084b8:	9203      	str	r2, [sp, #12]
 80084ba:	9302      	str	r3, [sp, #8]
 80084bc:	f7f8 fb7c 	bl	8000bb8 <__aeabi_fmul>
 80084c0:	4601      	mov	r1, r0
 80084c2:	4640      	mov	r0, r8
 80084c4:	f7f8 fa70 	bl	80009a8 <__addsf3>
 80084c8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80084cc:	4680      	mov	r8, r0
 80084ce:	f10a 0a01 	add.w	sl, sl, #1
 80084d2:	9901      	ldr	r1, [sp, #4]
 80084d4:	458a      	cmp	sl, r1
 80084d6:	dc01      	bgt.n	80084dc <__kernel_rem_pio2f+0x3e0>
 80084d8:	45ca      	cmp	sl, r9
 80084da:	dde9      	ble.n	80084b0 <__kernel_rem_pio2f+0x3b4>
 80084dc:	ab5a      	add	r3, sp, #360	@ 0x168
 80084de:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 80084e2:	f849 8ca0 	str.w	r8, [r9, #-160]
 80084e6:	3f01      	subs	r7, #1
 80084e8:	e731      	b.n	800834e <__kernel_rem_pio2f+0x252>
 80084ea:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 80084ec:	2b02      	cmp	r3, #2
 80084ee:	dc07      	bgt.n	8008500 <__kernel_rem_pio2f+0x404>
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	dc4e      	bgt.n	8008592 <__kernel_rem_pio2f+0x496>
 80084f4:	d02e      	beq.n	8008554 <__kernel_rem_pio2f+0x458>
 80084f6:	f006 0007 	and.w	r0, r6, #7
 80084fa:	b05b      	add	sp, #364	@ 0x16c
 80084fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008500:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8008502:	2b03      	cmp	r3, #3
 8008504:	d1f7      	bne.n	80084f6 <__kernel_rem_pio2f+0x3fa>
 8008506:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 800850a:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 800850e:	46b8      	mov	r8, r7
 8008510:	46a2      	mov	sl, r4
 8008512:	f1ba 0f00 	cmp.w	sl, #0
 8008516:	dc49      	bgt.n	80085ac <__kernel_rem_pio2f+0x4b0>
 8008518:	46a1      	mov	r9, r4
 800851a:	f1b9 0f01 	cmp.w	r9, #1
 800851e:	dc60      	bgt.n	80085e2 <__kernel_rem_pio2f+0x4e6>
 8008520:	2000      	movs	r0, #0
 8008522:	2c01      	cmp	r4, #1
 8008524:	dc76      	bgt.n	8008614 <__kernel_rem_pio2f+0x518>
 8008526:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8008528:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 800852a:	2d00      	cmp	r5, #0
 800852c:	d178      	bne.n	8008620 <__kernel_rem_pio2f+0x524>
 800852e:	9900      	ldr	r1, [sp, #0]
 8008530:	600a      	str	r2, [r1, #0]
 8008532:	460a      	mov	r2, r1
 8008534:	604b      	str	r3, [r1, #4]
 8008536:	6090      	str	r0, [r2, #8]
 8008538:	e7dd      	b.n	80084f6 <__kernel_rem_pio2f+0x3fa>
 800853a:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800853e:	f7f8 fa33 	bl	80009a8 <__addsf3>
 8008542:	3c01      	subs	r4, #1
 8008544:	2c00      	cmp	r4, #0
 8008546:	daf8      	bge.n	800853a <__kernel_rem_pio2f+0x43e>
 8008548:	b10d      	cbz	r5, 800854e <__kernel_rem_pio2f+0x452>
 800854a:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800854e:	9b00      	ldr	r3, [sp, #0]
 8008550:	6018      	str	r0, [r3, #0]
 8008552:	e7d0      	b.n	80084f6 <__kernel_rem_pio2f+0x3fa>
 8008554:	2000      	movs	r0, #0
 8008556:	af32      	add	r7, sp, #200	@ 0xc8
 8008558:	e7f4      	b.n	8008544 <__kernel_rem_pio2f+0x448>
 800855a:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 800855e:	f7f8 fa23 	bl	80009a8 <__addsf3>
 8008562:	f108 38ff 	add.w	r8, r8, #4294967295
 8008566:	f1b8 0f00 	cmp.w	r8, #0
 800856a:	daf6      	bge.n	800855a <__kernel_rem_pio2f+0x45e>
 800856c:	b1ad      	cbz	r5, 800859a <__kernel_rem_pio2f+0x49e>
 800856e:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8008572:	9a00      	ldr	r2, [sp, #0]
 8008574:	4601      	mov	r1, r0
 8008576:	6013      	str	r3, [r2, #0]
 8008578:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 800857a:	f7f8 fa13 	bl	80009a4 <__aeabi_fsub>
 800857e:	f04f 0801 	mov.w	r8, #1
 8008582:	4544      	cmp	r4, r8
 8008584:	da0b      	bge.n	800859e <__kernel_rem_pio2f+0x4a2>
 8008586:	b10d      	cbz	r5, 800858c <__kernel_rem_pio2f+0x490>
 8008588:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800858c:	9b00      	ldr	r3, [sp, #0]
 800858e:	6058      	str	r0, [r3, #4]
 8008590:	e7b1      	b.n	80084f6 <__kernel_rem_pio2f+0x3fa>
 8008592:	46a0      	mov	r8, r4
 8008594:	2000      	movs	r0, #0
 8008596:	af32      	add	r7, sp, #200	@ 0xc8
 8008598:	e7e5      	b.n	8008566 <__kernel_rem_pio2f+0x46a>
 800859a:	4603      	mov	r3, r0
 800859c:	e7e9      	b.n	8008572 <__kernel_rem_pio2f+0x476>
 800859e:	f857 1f04 	ldr.w	r1, [r7, #4]!
 80085a2:	f7f8 fa01 	bl	80009a8 <__addsf3>
 80085a6:	f108 0801 	add.w	r8, r8, #1
 80085aa:	e7ea      	b.n	8008582 <__kernel_rem_pio2f+0x486>
 80085ac:	f8d8 3000 	ldr.w	r3, [r8]
 80085b0:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80085b4:	4619      	mov	r1, r3
 80085b6:	4610      	mov	r0, r2
 80085b8:	9302      	str	r3, [sp, #8]
 80085ba:	9201      	str	r2, [sp, #4]
 80085bc:	f7f8 f9f4 	bl	80009a8 <__addsf3>
 80085c0:	9a01      	ldr	r2, [sp, #4]
 80085c2:	4601      	mov	r1, r0
 80085c4:	4681      	mov	r9, r0
 80085c6:	4610      	mov	r0, r2
 80085c8:	f7f8 f9ec 	bl	80009a4 <__aeabi_fsub>
 80085cc:	9b02      	ldr	r3, [sp, #8]
 80085ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80085d2:	4619      	mov	r1, r3
 80085d4:	f7f8 f9e8 	bl	80009a8 <__addsf3>
 80085d8:	f848 0904 	str.w	r0, [r8], #-4
 80085dc:	f8c8 9000 	str.w	r9, [r8]
 80085e0:	e797      	b.n	8008512 <__kernel_rem_pio2f+0x416>
 80085e2:	f857 3c04 	ldr.w	r3, [r7, #-4]
 80085e6:	f8d7 a000 	ldr.w	sl, [r7]
 80085ea:	4618      	mov	r0, r3
 80085ec:	4651      	mov	r1, sl
 80085ee:	9301      	str	r3, [sp, #4]
 80085f0:	f7f8 f9da 	bl	80009a8 <__addsf3>
 80085f4:	9b01      	ldr	r3, [sp, #4]
 80085f6:	4601      	mov	r1, r0
 80085f8:	4680      	mov	r8, r0
 80085fa:	4618      	mov	r0, r3
 80085fc:	f7f8 f9d2 	bl	80009a4 <__aeabi_fsub>
 8008600:	4651      	mov	r1, sl
 8008602:	f7f8 f9d1 	bl	80009a8 <__addsf3>
 8008606:	f847 0904 	str.w	r0, [r7], #-4
 800860a:	f109 39ff 	add.w	r9, r9, #4294967295
 800860e:	f8c7 8000 	str.w	r8, [r7]
 8008612:	e782      	b.n	800851a <__kernel_rem_pio2f+0x41e>
 8008614:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8008618:	f7f8 f9c6 	bl	80009a8 <__addsf3>
 800861c:	3c01      	subs	r4, #1
 800861e:	e780      	b.n	8008522 <__kernel_rem_pio2f+0x426>
 8008620:	9900      	ldr	r1, [sp, #0]
 8008622:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 8008626:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800862a:	600a      	str	r2, [r1, #0]
 800862c:	604b      	str	r3, [r1, #4]
 800862e:	460a      	mov	r2, r1
 8008630:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8008634:	e77f      	b.n	8008536 <__kernel_rem_pio2f+0x43a>
 8008636:	bf00      	nop

08008638 <scalbnf>:
 8008638:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800863c:	b538      	push	{r3, r4, r5, lr}
 800863e:	4603      	mov	r3, r0
 8008640:	460d      	mov	r5, r1
 8008642:	4604      	mov	r4, r0
 8008644:	d02e      	beq.n	80086a4 <scalbnf+0x6c>
 8008646:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800864a:	d304      	bcc.n	8008656 <scalbnf+0x1e>
 800864c:	4601      	mov	r1, r0
 800864e:	f7f8 f9ab 	bl	80009a8 <__addsf3>
 8008652:	4603      	mov	r3, r0
 8008654:	e026      	b.n	80086a4 <scalbnf+0x6c>
 8008656:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 800865a:	d118      	bne.n	800868e <scalbnf+0x56>
 800865c:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8008660:	f7f8 faaa 	bl	8000bb8 <__aeabi_fmul>
 8008664:	4a17      	ldr	r2, [pc, #92]	@ (80086c4 <scalbnf+0x8c>)
 8008666:	4603      	mov	r3, r0
 8008668:	4295      	cmp	r5, r2
 800866a:	db0c      	blt.n	8008686 <scalbnf+0x4e>
 800866c:	4604      	mov	r4, r0
 800866e:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8008672:	3a19      	subs	r2, #25
 8008674:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8008678:	428d      	cmp	r5, r1
 800867a:	dd0a      	ble.n	8008692 <scalbnf+0x5a>
 800867c:	4912      	ldr	r1, [pc, #72]	@ (80086c8 <scalbnf+0x90>)
 800867e:	4618      	mov	r0, r3
 8008680:	f361 001e 	bfi	r0, r1, #0, #31
 8008684:	e000      	b.n	8008688 <scalbnf+0x50>
 8008686:	4911      	ldr	r1, [pc, #68]	@ (80086cc <scalbnf+0x94>)
 8008688:	f7f8 fa96 	bl	8000bb8 <__aeabi_fmul>
 800868c:	e7e1      	b.n	8008652 <scalbnf+0x1a>
 800868e:	0dd2      	lsrs	r2, r2, #23
 8008690:	e7f0      	b.n	8008674 <scalbnf+0x3c>
 8008692:	1951      	adds	r1, r2, r5
 8008694:	29fe      	cmp	r1, #254	@ 0xfe
 8008696:	dcf1      	bgt.n	800867c <scalbnf+0x44>
 8008698:	2900      	cmp	r1, #0
 800869a:	dd05      	ble.n	80086a8 <scalbnf+0x70>
 800869c:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80086a0:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 80086a4:	4618      	mov	r0, r3
 80086a6:	bd38      	pop	{r3, r4, r5, pc}
 80086a8:	f111 0f16 	cmn.w	r1, #22
 80086ac:	da01      	bge.n	80086b2 <scalbnf+0x7a>
 80086ae:	4907      	ldr	r1, [pc, #28]	@ (80086cc <scalbnf+0x94>)
 80086b0:	e7e5      	b.n	800867e <scalbnf+0x46>
 80086b2:	f101 0019 	add.w	r0, r1, #25
 80086b6:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80086ba:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 80086be:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 80086c2:	e7e1      	b.n	8008688 <scalbnf+0x50>
 80086c4:	ffff3cb0 	.word	0xffff3cb0
 80086c8:	7149f2ca 	.word	0x7149f2ca
 80086cc:	0da24260 	.word	0x0da24260

080086d0 <floorf>:
 80086d0:	b570      	push	{r4, r5, r6, lr}
 80086d2:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 80086d6:	3d7f      	subs	r5, #127	@ 0x7f
 80086d8:	2d16      	cmp	r5, #22
 80086da:	4601      	mov	r1, r0
 80086dc:	4604      	mov	r4, r0
 80086de:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 80086e2:	dc26      	bgt.n	8008732 <floorf+0x62>
 80086e4:	2d00      	cmp	r5, #0
 80086e6:	da0f      	bge.n	8008708 <floorf+0x38>
 80086e8:	4917      	ldr	r1, [pc, #92]	@ (8008748 <floorf+0x78>)
 80086ea:	f7f8 f95d 	bl	80009a8 <__addsf3>
 80086ee:	2100      	movs	r1, #0
 80086f0:	f7f8 fc1e 	bl	8000f30 <__aeabi_fcmpgt>
 80086f4:	b130      	cbz	r0, 8008704 <floorf+0x34>
 80086f6:	2c00      	cmp	r4, #0
 80086f8:	da23      	bge.n	8008742 <floorf+0x72>
 80086fa:	2e00      	cmp	r6, #0
 80086fc:	4c13      	ldr	r4, [pc, #76]	@ (800874c <floorf+0x7c>)
 80086fe:	bf08      	it	eq
 8008700:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8008704:	4621      	mov	r1, r4
 8008706:	e01a      	b.n	800873e <floorf+0x6e>
 8008708:	4e11      	ldr	r6, [pc, #68]	@ (8008750 <floorf+0x80>)
 800870a:	412e      	asrs	r6, r5
 800870c:	4230      	tst	r0, r6
 800870e:	d016      	beq.n	800873e <floorf+0x6e>
 8008710:	490d      	ldr	r1, [pc, #52]	@ (8008748 <floorf+0x78>)
 8008712:	f7f8 f949 	bl	80009a8 <__addsf3>
 8008716:	2100      	movs	r1, #0
 8008718:	f7f8 fc0a 	bl	8000f30 <__aeabi_fcmpgt>
 800871c:	2800      	cmp	r0, #0
 800871e:	d0f1      	beq.n	8008704 <floorf+0x34>
 8008720:	2c00      	cmp	r4, #0
 8008722:	bfbe      	ittt	lt
 8008724:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 8008728:	412b      	asrlt	r3, r5
 800872a:	18e4      	addlt	r4, r4, r3
 800872c:	ea24 0406 	bic.w	r4, r4, r6
 8008730:	e7e8      	b.n	8008704 <floorf+0x34>
 8008732:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8008736:	d302      	bcc.n	800873e <floorf+0x6e>
 8008738:	f7f8 f936 	bl	80009a8 <__addsf3>
 800873c:	4601      	mov	r1, r0
 800873e:	4608      	mov	r0, r1
 8008740:	bd70      	pop	{r4, r5, r6, pc}
 8008742:	2400      	movs	r4, #0
 8008744:	e7de      	b.n	8008704 <floorf+0x34>
 8008746:	bf00      	nop
 8008748:	7149f2ca 	.word	0x7149f2ca
 800874c:	bf800000 	.word	0xbf800000
 8008750:	007fffff 	.word	0x007fffff

08008754 <_init>:
 8008754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008756:	bf00      	nop
 8008758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800875a:	bc08      	pop	{r3}
 800875c:	469e      	mov	lr, r3
 800875e:	4770      	bx	lr

08008760 <_fini>:
 8008760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008762:	bf00      	nop
 8008764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008766:	bc08      	pop	{r3}
 8008768:	469e      	mov	lr, r3
 800876a:	4770      	bx	lr
