Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 28 11:08:42 2022
| Host         : DESKTOP-6P6FIIL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            7 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              65 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | matrixwriter/M_state_q0                     |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | matrixwriter/M_sclk_d1_out                  | reset_cond/M_stage_q_reg[3]_0 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |                                             | reset_cond/M_reset_cond_in    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | ramwriter/CEA2                              | reset_cond/Q[0]               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | matrixwriter/M_current_address_q[3]_i_1_n_0 | reset_cond/Q[0]               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                             |                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | ramwriter/M_data_col_address_q[5]_i_1_n_0   | reset_cond/Q[0]               |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | matrixwriter/M_rgb_data_d                   | reset_cond/Q[0]               |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | matrixwriter/M_state_d19_out                | reset_cond/SR[0]              |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG |                                             | reset_cond/Q[0]               |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | ramwriter/M_data_q[15]_i_1_n_0              | reset_cond/Q[0]               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | reload_button_cond/sel                      | reload_button_cond/sync/clear |                5 |             20 |         4.00 |
+----------------+---------------------------------------------+-------------------------------+------------------+----------------+--------------+


