timestamp 0
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
port "clks" 5 16040 -5000 16040 -5000 m2
port "Q_R" 8 -3858 -3352 -3858 -3352 m3
port "VCM" 9 23226 520 23226 520 m3
port "VC" 10 23260 270 23260 270 m3
port "Reset" 7 -3856 -2014 -3856 -2014 m3
port "Set" 3 -3858 -2780 -3858 -2780 m1
port "D_C" 6 -3800 700 -3800 700 m3
port "CLK" 4 -3790 418 -3790 418 m1
port "VDDD" 1 5740 2214 5740 2214 m1
port "VSSD" 2 8868 -4964 8868 -4964 m1
node "a_17052_n4460#" 116 2524.13 17052 -4460 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "clks" 214 1047.2 16040 -5000 m2 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127089 2550 109760 2904 0 0 0 0 0 0
node "a_11810_n3162#" 100 4.86715e-07 11810 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_10182_n3162#" 100 4.86715e-07 10182 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_8818_n4422#" 202 1956.3 8818 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_8632_n3162#" 379 3560.28 8632 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_7342_n4422#" 423 2457.13 7342 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_2722_n4054#" 748 5253.34 2722 -4054 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_5602_n3162#" 100 4.86715e-07 5602 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_3962_n3162#" 100 4.86715e-07 3962 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_2790_n4422#" 202 1983.74 2790 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_2604_n3162#" 381 4981.46 2604 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_2722_n3300#" 520 3252.38 2722 -3300 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "D_reset_FF_0.nQ" 60 730.159 1588 -3490 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "Q_R" 557 4570.2 -3858 -3352 m3 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 764964 15008 1004036 18896 0 0 0 0
equiv "Q_R" "D_reset_FF_0.Q"
node "VCM" 64 1561.1 23226 520 m3 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 90112 2512 400044 7192 742640 8680 0 0 0 0
node "VC" 163 3338.29 23260 270 m3 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 197824 5624 994552 18570 1660448 15698 0 0 0 0
node "a_16854_1076#" 157 1206.83 16854 1076 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "D_reset_FF_1.nQ" 60 501.53 15602 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_12798_n314#" 202 1991.54 12798 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_12798_946#" 100 4.86715e-07 12798 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "D_reset_FF_1.Q" 823 8116.16 11158 -314 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_11158_946#" 100 4.86715e-07 11158 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_10034_n314#" 381 4440.22 10034 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_6578_n314#" 202 1954.97 6578 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_6578_946#" 100 4.86715e-07 6578 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "Reset" 917 8348.87 -3856 -2014 m3 0 0 0 0 0 0 0 0 0 0 0 0 348224 13168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 349920 10528 1978020 37328 3613400 64434 0 0 0 0
node "a_4950_n314#" 423 2458.4 4950 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_4950_946#" 100 4.86715e-07 4950 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "Set" 922 17042.8 -3858 -2780 m1 0 0 0 0 0 0 0 0 0 0 0 0 348224 13168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 942920 20746 1918956 39282 2775500 56006 0 0 0 0
node "a_3966_n314#" 379 3554.49 3966 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "D_C" 70 1624.08 -3800 700 m3 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114112 3192 401644 7556 1224536 19444 0 0 0 0
node "a_2722_n82#" 520 3330.4 2722 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_1902_n82#" 748 5247.84 1902 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_1002_n80#" 514 10554.5 1002 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_110_n80#" 614 7746.38 110 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "CLK" 214 2163.26 -3790 418 m1 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 495341 8474 0 0 0 0 0 0 0 0
node "VDDD" 2023 215704 5740 2214 m1 57723376 88404 0 0 8399936 202808 1825200 32760 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40940184 279948 8598800 20484 1820000 8000 6638800 12284 0 0
substrate "VSSD" 0 0 8868 -4964 m1 0 0 0 0 989664 22568 5796064 143880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36092400 219880 8232000 19960 1820000 8000 6874000 12620 0 0
cap "a_6578_n314#" "Reset" 971.892
cap "VC" "a_1002_n80#" 670.618
cap "a_2722_n4054#" "D_reset_FF_0.nQ" 0.411602
cap "Set" "D_C" 176.888
cap "a_7342_n4422#" "Reset" 2434.04
cap "a_12798_946#" "a_2722_n82#" 53.6047
cap "a_4950_946#" "a_3966_n314#" 72.9843
cap "a_8818_n4422#" "Set" 6.40025
cap "a_1902_n82#" "a_2722_n82#" 4248.53
cap "a_2604_n3162#" "a_5602_n3162#" 51.1531
cap "Q_R" "a_7342_n4422#" 0.263804
cap "a_3962_n3162#" "a_2790_n4422#" 327.794
cap "Set" "a_10034_n314#" 1287.2
cap "D_C" "Reset" 654.937
cap "a_2722_n4054#" "a_2790_n4422#" 558.862
cap "Set" "a_110_n80#" 494.436
cap "VCM" "a_16854_1076#" 0.18791
cap "VDDD" "Set" 4369.19
cap "a_8818_n4422#" "Reset" 971.892
cap "a_11810_n3162#" "Set" 70.5132
cap "a_10034_n314#" "Reset" 984.662
cap "a_2604_n3162#" "a_7342_n4422#" 994.035
cap "D_reset_FF_1.Q" "Set" 877.082
cap "Reset" "a_110_n80#" 3093.8
cap "VDDD" "Reset" 12982.7
cap "Q_R" "a_110_n80#" 7.20002
cap "Set" "a_12798_n314#" 992.735
cap "a_3966_n314#" "a_4950_n314#" 1879.13
cap "VDDD" "Q_R" 4943.22
cap "a_11810_n3162#" "Reset" 35.9562
cap "a_17052_n4460#" "Set" 0.523944
cap "a_6578_n314#" "a_4950_n314#" 465.92
cap "D_reset_FF_1.Q" "Reset" 825.624
cap "Set" "a_1002_n80#" 2479.02
cap "VDDD" "a_4950_946#" 638.355
cap "a_2722_n4054#" "a_7342_n4422#" 953.462
cap "a_2604_n3162#" "a_110_n80#" 2.95988
cap "VDDD" "a_2604_n3162#" 1952.19
cap "a_1002_n80#" "Reset" 295.977
cap "a_10034_n314#" "a_11158_946#" 51.1531
cap "Q_R" "a_1002_n80#" 2.23232
cap "D_C" "a_4950_n314#" 0.416157
cap "a_8632_n3162#" "a_7342_n4422#" 1847.8
cap "a_2722_n4054#" "a_8818_n4422#" 942.532
cap "VDDD" "a_3962_n3162#" 638.355
cap "a_10034_n314#" "a_4950_n314#" 994.035
cap "VDDD" "a_11158_946#" 638.355
cap "a_2722_n4054#" "a_110_n80#" 1.31959
cap "a_4950_n314#" "a_110_n80#" 1.42846
cap "a_3966_n314#" "a_2722_n82#" 782.183
cap "VDDD" "a_2722_n4054#" 3431.41
cap "VDDD" "a_4950_n314#" 4873.56
cap "a_2604_n3162#" "a_1002_n80#" 1.15501
cap "D_reset_FF_1.Q" "a_11158_946#" 309.485
cap "a_2722_n82#" "a_6578_n314#" 947.465
cap "Reset" "CLK" 115.342
cap "a_10182_n3162#" "a_7342_n4422#" 132.638
cap "a_8632_n3162#" "a_8818_n4422#" 1215.09
cap "a_2722_n4054#" "D_reset_FF_1.Q" 1068.65
cap "a_8632_n3162#" "a_10034_n314#" 0.107877
cap "D_reset_FF_1.Q" "a_4950_n314#" 0.263804
cap "a_6578_n314#" "a_6578_946#" 323.492
cap "a_8632_n3162#" "a_110_n80#" 2.95988
cap "VDDD" "a_8632_n3162#" 1955.4
cap "a_8632_n3162#" "a_11810_n3162#" 55.9613
cap "a_10182_n3162#" "a_8818_n4422#" 323.492
cap "D_reset_FF_0.nQ" "a_2722_n3300#" 0.451977
cap "a_10182_n3162#" "a_10034_n314#" 0.150814
cap "a_8632_n3162#" "D_reset_FF_1.Q" 993.622
cap "a_2722_n4054#" "a_1002_n80#" 6.53918
cap "D_C" "a_2722_n82#" 877.854
cap "a_1002_n80#" "a_4950_n314#" 4.79034
cap "VDDD" "a_10182_n3162#" 638.355
cap "a_2722_n82#" "a_10034_n314#" 587.173
cap "Set" "Reset" 311.813
cap "a_2790_n4422#" "a_2722_n3300#" 703.323
cap "Q_R" "Set" 1047.63
cap "a_2722_n82#" "a_110_n80#" 0.709444
cap "VDDD" "a_2722_n82#" 4325.51
cap "a_8632_n3162#" "a_1002_n80#" 1.15501
cap "VDDD" "a_6578_946#" 638.355
cap "clks" "a_110_n80#" 24.9964
cap "VDDD" "clks" 375.63
cap "D_reset_FF_1.Q" "a_2722_n82#" 421.951
cap "a_5602_n3162#" "a_2722_n3300#" 53.6047
cap "Set" "a_4950_946#" 31.7563
cap "Q_R" "Reset" 1924.01
cap "a_2604_n3162#" "Set" 2367.19
cap "clks" "D_reset_FF_1.Q" 187.023
cap "a_2722_n82#" "a_12798_n314#" 703.323
cap "D_reset_FF_1.nQ" "a_2722_n82#" 0.451977
cap "a_4950_946#" "Reset" 35.9562
cap "a_2722_n82#" "a_1002_n80#" 3.49428
cap "clks" "a_17052_n4460#" 17.2168
cap "a_7342_n4422#" "a_2722_n3300#" 1302.34
cap "a_2604_n3162#" "Reset" 991.151
cap "a_3962_n3162#" "Set" 31.4896
cap "a_2604_n3162#" "Q_R" 1688.55
cap "clks" "a_1002_n80#" 105.2
cap "a_16854_1076#" "a_110_n80#" 512.593
cap "a_2722_n4054#" "Set" 916.043
cap "VDDD" "a_16854_1076#" 2874.27
cap "Set" "a_4950_n314#" 284.283
cap "a_1902_n82#" "a_3966_n314#" 1260.62
cap "a_8818_n4422#" "a_2722_n3300#" 947.465
cap "a_3962_n3162#" "Q_R" 97.9224
cap "a_11158_946#" "Reset" 61.4518
cap "a_16854_1076#" "D_reset_FF_1.Q" 1338.26
cap "a_1902_n82#" "a_6578_n314#" 942.532
cap "a_2722_n4054#" "Reset" 296.463
cap "a_2722_n3300#" "a_110_n80#" 1.05502
cap "VCM" "a_110_n80#" 105.218
cap "Reset" "a_4950_n314#" 2434.04
cap "VDDD" "VCM" 1616.04
cap "a_8632_n3162#" "Set" 2775.55
cap "a_2722_n4054#" "Q_R" 222.086
cap "VDDD" "a_2722_n3300#" 4287.94
cap "D_reset_FF_1.nQ" "a_16854_1076#" 16.1294
cap "a_11810_n3162#" "a_2722_n3300#" 53.6047
cap "a_2790_n4422#" "D_reset_FF_0.nQ" 0.00919551
cap "a_2722_n3300#" "D_reset_FF_1.Q" 881.485
cap "a_16854_1076#" "a_1002_n80#" 365.216
cap "a_8632_n3162#" "Reset" 112.439
cap "a_2722_n4054#" "a_2604_n3162#" 646.096
cap "a_4950_946#" "a_4950_n314#" 309.965
cap "D_C" "a_1902_n82#" 1064.13
cap "VC" "a_16854_1076#" 189.019
cap "a_1902_n82#" "a_10034_n314#" 743.251
cap "a_2722_n3300#" "a_1002_n80#" 0.233554
cap "VCM" "a_1002_n80#" 131.255
cap "Set" "a_2722_n82#" 191.867
cap "VDDD" "a_12798_946#" 638.355
cap "a_1902_n82#" "a_110_n80#" 1.15631
cap "VDDD" "a_1902_n82#" 3433.7
cap "a_10182_n3162#" "Reset" 31.4896
cap "a_8632_n3162#" "a_2604_n3162#" 5.71725
cap "clks" "Set" 319.665
cap "VC" "VCM" 2051.47
cap "D_reset_FF_1.Q" "a_12798_946#" 97.9224
cap "D_reset_FF_1.Q" "a_1902_n82#" 222.153
cap "a_2722_n82#" "Reset" 573.716
cap "Reset" "a_6578_946#" 31.4896
cap "a_1902_n82#" "a_12798_n314#" 558.862
cap "a_12798_946#" "a_12798_n314#" 327.794
cap "clks" "Reset" 8.13364
cap "D_reset_FF_1.nQ" "a_1902_n82#" 0.411602
cap "a_4950_946#" "a_2722_n82#" 53.6047
cap "a_8632_n3162#" "a_2722_n4054#" 1260.62
cap "a_1902_n82#" "a_1002_n80#" 222.805
cap "a_3966_n314#" "a_6578_n314#" 1215.09
cap "D_reset_FF_0.nQ" "a_110_n80#" 0.648788
cap "VDDD" "D_reset_FF_0.nQ" 493.779
cap "a_2722_n82#" "a_11158_946#" 53.6047
cap "a_2790_n4422#" "a_110_n80#" 2.7929
cap "VDDD" "a_2790_n4422#" 2991.06
cap "a_2722_n3300#" "Set" 261.162
cap "D_C" "a_3966_n314#" 993.622
cap "a_2722_n82#" "a_4950_n314#" 1302.34
cap "a_3966_n314#" "a_10034_n314#" 5.71725
cap "a_4950_n314#" "a_6578_946#" 132.638
cap "clks" "a_2722_n4054#" 206.889
cap "D_reset_FF_0.nQ" "a_1002_n80#" 0.0754819
cap "a_2722_n3300#" "Reset" 652.292
cap "VDDD" "a_5602_n3162#" 638.355
cap "Q_R" "a_2722_n3300#" 421.9
cap "a_3966_n314#" "a_110_n80#" 2.19832
cap "VDDD" "a_3966_n314#" 2026.69
cap "a_6578_n314#" "a_110_n80#" 1.27301
cap "VDDD" "a_6578_n314#" 3041.93
cap "a_8818_n4422#" "a_7342_n4422#" 465.92
cap "a_7342_n4422#" "a_10034_n314#" 0.47491
cap "a_2790_n4422#" "a_1002_n80#" 1.05508
cap "Set" "a_12798_946#" 31.4896
cap "a_7342_n4422#" "a_110_n80#" 4.7907
cap "Set" "a_1902_n82#" 796.81
cap "a_2604_n3162#" "a_2722_n3300#" 586.722
cap "VDDD" "a_7342_n4422#" 4861.33
cap "a_11810_n3162#" "a_7342_n4422#" 309.965
cap "a_7342_n4422#" "D_reset_FF_1.Q" 0.392802
cap "VDDD" "D_C" 2259.34
cap "a_3966_n314#" "a_1002_n80#" 7.657
cap "D_C" "a_110_n80#" 214.679
cap "a_1902_n82#" "Reset" 301.618
cap "a_8818_n4422#" "a_110_n80#" 2.99973
cap "a_3962_n3162#" "a_2722_n3300#" 53.6047
cap "VDDD" "a_8818_n4422#" 3040.54
cap "a_1002_n80#" "a_6578_n314#" 3.9278
cap "a_2722_n82#" "a_6578_946#" 53.6047
cap "a_10034_n314#" "a_110_n80#" 4.70301
cap "VDDD" "a_10034_n314#" 1986.64
cap "a_2722_n4054#" "a_2722_n3300#" 4248.53
cap "VDDD" "a_110_n80#" 6720.55
cap "a_7342_n4422#" "a_1002_n80#" 1.71603
cap "D_reset_FF_1.Q" "a_10034_n314#" 1725.39
cap "VDDD" "a_11810_n3162#" 638.355
cap "D_reset_FF_0.nQ" "Set" 114.786
cap "a_12798_n314#" "a_10034_n314#" 1064.6
cap "D_reset_FF_1.Q" "a_110_n80#" 1008.65
cap "D_reset_FF_1.nQ" "a_10034_n314#" 39.1038
cap "VDDD" "D_reset_FF_1.Q" 9295.31
cap "D_C" "a_1002_n80#" 432.987
cap "a_8632_n3162#" "a_2722_n3300#" 777.913
cap "a_12798_n314#" "a_110_n80#" 1.27113
cap "a_8818_n4422#" "a_1002_n80#" 1.10325
cap "D_reset_FF_1.nQ" "a_110_n80#" 2.4548
cap "VDDD" "a_12798_n314#" 2992.51
cap "VDDD" "D_reset_FF_1.nQ" 683.381
cap "a_1002_n80#" "a_10034_n314#" 1651.66
cap "D_reset_FF_0.nQ" "Reset" 6.269
cap "a_17052_n4460#" "a_110_n80#" 665.958
cap "VDDD" "a_17052_n4460#" 821.215
cap "Q_R" "D_reset_FF_0.nQ" 374.416
cap "a_2790_n4422#" "Set" 1095.88
cap "D_reset_FF_1.Q" "a_12798_n314#" 366.967
cap "D_reset_FF_1.nQ" "D_reset_FF_1.Q" 593.06
cap "a_1002_n80#" "a_110_n80#" 6834.59
cap "VDDD" "a_1002_n80#" 4113.81
cap "a_10182_n3162#" "a_2722_n3300#" 53.6047
cap "a_17052_n4460#" "D_reset_FF_1.Q" 1302.66
cap "a_1902_n82#" "a_4950_n314#" 953.462
cap "D_reset_FF_1.nQ" "a_12798_n314#" 0.00919551
cap "D_C" "CLK" 94.452
cap "VC" "a_110_n80#" 630.797
cap "VDDD" "VC" 3100.36
cap "D_reset_FF_1.Q" "a_1002_n80#" 2089.97
cap "a_2790_n4422#" "Reset" 7.79899
cap "a_2604_n3162#" "D_reset_FF_0.nQ" 39.1038
cap "Q_R" "a_2790_n4422#" 366.967
cap "Set" "a_3966_n314#" 2570.56
cap "VC" "D_reset_FF_1.Q" 768.82
cap "a_1002_n80#" "a_12798_n314#" 4.00449
cap "Set" "a_6578_n314#" 6.40025
cap "D_reset_FF_1.nQ" "a_1002_n80#" 29.3532
cap "a_110_n80#" "CLK" 149.911
cap "clks" "a_2722_n3300#" 0.773369
cap "VDDD" "CLK" 1064.39
cap "a_17052_n4460#" "a_1002_n80#" 243.614
cap "a_5602_n3162#" "Reset" 95.2283
cap "a_3966_n314#" "Reset" 112.914
cap "VC" "a_17052_n4460#" 198.503
cap "a_7342_n4422#" "Set" 328.275
cap "Q_R" "a_5602_n3162#" 309.485
cap "a_2604_n3162#" "a_2790_n4422#" 996.805
device msubckt nfet_03v3 19234 -4480 19235 -4479 l=220 w=312 "VSSD" "a_17052_n4460#" 440 0 "VC" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 18062 -4460 18063 -4459 l=56 w=312 "VSSD" "a_1002_n80#" 112 0 "a_17052_n4460#" 312 38064,868 "D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 16832 -4460 16833 -4459 l=220 w=312 "VSSD" "a_110_n80#" 440 0 "VSSD" 312 38064,868 "a_17052_n4460#" 312 38064,868
device msubckt nfet_03v3 15418 -4190 15419 -4189 l=56 w=312 "VSSD" "clks" 112 0 "a_2722_n4054#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 14598 -4190 14599 -4189 l=56 w=312 "VSSD" "a_2722_n4054#" 112 0 "a_2722_n3300#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 13354 -4422 13355 -4421 l=56 w=312 "VSSD" "a_2722_n4054#" 112 0 "a_8632_n3162#" 312 38064,868 "D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 12370 -4422 12371 -4421 l=56 w=312 "VSSD" "Set" 112 0 "a_7342_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 11754 -4422 11755 -4421 l=56 w=312 "VSSD" "a_8632_n3162#" 112 0 "VSSD" 312 38064,868 "a_7342_n4422#" 312 38064,868
device msubckt nfet_03v3 10742 -4422 10743 -4421 l=56 w=312 "VSSD" "a_7342_n4422#" 112 0 "a_8818_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 10126 -4422 10127 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_8818_n4422#" 312 38064,868
device msubckt nfet_03v3 8762 -4422 8763 -4421 l=56 w=312 "VSSD" "a_2722_n3300#" 112 0 "a_8632_n3162#" 312 38064,868 "a_8818_n4422#" 312 38064,868
device msubckt nfet_03v3 7286 -4422 7287 -4421 l=56 w=312 "VSSD" "a_2722_n3300#" 112 0 "a_2604_n3162#" 312 38064,868 "a_7342_n4422#" 312 38064,868
device msubckt nfet_03v3 6162 -4422 6163 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "Q_R" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 5546 -4422 5547 -4421 l=56 w=312 "VSSD" "a_2604_n3162#" 112 0 "VSSD" 312 38064,868 "Q_R" 312 38064,868
device msubckt nfet_03v3 4522 -4422 4523 -4421 l=56 w=312 "VSSD" "Q_R" 112 0 "a_2790_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 3906 -4422 3907 -4421 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_2790_n4422#" 312 38064,868
device msubckt nfet_03v3 2734 -4422 2735 -4421 l=56 w=312 "VSSD" "a_2722_n4054#" 112 0 "a_2604_n3162#" 312 38064,868 "a_2790_n4422#" 312 38064,868
device msubckt nfet_03v3 1718 -4190 1719 -4189 l=56 w=312 "VSSD" "Q_R" 112 0 "D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt pfet_03v3 18062 -3200 18063 -3199 l=56 w=780 "VDDD" "a_110_n80#" 112 0 "a_17052_n4460#" 780 101400,1820 "D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 15418 -3490 15419 -3489 l=56 w=780 "VDDD" "clks" 112 0 "a_2722_n4054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 14598 -3490 14599 -3489 l=56 w=780 "VDDD" "a_2722_n4054#" 112 0 "a_2722_n3300#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 13354 -3162 13355 -3161 l=56 w=780 "VDDD" "a_2722_n3300#" 112 0 "a_8632_n3162#" 780 101400,1820 "D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 12370 -3162 12371 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_11810_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 11754 -3162 11755 -3161 l=56 w=780 "VDDD" "a_8632_n3162#" 112 0 "a_7342_n4422#" 780 101400,1820 "a_11810_n3162#" 780 101400,1820
device msubckt pfet_03v3 10742 -3162 10743 -3161 l=56 w=780 "VDDD" "a_7342_n4422#" 112 0 "a_10182_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 10126 -3162 10127 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_8818_n4422#" 780 101400,1820 "a_10182_n3162#" 780 101400,1820
device msubckt pfet_03v3 8762 -3162 8763 -3161 l=56 w=780 "VDDD" "a_2722_n4054#" 112 0 "a_8632_n3162#" 780 101400,1820 "a_8818_n4422#" 780 101400,1820
device msubckt pfet_03v3 7286 -3162 7287 -3161 l=56 w=780 "VDDD" "a_2722_n4054#" 112 0 "a_2604_n3162#" 780 101400,1820 "a_7342_n4422#" 780 101400,1820
device msubckt pfet_03v3 6162 -3162 6163 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_5602_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 5546 -3162 5547 -3161 l=56 w=780 "VDDD" "a_2604_n3162#" 112 0 "Q_R" 780 101400,1820 "a_5602_n3162#" 780 101400,1820
device msubckt pfet_03v3 4522 -3162 4523 -3161 l=56 w=780 "VDDD" "Q_R" 112 0 "a_3962_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 3906 -3162 3907 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_2790_n4422#" 780 101400,1820 "a_3962_n3162#" 780 101400,1820
device msubckt pfet_03v3 2734 -3162 2735 -3161 l=56 w=780 "VDDD" "a_2722_n3300#" 112 0 "a_2604_n3162#" 780 101400,1820 "a_2790_n4422#" 780 101400,1820
device msubckt pfet_03v3 1718 -3490 1719 -3489 l=56 w=780 "VDDD" "Q_R" 112 0 "D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt nfet_03v3 20616 -218 20617 -217 l=56 w=312 "VSSD" "a_110_n80#" 112 0 "VC" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 18062 -218 18063 -217 l=56 w=312 "VSSD" "a_1002_n80#" 112 0 "a_16854_1076#" 312 38064,868 "D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 15546 -82 15547 -81 l=56 w=312 "VSSD" "D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 14530 -314 14531 -313 l=56 w=312 "VSSD" "a_1902_n82#" 112 0 "a_12798_n314#" 312 38064,868 "a_10034_n314#" 312 38064,868
device msubckt nfet_03v3 13358 -314 13359 -313 l=56 w=312 "VSSD" "Set" 112 0 "a_12798_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 12742 -314 12743 -313 l=56 w=312 "VSSD" "D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_12798_n314#" 312 38064,868
device msubckt nfet_03v3 11718 -314 11719 -313 l=56 w=312 "VSSD" "a_10034_n314#" 112 0 "D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 11102 -314 11103 -313 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 9978 -314 9979 -313 l=56 w=312 "VSSD" "a_2722_n82#" 112 0 "a_4950_n314#" 312 38064,868 "a_10034_n314#" 312 38064,868
device msubckt nfet_03v3 8502 -314 8503 -313 l=56 w=312 "VSSD" "a_2722_n82#" 112 0 "a_6578_n314#" 312 38064,868 "a_3966_n314#" 312 38064,868
device msubckt nfet_03v3 7138 -314 7139 -313 l=56 w=312 "VSSD" "Reset" 112 0 "a_6578_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 6522 -314 6523 -313 l=56 w=312 "VSSD" "a_4950_n314#" 112 0 "VSSD" 312 38064,868 "a_6578_n314#" 312 38064,868
device msubckt nfet_03v3 5510 -314 5511 -313 l=56 w=312 "VSSD" "a_3966_n314#" 112 0 "a_4950_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 4894 -314 4895 -313 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_4950_n314#" 312 38064,868
device msubckt nfet_03v3 3910 -314 3911 -313 l=56 w=312 "VSSD" "a_1902_n82#" 112 0 "D_C" 312 38064,868 "a_3966_n314#" 312 38064,868
device msubckt nfet_03v3 2666 -82 2667 -81 l=56 w=312 "VSSD" "a_1902_n82#" 112 0 "VSSD" 312 38064,868 "a_2722_n82#" 312 38064,868
device msubckt nfet_03v3 1846 -82 1847 -81 l=56 w=312 "VSSD" "a_1002_n80#" 112 0 "VSSD" 312 38064,868 "a_1902_n82#" 312 38064,868
device msubckt nfet_03v3 946 -80 947 -79 l=56 w=312 "VSSD" "a_110_n80#" 112 0 "VSSD" 312 38064,868 "a_1002_n80#" 312 38064,868
device msubckt nfet_03v3 54 -80 55 -79 l=56 w=312 "VSSD" "CLK" 112 0 "VSSD" 312 38064,868 "a_110_n80#" 312 38064,868
device msubckt pfet_03v3 20616 1042 20617 1043 l=56 w=780 "VDDD" "a_1002_n80#" 112 0 "VC" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 19188 1076 19189 1077 l=220 w=780 "VDDD" "a_16854_1076#" 440 0 "VDDD" 780 101400,1820 "VC" 780 101400,1820
device msubckt pfet_03v3 18062 1042 18063 1043 l=56 w=780 "VDDD" "a_110_n80#" 112 0 "a_16854_1076#" 780 101400,1820 "D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 16634 1076 16635 1077 l=220 w=780 "VDDD" "a_1002_n80#" 440 0 "VDDD" 780 101400,1820 "a_16854_1076#" 780 101400,1820
device msubckt pfet_03v3 15546 618 15547 619 l=56 w=780 "VDDD" "D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 14530 946 14531 947 l=56 w=780 "VDDD" "a_2722_n82#" 112 0 "a_12798_n314#" 780 101400,1820 "a_10034_n314#" 780 101400,1820
device msubckt pfet_03v3 13358 946 13359 947 l=56 w=780 "VDDD" "Set" 112 0 "a_12798_946#" 780 101400,1820 "a_12798_n314#" 780 101400,1820
device msubckt pfet_03v3 12742 946 12743 947 l=56 w=780 "VDDD" "D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_12798_946#" 780 101400,1820
device msubckt pfet_03v3 11718 946 11719 947 l=56 w=780 "VDDD" "a_10034_n314#" 112 0 "a_11158_946#" 780 101400,1820 "D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 11102 946 11103 947 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_11158_946#" 780 101400,1820
device msubckt pfet_03v3 9978 946 9979 947 l=56 w=780 "VDDD" "a_1902_n82#" 112 0 "a_4950_n314#" 780 101400,1820 "a_10034_n314#" 780 101400,1820
device msubckt pfet_03v3 8502 946 8503 947 l=56 w=780 "VDDD" "a_1902_n82#" 112 0 "a_6578_n314#" 780 101400,1820 "a_3966_n314#" 780 101400,1820
device msubckt pfet_03v3 7138 946 7139 947 l=56 w=780 "VDDD" "Reset" 112 0 "a_6578_946#" 780 101400,1820 "a_6578_n314#" 780 101400,1820
device msubckt pfet_03v3 6522 946 6523 947 l=56 w=780 "VDDD" "a_4950_n314#" 112 0 "VDDD" 780 101400,1820 "a_6578_946#" 780 101400,1820
device msubckt pfet_03v3 5510 946 5511 947 l=56 w=780 "VDDD" "a_3966_n314#" 112 0 "a_4950_946#" 780 101400,1820 "a_4950_n314#" 780 101400,1820
device msubckt pfet_03v3 4894 946 4895 947 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_4950_946#" 780 101400,1820
device msubckt pfet_03v3 3910 946 3911 947 l=56 w=780 "VDDD" "a_2722_n82#" 112 0 "D_C" 780 101400,1820 "a_3966_n314#" 780 101400,1820
device msubckt pfet_03v3 2666 618 2667 619 l=56 w=780 "VDDD" "a_1902_n82#" 112 0 "VDDD" 780 101400,1820 "a_2722_n82#" 780 101400,1820
device msubckt pfet_03v3 1846 618 1847 619 l=56 w=780 "VDDD" "a_1002_n80#" 112 0 "VDDD" 780 101400,1820 "a_1902_n82#" 780 101400,1820
device msubckt pfet_03v3 946 620 947 621 l=56 w=780 "VDDD" "a_110_n80#" 112 0 "VDDD" 780 101400,1820 "a_1002_n80#" 780 101400,1820
device msubckt pfet_03v3 54 620 55 621 l=56 w=780 "VDDD" "CLK" 112 0 "VDDD" 780 101400,1820 "a_110_n80#" 780 101400,1820
