<h2 id="Ncore3.6FSYS:Week#41:10/06/23to10/15/23-Blocker:">Blocker: </h2><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6548" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6548?src=confmacro" class="jira-issue-key">MAES-6548</a>
                            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12945" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12945?src=confmacro" class="jira-issue-key">CONC-12945</a>
                            </span>
 </p><h2 id="Ncore3.6FSYS:Week#41:10/06/23to10/15/23-Highlights:"><strong>Highlights:</strong></h2><ul><li><p>ncore3.6 fsys regression pass rate is  80% → 80% → 90%</p></li></ul><h2 id="Ncore3.6FSYS:Week#41:10/06/23to10/15/23-Activities:"><strong>Activities:</strong></h2><h3 id="Ncore3.6FSYS:Week#41:10/06/23to10/15/23-cyrille">cyrille</h3><ul><li><p>Parse FSYS regr</p></li><li><p>Debugging FSYS regr</p></li><li><p>Fix hw_cfg_ipsg  mpf file with apb4 &lt;MAESTRO BUG &amp; CFG DONE&gt;</p></li></ul><h3 id="Ncore3.6FSYS:Week#41:10/06/23to10/15/23-Abdelaziz">Abdelaziz</h3><ol start="1"><li><p>sys event requester env &lt;DONE&gt;</p></li></ol><p> 2- LINK to SYSEVENT integration  <strong>&amp; </strong>exclusive monitor DMI &amp; DII Fsys &lt;DONE&gt; some failure with CHI-E</p><h3 id="Ncore3.6FSYS:Week#41:10/06/23to10/15/23-Naveen">Naveen</h3><p>1- Integrating  AXI/ACE SNPS VIP  for AXI4</p><p>2- Debug BOOT &amp; CSR case in fregr</p><p /><h3 id="Ncore3.6FSYS:Week#41:10/06/23to10/15/23-Urvish">Urvish</h3><p>1-<strong>FSC :</strong></p><ul><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12145" rel="nofollow">CONC-12145</a> : Functional Safety Controller CSRs need parity protection and enhancements</p><ul><li><p>Enhanced the test for all FSC reg</p></li></ul></li><li><p>Added hw_cfg_7_all_ecc &amp; hw_cfg_7_all_parity configs to run on fsc tests</p></li></ul><p> </p><p><strong>DVM  : </strong></p><ul><li><p>Added dvm snp err tests (<a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12110" rel="nofollow">CONC-12110</a>)</p></li><li><p>Opened/debugged/Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12916" rel="nofollow">CONC-12916</a> : dvm test : exp_cmp_rsp_pkt [NDP field mismatch] smi_cmstatus mismatches. Exp value: 0x0 Act value: 0x84</p></li><li><p>Opened/debugged <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12918" rel="nofollow">CONC-12918</a> : chiaiu scoreboard : Need to guard checks based on dvm version.</p></li><li><p>Debugged the failure with hw_cfg_45_e. Test has hung because of ACELITE with dvm enabled. Hence removed the config.</p></li><li><p>Finished Test-6 &amp; Test-7 as per the test plan.</p></li><li><p><strong>Continue - </strong>Missing func coverage bins. Need to analyse and fix the code or stimulus</p><ul><li><p>fsys_coverage_pkg::Fsys_native_itf_coverage::cg_ioaiu_cross_dvm_version.CovSnpdvmV84 - 0%</p></li><li><p>fsys_coverage_pkg::Fsys_native_itf_coverage::cg_ioaiu_dvm_field_dvmV81 &amp; fsys_coverage_pkg::Fsys_native_itf_coverage::cg_ioaiu_dvm_field_dvmV84 : 0%</p></li><li><p>num &amp; scale missing in snpdvm - Fix fsys_coverage_pkg::Fsys_native_itf_coverage::cg_chiaiu_dvm_field_dvmV84</p></li><li><p>Add snp resp error coverbins</p></li></ul></li><li><p><strong>Continue - </strong>Added check-4 &amp; 5 as per the test plan in fsys_scoreboard. With it, some tests are failing. Debugging it.</p></li></ul><p /><p><strong>Other : </strong></p><ul><li><p>Resolved (Fixed) <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-11898" rel="nofollow">CONC-11898</a> : UVM_ERROR @ 296340.00 ns: reporter [dmi1:DMI_SCOREBOARD Print1] byte # :0 byte#(byte_idx):12 DTR data not matching Exp :0 Recd :ba</p><ul><li><p>I started working on this issue &amp; I don't see this error now. Hence, resolved this.</p></li></ul></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12755" rel="nofollow">CONC-12755</a> : Verify memory ECC &amp; Parity protection when resiliency is disable</p><ul><li><p>Found this is blocked by <a class="external-link" href="https://arterisip.atlassian.net/browse/MAES-6548" rel="nofollow">MAES-6548</a></p></li></ul></li><li><p><strong>Need to start debug task from Naveen for ioaiu</strong></p></li></ul><p /><ul><li><p><strong>LOW PRIORITY:</strong></p><p>CFG:  check &amp; working on plru cfg</p><p>hashing : cfg not ready </p><p /></li></ul>