 Starting Stratus DPOpt (Linux)
  Time: May 26, 2023. 12:36:47
  Host: ws26
  User: m111064503
  Args: --dofile /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/tcl/bdw_cmd_shell.tcl --locallogfile /dev/null -x bdw_server_start

               Stratus DpOpt
               =============
              Version: 21.05.01 

  Copyright (c) 2014-2021 Cadence Design Systems.  All rights reserved worldwide.
  
  Warning: This computer program is protected by copyright law and 
  international treaties.  Unauthorized reproduction, modification, 
  or distribution of this program, or any portion of it, may result 
  in severe civil and criminal penalties.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
  
  Info: Script "/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/tcl/bdw_cmd_shell.tcl" run successfully

##########################################################################
# Starting in server mode with port 36473
#   client pid = 2650
##########################################################################
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
WARNING: No library loaded, loading generic library. (CMDSHELL-13)
WARNING: No directories in variable lib_path  (CMDSHELL-10)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/libs/generic.lbf' and building datastructures (LBFPARSE-1)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/libs/gencount.lbf' and building datastructures (LBFPARSE-1)
INFO: Constructing composite cells (CMDSHELL-4)
INFO: Library load complete (CMDSHELL-5)
INFO: Instantiating implementation module "SobelFilter_Add_2U_6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_2U_6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_2U_6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_2U_6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_2U_6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_2U_6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_2U_6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_2U_6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2U_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_2U_6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_2U_6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_15_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_15_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_15_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_15_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_15_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_15_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_15_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_15_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_15_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_15_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6S_16_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6S_16_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6S_16_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6S_16_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6S_16_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6S_16_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6S_16_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6S_16_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6S_16_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6S_16_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6S_19_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6S_19_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6S_19_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6S_19_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6S_19_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6S_19_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6S_19_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6S_19_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6S_19_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6S_19_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_20_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_20_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_20_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_20_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_20_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_20_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_20_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_20_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_20_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_20_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_23_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_23_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_23_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_23_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_23_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_23_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_23_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_23_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_23_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_23_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_23_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_23_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_23_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_23_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_23_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_23_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_25_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_25_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_25_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_25_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_25_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_25_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_25_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_25_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_25_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_25_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_25_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_25_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_25_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_25_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_25_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_25_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_27_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_27_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_27_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_27_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_27_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_27_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_27_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_27_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_27_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_27_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_27_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_27_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_27_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_27_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_27_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_27_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_29_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_29_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_29_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_29_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_29_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_29_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_29_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_29_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_29_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_29_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_29_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_29_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_29_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_29_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_29_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_29_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_34_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_34_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_34_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_34_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_34_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_34_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_34_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_34_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_34_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_34_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_34_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_34_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_34_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_34_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_34_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_34_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_35_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_35_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_35_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_35_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_35_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_35_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_35_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_35_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_35_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_35_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_35_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_35_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_35_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_35_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_35_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_35_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Running flattening on "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Running flattening on "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i2Mul2i3Subi10s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i2Mul2i3Subi10s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i2Mul2i3Subi10s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i2Mul2i3Subi10s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i2Mul2i3Subi10s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i2Mul2i3Subi10s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i2Mul2i3Subi10s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i2Mul2i3Subi10s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i2Mul2i3Subi10s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i2Mul2i3Subi10s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i1Mul2i3Subi5s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i1Mul2i3Subi5s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i1Mul2i3Subi5s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i1Mul2i3Subi5s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i1Mul2i3Subi5s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i1Mul2i3Subi5s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i1Mul2i3Subi5s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i1Mul2i3Subi5s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i1Mul2i3Subi5s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i1Mul2i3Subi5s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Gti255s32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Gti255s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Gti255s32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gti255s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gti255s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gti255s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Gti255s32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Gti255s32_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Gti255s32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Gti255s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Gti255s32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gti255s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gti255s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gti255s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Gti255s32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Gti255s32_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti3s3_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti3s3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti3s3_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3s3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3s3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3s3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti3s3_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti3s3_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti3s3_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti3s3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti3s3_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3s3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3s3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3s3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti3s3_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti3s3_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_R33_20Mul2iLLu24_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_4.sdl(2,3): INFO: Running flattening on "SobelFilter_R33_20Mul2iLLu24_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_R33_20Mul2iLLu24_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R33_20Mul2iLLu24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R33_20Mul2iLLu24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R33_20Mul2iLLu24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_R33_20Mul2iLLu24_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_R33_20Mul2iLLu24_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_R33_20Mul2iLLu24_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_4.sdl(2,3): INFO: Running flattening on "SobelFilter_R33_20Mul2iLLu24_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_R33_20Mul2iLLu24_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R33_20Mul2iLLu24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R33_20Mul2iLLu24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R33_20Mul2iLLu24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_R33_20Mul2iLLu24_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_R33_20Mul2iLLu24_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add3i6u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add3i6u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add3i6u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add3i6u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add3i6u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add3i6u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add3i6u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add3i6u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add3i6u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add3i6u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add3i3u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add3i3u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add3i3u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add3i3u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add3i3u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add3i3u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add3i3u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add3i3u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add3i3u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add3i3u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3Subi10s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3Subi10s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3Subi10s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3Subi10s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3Subi10s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3Subi10s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3Subi10s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3Subi10s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3Subi10s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3Subi10s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3Subi5s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3Subi5s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3Subi5s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3Subi5s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3Subi5s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3Subi5s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3Subi5s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3Subi5s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3Subi5s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3Subi5s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add3s32Cati0s24CatiLLs16_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add3s32Cati0s24CatiLLs16_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add3s32Cati0s24CatiLLs16_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3s32Cati0s24CatiLLs16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3s32Cati0s24CatiLLs16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3s32Cati0s24CatiLLs16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add3s32Cati0s24CatiLLs16_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add3s32Cati0s24CatiLLs16_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add3s32Cati0s24CatiLLs16_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add3s32Cati0s24CatiLLs16_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add3s32Cati0s24CatiLLs16_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3s32Cati0s24CatiLLs16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3s32Cati0s24CatiLLs16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3s32Cati0s24CatiLLs16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add3s32Cati0s24CatiLLs16_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add3s32Cati0s24CatiLLs16_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2Mul2u32u32s32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2Mul2u32u32s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2Mul2u32u32s32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u32u32s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u32u32s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u32u32s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2Mul2u32u32s32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2Mul2u32u32s32_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2Mul2u32u32s32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2Mul2u32u32s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2Mul2u32u32s32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u32u32s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u32u32s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u32u32s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2Mul2u32u32s32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2Mul2u32u32s32_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2Mul2u24u24CatiLLu21_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2Mul2u24u24CatiLLu21_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2Mul2u24u24CatiLLu21_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u24u24CatiLLu21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u24u24CatiLLu21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u24u24CatiLLu21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2Mul2u24u24CatiLLu21_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2Mul2u24u24CatiLLu21_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2Mul2u24u24CatiLLu21_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2Mul2u24u24CatiLLu21_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2Mul2u24u24CatiLLu21_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u24u24CatiLLu21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u24u24CatiLLu21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u24u24CatiLLu21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2Mul2u24u24CatiLLu21_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2Mul2u24u24CatiLLu21_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add3i6u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add3i6u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add3i6u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add3i6u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add3i6u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add3i6u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add3i6u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add3i6u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add3i6u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add3i6u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add3i3u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add3i3u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add3i3u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add3i3u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add3i3u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add3i3u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add3i3u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add3i3u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add3i3u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add3i3u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add3i6u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add3i6u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add3i6u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add3i6u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add3i6u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add3i6u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add3i6u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add3i6u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i6u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add3i6u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add3i6u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add3i3u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add3i3u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add3i3u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add3i3u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add3i3u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add3i3u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add3i3u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add3i3u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i3u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add3i3u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add3i3u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Subi10s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Subi10s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Subi10s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Subi10s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Subi10s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Subi10s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Subi10s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Subi10s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi10s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Subi10s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Subi10s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Subi5s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Subi5s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Subi5s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Subi5s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Subi5s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Subi5s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Subi5s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Subi5s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi5s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Subi5s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Subi5s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add2u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add2u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add2u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add2u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i18Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i18Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i18Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i18Add2u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i18Add2u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i18Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i18Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i18Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i18Add2u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i18Add2u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add2u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add2u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add2u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add2u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i9Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i9Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i9Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i9Add2u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i9Add2u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i9Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i9Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i9Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i9Add2u2Mul2i3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i9Add2u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti9s5_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti9s5_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti9s5_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti9s5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti9s5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti9s5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti9s5_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti9s5_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti9s5_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti9s5_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti9s5_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti9s5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti9s5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti9s5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti9s5_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti9s5_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti3u2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti3u2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti3u2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i1u4_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i1u4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i1u4_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i1u4_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i1u4_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i1u4_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i1u4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i1u4_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i1u4_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i1u4_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Mul2i3s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Mul2i3s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Mul2i3s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Mul2i3s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Mul2i3s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Mul2i3s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Mul2i3s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Mul2i3s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Mul2i3s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Mul2i3s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Mul2i3s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Mul2i3s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Mul2i3s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Mul2i3s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Mul2i3s6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Mul2i3s6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Mul2i3s6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Mul2i3s6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Mul2i3s6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Mul2i3s6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Mul2i3s6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2iLLu24_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2iLLu24_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2iLLu24_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2iLLu24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2iLLu24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2iLLu24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2iLLu24_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2iLLu24_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2iLLu24_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2iLLu24_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2iLLu24_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2iLLu24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2iLLu24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2iLLu24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2iLLu24_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2iLLu24_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti10s32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti10s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti10s32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti10s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti10s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti10s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti10s32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti10s32_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti10s32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti10s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti10s32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti10s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti10s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti10s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti10s32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti10s32_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti5s32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti5s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti5s32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti5s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti5s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti5s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti5s32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti5s32_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti5s32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti5s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti5s32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti5s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti5s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti5s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti5s32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti5s32_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Gei5s32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Gei5s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Gei5s32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gei5s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gei5s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gei5s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Gei5s32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Gei5s32_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Gei5s32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Gei5s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Gei5s32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gei5s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gei5s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gei5s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Gei5s32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Gei5s32_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i1s32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i1s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i1s32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i1s32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i1s32_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i1s32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i1s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i1s32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i1s32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i1s32_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i18u4_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i18u4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i18u4_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i18u4_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i18u4_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i18u4_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i18u4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i18u4_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i18u4_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i18u4_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i9u4_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i9u4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i9u4_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i9u4_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i9u4_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i9u4_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i9u4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i9u4_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9u4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i9u4_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i9u4_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_2U_6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_2U_6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_2U_6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2U_6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2U_6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2U_6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_2U_6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_2U_6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_2U_6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_2U_6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_2U_6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2U_6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2U_6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_2U_6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2U_6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_2U_6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_2U_6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_15_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_15_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_15_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_15_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_15_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_15_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_15_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_15_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_15_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_15_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6S_16_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6S_16_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6S_16_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6S_16_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6S_16_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6S_16_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6S_16_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6S_16_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6S_16_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6S_16_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6S_19_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6S_19_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6S_19_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6S_19_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6S_19_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6S_19_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6S_19_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6S_19_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6S_19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6S_19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6S_19_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6S_19_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_20_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_20_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_20_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_20_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_20_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_20_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_20_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_20_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_20_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_20_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_20_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_20_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_20_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_20_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_20_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_20_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_20_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_23_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_23_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_23_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_23_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_23_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_23_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_23_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_23_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_23_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_23_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_23_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_23_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_23_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_23_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_23_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_23_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_23_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_25_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_25_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_25_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_25_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_25_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_25_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_25_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_25_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_25_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_25_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_25_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_25_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_25_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_25_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_25_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_25_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_25_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_27_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_27_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_27_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_27_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_27_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_27_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_27_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_27_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_27_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_27_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_27_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_27_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_27_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_27_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_27_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_27_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_27_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_29_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_29_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_29_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_29_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_29_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_29_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_29_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_29_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_29_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_29_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_29_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_29_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_29_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_5U_29_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_29_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_29_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_5U_29_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_34_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_34_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_34_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_34_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_34_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_34_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_34_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_34_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_34_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_34_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_34_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_34_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_34_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_34_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_34_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_34_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_34_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_35_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_35_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_35_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_35_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_35_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_35_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_35_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_35_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_35_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_35_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_35_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_35_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_35_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_35_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_35_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_35_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_35_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Running flattening on "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Running flattening on "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_R32_12Add2Mul2u24u24CatiLLu21_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i2Mul2i3Subi10s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i2Mul2i3Subi10s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i2Mul2i3Subi10s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i2Mul2i3Subi10s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i2Mul2i3Subi10s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i2Mul2i3Subi10s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i2Mul2i3Subi10s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i2Mul2i3Subi10s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i2Mul2i3Subi10s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i2Mul2i3Subi10s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i1Mul2i3Subi5s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i1Mul2i3Subi5s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i1Mul2i3Subi5s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i1Mul2i3Subi5s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i1Mul2i3Subi5s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i1Mul2i3Subi5s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i1Mul2i3Subi5s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i1Mul2i3Subi5s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i1Mul2i3Subi5s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i1Mul2i3Subi5s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Gti255s32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Gti255s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Gti255s32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gti255s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gti255s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gti255s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Gti255s32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Gti255s32_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Gti255s32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Gti255s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Gti255s32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gti255s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gti255s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gti255s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gti255s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Gti255s32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Gti255s32_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti3s3_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti3s3_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti3s3_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3s3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3s3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3s3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti3s3_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti3s3_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti3s3_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti3s3_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti3s3_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3s3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3s3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3s3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3s3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti3s3_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti3s3_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_R33_20Mul2iLLu24_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_1.sdl(2,3): INFO: Running flattening on "SobelFilter_R33_20Mul2iLLu24_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_R33_20Mul2iLLu24_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R33_20Mul2iLLu24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R33_20Mul2iLLu24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R33_20Mul2iLLu24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_R33_20Mul2iLLu24_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_R33_20Mul2iLLu24_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_R33_20Mul2iLLu24_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_1.sdl(2,3): INFO: Running flattening on "SobelFilter_R33_20Mul2iLLu24_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_R33_20Mul2iLLu24_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R33_20Mul2iLLu24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R33_20Mul2iLLu24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_R33_20Mul2iLLu24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_R33_20Mul2iLLu24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_R33_20Mul2iLLu24_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_R33_20Mul2iLLu24_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add3i6u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add3i6u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add3i6u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add3i6u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add3i6u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add3i6u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add3i6u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add3i6u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add3i6u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add3i6u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add3i3u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add3i3u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add3i3u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add3i3u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add3i3u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add3i3u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add3i3u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add3i3u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add3i3u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add3i3u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3Subi10s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3Subi10s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3Subi10s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3Subi10s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3Subi10s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3Subi10s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3Subi10s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3Subi10s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3Subi10s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3Subi10s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3Subi5s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3Subi5s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3Subi5s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3Subi5s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3Subi5s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3Subi5s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3Subi5s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3Subi5s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3Subi5s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3Subi5s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add3s32Cati0s24CatiLLs16_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add3s32Cati0s24CatiLLs16_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add3s32Cati0s24CatiLLs16_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3s32Cati0s24CatiLLs16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3s32Cati0s24CatiLLs16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3s32Cati0s24CatiLLs16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add3s32Cati0s24CatiLLs16_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add3s32Cati0s24CatiLLs16_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add3s32Cati0s24CatiLLs16_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add3s32Cati0s24CatiLLs16_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add3s32Cati0s24CatiLLs16_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3s32Cati0s24CatiLLs16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3s32Cati0s24CatiLLs16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add3s32Cati0s24CatiLLs16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add3s32Cati0s24CatiLLs16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add3s32Cati0s24CatiLLs16_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add3s32Cati0s24CatiLLs16_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2Mul2u32u32s32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2Mul2u32u32s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2Mul2u32u32s32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u32u32s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u32u32s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u32u32s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2Mul2u32u32s32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2Mul2u32u32s32_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2Mul2u32u32s32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2Mul2u32u32s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2Mul2u32u32s32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u32u32s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u32u32s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u32u32s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u32u32s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2Mul2u32u32s32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2Mul2u32u32s32_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add2i2Mul2i3Subi10s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add2i1Mul2i3Subi5s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add2i2Mul2i3Subi10s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add2i1Mul2i3Subi5s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2Mul2u24u24CatiLLu21_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2Mul2u24u24CatiLLu21_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2Mul2u24u24CatiLLu21_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u24u24CatiLLu21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u24u24CatiLLu21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u24u24CatiLLu21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2Mul2u24u24CatiLLu21_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2Mul2u24u24CatiLLu21_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2Mul2u24u24CatiLLu21_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2Mul2u24u24CatiLLu21_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2Mul2u24u24CatiLLu21_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u24u24CatiLLu21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u24u24CatiLLu21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2Mul2u24u24CatiLLu21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2Mul2u24u24CatiLLu21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2Mul2u24u24CatiLLu21_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2Mul2u24u24CatiLLu21_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add3i6u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add3i6u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add3i6u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add3i6u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add3i6u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add3i6u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add3i6u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add3i6u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add3i6u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add3i6u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add3i3u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add3i3u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add3i3u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add3i3u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add3i3u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add3i3u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add3i3u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add3i3u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add3i3u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add3i3u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add3i6u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add3i6u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add3i6u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add3i6u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add3i6u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add3i6u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add3i6u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add3i6u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i6u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i6u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add3i6u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add3i6u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add3i3u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add3i3u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add3i3u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add3i3u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add3i3u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add3i3u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add3i3u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add3i3u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add3i3u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add3i3u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add3i3u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add3i3u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Subi10s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Subi10s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Subi10s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Subi10s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Subi10s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Subi10s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Subi10s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Subi10s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi10s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi10s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Subi10s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Subi10s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Subi5s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Subi5s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Subi5s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Subi5s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Subi5s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Subi5s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Subi5s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Subi5s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Subi5s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Subi5s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Subi5s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Subi5s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2i3s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2i3s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2i3s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2i3s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2i3s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add2u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add2u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Add2u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Add2u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i18Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i18Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i18Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i18Add2u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i18Add2u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i18Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i18Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i18Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i18Add2u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i18Add2u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add2u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add2u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Add2u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Add2u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i9Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i9Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i9Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i9Add2u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i9Add2u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i9Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i9Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i9Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i9Add2u2Mul2i3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i9Add2u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti9s5_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti9s5_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti9s5_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti9s5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti9s5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti9s5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti9s5_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti9s5_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti9s5_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti9s5_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti9s5_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti9s5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti9s5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti9s5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti9s5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti9s5_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti9s5_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti3u2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti3u2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti3u2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i1u4_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i1u4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i1u4_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i1u4_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i1u4_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i1u4_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i1u4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i1u4_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i1u4_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i1u4_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Mul2i3s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Mul2i3s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Mul2i3s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Mul2i3s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Mul2i3s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i30Mul2i3s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i30Mul2i3s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i30Mul2i3s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i30Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i30Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i30Mul2i3s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i30Mul2i3s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Mul2i3s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Mul2i3s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Mul2i3s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Mul2i3s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Mul2i3s6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i15Mul2i3s6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i15Mul2i3s6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i15Mul2i3s6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i15Mul2i3s6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i15Mul2i3s6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i15Mul2i3s6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i15Mul2i3s6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2iLLu24_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2iLLu24_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2iLLu24_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2iLLu24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2iLLu24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2iLLu24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2iLLu24_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2iLLu24_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul2iLLu24_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul2iLLu24_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul2iLLu24_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2iLLu24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2iLLu24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Mul2iLLu24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul2iLLu24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul2iLLu24_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Mul2iLLu24_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti10s32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti10s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti10s32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti10s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti10s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti10s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti10s32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti10s32_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti10s32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti10s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti10s32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti10s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti10s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti10s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti10s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti10s32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti10s32_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti5s32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti5s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti5s32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti5s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti5s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti5s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti5s32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti5s32_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Lti5s32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Lti5s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Lti5s32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti5s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti5s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Lti5s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Lti5s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Lti5s32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Lti5s32_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Gei5s32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Gei5s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Gei5s32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gei5s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gei5s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gei5s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Gei5s32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Gei5s32_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Gei5s32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Gei5s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Gei5s32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gei5s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gei5s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Gei5s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Gei5s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Gei5s32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Gei5s32_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i1s32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i1s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i1s32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i1s32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i1s32_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i1s32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i1s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i1s32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i1s32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i1s32_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i18u4_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i18u4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i18u4_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i18u4_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i18u4_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i18u4_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i18u4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i18u4_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i18u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i18u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i18u4_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i18u4_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i9u4_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i9u4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i9u4_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i9u4_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i9u4_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add2i9u4_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add2i9u4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add2i9u4_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add2i9u4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add2i9u4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add2i9u4_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add2i9u4_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_58_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_58_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_58_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_58_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_58_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_58_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_58_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_58_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_58_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_58_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_58_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_58_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6U_58_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_58_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6U_58_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6U_58_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_58_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_58_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_58_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_58_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/SobelFilter_Add_6U_58_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6U_58_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6U_58_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/DPA/v_rtl/SobelFilter_Add_6U_58_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
