#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May 12 22:12:20 2018
# Process ID: 6476
# Current directory: C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.runs/synth_1
# Command line: vivado.exe -log ZYBO_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZYBO_wrapper.tcl
# Log file: C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.runs/synth_1/ZYBO_wrapper.vds
# Journal file: C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ZYBO_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ANN/MASTERAXI100'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ZYBO.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ZYBO_TOPANN_0_2

add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 273.500 ; gain = 46.758
Command: synth_design -top ZYBO_wrapper -part xc7z010clg400-1 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 408.457 ; gain = 123.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ZYBO_wrapper' [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/hdl/ZYBO_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ZYBO' [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/synth/ZYBO.v:13]
INFO: [Synth 8-638] synthesizing module 'ZYBO_TOPANN_0_2' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_TOPANN_0_2/synth/ZYBO_TOPANN_0_2.v:58]
INFO: [Synth 8-638] synthesizing module 'TOPANN' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:12]
	Parameter ap_ST_fsm_state1 bound to: 33'b000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 33'b000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 33'b000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 33'b000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 33'b000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 33'b000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 33'b000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 33'b000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 33'b000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 33'b000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 33'b000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 33'b000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 33'b000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 33'b000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 33'b000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 33'b000000000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 33'b000000000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 33'b000000000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 33'b000000000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 33'b000000000000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 33'b000000000000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 33'b000000000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 33'b000000000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 33'b000000000100000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 33'b000000001000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 33'b000000010000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 33'b000000100000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 33'b000001000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 33'b000010000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 33'b000100000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 33'b001000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 33'b010000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 33'b100000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUTS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUTS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUTS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUTS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUTS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUTS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUTS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUTS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUTS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUTS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUTS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUTS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUTS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUTS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUTS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUTS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUTS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUTS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUTS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUTS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUTS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUTS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_INPUTS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_OUTPUTS_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:306]
INFO: [Synth 8-638] synthesizing module 'TOPANN_coeTanSig_V' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_coeTanSig_V.v:43]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TOPANN_coeTanSig_V_rom' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_coeTanSig_V.v:9]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './TOPANN_coeTanSig_V_rom.dat' is read successfully [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_coeTanSig_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'TOPANN_coeTanSig_V_rom' (1#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_coeTanSig_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'TOPANN_coeTanSig_V' (2#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_coeTanSig_V.v:43]
INFO: [Synth 8-638] synthesizing module 'TOPANN_AXILiteS_s_axi' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_INPUTS_V_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_INPUTS_V_CTRL bound to: 8'b00010100 
	Parameter ADDR_RESULT_V_DATA_0 bound to: 8'b10101000 
	Parameter ADDR_RESULT_V_CTRL bound to: 8'b10101100 
	Parameter ADDR_LAYERWEIGTH_V_BASE bound to: 8'b01000000 
	Parameter ADDR_LAYERWEIGTH_V_HIGH bound to: 8'b01111111 
	Parameter ADDR_BIAS_V_BASE bound to: 8'b10000000 
	Parameter ADDR_BIAS_V_HIGH bound to: 8'b10001111 
	Parameter ADDR_OUTPUTLAYERWEIGTH_V_BASE bound to: 8'b10010000 
	Parameter ADDR_OUTPUTLAYERWEIGTH_V_HIGH bound to: 8'b10011111 
	Parameter ADDR_OUTPUTLAYERBIAS_V_BASE bound to: 8'b10100000 
	Parameter ADDR_OUTPUTLAYERBIAS_V_HIGH bound to: 8'b10100111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TOPANN_AXILiteS_s_axi_ram' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_AXILiteS_s_axi.v:686]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_AXILiteS_s_axi_ram' (3#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_AXILiteS_s_axi.v:686]
INFO: [Synth 8-638] synthesizing module 'TOPANN_AXILiteS_s_axi_ram__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_AXILiteS_s_axi.v:686]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_AXILiteS_s_axi_ram__parameterized0' (3#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_AXILiteS_s_axi.v:686]
INFO: [Synth 8-638] synthesizing module 'TOPANN_AXILiteS_s_axi_ram__parameterized1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_AXILiteS_s_axi.v:686]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_AXILiteS_s_axi_ram__parameterized1' (3#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_AXILiteS_s_axi.v:686]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_AXILiteS_s_axi.v:372]
INFO: [Synth 8-256] done synthesizing module 'TOPANN_AXILiteS_s_axi' (4#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_AXILiteS_s_axi.v:9]
WARNING: [Synth 8-689] width (1) of port connection 'outputLayerBias_V_address0' does not match port width (2) of module 'TOPANN_AXILiteS_s_axi' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:630]
INFO: [Synth 8-638] synthesizing module 'TOPANN_INPUTS_m_axi' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TOPANN_INPUTS_m_axi_throttl' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_INPUTS_m_axi_throttl' (5#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'TOPANN_INPUTS_m_axi_write' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'TOPANN_INPUTS_m_axi_fifo' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:399]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_INPUTS_m_axi_fifo' (6#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'TOPANN_INPUTS_m_axi_reg_slice' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:295]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_INPUTS_m_axi_reg_slice' (7#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'TOPANN_INPUTS_m_axi_fifo__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:399]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_INPUTS_m_axi_fifo__parameterized0' (7#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'TOPANN_INPUTS_m_axi_buffer' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_INPUTS_m_axi_buffer' (8#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'TOPANN_INPUTS_m_axi_fifo__parameterized1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_INPUTS_m_axi_fifo__parameterized1' (8#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'TOPANN_INPUTS_m_axi_fifo__parameterized2' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_INPUTS_m_axi_fifo__parameterized2' (8#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:1903]
INFO: [Synth 8-256] done synthesizing module 'TOPANN_INPUTS_m_axi_write' (9#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'TOPANN_INPUTS_m_axi_read' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'TOPANN_INPUTS_m_axi_buffer__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_INPUTS_m_axi_buffer__parameterized0' (9#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'TOPANN_INPUTS_m_axi_reg_slice__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_INPUTS_m_axi_reg_slice__parameterized0' (9#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:295]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:1088]
INFO: [Synth 8-256] done synthesizing module 'TOPANN_INPUTS_m_axi_read' (10#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'TOPANN_INPUTS_m_axi' (11#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'TOPANN_OUTPUTS_m_axi' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TOPANN_OUTPUTS_m_axi_throttl' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_OUTPUTS_m_axi_throttl' (12#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'TOPANN_OUTPUTS_m_axi_write' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'TOPANN_OUTPUTS_m_axi_fifo' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:399]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_OUTPUTS_m_axi_fifo' (13#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'TOPANN_OUTPUTS_m_axi_reg_slice' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:295]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_OUTPUTS_m_axi_reg_slice' (14#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'TOPANN_OUTPUTS_m_axi_fifo__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:399]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_OUTPUTS_m_axi_fifo__parameterized0' (14#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'TOPANN_OUTPUTS_m_axi_buffer' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_OUTPUTS_m_axi_buffer' (15#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'TOPANN_OUTPUTS_m_axi_fifo__parameterized1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_OUTPUTS_m_axi_fifo__parameterized1' (15#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'TOPANN_OUTPUTS_m_axi_fifo__parameterized2' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_OUTPUTS_m_axi_fifo__parameterized2' (15#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:1903]
INFO: [Synth 8-256] done synthesizing module 'TOPANN_OUTPUTS_m_axi_write' (16#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'TOPANN_OUTPUTS_m_axi_read' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'TOPANN_OUTPUTS_m_axi_buffer__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_OUTPUTS_m_axi_buffer__parameterized0' (16#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'TOPANN_OUTPUTS_m_axi_reg_slice__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_OUTPUTS_m_axi_reg_slice__parameterized0' (16#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:295]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:1088]
INFO: [Synth 8-256] done synthesizing module 'TOPANN_OUTPUTS_m_axi_read' (17#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'TOPANN_OUTPUTS_m_axi' (18#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'TOPANN_mux_32_32_bkb' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_mux_32_32_bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TOPANN_mux_32_32_bkb' (19#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_mux_32_32_bkb.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1530]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1746]
INFO: [Synth 8-256] done synthesizing module 'TOPANN' (20#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:12]
INFO: [Synth 8-256] done synthesizing module 'ZYBO_TOPANN_0_2' (21#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_TOPANN_0_2/synth/ZYBO_TOPANN_0_2.v:58]
WARNING: [Synth 8-350] instance 'TOPANN_0' of module 'ZYBO_TOPANN_0_2' requires 90 connections, but only 85 given [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/synth/ZYBO.v:237]
INFO: [Synth 8-638] synthesizing module 'ZYBO_axi_smc_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/synth/ZYBO_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:10]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_BN8NCN' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:1364]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_one_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_0/synth/bd_bbaf_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (22#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_one_0' (23#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_0/synth/bd_bbaf_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_psr_aclk_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_1/synth/bd_bbaf_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_1/synth/bd_bbaf_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (24#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (25#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (26#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (27#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (28#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (29#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_psr_aclk_0' (30#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_1/synth/bd_bbaf_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_bbaf_psr_aclk_0' requires 10 connections, but only 6 given [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:1405]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_BN8NCN does not have driver. [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:1384]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_BN8NCN' (31#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:1364]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1M321V0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:1414]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_m00e_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_31/synth/bd_bbaf_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_m00e_0' (45#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_31/synth/bd_bbaf_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1M321V0' (46#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:1414]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_ZWEJEO' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:1785]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_m00arn_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_26/synth/bd_bbaf_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (52#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram' (53#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5056 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 158 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 158 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 158 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 158 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 158 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 158 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 158 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 158 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 158 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (56#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized0' (56#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_m00arn_0' (62#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_26/synth/bd_bbaf_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_m00awn_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_28/synth/bd_bbaf_m00awn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_m00awn_0' (63#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_28/synth/bd_bbaf_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_m00bn_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_30/synth/bd_bbaf_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized1' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (63#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized1' (63#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized2' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 224 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 7 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 7 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (63#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized2' (63#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_m00bn_0' (64#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_30/synth/bd_bbaf_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_m00rn_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_27/synth/bd_bbaf_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized3' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2720 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 85 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 85 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 85 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 85 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 85 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 85 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 85 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 85 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 85 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 85 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 85 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 85 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 85 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (64#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized3' (64#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_m00rn_0' (65#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_27/synth/bd_bbaf_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_m00wn_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_29/synth/bd_bbaf_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized4' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (65#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized4' (65#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized5' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3392 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 106 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 106 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 106 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (65#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized5' (65#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_m00wn_0' (66#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_29/synth/bd_bbaf_m00wn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_ZWEJEO' (67#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:1785]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_m00s2a_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_25/synth/bd_bbaf_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_m00s2a_0' (69#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_25/synth/bd_bbaf_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_s00a2s_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_10/synth/bd_bbaf_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_s00a2s_0' (71#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_10/synth/bd_bbaf_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_MW0833' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:2090]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_s00mmu_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_7/synth/bd_bbaf_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_s00mmu_0' (75#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_7/synth/bd_bbaf_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_s00sic_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_9/synth/bd_bbaf_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_s00sic_0' (78#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_9/synth/bd_bbaf_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_s00tr_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_8/synth/bd_bbaf_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_s00tr_0' (81#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_8/synth/bd_bbaf_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_bbaf_s00tr_0' requires 82 connections, but only 78 given [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:2614]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_MW0833' (82#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:2090]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_JWYY9H' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:2695]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_sarn_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_11/synth/bd_bbaf_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized6' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (82#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized6' (82#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized7' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 140 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 140 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 140 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (82#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized7' (82#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_sarn_0' (83#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_11/synth/bd_bbaf_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_sawn_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_13/synth/bd_bbaf_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_sawn_0' (84#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_13/synth/bd_bbaf_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_sbn_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_15/synth/bd_bbaf_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized8' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 800 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 25 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 25 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 25 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (84#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized8' (84#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_sbn_0' (85#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_15/synth/bd_bbaf_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_srn_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_12/synth/bd_bbaf_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized9' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3296 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 103 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 103 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 103 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 103 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 103 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 103 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 103 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 103 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 103 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (86#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized9' (86#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_srn_0' (87#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_12/synth/bd_bbaf_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_swn_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_14/synth/bd_bbaf_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized10' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized10' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 88 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 88 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 88 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized10' (89#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized10' (89#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_swn_0' (90#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_14/synth/bd_bbaf_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_JWYY9H' (91#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:2695]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_s01a2s_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_19/synth/bd_bbaf_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_s01a2s_0' (92#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_19/synth/bd_bbaf_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_1JS9EM3' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:2991]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_s01mmu_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_16/synth/bd_bbaf_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_s01mmu_0' (93#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_16/synth/bd_bbaf_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_s01sic_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_18/synth/bd_bbaf_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_s01sic_0' (94#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_18/synth/bd_bbaf_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_s01tr_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_17/synth/bd_bbaf_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_s01tr_0' (95#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_17/synth/bd_bbaf_s01tr_0.sv:58]
WARNING: [Synth 8-350] instance 's01_transaction_regulator' of module 'bd_bbaf_s01tr_0' requires 82 connections, but only 78 given [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:3515]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_1JS9EM3' (96#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:2991]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_1OPDJER' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:3596]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_sarn_1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_20/synth/bd_bbaf_sarn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_sarn_1' (97#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_20/synth/bd_bbaf_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_sawn_1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_22/synth/bd_bbaf_sawn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_sawn_1' (98#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_22/synth/bd_bbaf_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_sbn_1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_24/synth/bd_bbaf_sbn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_sbn_1' (99#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_24/synth/bd_bbaf_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_srn_1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_21/synth/bd_bbaf_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_srn_1' (100#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_21/synth/bd_bbaf_srn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_swn_1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_23/synth/bd_bbaf_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_swn_1' (101#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_23/synth/bd_bbaf_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_1OPDJER' (102#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:3596]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_C9EFVL' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:3892]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_arsw_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_2/synth/bd_bbaf_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_arsw_0' (105#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_2/synth/bd_bbaf_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_awsw_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_4/synth/bd_bbaf_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_awsw_0' (106#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_4/synth/bd_bbaf_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_bsw_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_6/synth/bd_bbaf_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_bsw_0' (107#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_6/synth/bd_bbaf_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_rsw_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_3/synth/bd_bbaf_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_rsw_0' (108#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_3/synth/bd_bbaf_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_bbaf_wsw_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_5/synth/bd_bbaf_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf_wsw_0' (109#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_5/synth/bd_bbaf_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_C9EFVL' (110#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:3892]
INFO: [Synth 8-256] done synthesizing module 'bd_bbaf' (111#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/synth/bd_bbaf.v:10]
INFO: [Synth 8-256] done synthesizing module 'ZYBO_axi_smc_0' (112#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/synth/ZYBO_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ZYBO_processing_system7_0_1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_processing_system7_0_1/synth/ZYBO_processing_system7_0_1.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 1 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (113#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (114#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (115#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (116#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_processing_system7_0_1/synth/ZYBO_processing_system7_0_1.v:456]
INFO: [Synth 8-256] done synthesizing module 'ZYBO_processing_system7_0_1' (117#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_processing_system7_0_1/synth/ZYBO_processing_system7_0_1.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'ZYBO_processing_system7_0_1' requires 110 connections, but only 103 given [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/synth/ZYBO.v:425]
INFO: [Synth 8-638] synthesizing module 'ZYBO_ps7_0_axi_periph_1' [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/synth/ZYBO.v:601]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1VY9WYZ' [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/synth/ZYBO.v:906]
INFO: [Synth 8-638] synthesizing module 'ZYBO_auto_pc_0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_auto_pc_0/synth/ZYBO_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' (118#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' (119#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' (120#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' (121#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' (122#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' (123#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' (123#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' (124#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' (125#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' (126#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' (126#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' (126#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' (127#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (128#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (128#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (128#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (128#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (129#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (130#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (131#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (131#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (131#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (131#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (131#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (131#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (131#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (131#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s' (132#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' (133#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'ZYBO_auto_pc_0' (134#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_auto_pc_0/synth/ZYBO_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'ZYBO_auto_pc_0' requires 59 connections, but only 57 given [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/synth/ZYBO.v:1141]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1VY9WYZ' (135#1) [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/synth/ZYBO.v:906]
INFO: [Synth 8-256] done synthesizing module 'ZYBO_ps7_0_axi_periph_1' (136#1) [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/synth/ZYBO.v:601]
INFO: [Synth 8-638] synthesizing module 'ZYBO_rst_ps7_0_125M_1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_rst_ps7_0_125M_1/synth/ZYBO_rst_ps7_0_125M_1.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_rst_ps7_0_125M_1/synth/ZYBO_rst_ps7_0_125M_1.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (136#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (136#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'ZYBO_rst_ps7_0_125M_1' (137#1) [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_rst_ps7_0_125M_1/synth/ZYBO_rst_ps7_0_125M_1.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_125M' of module 'ZYBO_rst_ps7_0_125M_1' requires 10 connections, but only 7 given [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/synth/ZYBO.v:591]
INFO: [Synth 8-256] done synthesizing module 'ZYBO' (138#1) [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/synth/ZYBO.v:13]
INFO: [Synth 8-256] done synthesizing module 'ZYBO_wrapper' (139#1) [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/hdl/ZYBO_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axi_register_slice__parameterized0 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 767.406 ; gain = 482.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 767.406 ; gain = 482.637
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_processing_system7_0_1/ZYBO_processing_system7_0_1.xdc] for cell 'ZYBO_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_processing_system7_0_1/ZYBO_processing_system7_0_1.xdc] for cell 'ZYBO_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_processing_system7_0_1/ZYBO_processing_system7_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYBO_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYBO_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_1/bd_bbaf_psr_aclk_0_board.xdc] for cell 'ZYBO_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_1/bd_bbaf_psr_aclk_0_board.xdc] for cell 'ZYBO_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_1/bd_bbaf_psr_aclk_0.xdc] for cell 'ZYBO_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_axi_smc_0/bd_0/ip/ip_1/bd_bbaf_psr_aclk_0.xdc] for cell 'ZYBO_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_rst_ps7_0_125M_1/ZYBO_rst_ps7_0_125M_1_board.xdc] for cell 'ZYBO_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_rst_ps7_0_125M_1/ZYBO_rst_ps7_0_125M_1_board.xdc] for cell 'ZYBO_i/rst_ps7_0_125M/U0'
Parsing XDC File [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_rst_ps7_0_125M_1/ZYBO_rst_ps7_0_125M_1.xdc] for cell 'ZYBO_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ip/ZYBO_rst_ps7_0_125M_1/ZYBO_rst_ps7_0_125M_1.xdc] for cell 'ZYBO_i/rst_ps7_0_125M/U0'
Parsing XDC File [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYBO_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYBO_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ZYBO_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYBO_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYBO_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1490.980 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ZYBO_i/processing_system7_0/inst. (constraint file  C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property DONT_TOUCH = true for ZYBO_i/rst_ps7_0_125M/U0. (constraint file  C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.runs/synth_1/dont_touch.xdc, line 182).
Applied set_property DONT_TOUCH = true for ZYBO_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/TOPANN_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZYBO_i/rst_ps7_0_125M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_coeTanSig_V.v:33]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'TOPANN_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:2119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_INPUTS_m_axi.v:1161]
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:2119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN_OUTPUTS_m_axi.v:1161]
WARNING: [Synth 8-3936] Found unconnected internal register 'ret_V_reg_1407_reg' and it is trimmed from '17' to '12' bits. [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1157]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_2_reg_1365_reg' and it is trimmed from '64' to '25' bits. [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1124]
WARNING: [Synth 8-3936] Found unconnected internal register 'ret_V_2_reg_1310_reg' and it is trimmed from '17' to '12' bits. [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1149]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_7_reg_1265_reg' and it is trimmed from '64' to '25' bits. [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1132]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_reg_1232_reg' and it is trimmed from '5' to '4' bits. [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1066]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond3_fu_456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_512_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_551_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_926_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_10_fu_1085_p2" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_18_fu_719_p2" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_762_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_748_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_474_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_468_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1686]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1708]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1714]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1680]
WARNING: [Synth 8-6014] Unused sequential element layerWeigth_V_load_reg_1260_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1105]
WARNING: [Synth 8-6014] Unused sequential element outputLayerWeigth_V_1_reg_1355_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1117]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_1360_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1118]
WARNING: [Synth 8-6014] Unused sequential element r_V_1_reg_1300_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1140]
WARNING: [Synth 8-6014] Unused sequential element r_V_reg_1397_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1164]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_1255_reg was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1179]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1686]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1686]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1686]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1686]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1708]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1708]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/4695/hdl/verilog/TOPANN.v:1714]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'TOPANN_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall                             |          13|      6601|
|2     |sc_exit_v1_0_6_top__GC0                                  |           1|      4121|
|3     |sc_mmu_v1_0_5_top__GC0                                   |           1|      7031|
|4     |sc_transaction_regulator_v1_0_6_singleorder__GC0         |           1|        71|
|5     |sc_transaction_regulator_v1_0_6_top__GC0                 |           1|         2|
|6     |bd_bbaf_s00sic_0                                         |           1|       247|
|7     |sc_transaction_regulator_v1_0_6_top__parameterized0__GC0 |           1|         2|
|8     |bd_bbaf_s01sic_0                                         |           1|       247|
|9     |bd_bbaf__GC0                                             |           1|     23314|
|10    |ZYBO__GC0                                                |           1|     18620|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
	   2 Input     56 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 16    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 14    
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 24    
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 192   
	   2 Input      5 Bit       Adders := 23    
	   2 Input      4 Bit       Adders := 27    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 28    
	   2 Input      2 Bit       Adders := 11    
	   3 Input      1 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 238   
+---Registers : 
	             2178 Bit    Registers := 46    
	             1024 Bit    Registers := 2     
	              140 Bit    Registers := 2     
	               88 Bit    Registers := 1     
	               85 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 12    
	               48 Bit    Registers := 2     
	               47 Bit    Registers := 3     
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 56    
	               30 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 8     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 4     
	               12 Bit    Registers := 13    
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 44    
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 103   
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 37    
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 75    
	                1 Bit    Registers := 722   
+---RAMs : 
	               9K Bit         RAMs := 2     
	               8K Bit         RAMs := 2     
	              288 Bit         RAMs := 1     
	               96 Bit         RAMs := 2     
	               64 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 23    
	   2 Input    140 Bit        Muxes := 2     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 3     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	  34 Input     33 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 94    
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   4 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 5     
	   4 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 4     
	   8 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 8     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 50    
	   4 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 13    
	   2 Input      6 Bit        Muxes := 33    
	   2 Input      5 Bit        Muxes := 17    
	   2 Input      4 Bit        Muxes := 26    
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 46    
	   5 Input      3 Bit        Muxes := 8     
	   9 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 204   
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 109   
	   4 Input      1 Bit        Muxes := 82    
	  10 Input      1 Bit        Muxes := 46    
	   7 Input      1 Bit        Muxes := 69    
	  12 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 472   
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_2_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module sc_exit_v1_0_6_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module sc_util_v1_0_2_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module sc_exit_v1_0_6_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_6_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_6_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_6_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_5_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module sc_mmu_v1_0_5_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module sc_mmu_v1_0_5_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_splitter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_5_top__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_6_singleorder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_6_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_6_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_node_v1_0_7_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_si_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_si_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_7_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_7_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_7_si_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_7_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_2_counter__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized9__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_7_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 6     
Module sc_node_v1_0_7_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_2_counter__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized10__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized11__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_7_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_2_counter__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_7_upsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 6     
Module sc_node_v1_0_7_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_2_counter__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized8__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    140 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    140 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     85 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     85 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     88 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module TOPANN_coeTanSig_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module TOPANN_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module TOPANN_AXILiteS_s_axi_ram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module TOPANN_AXILiteS_s_axi_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module TOPANN_AXILiteS_s_axi_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module TOPANN_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module TOPANN_INPUTS_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TOPANN_INPUTS_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_INPUTS_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_INPUTS_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_INPUTS_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_INPUTS_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_INPUTS_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_INPUTS_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module TOPANN_INPUTS_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_INPUTS_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_INPUTS_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_INPUTS_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_INPUTS_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_INPUTS_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module TOPANN_OUTPUTS_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TOPANN_OUTPUTS_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_OUTPUTS_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_OUTPUTS_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_OUTPUTS_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_OUTPUTS_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_OUTPUTS_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_OUTPUTS_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module TOPANN_OUTPUTS_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_OUTPUTS_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_OUTPUTS_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_OUTPUTS_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_OUTPUTS_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOPANN_OUTPUTS_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module TOPANN_mux_32_32_bkb__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module TOPANN_mux_32_32_bkb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module TOPANN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
	   2 Input     56 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               30 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 4     
	               15 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	  34 Input     33 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   4 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 5     
	   4 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_762_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_748_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_18_fu_719_p2" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_10_fu_1085_p2" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
DSP Report: Generating DSP p_Val2_2_fu_961_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: register A is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: operator p_Val2_2_fu_961_p2 is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: operator p_Val2_2_fu_961_p2 is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: Generating DSP p_Val2_2_fu_961_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: register B is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: operator p_Val2_2_fu_961_p2 is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: operator p_Val2_2_fu_961_p2 is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: Generating DSP p_Val2_2_fu_961_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: register A is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: operator p_Val2_2_fu_961_p2 is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: operator p_Val2_2_fu_961_p2 is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: Generating DSP p_Val2_2_fu_961_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: register A is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: operator p_Val2_2_fu_961_p2 is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: operator p_Val2_2_fu_961_p2 is absorbed into DSP p_Val2_2_fu_961_p2.
DSP Report: Generating DSP p_Val2_7_fu_595_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: operator p_Val2_7_fu_595_p2 is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: operator p_Val2_7_fu_595_p2 is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: Generating DSP p_Val2_7_fu_595_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: register B is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: operator p_Val2_7_fu_595_p2 is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: operator p_Val2_7_fu_595_p2 is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: Generating DSP p_Val2_7_fu_595_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: operator p_Val2_7_fu_595_p2 is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: operator p_Val2_7_fu_595_p2 is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: Generating DSP p_Val2_7_fu_595_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: operator p_Val2_7_fu_595_p2 is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: operator p_Val2_7_fu_595_p2 is absorbed into DSP p_Val2_7_fu_595_p2.
DSP Report: Generating DSP r_V_4_fu_692_p2, operation Mode is: A2*(B:0x3cc80).
DSP Report: register A is absorbed into DSP r_V_4_fu_692_p2.
DSP Report: operator r_V_4_fu_692_p2 is absorbed into DSP r_V_4_fu_692_p2.
DSP Report: operator r_V_4_fu_692_p2 is absorbed into DSP r_V_4_fu_692_p2.
DSP Report: Generating DSP r_V_4_fu_692_p2, operation Mode is: (PCIN>>17)+A2*(B:0x3cc80).
DSP Report: register A is absorbed into DSP r_V_4_fu_692_p2.
DSP Report: operator r_V_4_fu_692_p2 is absorbed into DSP r_V_4_fu_692_p2.
DSP Report: operator r_V_4_fu_692_p2 is absorbed into DSP r_V_4_fu_692_p2.
DSP Report: Generating DSP r_V_5_fu_1058_p2, operation Mode is: A2*(B:0x3cc80).
DSP Report: register A is absorbed into DSP r_V_5_fu_1058_p2.
DSP Report: operator r_V_5_fu_1058_p2 is absorbed into DSP r_V_5_fu_1058_p2.
DSP Report: operator r_V_5_fu_1058_p2 is absorbed into DSP r_V_5_fu_1058_p2.
DSP Report: Generating DSP r_V_5_fu_1058_p2, operation Mode is: (PCIN>>17)+A2*(B:0x3cc80).
DSP Report: register A is absorbed into DSP r_V_5_fu_1058_p2.
DSP Report: operator r_V_5_fu_1058_p2 is absorbed into DSP r_V_5_fu_1058_p2.
DSP Report: operator r_V_5_fu_1058_p2 is absorbed into DSP r_V_5_fu_1058_p2.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.srcs/sources_1/bd/ZYBO/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3971] The signal int_layerWeigth_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_bias_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_outputLayerWeigth_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'ZYBO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_3_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_3_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[2] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[2]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_5_top:/i_3_0/\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_5_top:/i_3_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[2]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[30]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_3_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_5_top:/i_3_0/\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'ZYBO_i/axi_smc/insti_3_0/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][2]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][5]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][12]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][14]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][15]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][16]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][2]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][5]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][12]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][14]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][15]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][16]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[1]' (FDSE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[0]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[0]' (FDSE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[5]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[6]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[7]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[2]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[3]'
INFO: [Synth 8-3886] merging instance 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[3]' (FDRE) to 'ZYBO_i/axi_smc/insti_3_0/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/axi_smc/insti_3_0/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[15]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[14]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[13]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[12]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[11]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[10]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[9]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[8]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[7]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[6]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[5]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[4]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_wr_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_wr_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized7__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized7__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized7__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized7__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_wr_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_wr_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_wr_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized7.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ZYBO_i/i_3_0/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:03:33 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+-----------------------------------------------+---------------+----------------+
|Module Name            | RTL Object                                    | Depth x Width | Implemented As | 
+-----------------------+-----------------------------------------------+---------------+----------------+
|TOPANN_coeTanSig_V_rom | q0_reg                                        | 4096x25       | Block RAM      | 
|TOPANN                 | coeTanSig_V_U/TOPANN_coeTanSig_V_rom_U/q0_reg | 4096x25       | Block RAM      | 
+-----------------------+-----------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|TOPANN_AXILiteS_s_axi_ram:                  | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|TOPANN_AXILiteS_s_axi_ram__parameterized0:  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|TOPANN_AXILiteS_s_axi_ram__parameterized0:  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|TOPANN_AXILiteS_s_axi_ram__parameterized1:  | gen_write[1].mem_reg | 2 x 32(READ_FIRST)     | W | R | 2 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|TOPANN_INPUTS_m_axi_buffer__parameterized0: | mem_reg              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|TOPANN_OUTPUTS_m_axi_buffer:                | mem_reg              | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                             | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 158             | RAM32M x 27    | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 158             | RAM32M x 27    | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2     | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 85              | RAM32M x 15    | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18    | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5     | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 103             | RAM32M x 18    | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5     | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 103             | RAM32M x 18    | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TOPANN      | A2*B2                     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|TOPANN      | (PCIN>>17)+A2*B2          | 15     | 15     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|TOPANN      | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|TOPANN      | (PCIN>>17)+A2*B2          | 18     | 15     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|TOPANN      | A2*B2                     | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|TOPANN      | (PCIN>>17)+A2*B2          | 15     | 15     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|TOPANN      | A2*B2                     | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|TOPANN      | (PCIN>>17)+A2*B2          | 18     | 15     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|TOPANN      | A2*(B:0x3cc80)            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOPANN      | (PCIN>>17)+A2*(B:0x3cc80) | 17     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOPANN      | A2*(B:0x3cc80)            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOPANN      | (PCIN>>17)+A2*(B:0x3cc80) | 17     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall                             |           2|       181|
|2     |sc_exit_v1_0_6_top__GC0                                  |           1|      1302|
|3     |sc_mmu_v1_0_5_top__GC0                                   |           2|       362|
|4     |sc_transaction_regulator_v1_0_6_top__GC0                 |           1|         2|
|5     |bd_bbaf_s00sic_0                                         |           1|       220|
|6     |sc_transaction_regulator_v1_0_6_top__parameterized0__GC0 |           1|         2|
|7     |bd_bbaf_s01sic_0                                         |           1|       220|
|8     |bd_bbaf__GC0                                             |           1|      9866|
|9     |ZYBO__GC0                                                |           1|      7404|
|10    |sc_util_v1_0_2_axi_reg_stall__1                          |           1|       259|
|11    |sc_util_v1_0_2_axi_reg_stall__2                          |           1|       241|
|12    |sc_util_v1_0_2_axi_reg_stall__3                          |           1|        46|
|13    |sc_util_v1_0_2_axi_reg_stall__4                          |           4|       208|
|14    |sc_util_v1_0_2_axi_reg_stall__5                          |           4|       202|
|15    |sc_util_v1_0_2_axi_reg_stall__6                          |           2|       151|
|16    |sc_util_v1_0_2_axi_reg_stall__7                          |           2|       145|
|17    |sc_util_v1_0_2_axi_reg_stall__8                          |           2|        46|
|18    |sc_util_v1_0_2_axi_reg_stall__9                          |           1|       196|
|19    |sc_util_v1_0_2_axi_reg_stall__10                         |           3|       196|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:41 ; elapsed = 00:03:51 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:45 ; elapsed = 00:03:56 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|TOPANN_AXILiteS_s_axi_ram:                  | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|TOPANN_AXILiteS_s_axi_ram__parameterized0:  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|TOPANN_AXILiteS_s_axi_ram__parameterized0:  | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|TOPANN_AXILiteS_s_axi_ram__parameterized1:  | gen_write[1].mem_reg | 2 x 32(READ_FIRST)     | W | R | 2 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|TOPANN_INPUTS_m_axi_buffer__parameterized0: | mem_reg              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|TOPANN_OUTPUTS_m_axi_buffer:                | mem_reg              | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                             | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 158             | RAM32M x 27    | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 158             | RAM32M x 27    | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2     | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 85              | RAM32M x 15    | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18    | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5     | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 103             | RAM32M x 18    | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|ZYBO_i/axi_smc/insti_3_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5     | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 103             | RAM32M x 18    | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|ZYBO_i/axi_smc/insti_3_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall                             |           2|       181|
|2     |sc_exit_v1_0_6_top__GC0                                  |           1|      1302|
|3     |sc_mmu_v1_0_5_top__GC0                                   |           2|       362|
|4     |sc_transaction_regulator_v1_0_6_top__GC0                 |           1|         2|
|5     |bd_bbaf_s00sic_0                                         |           1|       220|
|6     |sc_transaction_regulator_v1_0_6_top__parameterized0__GC0 |           1|         2|
|7     |bd_bbaf_s01sic_0                                         |           1|       220|
|8     |bd_bbaf__GC0                                             |           1|      9866|
|9     |ZYBO__GC0                                                |           1|      7404|
|10    |sc_util_v1_0_2_axi_reg_stall__1                          |           1|       259|
|11    |sc_util_v1_0_2_axi_reg_stall__2                          |           1|       241|
|12    |sc_util_v1_0_2_axi_reg_stall__3                          |           1|        46|
|13    |sc_util_v1_0_2_axi_reg_stall__4                          |           4|       208|
|14    |sc_util_v1_0_2_axi_reg_stall__5                          |           4|       202|
|15    |sc_util_v1_0_2_axi_reg_stall__6                          |           2|       151|
|16    |sc_util_v1_0_2_axi_reg_stall__7                          |           2|       145|
|17    |sc_util_v1_0_2_axi_reg_stall__8                          |           2|        46|
|18    |sc_util_v1_0_2_axi_reg_stall__9                          |           1|       196|
|19    |sc_util_v1_0_2_axi_reg_stall__10                         |           3|       196|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/TOPANN_AXILiteS_s_axi_U/int_layerWeigth_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/TOPANN_AXILiteS_s_axi_U/int_layerWeigth_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/TOPANN_AXILiteS_s_axi_U/int_bias_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/TOPANN_AXILiteS_s_axi_U/int_bias_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/TOPANN_AXILiteS_s_axi_U/int_outputLayerWeigth_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/TOPANN_AXILiteS_s_axi_U/int_outputLayerWeigth_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/TOPANN_AXILiteS_s_axi_U/int_outputLayerBias_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/TOPANN_AXILiteS_s_axi_U/int_outputLayerBias_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/TOPANN_INPUTS_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/TOPANN_OUTPUTS_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/coeTanSig_V_U/TOPANN_coeTanSig_V_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/coeTanSig_V_U/TOPANN_coeTanSig_V_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ZYBO_i/TOPANN_0/inst/coeTanSig_V_U/TOPANN_coeTanSig_V_rom_U/q0_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:59 ; elapsed = 00:04:10 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:01 ; elapsed = 00:04:12 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:01 ; elapsed = 00:04:12 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:03 ; elapsed = 00:04:15 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:03 ; elapsed = 00:04:15 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:04 ; elapsed = 00:04:15 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:04 ; elapsed = 00:04:15 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]     | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]     | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]     | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]    | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]     | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__10    | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   166|
|4     |DSP48E1    |     8|
|5     |DSP48E1_1  |     2|
|6     |DSP48E1_2  |     2|
|7     |LUT1       |   351|
|8     |LUT2       |   873|
|9     |LUT3       |  1461|
|10    |LUT4       |  1726|
|11    |LUT5       |   749|
|12    |LUT6       |  1124|
|13    |MUXF7      |     2|
|14    |PS7        |     1|
|15    |RAM16X1D   |     2|
|16    |RAM32M     |   287|
|17    |RAM32X1D   |     7|
|18    |RAMB18E1   |     2|
|19    |RAMB36E1   |     4|
|20    |RAMB36E1_1 |     1|
|21    |RAMB36E1_2 |     1|
|22    |RAMB36E1_3 |     1|
|23    |SRL16      |     2|
|24    |SRL16E     |    87|
|25    |SRLC32E    |   105|
|26    |FDR        |    12|
|27    |FDRE       |  6491|
|28    |FDSE       |   207|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                         |Cells |
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                                 |                                                               | 13805|
|2     |  ZYBO_i                                                                                            |ZYBO                                                           | 13805|
|3     |    axi_smc                                                                                         |ZYBO_axi_smc_0                                                 |  8496|
|4     |      inst                                                                                          |bd_bbaf                                                        |  8496|
|5     |        clk_map                                                                                     |clk_map_imp_BN8NCN                                             |    41|
|6     |          psr_aclk                                                                                  |bd_bbaf_psr_aclk_0                                             |    41|
|7     |            U0                                                                                      |proc_sys_reset                                                 |    41|
|8     |              EXT_LPF                                                                               |lpf                                                            |     9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_233                                                   |     5|
|10    |              SEQ                                                                                   |sequence_psr_231                                               |    31|
|11    |                SEQ_COUNTER                                                                         |upcnt_n_232                                                    |    13|
|12    |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1M321V0                                  |  1480|
|13    |          m00_exit                                                                                  |bd_bbaf_m00e_0                                                 |  1480|
|14    |            inst                                                                                    |sc_exit_v1_0_6_top                                             |  1480|
|15    |              ar_reg                                                                                |sc_util_v1_0_2_axi_reg_stall_198                               |   122|
|16    |              aw_reg                                                                                |sc_util_v1_0_2_axi_reg_stall_199                               |   122|
|17    |              b_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_200                               |    16|
|18    |              exit_inst                                                                             |sc_exit_v1_0_6_exit                                            |   120|
|19    |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2               |    82|
|20    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_215                                     |     2|
|21    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_216                                     |     2|
|22    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_217                                     |     2|
|23    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_218                                     |     2|
|24    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_219                                     |     2|
|25    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_220                                     |     2|
|26    |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_221                                     |     3|
|27    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_222                                     |     2|
|28    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_223                                     |     2|
|29    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_224                                     |     2|
|30    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_225                                     |     1|
|31    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_226                                     |     1|
|32    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_227                                     |     1|
|33    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_228                                     |     1|
|34    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_229                                     |     2|
|35    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_230                                     |     2|
|36    |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3               |    37|
|37    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_213                                     |     2|
|38    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_214                                     |     3|
|39    |              r_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_201                               |   215|
|40    |              splitter_inst                                                                         |sc_exit_v1_0_6_splitter                                        |   654|
|41    |                \gen_axi3.axi3_conv_inst                                                            |sc_exit_v1_0_6_axi3_conv                                       |   645|
|42    |                  \USE_READ.USE_SPLIT_R.read_addr_inst                                              |sc_exit_v1_0_6_a_axi3_conv__parameterized0                     |   279|
|43    |                    \USE_R_CHANNEL.cmd_queue                                                        |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1               |    51|
|44    |                      \gen_srls[0].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_212                                     |     7|
|45    |                  \USE_WRITE.USE_SPLIT_W.write_resp_inst                                            |sc_exit_v1_0_6_b_downsizer                                     |    17|
|46    |                  \USE_WRITE.write_addr_inst                                                        |sc_exit_v1_0_6_a_axi3_conv                                     |   323|
|47    |                    \USE_BURSTS.cmd_queue                                                           |sc_util_v1_0_2_axic_reg_srl_fifo                               |    53|
|48    |                      \gen_srls[0].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_208                                     |     3|
|49    |                      \gen_srls[1].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_209                                     |     3|
|50    |                      \gen_srls[2].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_210                                     |     3|
|51    |                      \gen_srls[3].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_211                                     |     4|
|52    |                    \USE_B_CHANNEL.cmd_b_queue                                                      |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0               |    51|
|53    |                      \gen_srls[0].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_203                                     |     2|
|54    |                      \gen_srls[1].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_204                                     |     2|
|55    |                      \gen_srls[2].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_205                                     |     2|
|56    |                      \gen_srls[3].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_206                                     |     2|
|57    |                      \gen_srls[4].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_207                                     |     6|
|58    |                  \USE_WRITE.write_data_inst                                                        |sc_exit_v1_0_6_w_axi3_conv                                     |    26|
|59    |              w_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_202                               |   228|
|60    |        m00_nodes                                                                                   |m00_nodes_imp_ZWEJEO                                           |   929|
|61    |          m00_ar_node                                                                               |bd_bbaf_m00arn_0                                               |   177|
|62    |            inst                                                                                    |sc_node_v1_0_7_top                                             |   177|
|63    |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler                                      |   153|
|64    |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__1                                 |    65|
|65    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__1                      |    65|
|66    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                              |     2|
|67    |                      xpm_memory_base_inst                                                          |xpm_memory_base                                                |     2|
|68    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_195                     |    13|
|69    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_196                     |    13|
|70    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_197                     |    28|
|71    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized0__xdcDup__1                 |    82|
|72    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized0__xdcDup__1      |    82|
|73    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                              |    28|
|74    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                                |    28|
|75    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_192                     |    14|
|76    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_193                     |    13|
|77    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_194                     |    21|
|78    |                inst_ingress                                                                        |sc_node_v1_0_7_ingress                                         |     3|
|79    |                  inst_pipeline_recv                                                                |sc_util_v1_0_2_pipeline__parameterized3_190                    |     1|
|80    |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_191                                    |     2|
|81    |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler                                      |    23|
|82    |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_7_arb_alg_rr_187                                  |    10|
|83    |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_2_counter_188                                     |     7|
|84    |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_2_counter_189                                     |     6|
|85    |          m00_aw_node                                                                               |bd_bbaf_m00awn_0                                               |   213|
|86    |            inst                                                                                    |sc_node_v1_0_7_top__parameterized0                             |   213|
|87    |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized0                      |   151|
|88    |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__2                                 |    64|
|89    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__2                      |    64|
|90    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__12                                          |     2|
|91    |                      xpm_memory_base_inst                                                          |xpm_memory_base__12                                            |     2|
|92    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_184                     |    13|
|93    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_185                     |    13|
|94    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_186                     |    28|
|95    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized0                            |    82|
|96    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized0                 |    82|
|97    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__2                           |    28|
|98    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__2                             |    28|
|99    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_181                     |    14|
|100   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_182                     |    13|
|101   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_183                     |    21|
|102   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized0                         |     3|
|103   |                  inst_pipeline_recv                                                                |sc_util_v1_0_2_pipeline__parameterized3_179                    |     1|
|104   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_180                                    |     2|
|105   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized0                      |    61|
|106   |                \gen_m_axis_arb_fifo.inst_axis_arb_fifo                                             |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4               |    35|
|107   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_177                                     |     2|
|108   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_178                                     |     3|
|109   |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_7_arb_alg_rr                                      |    12|
|110   |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_2_counter                                         |     7|
|111   |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_2_counter_176                                     |     6|
|112   |          m00_b_node                                                                                |bd_bbaf_m00bn_0                                                |   156|
|113   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized1                             |   156|
|114   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized1                      |   151|
|115   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized1__xdcDup__1                 |    58|
|116   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized1__xdcDup__1      |    58|
|117   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                              |     5|
|118   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                                |     5|
|119   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_173                     |    13|
|120   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_174                     |    13|
|121   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_175                     |    21|
|122   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized2                            |    66|
|123   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized2                 |    66|
|124   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                              |     3|
|125   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                |     3|
|126   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_170                     |    13|
|127   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_171                     |    13|
|128   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_172                     |    29|
|129   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized0_169                  |    24|
|130   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized1_167                  |     4|
|131   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_168                                    |     4|
|132   |          m00_r_node                                                                                |bd_bbaf_m00rn_0                                                |   170|
|133   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized2                             |   170|
|134   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized2                      |   165|
|135   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized1                            |    59|
|136   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized1                 |    59|
|137   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__2                           |     5|
|138   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1__2                             |     5|
|139   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_164                     |    13|
|140   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_165                     |    13|
|141   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_166                     |    21|
|142   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized3                            |    79|
|143   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized3                 |    79|
|144   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3                              |    16|
|145   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3                                |    16|
|146   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_161                     |    13|
|147   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_162                     |    13|
|148   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_163                     |    29|
|149   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized0                      |    24|
|150   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized2_159                  |     4|
|151   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_160                                    |     4|
|152   |          m00_w_node                                                                                |bd_bbaf_m00wn_0                                                |   213|
|153   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized3                             |   213|
|154   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized3                      |   146|
|155   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__3                                 |    67|
|156   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__3                      |    67|
|157   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__11                                          |     2|
|158   |                      xpm_memory_base_inst                                                          |xpm_memory_base__11                                            |     2|
|159   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_156                     |    13|
|160   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_157                     |    13|
|161   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_158                     |    31|
|162   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized5                            |    74|
|163   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized5                 |    74|
|164   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5                              |    19|
|165   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5                                |    19|
|166   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_153                     |    14|
|167   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_154                     |    13|
|168   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_155                     |    21|
|169   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized3                         |     3|
|170   |                  inst_pipeline_recv                                                                |sc_util_v1_0_2_pipeline__parameterized3                        |     1|
|171   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_152                                    |     2|
|172   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized3                      |    66|
|173   |                \gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late          |sc_util_v1_0_2_pipeline_147                                    |     5|
|174   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                     |sc_node_v1_0_7_fifo__parameterized4__xdcDup__1                 |    30|
|175   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized4__xdcDup__1      |    30|
|176   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4                              |     2|
|177   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4                                |     2|
|178   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized3_149                     |     6|
|179   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized3_150                     |     6|
|180   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized4_151                     |    11|
|181   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                     |sc_node_v1_0_7_fifo__parameterized4                            |    30|
|182   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized4                 |    30|
|183   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__2                           |     2|
|184   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__2                             |     2|
|185   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized3                         |     6|
|186   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized3_148                     |     6|
|187   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized4                         |    11|
|188   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_MW0833                                  |  1526|
|189   |          s00_mmu                                                                                   |bd_bbaf_s00mmu_0                                               |  1067|
|190   |            inst                                                                                    |sc_mmu_v1_0_5_top__1                                           |  1067|
|191   |              ar_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_139                               |   171|
|192   |              ar_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_140                               |   185|
|193   |              aw_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_141                               |   170|
|194   |              aw_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_142                               |   189|
|195   |              b_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_143                               |    23|
|196   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_5_decerr_slave_144                                 |    48|
|197   |              r_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_145                               |   117|
|198   |              w_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_146                               |   124|
|199   |          s00_si_converter                                                                          |bd_bbaf_s00sic_0                                               |   127|
|200   |            inst                                                                                    |sc_si_converter_v1_0_5_top__1                                  |   127|
|201   |              splitter_inst                                                                         |sc_si_converter_v1_0_5_splitter_123                            |    97|
|202   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5_124           |    96|
|203   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_125                                     |     1|
|204   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_126                                     |     2|
|205   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_127                                     |     2|
|206   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_128                                     |     2|
|207   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_129                                     |     3|
|208   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_130                                     |     1|
|209   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_131                                     |     3|
|210   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_132                                     |     3|
|211   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_133                                     |     3|
|212   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_134                                     |     4|
|213   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_135                                     |     3|
|214   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_136                                     |     2|
|215   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_137                                     |     2|
|216   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_138                                     |     2|
|217   |          s00_transaction_regulator                                                                 |bd_bbaf_s00tr_0                                                |   332|
|218   |            inst                                                                                    |sc_transaction_regulator_v1_0_6_top                            |   332|
|219   |              \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_6_singleorder_119                |   165|
|220   |                \gen_cmd_reg.cmd_reg                                                                |sc_util_v1_0_2_axi_reg_stall_122                               |   165|
|221   |              \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_6_singleorder_120                |   165|
|222   |                \gen_cmd_reg.cmd_reg                                                                |sc_util_v1_0_2_axi_reg_stall_121                               |   165|
|223   |        s00_nodes                                                                                   |s00_nodes_imp_JWYY9H                                           |   950|
|224   |          s00_ar_node                                                                               |bd_bbaf_sarn_0                                                 |   164|
|225   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized4__xdcDup__1                  |   164|
|226   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized4__xdcDup__1           |   159|
|227   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized6__xdcDup__1                 |    57|
|228   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__1      |    57|
|229   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6                              |     4|
|230   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6                                |     4|
|231   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_116                     |    13|
|232   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_117                     |    13|
|233   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_118                     |    21|
|234   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized7__xdcDup__1                 |    89|
|235   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__1      |    89|
|236   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7                              |    25|
|237   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7                                |    25|
|238   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_113                     |    13|
|239   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_114                     |    13|
|240   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_115                     |    31|
|241   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1_112                  |    10|
|242   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized4_110                  |     4|
|243   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_111                                    |     4|
|244   |          s00_aw_node                                                                               |bd_bbaf_sawn_0                                                 |   164|
|245   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized5__xdcDup__1                  |   164|
|246   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized5__xdcDup__1           |   159|
|247   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized6__xdcDup__2                 |    57|
|248   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__2      |    57|
|249   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__9                           |     4|
|250   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__9                             |     4|
|251   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_107                     |    13|
|252   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_108                     |    13|
|253   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_109                     |    21|
|254   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized7__xdcDup__2                 |    89|
|255   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__2      |    89|
|256   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__6                           |    25|
|257   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__6                             |    25|
|258   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_104                     |    13|
|259   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_105                     |    13|
|260   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_106                     |    31|
|261   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1_103                  |    10|
|262   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized5_101                  |     4|
|263   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_102                                    |     4|
|264   |          s00_b_node                                                                                |bd_bbaf_sbn_0                                                  |   136|
|265   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized6__xdcDup__1                  |   136|
|266   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized6__xdcDup__1           |   132|
|267   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__4                                 |    67|
|268   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__4                      |    67|
|269   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__10                                          |     2|
|270   |                      xpm_memory_base_inst                                                          |xpm_memory_base__10                                            |     2|
|271   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_98                      |    13|
|272   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_99                      |    13|
|273   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_100                     |    31|
|274   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized8__xdcDup__1                 |    60|
|275   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized8__xdcDup__1      |    60|
|276   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8                              |     6|
|277   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8                                |     6|
|278   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_95                      |    14|
|279   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_96                      |    13|
|280   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_97                      |    21|
|281   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized6_93                      |     2|
|282   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_94                                     |     2|
|283   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized1_91                   |     3|
|284   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_92                                     |     3|
|285   |          s00_r_node                                                                                |bd_bbaf_srn_0                                                  |   189|
|286   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized7__xdcDup__1                  |   189|
|287   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized7__xdcDup__1           |   185|
|288   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_7_downsizer_82                                    |     4|
|289   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__5                                 |    66|
|290   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__5                      |    66|
|291   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__9                                           |     2|
|292   |                      xpm_memory_base_inst                                                          |xpm_memory_base__9                                             |     2|
|293   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_88                      |    13|
|294   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_89                      |    13|
|295   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_90                      |    30|
|296   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized9__xdcDup__1                 |   110|
|297   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized9__xdcDup__1      |   110|
|298   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9                              |    19|
|299   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9                                |    19|
|300   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_85                      |    14|
|301   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_86                      |    13|
|302   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_87                      |    22|
|303   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized7_83                      |     2|
|304   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_84                                     |     2|
|305   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized2_80                   |     3|
|306   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_81                                     |     3|
|307   |          s00_w_node                                                                                |bd_bbaf_swn_0                                                  |   297|
|308   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized8__xdcDup__1                  |   297|
|309   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized8__xdcDup__1           |   293|
|310   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_7_fi_regulator_70                                 |     4|
|311   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized10__xdcDup__1                |    57|
|312   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized10__xdcDup__1     |    57|
|313   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__8                           |     4|
|314   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__8                             |     4|
|315   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_77                      |    13|
|316   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_78                      |    13|
|317   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_79                      |    21|
|318   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_7_upsizer_71                                      |   138|
|319   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_2_pipeline__parameterized8_76                     |     6|
|320   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized11__xdcDup__1                |    81|
|321   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized11__xdcDup__1     |    81|
|322   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10                             |    16|
|323   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10                               |    16|
|324   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_73                      |    13|
|325   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_74                      |    13|
|326   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_75                      |    31|
|327   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1_72                   |    10|
|328   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized6_68                   |     3|
|329   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_69                                     |     3|
|330   |        s01_entry_pipeline                                                                          |s01_entry_pipeline_imp_1JS9EM3                                 |  1526|
|331   |          s01_mmu                                                                                   |bd_bbaf_s01mmu_0                                               |  1067|
|332   |            inst                                                                                    |sc_mmu_v1_0_5_top                                              |  1067|
|333   |              ar_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_61                                |   171|
|334   |              ar_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_62                                |   185|
|335   |              aw_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_63                                |   170|
|336   |              aw_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_64                                |   189|
|337   |              b_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_65                                |    23|
|338   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_5_decerr_slave                                     |    48|
|339   |              r_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_66                                |   117|
|340   |              w_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_67                                |   124|
|341   |          s01_si_converter                                                                          |bd_bbaf_s01sic_0                                               |   127|
|342   |            inst                                                                                    |sc_si_converter_v1_0_5_top                                     |   127|
|343   |              splitter_inst                                                                         |sc_si_converter_v1_0_5_splitter                                |    97|
|344   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5               |    96|
|345   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl                                         |     1|
|346   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_48                                      |     2|
|347   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_49                                      |     2|
|348   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_50                                      |     2|
|349   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_51                                      |     3|
|350   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_52                                      |     1|
|351   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_53                                      |     3|
|352   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_54                                      |     3|
|353   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_55                                      |     3|
|354   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_56                                      |     4|
|355   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_57                                      |     3|
|356   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_58                                      |     2|
|357   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_59                                      |     2|
|358   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_60                                      |     2|
|359   |          s01_transaction_regulator                                                                 |bd_bbaf_s01tr_0                                                |   332|
|360   |            inst                                                                                    |sc_transaction_regulator_v1_0_6_top__parameterized0            |   332|
|361   |              \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_6_singleorder                    |   165|
|362   |                \gen_cmd_reg.cmd_reg                                                                |sc_util_v1_0_2_axi_reg_stall_47                                |   165|
|363   |              \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_6_singleorder_46                 |   165|
|364   |                \gen_cmd_reg.cmd_reg                                                                |sc_util_v1_0_2_axi_reg_stall                                   |   165|
|365   |        s01_nodes                                                                                   |s01_nodes_imp_1OPDJER                                          |   950|
|366   |          s01_ar_node                                                                               |bd_bbaf_sarn_1                                                 |   164|
|367   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized4                             |   164|
|368   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized4                      |   159|
|369   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized6__xdcDup__3                 |    57|
|370   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__3      |    57|
|371   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__7                           |     4|
|372   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__7                             |     4|
|373   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_43                      |    13|
|374   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_44                      |    13|
|375   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_45                      |    21|
|376   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized7__xdcDup__3                 |    89|
|377   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized7__xdcDup__3      |    89|
|378   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__5                           |    25|
|379   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__5                             |    25|
|380   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_40                      |    13|
|381   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_41                      |    13|
|382   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_42                      |    31|
|383   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1_39                   |    10|
|384   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized4                      |     4|
|385   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_38                                     |     4|
|386   |          s01_aw_node                                                                               |bd_bbaf_sawn_1                                                 |   164|
|387   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized5                             |   164|
|388   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized5                      |   159|
|389   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized6                            |    57|
|390   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6                 |    57|
|391   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__6                           |     4|
|392   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__6                             |     4|
|393   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_35                      |    13|
|394   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_36                      |    13|
|395   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_37                      |    21|
|396   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized7                            |    89|
|397   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized7                 |    89|
|398   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__4                           |    25|
|399   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__4                             |    25|
|400   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_32                      |    13|
|401   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_33                      |    13|
|402   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_34                      |    31|
|403   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1_31                   |    10|
|404   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized5                      |     4|
|405   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_30                                     |     4|
|406   |          s01_b_node                                                                                |bd_bbaf_sbn_1                                                  |   136|
|407   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized6                             |   136|
|408   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized6                      |   132|
|409   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__6                                 |    67|
|410   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__6                      |    67|
|411   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__8                                           |     2|
|412   |                      xpm_memory_base_inst                                                          |xpm_memory_base__8                                             |     2|
|413   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_27                      |    13|
|414   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_28                      |    13|
|415   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_29                      |    31|
|416   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized8                            |    60|
|417   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized8                 |    60|
|418   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8__2                           |     6|
|419   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8__2                             |     6|
|420   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_24                      |    14|
|421   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_25                      |    13|
|422   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_26                      |    21|
|423   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized6                         |     2|
|424   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_23                                     |     2|
|425   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized1                      |     3|
|426   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_22                                     |     3|
|427   |          s01_r_node                                                                                |bd_bbaf_srn_1                                                  |   189|
|428   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized7                             |   189|
|429   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized7                      |   185|
|430   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_7_downsizer                                       |     4|
|431   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo                                            |    66|
|432   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo                                 |    66|
|433   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__7                                           |     2|
|434   |                      xpm_memory_base_inst                                                          |xpm_memory_base__7                                             |     2|
|435   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_19                      |    13|
|436   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_20                      |    13|
|437   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_21                      |    30|
|438   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized9                            |   110|
|439   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized9                 |   110|
|440   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9__2                           |    19|
|441   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__2                             |    19|
|442   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_16                      |    14|
|443   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_17                      |    13|
|444   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_18                      |    22|
|445   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized7                         |     2|
|446   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_15                                     |     2|
|447   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized2                      |     3|
|448   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_14                                     |     3|
|449   |          s01_w_node                                                                                |bd_bbaf_swn_1                                                  |   297|
|450   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized8                             |   297|
|451   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized8                      |   293|
|452   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_7_fi_regulator                                    |     4|
|453   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized10                           |    57|
|454   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized10                |    57|
|455   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__5                           |     4|
|456   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__5                             |     4|
|457   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_11                      |    13|
|458   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_12                      |    13|
|459   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_13                      |    21|
|460   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_7_upsizer                                         |   138|
|461   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_2_pipeline__parameterized8                        |     6|
|462   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized11                           |    81|
|463   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized11                |    81|
|464   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10__2                          |    16|
|465   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10__2                            |    16|
|466   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0                         |    13|
|467   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_10                      |    13|
|468   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1                         |    31|
|469   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1                      |    10|
|470   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized6                      |     3|
|471   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline                                        |     3|
|472   |        switchboards                                                                                |switchboards_imp_C9EFVL                                        |  1094|
|473   |          ar_switchboard                                                                            |bd_bbaf_arsw_0                                                 |   278|
|474   |            inst                                                                                    |sc_switchboard_v1_0_4_top                                      |   278|
|475   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_2_mux_8                                           |   139|
|476   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized11_9                     |   139|
|477   |          aw_switchboard                                                                            |bd_bbaf_awsw_0                                                 |   278|
|478   |            inst                                                                                    |sc_switchboard_v1_0_4_top__1                                   |   278|
|479   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_2_mux                                             |   139|
|480   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized11                       |   139|
|481   |          b_switchboard                                                                             |bd_bbaf_bsw_0                                                  |    26|
|482   |            inst                                                                                    |sc_switchboard_v1_0_4_top__parameterized0                      |    26|
|483   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized13                       |    12|
|484   |              \gen_mi[1].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized13_7                     |    12|
|485   |          r_switchboard                                                                             |bd_bbaf_rsw_0                                                  |   338|
|486   |            inst                                                                                    |sc_switchboard_v1_0_4_top__parameterized1                      |   338|
|487   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized15                       |   168|
|488   |              \gen_mi[1].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized15_6                     |   168|
|489   |          w_switchboard                                                                             |bd_bbaf_wsw_0                                                  |   174|
|490   |            inst                                                                                    |sc_switchboard_v1_0_4_top__parameterized2                      |   174|
|491   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_2_mux__parameterized2                             |    87|
|492   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized17                       |    87|
|493   |    TOPANN_0                                                                                        |ZYBO_TOPANN_0_2                                                |  3835|
|494   |      inst                                                                                          |TOPANN                                                         |  3573|
|495   |        TOPANN_AXILiteS_s_axi_U                                                                     |TOPANN_AXILiteS_s_axi                                          |   698|
|496   |          int_bias_V                                                                                |TOPANN_AXILiteS_s_axi_ram__parameterized0                      |   131|
|497   |          int_layerWeigth_V                                                                         |TOPANN_AXILiteS_s_axi_ram                                      |   109|
|498   |          int_outputLayerBias_V                                                                     |TOPANN_AXILiteS_s_axi_ram__parameterized1                      |   109|
|499   |          int_outputLayerWeigth_V                                                                   |TOPANN_AXILiteS_s_axi_ram__parameterized0_5                    |    70|
|500   |        TOPANN_INPUTS_m_axi_U                                                                       |TOPANN_INPUTS_m_axi                                            |   926|
|501   |          bus_read                                                                                  |TOPANN_INPUTS_m_axi_read                                       |   926|
|502   |            buff_rdata                                                                              |TOPANN_INPUTS_m_axi_buffer__parameterized0                     |   174|
|503   |            fifo_rctl                                                                               |TOPANN_INPUTS_m_axi_fifo__parameterized1                       |    64|
|504   |            fifo_rreq                                                                               |TOPANN_INPUTS_m_axi_fifo__parameterized0                       |    96|
|505   |            rs_rdata                                                                                |TOPANN_INPUTS_m_axi_reg_slice__parameterized0                  |   120|
|506   |            rs_rreq                                                                                 |TOPANN_INPUTS_m_axi_reg_slice                                  |   100|
|507   |        TOPANN_OUTPUTS_m_axi_U                                                                      |TOPANN_OUTPUTS_m_axi                                           |   942|
|508   |          bus_read                                                                                  |TOPANN_OUTPUTS_m_axi_read                                      |    39|
|509   |            buff_rdata                                                                              |TOPANN_OUTPUTS_m_axi_buffer__parameterized0                    |    32|
|510   |            rs_rdata                                                                                |TOPANN_OUTPUTS_m_axi_reg_slice__parameterized0                 |     6|
|511   |          bus_write                                                                                 |TOPANN_OUTPUTS_m_axi_write                                     |   885|
|512   |            buff_wdata                                                                              |TOPANN_OUTPUTS_m_axi_buffer                                    |   174|
|513   |            \bus_equal_gen.fifo_burst                                                               |TOPANN_OUTPUTS_m_axi_fifo                                      |    34|
|514   |            fifo_resp                                                                               |TOPANN_OUTPUTS_m_axi_fifo__parameterized1                      |    60|
|515   |            fifo_resp_to_user                                                                       |TOPANN_OUTPUTS_m_axi_fifo__parameterized2                      |    19|
|516   |            fifo_wreq                                                                               |TOPANN_OUTPUTS_m_axi_fifo__parameterized0                      |    89|
|517   |            rs_wreq                                                                                 |TOPANN_OUTPUTS_m_axi_reg_slice                                 |   101|
|518   |          wreq_throttl                                                                              |TOPANN_OUTPUTS_m_axi_throttl                                   |    18|
|519   |        coeTanSig_V_U                                                                               |TOPANN_coeTanSig_V                                             |    20|
|520   |          TOPANN_coeTanSig_V_rom_U                                                                  |TOPANN_coeTanSig_V_rom                                         |    20|
|521   |    processing_system7_0                                                                            |ZYBO_processing_system7_0_1                                    |   244|
|522   |      inst                                                                                          |processing_system7_v5_5_processing_system7                     |   244|
|523   |    ps7_0_axi_periph                                                                                |ZYBO_ps7_0_axi_periph_1                                        |  1164|
|524   |      s00_couplers                                                                                  |s00_couplers_imp_1VY9WYZ                                       |  1164|
|525   |        auto_pc                                                                                     |ZYBO_auto_pc_0                                                 |  1164|
|526   |          inst                                                                                      |axi_protocol_converter_v2_1_15_axi_protocol_converter          |  1164|
|527   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                   |axi_protocol_converter_v2_1_15_b2s                             |  1164|
|528   |              \RD.ar_channel_0                                                                      |axi_protocol_converter_v2_1_15_b2s_ar_channel                  |   178|
|529   |                ar_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm                  |    21|
|530   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_15_b2s_cmd_translator_2            |   145|
|531   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_15_b2s_incr_cmd_3                  |    70|
|532   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_15_b2s_wrap_cmd_4                  |    70|
|533   |              \RD.r_channel_0                                                                       |axi_protocol_converter_v2_1_15_b2s_r_channel                   |   129|
|534   |                rd_data_fifo_0                                                                      |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1 |    75|
|535   |                transaction_fifo_0                                                                  |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2 |    40|
|536   |              SI_REG                                                                                |axi_register_slice_v2_1_15_axi_register_slice                  |   610|
|537   |                \ar.ar_pipe                                                                         |axi_register_slice_v2_1_15_axic_register_slice                 |   212|
|538   |                \aw.aw_pipe                                                                         |axi_register_slice_v2_1_15_axic_register_slice_1               |   204|
|539   |                \b.b_pipe                                                                           |axi_register_slice_v2_1_15_axic_register_slice__parameterized1 |    48|
|540   |                \r.r_pipe                                                                           |axi_register_slice_v2_1_15_axic_register_slice__parameterized2 |   146|
|541   |              \WR.aw_channel_0                                                                      |axi_protocol_converter_v2_1_15_b2s_aw_channel                  |   182|
|542   |                aw_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm                  |    26|
|543   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_15_b2s_cmd_translator              |   140|
|544   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_15_b2s_incr_cmd                    |    68|
|545   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_15_b2s_wrap_cmd                    |    68|
|546   |              \WR.b_channel_0                                                                       |axi_protocol_converter_v2_1_15_b2s_b_channel                   |    64|
|547   |                bid_fifo_0                                                                          |axi_protocol_converter_v2_1_15_b2s_simple_fifo                 |    33|
|548   |                bresp_fifo_0                                                                        |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0 |     9|
|549   |    rst_ps7_0_125M                                                                                  |ZYBO_rst_ps7_0_125M_1                                          |    66|
|550   |      U0                                                                                            |proc_sys_reset__parameterized1                                 |    66|
|551   |        EXT_LPF                                                                                     |lpf__parameterized0                                            |    23|
|552   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync                                                       |     6|
|553   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_0                                                     |     6|
|554   |        SEQ                                                                                         |sequence_psr                                                   |    38|
|555   |          SEQ_COUNTER                                                                               |upcnt_n                                                        |    13|
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:04 ; elapsed = 00:04:15 . Memory (MB): peak = 1490.980 ; gain = 1206.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3768 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:03:30 . Memory (MB): peak = 1490.980 ; gain = 482.637
Synthesis Optimization Complete : Time (s): cpu = 00:04:04 ; elapsed = 00:04:15 . Memory (MB): peak = 1490.980 ; gain = 1206.211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 499 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 310 instances were transformed.
  FDR => FDRE: 12 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 287 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
823 Infos, 383 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:14 ; elapsed = 00:04:30 . Memory (MB): peak = 1490.980 ; gain = 1217.480
INFO: [Common 17-1381] The checkpoint 'C:/Users/maval/Vivado/Master_ThesisT2/Master_ThesisT1.runs/synth_1/ZYBO_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZYBO_wrapper_utilization_synth.rpt -pb ZYBO_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1490.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 12 22:17:04 2018...
