--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
33 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! datapath/the_ALU/O_shift0002<31>  SLICE_X75Y74.B    SLICE_X75Y74.B1  !
 ! CPU/the_datapath/InstrCounter<0>  LICE_X92Y75.AMUX  SLICE_X92Y75.A5  !
 ! CPU/the_datapath/InstrCounter<1>  LICE_X92Y75.BMUX  SLICE_X92Y75.B5  !
 ! CPU/the_datapath/InstrCounter<2>  LICE_X92Y75.CMUX  SLICE_X92Y75.C5  !
 ! CPU/the_datapath/InstrCounter<3>  LICE_X92Y75.DMUX  SLICE_X92Y75.D5  !
 ! CPU/the_datapath/InstrCounter<4>  LICE_X92Y76.AMUX  SLICE_X92Y76.A5  !
 ! CPU/the_datapath/InstrCounter<5>  LICE_X92Y76.BMUX  SLICE_X92Y76.B5  !
 ! CPU/the_datapath/InstrCounter<6>  LICE_X92Y76.CMUX  SLICE_X92Y76.C1  !
 ! CPU/the_datapath/InstrCounter<7>  LICE_X92Y76.DMUX  SLICE_X92Y76.D3  !
 ! CPU/the_datapath/InstrCounter<8>  LICE_X92Y77.AMUX  SLICE_X92Y77.A5  !
 ! CPU/the_datapath/InstrCounter<9>  LICE_X92Y77.BMUX  SLICE_X92Y77.B1  !
 ! CPU/the_datapath/InstrCounter<10> LICE_X92Y77.CMUX  SLICE_X92Y77.C1  !
 ! CPU/the_datapath/InstrCounter<11> LICE_X92Y77.DMUX  SLICE_X92Y77.D5  !
 ! CPU/the_datapath/InstrCounter<12> LICE_X92Y78.AMUX  SLICE_X92Y78.A5  !
 ! CPU/the_datapath/InstrCounter<13> LICE_X92Y78.BMUX  SLICE_X92Y78.B5  !
 ! CPU/the_datapath/InstrCounter<14> LICE_X92Y78.CMUX  SLICE_X92Y78.C5  !
 ! CPU/the_datapath/InstrCounter<15> LICE_X92Y78.DMUX  SLICE_X92Y78.D5  !
 ! CPU/the_datapath/InstrCounter<16> LICE_X92Y79.AMUX  SLICE_X92Y79.A5  !
 ! CPU/the_datapath/InstrCounter<17> LICE_X92Y79.BMUX  SLICE_X92Y79.B5  !
 ! CPU/the_datapath/InstrCounter<18> LICE_X92Y79.CMUX  SLICE_X92Y79.C5  !
 ! CPU/the_datapath/InstrCounter<19> LICE_X92Y79.DMUX  SLICE_X92Y79.D5  !
 ! CPU/the_datapath/InstrCounter<20> LICE_X92Y80.AMUX  SLICE_X92Y80.A5  !
 ! CPU/the_datapath/InstrCounter<21> LICE_X92Y80.BMUX  SLICE_X92Y80.B5  !
 ! CPU/the_datapath/InstrCounter<22> LICE_X92Y80.CMUX  SLICE_X92Y80.C1  !
 ! CPU/the_datapath/InstrCounter<23> LICE_X92Y80.DMUX  SLICE_X92Y80.D3  !
 ! CPU/the_datapath/InstrCounter<24> LICE_X92Y81.AMUX  SLICE_X92Y81.A5  !
 ! CPU/the_datapath/InstrCounter<25> LICE_X92Y81.BMUX  SLICE_X92Y81.B5  !
 ! CPU/the_datapath/InstrCounter<26> LICE_X92Y81.CMUX  SLICE_X92Y81.C1  !
 ! CPU/the_datapath/InstrCounter<27> LICE_X92Y81.DMUX  SLICE_X92Y81.D5  !
 ! CPU/the_datapath/InstrCounter<28> LICE_X92Y82.AMUX  SLICE_X92Y82.A5  !
 ! CPU/the_datapath/InstrCounter<29> LICE_X92Y82.BMUX  SLICE_X92Y82.B5  !
 ! CPU/the_datapath/InstrCounter<30> LICE_X92Y82.CMUX  SLICE_X92Y82.C1  !
 ! CPU/the_datapath/InstrCounter<31> LICE_X92Y82.DMUX  SLICE_X92Y82.D3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y274.DATAIN                 0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  -0.103ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Error:      0.703ns delay exceeds   0.600ns timing constraint by 0.103ns
From                              To                                Delay(ns)
SLICE_X0Y128.DQ                   IODELAY_X0Y244.DATAIN                 0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------
Slack:                  0.229ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.371ns delay meets   0.600ns timing constraint by 0.229ns
From                              To                                Delay(ns)
SLICE_X0Y51.DQ                    IODELAY_X0Y102.DATAIN                 0.371  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y50.DQ                    IODELAY_X0Y100.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y31.DQ                    IODELAY_X0Y75.DATAIN                  0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y29.DQ                    IODELAY_X0Y58.DATAIN                  0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.716ns.
--------------------------------------------------------------------------------
Slack:                  -0.116ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Error:      0.716ns delay exceeds   0.600ns timing constraint by 0.116ns
From                              To                                Delay(ns)
SLICE_X0Y48.DQ                    IODELAY_X0Y87.DATAIN                  0.716  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.SR                      0.803  
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.SR                      0.835  
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.SR                       0.803  
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.993  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.SR                       0.835  
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT1
  Logical resource: user_clk_pll/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT2
  Logical resource: user_clk_pll/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT3
  Logical resource: user_clk_pll/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.877ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.877ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.716   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.877ns (2.161ns logic, 0.716ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.703   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (2.161ns logic, 0.703ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.863ns (2.161ns logic, 0.702ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (2.161ns logic, 0.702ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (2.161ns logic, 0.529ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.371   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.532ns (2.161ns logic, 0.371ns route)
                                                         (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.618ns (2.276ns logic, 0.342ns route)
                                                         (86.9% logic, 13.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (2.276ns logic, 0.487ns route)
                                                       (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.922ns (2.276ns logic, 0.646ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (2.276ns logic, 0.646ns route)
                                                       (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.647   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.923ns (2.276ns logic, 0.647ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.934ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.658   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (2.276ns logic, 0.658ns route)
                                                       (77.6% logic, 22.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.048ns.
 Maximum delay is   2.048ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.979   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.077ns (1.098ns logic, 0.979ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.979   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.074ns logic, 0.979ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.098ns logic, 0.969ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.074ns logic, 0.969ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.098ns logic, 0.969ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.074ns logic, 0.969ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.031ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.933   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (1.098ns logic, 0.933ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.007ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.933   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.007ns (1.074ns logic, 0.933ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.098ns logic, 0.859ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (1.074ns logic, 0.859ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.098ns logic, 0.859ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (1.074ns logic, 0.859ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y111.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.953ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y111.CE1    net (fanout=8)        0.855   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y111.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (1.098ns logic, 0.855ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y111.CE1    net (fanout=8)        0.855   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y111.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.929ns (1.074ns logic, 0.855ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y112.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.098ns logic, 0.859ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (1.074ns logic, 0.859ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.098ns logic, 0.772ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.074ns logic, 0.772ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y116.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.098ns logic, 0.772ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.074ns logic, 0.772ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.737ns logic, 0.205ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.763ns logic, 0.205ns route)
                                                       (78.8% logic, 21.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.737ns logic, 0.205ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.763ns logic, 0.205ns route)
                                                       (78.8% logic, 21.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.737ns logic, 0.336ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.763ns logic, 0.336ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.087ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.350   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (0.737ns logic, 0.350ns route)
                                                       (67.8% logic, 32.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.350   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.763ns logic, 0.350ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.069ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.332   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.737ns logic, 0.332ns route)
                                                       (68.9% logic, 31.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.332   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.763ns logic, 0.332ns route)
                                                       (69.7% logic, 30.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.737ns logic, 0.314ns route)
                                                       (70.1% logic, 29.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.763ns logic, 0.314ns route)
                                                       (70.8% logic, 29.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.082ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.345   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.737ns logic, 0.345ns route)
                                                       (68.1% logic, 31.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.108ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.345   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.763ns logic, 0.345ns route)
                                                       (68.9% logic, 31.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.737ns logic, 0.346ns route)
                                                       (68.1% logic, 31.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.763ns logic, 0.346ns route)
                                                       (68.8% logic, 31.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7478658507417 paths analyzed, 8249 endpoints analyzed, 1393 failing endpoints
 1393 timing errors detected. (1393 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  78.196ns.
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_12_31 (SLICE_X93Y96.DX), 120259086530 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.610ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.231ns (3.420 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X93Y96.DX      net (fanout=31)       0.723   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y96.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     38.610ns (18.783ns logic, 19.827ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.315ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.231ns (3.420 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A4      net (fanout=23)       0.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       rst1202_SW0
    SLICE_X93Y75.C5      net (fanout=2)        0.366   N422
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X93Y96.DX      net (fanout=31)       0.723   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y96.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     38.315ns (18.783ns logic, 19.532ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.864ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.231ns (3.420 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.B3      net (fanout=2)        0.608   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.BMUX    Topbb                 0.375   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X93Y96.DX      net (fanout=31)       0.723   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y96.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     37.864ns (18.297ns logic, 19.567ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_14_31 (SLICE_X93Y91.DX), 120259086530 paths
--------------------------------------------------------------------------------
Slack (setup path):     -28.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_14_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.463ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.253ns (3.398 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_14_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X93Y91.DX      net (fanout=31)       0.576   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/the_regfile/the_registers_14_31
    -------------------------------------------------  ---------------------------
    Total                                     38.463ns (18.783ns logic, 19.680ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_14_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.168ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.253ns (3.398 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_14_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A4      net (fanout=23)       0.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       rst1202_SW0
    SLICE_X93Y75.C5      net (fanout=2)        0.366   N422
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X93Y91.DX      net (fanout=31)       0.576   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/the_regfile/the_registers_14_31
    -------------------------------------------------  ---------------------------
    Total                                     38.168ns (18.783ns logic, 19.385ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_14_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.717ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.253ns (3.398 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_14_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.B3      net (fanout=2)        0.608   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.BMUX    Topbb                 0.375   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X93Y91.DX      net (fanout=31)       0.576   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/the_regfile/the_registers_14_31
    -------------------------------------------------  ---------------------------
    Total                                     37.717ns (18.297ns logic, 19.420ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_24_31 (SLICE_X93Y92.DX), 120259086530 paths
--------------------------------------------------------------------------------
Slack (setup path):     -28.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_24_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.469ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.404 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_24_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X93Y92.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y92.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_24_31
                                                       CPU/the_datapath/the_regfile/the_registers_24_31
    -------------------------------------------------  ---------------------------
    Total                                     38.469ns (18.783ns logic, 19.686ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_24_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.174ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.404 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_24_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A4      net (fanout=23)       0.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       rst1202_SW0
    SLICE_X93Y75.C5      net (fanout=2)        0.366   N422
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X93Y92.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y92.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_24_31
                                                       CPU/the_datapath/the_regfile/the_registers_24_31
    -------------------------------------------------  ---------------------------
    Total                                     38.174ns (18.783ns logic, 19.391ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_24_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.723ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.404 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_24_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.B3      net (fanout=2)        0.608   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.BMUX    Topbb                 0.375   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X93Y92.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y92.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_24_31
                                                       CPU/the_datapath/the_regfile/the_registers_24_31
    -------------------------------------------------  ---------------------------
    Total                                     37.723ns (18.297ns logic, 19.426ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_13_31 (SLICE_X92Y91.DX), 120259086530 paths
--------------------------------------------------------------------------------
Slack (setup path):     -28.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_13_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.456ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.253ns (3.398 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_13_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X92Y91.DX      net (fanout=31)       0.576   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y91.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_13_31
                                                       CPU/the_datapath/the_regfile/the_registers_13_31
    -------------------------------------------------  ---------------------------
    Total                                     38.456ns (18.776ns logic, 19.680ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_13_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.161ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.253ns (3.398 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_13_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A4      net (fanout=23)       0.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       rst1202_SW0
    SLICE_X93Y75.C5      net (fanout=2)        0.366   N422
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X92Y91.DX      net (fanout=31)       0.576   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y91.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_13_31
                                                       CPU/the_datapath/the_regfile/the_registers_13_31
    -------------------------------------------------  ---------------------------
    Total                                     38.161ns (18.776ns logic, 19.385ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_13_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.710ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.253ns (3.398 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_13_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.B3      net (fanout=2)        0.608   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.BMUX    Topbb                 0.375   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X92Y91.DX      net (fanout=31)       0.576   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y91.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_13_31
                                                       CPU/the_datapath/the_regfile/the_registers_13_31
    -------------------------------------------------  ---------------------------
    Total                                     37.710ns (18.290ns logic, 19.420ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_23_31 (SLICE_X92Y92.DX), 120259086530 paths
--------------------------------------------------------------------------------
Slack (setup path):     -28.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_23_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.454ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.404 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_23_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X92Y92.DX      net (fanout=31)       0.574   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y92.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_23_31
                                                       CPU/the_datapath/the_regfile/the_registers_23_31
    -------------------------------------------------  ---------------------------
    Total                                     38.454ns (18.776ns logic, 19.678ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_23_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.159ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.404 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_23_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A4      net (fanout=23)       0.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       rst1202_SW0
    SLICE_X93Y75.C5      net (fanout=2)        0.366   N422
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X92Y92.DX      net (fanout=31)       0.574   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y92.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_23_31
                                                       CPU/the_datapath/the_regfile/the_registers_23_31
    -------------------------------------------------  ---------------------------
    Total                                     38.159ns (18.776ns logic, 19.383ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_23_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.708ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.404 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_23_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.B3      net (fanout=2)        0.608   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.BMUX    Topbb                 0.375   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X92Y92.DX      net (fanout=31)       0.574   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y92.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_23_31
                                                       CPU/the_datapath/the_regfile/the_registers_23_31
    -------------------------------------------------  ---------------------------
    Total                                     37.708ns (18.290ns logic, 19.418ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_30_31 (SLICE_X93Y95.DX), 120259086530 paths
--------------------------------------------------------------------------------
Slack (setup path):     -28.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_30_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.465ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.233ns (3.418 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_30_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X93Y95.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y95.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_30_31
                                                       CPU/the_datapath/the_regfile/the_registers_30_31
    -------------------------------------------------  ---------------------------
    Total                                     38.465ns (18.783ns logic, 19.682ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_30_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.170ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.233ns (3.418 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_30_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A4      net (fanout=23)       0.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       rst1202_SW0
    SLICE_X93Y75.C5      net (fanout=2)        0.366   N422
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X93Y95.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y95.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_30_31
                                                       CPU/the_datapath/the_regfile/the_registers_30_31
    -------------------------------------------------  ---------------------------
    Total                                     38.170ns (18.783ns logic, 19.387ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_30_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.719ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.233ns (3.418 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_30_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.B3      net (fanout=2)        0.608   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.BMUX    Topbb                 0.375   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X93Y95.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y95.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_30_31
                                                       CPU/the_datapath/the_regfile/the_registers_30_31
    -------------------------------------------------  ---------------------------
    Total                                     37.719ns (18.297ns logic, 19.422ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_11_31 (SLICE_X95Y91.DX), 120259086530 paths
--------------------------------------------------------------------------------
Slack (setup path):     -28.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_11_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.450ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.404 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_11_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X95Y91.DX      net (fanout=31)       0.563   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_11_31
                                                       CPU/the_datapath/the_regfile/the_registers_11_31
    -------------------------------------------------  ---------------------------
    Total                                     38.450ns (18.783ns logic, 19.667ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_11_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.155ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.404 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_11_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A4      net (fanout=23)       0.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       rst1202_SW0
    SLICE_X93Y75.C5      net (fanout=2)        0.366   N422
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X95Y91.DX      net (fanout=31)       0.563   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_11_31
                                                       CPU/the_datapath/the_regfile/the_registers_11_31
    -------------------------------------------------  ---------------------------
    Total                                     38.155ns (18.783ns logic, 19.372ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_11_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.704ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.404 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_11_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.B3      net (fanout=2)        0.608   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.BMUX    Topbb                 0.375   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X95Y91.DX      net (fanout=31)       0.563   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_11_31
                                                       CPU/the_datapath/the_regfile/the_registers_11_31
    -------------------------------------------------  ---------------------------
    Total                                     37.704ns (18.297ns logic, 19.407ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_17_31 (SLICE_X94Y91.DX), 120259086530 paths
--------------------------------------------------------------------------------
Slack (setup path):     -28.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_17_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.470ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.222ns (3.429 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_17_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X94Y91.DX      net (fanout=31)       0.583   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X94Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_17_31
                                                       CPU/the_datapath/the_regfile/the_registers_17_31
    -------------------------------------------------  ---------------------------
    Total                                     38.470ns (18.783ns logic, 19.687ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_17_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.175ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.222ns (3.429 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_17_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A4      net (fanout=23)       0.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       rst1202_SW0
    SLICE_X93Y75.C5      net (fanout=2)        0.366   N422
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X94Y91.DX      net (fanout=31)       0.583   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X94Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_17_31
                                                       CPU/the_datapath/the_regfile/the_registers_17_31
    -------------------------------------------------  ---------------------------
    Total                                     38.175ns (18.783ns logic, 19.392ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_17_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.724ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.222ns (3.429 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_17_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.B3      net (fanout=2)        0.608   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.BMUX    Topbb                 0.375   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X94Y91.DX      net (fanout=31)       0.583   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X94Y91.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_17_31
                                                       CPU/the_datapath/the_regfile/the_registers_17_31
    -------------------------------------------------  ---------------------------
    Total                                     37.724ns (18.297ns logic, 19.427ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_29_31 (SLICE_X92Y95.DX), 120259086530 paths
--------------------------------------------------------------------------------
Slack (setup path):     -28.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.458ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.233ns (3.418 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X92Y95.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y95.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_31
    -------------------------------------------------  ---------------------------
    Total                                     38.458ns (18.776ns logic, 19.682ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.163ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.233ns (3.418 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A4      net (fanout=23)       0.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       rst1202_SW0
    SLICE_X93Y75.C5      net (fanout=2)        0.366   N422
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X92Y95.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y95.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_31
    -------------------------------------------------  ---------------------------
    Total                                     38.163ns (18.776ns logic, 19.387ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.712ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.233ns (3.418 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.B3      net (fanout=2)        0.608   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.BMUX    Topbb                 0.375   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X92Y95.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y95.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_31
    -------------------------------------------------  ---------------------------
    Total                                     37.712ns (18.290ns logic, 19.422ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_26_31 (SLICE_X94Y96.DX), 120259086530 paths
--------------------------------------------------------------------------------
Slack (setup path):     -28.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_26_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.488ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.199ns (3.452 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_26_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X94Y96.DX      net (fanout=31)       0.601   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X94Y96.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_26_31
                                                       CPU/the_datapath/the_regfile/the_registers_26_31
    -------------------------------------------------  ---------------------------
    Total                                     38.488ns (18.783ns logic, 19.705ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_26_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.193ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.199ns (3.452 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_26_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A4      net (fanout=23)       0.524   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y75.A       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       rst1202_SW0
    SLICE_X93Y75.C5      net (fanout=2)        0.366   N422
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.A3      net (fanout=2)        0.469   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.AMUX    Topaa                 0.374   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.A5      net (fanout=3)        0.399   CPU/the_datapath/InstrCounter<0>
    SLICE_X92Y75.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X94Y96.DX      net (fanout=31)       0.601   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X94Y96.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_26_31
                                                       CPU/the_datapath/the_regfile/the_registers_26_31
    -------------------------------------------------  ---------------------------
    Total                                     38.193ns (18.783ns logic, 19.410ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_26_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      37.742ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.199ns (3.452 - 3.651)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_26_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B4      net (fanout=23)       0.375   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y74.B       Tilo                  0.094   CPU/the_datapath/the_regfile/mux29_7
                                                       rst1202_SW1
    SLICE_X93Y75.C2      net (fanout=2)        0.810   N423
    SLICE_X93Y75.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux26_81
                                                       CPU/the_datapath/old_InstrCounter_54_or00001_1
    SLICE_X92Y75.B3      net (fanout=2)        0.608   CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X92Y75.BMUX    Topbb                 0.375   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<1>
    SLICE_X92Y75.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<2>
    SLICE_X92Y75.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y75.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X92Y75.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X92Y76.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.A5      net (fanout=2)        0.393   CPU/the_datapath/InstrCounter<4>
    SLICE_X92Y76.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X92Y76.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X92Y76.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y76.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<7>
    SLICE_X92Y76.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X92Y77.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<8>
    SLICE_X92Y77.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X92Y77.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<10>
    SLICE_X92Y77.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y77.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<11>
    SLICE_X92Y77.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X92Y78.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<12>
    SLICE_X92Y78.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<13>
    SLICE_X92Y78.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<14>
    SLICE_X92Y78.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y78.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<15>
    SLICE_X92Y78.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<15>
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X92Y79.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.A5      net (fanout=2)        0.394   CPU/the_datapath/InstrCounter<16>
    SLICE_X92Y79.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X92Y79.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter<18>
    SLICE_X92Y79.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y79.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X92Y79.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<19>
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X92Y80.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<20>
    SLICE_X92Y80.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X92Y80.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X92Y80.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y80.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<23>
    SLICE_X92Y80.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X92Y81.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.A5      net (fanout=2)        0.403   CPU/the_datapath/InstrCounter<24>
    SLICE_X92Y81.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.B5      net (fanout=2)        0.571   CPU/the_datapath/InstrCounter<25>
    SLICE_X92Y81.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<26>
    SLICE_X92Y81.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y81.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X92Y81.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_3_27
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X92Y82.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter<28>
    SLICE_X92Y82.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.B5      net (fanout=2)        0.564   CPU/the_datapath/InstrCounter<29>
    SLICE_X92Y82.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X92Y82.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<30>
    SLICE_X92Y82.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_8_27
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y93.C2      net (fanout=2)        1.313   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y93.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X94Y96.DX      net (fanout=31)       0.601   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X94Y96.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_26_31
                                                       CPU/the_datapath/the_regfile/the_registers_26_31
    -------------------------------------------------  ---------------------------
    Total                                     37.742ns (18.297ns logic, 19.445ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y13.ADDRBL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_8 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.670 - 0.498)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_8 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y67.DQ         Tcko                  0.414   mem_arch/icache/addr_hold<8>
                                                          mem_arch/icache/addr_hold_8
    RAMB36_X2Y13.ADDRBL9    net (fanout=10)       0.309   mem_arch/icache/addr_hold<8>
    RAMB36_X2Y13.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.429ns (0.120ns logic, 0.309ns route)
                                                          (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y13.ADDRBU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_8 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.658 - 0.498)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_8 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y67.DQ         Tcko                  0.414   mem_arch/icache/addr_hold<8>
                                                          mem_arch/icache/addr_hold_8
    RAMB36_X2Y13.ADDRBU9    net (fanout=10)       0.309   mem_arch/icache/addr_hold<8>
    RAMB36_X2Y13.CLKBWRCLKU Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.429ns (0.120ns logic, 0.309ns route)
                                                          (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X2Y14.DIADIL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_19 (FF)
  Destination:          mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.179ns (0.658 - 0.479)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_19 to mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X66Y69.CQ         Tcko                  0.414   mem_arch/icache/addr_hold<20>
                                                          mem_arch/icache/addr_hold_19
    RAMB36_X2Y14.DIADIL8    net (fanout=3)        0.455   mem_arch/icache/addr_hold<19>
    RAMB36_X2Y14.CLKBWRCLKL Trckd_DI    (-Th)     0.286   mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                          mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.583ns (0.128ns logic, 0.455ns route)
                                                          (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y13.ADDRBL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_6 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.670 - 0.498)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_6 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y67.BQ         Tcko                  0.414   mem_arch/icache/addr_hold<8>
                                                          mem_arch/icache/addr_hold_6
    RAMB36_X2Y13.ADDRBL7    net (fanout=10)       0.477   mem_arch/icache/addr_hold<6>
    RAMB36_X2Y13.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.597ns (0.120ns logic, 0.477ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y13.ADDRBL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_9 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.670 - 0.464)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_9 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y67.AQ         Tcko                  0.433   mem_arch/icache/addr_hold<12>
                                                          mem_arch/icache/addr_hold_9
    RAMB36_X2Y13.ADDRBL10   net (fanout=10)       0.499   mem_arch/icache/addr_hold<9>
    RAMB36_X2Y13.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.638ns (0.139ns logic, 0.499ns route)
                                                          (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y13.ADDRBU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_6 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.658 - 0.498)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_6 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y67.BQ         Tcko                  0.414   mem_arch/icache/addr_hold<8>
                                                          mem_arch/icache/addr_hold_6
    RAMB36_X2Y13.ADDRBU7    net (fanout=10)       0.477   mem_arch/icache/addr_hold<6>
    RAMB36_X2Y13.CLKBWRCLKU Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.597ns (0.120ns logic, 0.477ns route)
                                                          (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb (SLICE_X74Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg (FF)
  Destination:          mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.168 - 0.127)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg to mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y67.AQ      Tcko                  0.414   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg
                                                       mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg
    SLICE_X74Y66.BX      net (fanout=2)        0.298   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg
    SLICE_X74Y66.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb
                                                       mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.183ns logic, 0.298ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y13.ADDRBU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_9 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.658 - 0.464)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_9 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y67.AQ         Tcko                  0.433   mem_arch/icache/addr_hold<12>
                                                          mem_arch/icache/addr_hold_9
    RAMB36_X2Y13.ADDRBU10   net (fanout=10)       0.499   mem_arch/icache/addr_hold<9>
    RAMB36_X2Y13.CLKBWRCLKU Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.638ns (0.139ns logic, 0.499ns route)
                                                          (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb (SLICE_X55Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.147 - 0.132)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.AQ      Tcko                  0.414   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg
                                                       mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg
    SLICE_X55Y54.AX      net (fanout=2)        0.278   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg
    SLICE_X55Y54.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb
                                                       mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.185ns logic, 0.278ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uareceive/BitCounter_3 (SLICE_X78Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_uart/uareceive/BitCounter_1 (FF)
  Destination:          CPU/the_uart/uareceive/BitCounter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.150 - 0.114)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_uart/uareceive/BitCounter_1 to CPU/the_uart/uareceive/BitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y50.DQ      Tcko                  0.414   CPU/the_uart/uareceive/BitCounter<1>
                                                       CPU/the_uart/uareceive/BitCounter_1
    SLICE_X78Y49.D6      net (fanout=6)        0.288   CPU/the_uart/uareceive/BitCounter<1>
    SLICE_X78Y49.CLK     Tah         (-Th)     0.195   CPU/the_uart/uareceive/BitCounter<3>
                                                       CPU/the_uart/uareceive/Mcount_BitCounter_xor<3>11
                                                       CPU/the_uart/uareceive/BitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.219ns logic, 0.288ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X3Y16.CLKARDCLKU
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X28Y73.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y73.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    SLICE_X28Y73.CX      net (fanout=1)        0.814   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<21>
    SLICE_X28Y73.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X34Y73.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y73.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X34Y73.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X34Y73.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X38Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    SLICE_X38Y72.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<13>
    SLICE_X38Y72.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X20Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.605 - 0.596)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y73.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X20Y73.BX      net (fanout=1)        0.771   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X20Y73.CLK     Tdick                -0.018   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      1.224ns (0.453ns logic, 0.771ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X28Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.555 - 0.580)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y73.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X28Y73.AX      net (fanout=1)        0.627   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X28Y73.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.438ns logic, 0.627ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X38Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.961ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.519 - 0.525)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X38Y72.AX      net (fanout=1)        0.519   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X38Y72.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.442ns logic, 0.519ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X34Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.539 - 0.558)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    SLICE_X34Y73.AX      net (fanout=1)        0.498   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
    SLICE_X34Y73.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.442ns logic, 0.498ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X41Y70.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y70.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    SLICE_X41Y70.CX      net (fanout=1)        0.479   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<1>
    SLICE_X41Y70.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.454ns logic, 0.479ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X41Y71.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    SLICE_X41Y71.CX      net (fanout=1)        0.479   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<5>
    SLICE_X41Y71.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.454ns logic, 0.479ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X41Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    SLICE_X41Y72.CX      net (fanout=1)        0.479   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<9>
    SLICE_X41Y72.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.454ns logic, 0.479ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X41Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y70.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0
    SLICE_X41Y70.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<0>
    SLICE_X41Y70.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X41Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X41Y71.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X41Y71.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X41Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    SLICE_X41Y72.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<8>
    SLICE_X41Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X28Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y73.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X28Y73.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X28Y73.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (SLICE_X41Y70.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y70.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    SLICE_X41Y70.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<2>
    SLICE_X41Y70.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (SLICE_X41Y71.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    SLICE_X41Y71.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<6>
    SLICE_X41Y71.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (SLICE_X41Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    SLICE_X41Y72.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<10>
    SLICE_X41Y72.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X34Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y73.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X34Y73.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X34Y73.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X38Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    SLICE_X38Y72.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<12>
    SLICE_X38Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X38Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    SLICE_X38Y72.DX      net (fanout=1)        0.300   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<14>
    SLICE_X38Y72.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.195ns logic, 0.300ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk200_buf/I0
  Logical resource: clk200_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16/SR
  Location pin: SLICE_X34Y73.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16/SR
  Location pin: SLICE_X34Y73.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4062 paths analyzed, 2426 endpoints analyzed, 6 failing endpoints
 6 timing errors detected. (2 setup errors, 4 hold errors, 0 component switching limit errors)
 Minimum period is   5.132ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4 (SLICE_X19Y94.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.260ns (3.407 - 3.667)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y87.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X7Y61.D6       net (fanout=32)       1.629   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X7Y61.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<33>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/rd_data_fall1
    SLICE_X19Y94.AX      net (fanout=2)        2.465   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<33>
    SLICE_X19Y94.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.536ns logic, 4.094ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 1)
  Clock Path Skew:      -0.311ns (1.303 - 1.614)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.CQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X7Y61.D4       net (fanout=2)        0.963   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg3b_out_fall
    SLICE_X7Y61.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<33>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/rd_data_fall1
    SLICE_X19Y94.AX      net (fanout=2)        2.465   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<33>
    SLICE_X19Y94.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (0.536ns logic, 3.428ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.311ns (1.303 - 1.614)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X7Y61.D5       net (fanout=2)        0.592   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/stg2a_out_fall
    SLICE_X7Y61.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<33>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/rd_data_fall1
    SLICE_X19Y94.AX      net (fanout=2)        2.465   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<33>
    SLICE_X19Y94.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (0.536ns logic, 3.057ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y15.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 1)
  Clock Path Skew:      -0.278ns (1.415 - 1.693)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y7.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y59.A6         net (fanout=1)        1.430   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X28Y59.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y15.ENBWRENL   net (fanout=4)        1.657   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y15.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.689ns (1.602ns logic, 3.087ns route)
                                                          (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.951ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.272 - 0.288)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y59.A3         net (fanout=1)        1.692   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y59.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y15.ENBWRENL   net (fanout=4)        1.657   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y15.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.951ns (1.602ns logic, 3.349ns route)
                                                          (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 1)
  Clock Path Skew:      -0.274ns (1.419 - 1.693)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y7.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y59.A6         net (fanout=1)        1.430   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X28Y59.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y15.ENBWRENL   net (fanout=4)        1.657   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y15.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.689ns (1.602ns logic, 3.087ns route)
                                                          (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2 (SLICE_X44Y106.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.607ns (Levels of Logic = 1)
  Clock Path Skew:      -0.125ns (1.259 - 1.384)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y105.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X50Y105.A2     net (fanout=30)       1.818   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X44Y106.SR     net (fanout=5)        1.698   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X44Y106.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      4.607ns (1.091ns logic, 3.516ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (1.259 - 1.357)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y105.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X50Y105.A3     net (fanout=32)       1.653   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X44Y106.SR     net (fanout=5)        1.698   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X44Y106.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (1.091ns logic, 3.351ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.551ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (1.259 - 1.342)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y106.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X50Y105.A6     net (fanout=31)       0.762   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X44Y106.SR     net (fanout=5)        1.698   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X44Y106.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (1.091ns logic, 2.460ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_1 (SLICE_X44Y106.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.604ns (Levels of Logic = 1)
  Clock Path Skew:      -0.125ns (1.259 - 1.384)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y105.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X50Y105.A2     net (fanout=30)       1.818   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X44Y106.SR     net (fanout=5)        1.698   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X44Y106.CLK    Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (1.088ns logic, 3.516ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.439ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (1.259 - 1.357)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y105.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X50Y105.A3     net (fanout=32)       1.653   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X44Y106.SR     net (fanout=5)        1.698   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X44Y106.CLK    Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.439ns (1.088ns logic, 3.351ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (1.259 - 1.342)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y106.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X50Y105.A6     net (fanout=31)       0.762   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X44Y106.SR     net (fanout=5)        1.698   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X44Y106.CLK    Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (1.088ns logic, 2.460ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_0 (SLICE_X44Y106.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.601ns (Levels of Logic = 1)
  Clock Path Skew:      -0.125ns (1.259 - 1.384)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y105.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X50Y105.A2     net (fanout=30)       1.818   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X44Y106.SR     net (fanout=5)        1.698   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X44Y106.CLK    Tsrck                 0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (1.085ns logic, 3.516ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.436ns (Levels of Logic = 1)
  Clock Path Skew:      -0.098ns (1.259 - 1.357)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y105.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X50Y105.A3     net (fanout=32)       1.653   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X44Y106.SR     net (fanout=5)        1.698   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X44Y106.CLK    Tsrck                 0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (1.085ns logic, 3.351ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.545ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (1.259 - 1.342)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y106.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X50Y105.A6     net (fanout=31)       0.762   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X44Y106.SR     net (fanout=5)        1.698   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X44Y106.CLK    Tsrck                 0.541   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (1.085ns logic, 2.460ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (SLICE_X35Y105.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (1.297 - 1.384)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y105.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X50Y105.A2     net (fanout=30)       1.818   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X35Y105.DX     net (fanout=5)        1.679   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X35Y105.CLK    Tsrck                 0.586   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (1.130ns logic, 3.497ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.462ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.297 - 1.357)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y105.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X50Y105.A3     net (fanout=32)       1.653   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X35Y105.DX     net (fanout=5)        1.679   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X35Y105.CLK    Tsrck                 0.586   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (1.130ns logic, 3.332ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (1.297 - 1.342)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y106.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X50Y105.A6     net (fanout=31)       0.762   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X35Y105.DX     net (fanout=5)        1.679   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X35Y105.CLK    Tsrck                 0.586   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (1.130ns logic, 2.441ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r (SLICE_X65Y108.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.618ns (Levels of Logic = 1)
  Clock Path Skew:      -0.095ns (0.452 - 0.547)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y105.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X50Y105.A2     net (fanout=30)       1.818   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X65Y108.SR     net (fanout=5)        1.709   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X65Y108.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
    -------------------------------------------------  ---------------------------
    Total                                      4.618ns (1.091ns logic, 3.527ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.452 - 0.520)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y105.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X50Y105.A3     net (fanout=32)       1.653   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd1
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X65Y108.SR     net (fanout=5)        1.709   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X65Y108.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (1.091ns logic, 3.362ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.562ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.452 - 0.505)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y106.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X50Y105.A6     net (fanout=31)       0.762   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X50Y105.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out11
    SLICE_X65Y108.SR     net (fanout=5)        1.709   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001
    SLICE_X65Y108.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (1.091ns logic, 2.471ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (SLICE_X16Y91.DX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (1.298 - 1.191)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X36Y85.B5      net (fanout=4)        1.755   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X36Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y91.DX      net (fanout=8)        2.030   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y91.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (0.912ns logic, 3.785ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 2)
  Clock Path Skew:      -0.175ns (3.402 - 3.577)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y97.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X36Y85.A6      net (fanout=4)        1.003   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X36Y85.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X36Y85.B6      net (fanout=1)        0.154   N53
    SLICE_X36Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y91.DX      net (fanout=8)        2.030   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y91.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (1.006ns logic, 3.187ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.609 - 0.551)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y85.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
    SLICE_X36Y85.B2      net (fanout=2)        0.958   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r
    SLICE_X36Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y91.DX      net (fanout=8)        2.030   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y91.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (0.912ns logic, 2.988ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y7.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (1.574 - 1.522)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y15.FULL      Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y59.A3        net (fanout=1)        1.692   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y59.A         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y7.ENBWRENL   net (fanout=4)        1.325   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y7.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.619ns (1.602ns logic, 3.017ns route)
                                                         (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (1.578 - 1.522)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y15.FULL      Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y59.A3        net (fanout=1)        1.692   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X28Y59.A         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y7.ENBWRENL   net (fanout=4)        1.325   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y7.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.619ns (1.602ns logic, 3.017ns route)
                                                         (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.271 - 0.288)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y7.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X28Y59.A6        net (fanout=1)        1.430   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X28Y59.A         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y7.ENBWRENL   net (fanout=4)        1.325   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y7.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.357ns (1.602ns logic, 2.755ns route)
                                                         (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_45 (SLICE_X12Y105.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.267ns (Levels of Logic = 1)
  Clock Path Skew:      -0.154ns (3.513 - 3.667)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y87.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X7Y113.A4      net (fanout=32)       2.627   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X7Y113.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<55>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/rd_data_fall1
    SLICE_X12Y105.BX     net (fanout=2)        1.114   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<45>
    SLICE_X12Y105.CLK    Tdick                -0.018   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_45
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (0.526ns logic, 3.741ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.600ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (1.409 - 1.670)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y121.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X7Y113.A5      net (fanout=2)        0.939   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/stg2a_out_fall
    SLICE_X7Y113.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<55>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/rd_data_fall1
    SLICE_X12Y105.BX     net (fanout=2)        1.114   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<45>
    SLICE_X12Y105.CLK    Tdick                -0.018   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_45
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (0.547ns logic, 2.053ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (1.409 - 1.670)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y121.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X7Y113.A6      net (fanout=2)        0.841   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/stg3b_out_fall
    SLICE_X7Y113.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<55>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/rd_data_fall1
    SLICE_X12Y105.BX     net (fanout=2)        1.114   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<45>
    SLICE_X12Y105.CLK    Tdick                -0.018   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_45
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (0.547ns logic, 1.955ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X20Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.250ns (3.656 - 3.406)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y67.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly
    SLICE_X20Y66.A6      net (fanout=1)        0.272   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<9>
    SLICE_X20Y66.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.195ns logic, 0.272ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y76.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.241ns (3.512 - 3.271)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y76.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X68Y76.A6      net (fanout=1)        0.266   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X68Y76.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.195ns logic, 0.266ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y87.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.234ns (3.662 - 3.428)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y88.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly
    SLICE_X16Y87.A6      net (fanout=1)        0.272   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<29>
    SLICE_X16Y87.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.195ns logic, 0.272ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_0 (SLICE_X13Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.273ns (3.771 - 3.498)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X13Y47.A6      net (fanout=32)       0.295   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<0>
    SLICE_X13Y47.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_0_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_0
    -------------------------------------------------  ---------------------------
    Total                                      0.512ns (0.217ns logic, 0.295ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_31 (SLICE_X15Y46.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.269ns (3.767 - 3.498)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X15Y46.D6      net (fanout=32)       0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
    SLICE_X15Y46.CLK     Tah         (-Th)     0.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_31_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_31
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.219ns logic, 0.304ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30 (SLICE_X15Y46.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 1)
  Clock Path Skew:      0.269ns (3.767 - 3.498)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X15Y46.C6      net (fanout=32)       0.309   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
    SLICE_X15Y46.CLK     Tah         (-Th)     0.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_30_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.219ns logic, 0.309ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y92.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.253ns (3.662 - 3.409)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y92.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly
    SLICE_X16Y92.A4      net (fanout=1)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<37>
    SLICE_X16Y92.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.195ns logic, 0.343ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X20Y64.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[2].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.245ns (3.663 - 3.418)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[2].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y64.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[2].u_ff_gate_dly
    SLICE_X20Y64.D4      net (fanout=1)        0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<2>
    SLICE_X20Y64.CLK     Tah         (-Th)     0.216   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.198ns logic, 0.352ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y92.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 1)
  Clock Path Skew:      0.253ns (3.662 - 3.409)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y92.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly
    SLICE_X16Y92.A5      net (fanout=1)        0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<38>
    SLICE_X16Y92.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.195ns logic, 0.368ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X20Y64.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.245ns (3.663 - 3.418)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y64.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly
    SLICE_X20Y64.D5      net (fanout=1)        0.363   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
    SLICE_X20Y64.CLK     Tah         (-Th)     0.216   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.198ns logic, 0.363ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: DDR2_CS_B_OBUF/REV
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR
  Location pin: OLOGIC_X0Y58.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 926 paths analyzed, 790 endpoints analyzed, 273 failing endpoints
 273 timing errors detected. (273 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.604ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (SLICE_X7Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.014ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.145ns (3.549 - 3.694)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y92.D6      net (fanout=155)      0.451   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y92.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X7Y105.SR      net (fanout=10)       1.472   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X7Y105.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<44>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (1.091ns logic, 1.923ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (1.445 - 1.405)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X14Y92.D5      net (fanout=1)        0.571   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X14Y92.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X7Y105.SR      net (fanout=10)       1.472   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X7Y105.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<44>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.091ns logic, 2.043ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48 (SLICE_X7Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.012ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.145ns (3.549 - 3.694)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y92.D6      net (fanout=155)      0.451   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y92.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X7Y105.SR      net (fanout=10)       1.472   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X7Y105.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<44>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48
    -------------------------------------------------  ---------------------------
    Total                                      3.012ns (1.089ns logic, 1.923ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (1.445 - 1.405)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X14Y92.D5      net (fanout=1)        0.571   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X14Y92.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X7Y105.SR      net (fanout=10)       1.472   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X7Y105.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<44>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (1.089ns logic, 2.043ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_5 (SLICE_X5Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_5 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.005ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.141ns (3.553 - 3.694)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X13Y89.C6      net (fanout=155)      0.724   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X13Y89.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv1_INV_0
    SLICE_X5Y102.SR      net (fanout=4)        1.190   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
    SLICE_X5Y102.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_5
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.091ns logic, 1.914ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_6 (SLICE_X5Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_6 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.005ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.141ns (3.553 - 3.694)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X13Y89.C6      net (fanout=155)      0.724   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X13Y89.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv1_INV_0
    SLICE_X5Y102.SR      net (fanout=4)        1.190   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
    SLICE_X5Y102.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_6
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.091ns logic, 1.914ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_7 (SLICE_X5Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_7 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.005ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.141ns (3.553 - 3.694)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X13Y89.C6      net (fanout=155)      0.724   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X13Y89.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv1_INV_0
    SLICE_X5Y102.SR      net (fanout=4)        1.190   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
    SLICE_X5Y102.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_7
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.091ns logic, 1.914ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_4 (SLICE_X5Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_4 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.003ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.141ns (3.553 - 3.694)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X13Y89.C6      net (fanout=155)      0.724   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X13Y89.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv1_INV_0
    SLICE_X5Y102.SR      net (fanout=4)        1.190   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
    SLICE_X5Y102.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_4
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (1.089ns logic, 1.914ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60 (SLICE_X11Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.967ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.174ns (3.520 - 3.694)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X14Y92.D6      net (fanout=155)      0.451   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X14Y92.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X11Y103.SR     net (fanout=10)       1.425   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X11Y103.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<60>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (1.091ns logic, 1.876ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (1.416 - 1.405)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X14Y92.D5      net (fanout=1)        0.571   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X14Y92.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X11Y103.SR     net (fanout=10)       1.425   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X11Y103.CLK    Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<60>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_60
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (1.091ns logic, 1.996ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_13 (SLICE_X6Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_13 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.025ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.108ns (3.586 - 3.694)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X13Y89.C6      net (fanout=155)      0.724   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X13Y89.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv1_INV_0
    SLICE_X6Y101.SR      net (fanout=4)        1.210   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
    SLICE_X6Y101.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_13
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (1.091ns logic, 1.934ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_14 (SLICE_X6Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_14 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.025ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.108ns (3.586 - 3.694)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X13Y89.C6      net (fanout=155)      0.724   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X13Y89.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv1_INV_0
    SLICE_X6Y101.SR      net (fanout=4)        1.210   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
    SLICE_X6Y101.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_14
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (1.091ns logic, 1.934ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_15 (SLICE_X6Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_15 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.025ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.108ns (3.586 - 3.694)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X13Y89.C6      net (fanout=155)      0.724   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X13Y89.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv1_INV_0
    SLICE_X6Y101.SR      net (fanout=4)        1.210   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
    SLICE_X6Y101.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_15
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (1.091ns logic, 1.934ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1 (SLICE_X5Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.150 - 0.139)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y84.AQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    SLICE_X5Y84.BX       net (fanout=1)        0.149   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
    SLICE_X5Y84.CLK      Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.202ns logic, 0.149ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAMB36_X0Y17.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.650ns (Levels of Logic = 0)
  Clock Path Skew:      0.215ns (0.839 - 0.624)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y89.CQ          Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y17.ENARDENL   net (fanout=2)        0.631   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y17.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         0.650ns (0.019ns logic, 0.631ns route)
                                                          (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.650ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.830 - 0.624)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y89.CQ          Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y17.ENARDENL   net (fanout=2)        0.631   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y17.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         0.650ns (0.019ns logic, 0.631ns route)
                                                          (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.650ns (Levels of Logic = 0)
  Clock Path Skew:      0.202ns (0.826 - 0.624)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X9Y89.CQ              Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                              mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y17.ENARDENL       net (fanout=2)        0.631   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y17.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                              mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             0.650ns (0.019ns logic, 0.631ns route)
                                                              (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0 (SLICE_X5Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.150 - 0.136)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y85.AQ       Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0
    SLICE_X5Y84.AX       net (fanout=1)        0.274   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<0>
    SLICE_X5Y84.CLK      Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.185ns logic, 0.274ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (SLICE_X13Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.123 - 0.121)
  Source Clock:         clk90_g falling at 8.750ns
  Destination Clock:    clk90_g falling at 8.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y91.AQ      Tcko                  0.409   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
    SLICE_X13Y90.AX      net (fanout=1)        0.274   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
    SLICE_X13Y90.CLK     Tckdi       (-Th)     0.224   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.185ns logic, 0.274ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X17Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y57.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X17Y57.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X17Y57.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X25Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y56.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X25Y56.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X25Y56.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6 (SLICE_X5Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.152 - 0.139)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.AQ       Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23
    SLICE_X5Y57.BX       net (fanout=7)        0.298   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<23>
    SLICE_X5Y57.CLK      Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.183ns logic, 0.298ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_5 (SLICE_X5Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.152 - 0.139)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.AQ       Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23
    SLICE_X5Y57.AX       net (fanout=7)        0.298   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<23>
    SLICE_X5Y57.CLK      Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_5
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.185ns logic, 0.298ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X20Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y57.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X20Y57.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X20Y57.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (SLICE_X24Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y54.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X24Y54.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X24Y54.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y66.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y68.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11123 paths analyzed, 3915 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.602ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (SLICE_X11Y97.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.074ns (Levels of Logic = 1)
  Clock Path Skew:      -0.485ns (3.439 - 3.924)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X10Y109.B5     net (fanout=2)        2.087   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
    SLICE_X10Y109.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X11Y97.BX      net (fanout=2)        1.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X11Y97.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (0.554ns logic, 3.520ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.047ns (Levels of Logic = 1)
  Clock Path Skew:      -0.485ns (3.439 - 3.924)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X10Y109.B4     net (fanout=2)        2.060   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_rise
    SLICE_X10Y109.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X11Y97.BX      net (fanout=2)        1.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X11Y97.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (0.554ns logic, 3.493ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.646 - 0.664)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y87.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X10Y109.B6     net (fanout=32)       1.701   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X10Y109.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X11Y97.BX      net (fanout=2)        1.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X11Y97.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (0.533ns logic, 3.134ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (SLICE_X11Y97.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.962ns (Levels of Logic = 1)
  Clock Path Skew:      -0.491ns (3.439 - 3.930)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X10Y118.D5     net (fanout=2)        1.975   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
    SLICE_X10Y118.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X11Y97.DX      net (fanout=2)        1.420   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X11Y97.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.962ns (0.567ns logic, 3.395ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 1)
  Clock Path Skew:      -0.491ns (3.439 - 3.930)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X10Y118.D6     net (fanout=2)        1.357   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_rise
    SLICE_X10Y118.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X11Y97.DX      net (fanout=2)        1.420   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X11Y97.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (0.567ns logic, 2.777ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.646 - 0.664)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y87.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X10Y118.D4     net (fanout=32)       2.052   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X10Y118.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X11Y97.DX      net (fanout=2)        1.420   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X11Y97.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (0.546ns logic, 3.472ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (SLICE_X11Y97.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.923ns (Levels of Logic = 1)
  Clock Path Skew:      -0.518ns (3.439 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y117.A5     net (fanout=2)        2.088   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
    SLICE_X11Y117.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X11Y97.CX      net (fanout=2)        1.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X11Y97.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.923ns (0.548ns logic, 3.375ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.324ns (Levels of Logic = 1)
  Clock Path Skew:      -0.518ns (3.439 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y117.A6     net (fanout=2)        1.489   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_rise
    SLICE_X11Y117.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X11Y97.CX      net (fanout=2)        1.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X11Y97.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (0.548ns logic, 2.776ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.839ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.646 - 0.664)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y87.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y117.A4     net (fanout=32)       2.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y117.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X11Y97.CX      net (fanout=2)        1.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X11Y97.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (0.548ns logic, 3.291ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (SLICE_X11Y96.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.502ns (3.436 - 3.938)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X8Y116.B6      net (fanout=2)        1.481   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_fall
    SLICE_X8Y116.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X11Y96.DX      net (fanout=2)        1.602   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
    SLICE_X11Y96.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (0.546ns logic, 3.083ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.502ns (3.436 - 3.938)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X8Y116.B5      net (fanout=2)        1.260   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg2a_out_fall
    SLICE_X8Y116.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X11Y96.DX      net (fanout=2)        1.602   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
    SLICE_X11Y96.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (0.546ns logic, 2.862ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.643 - 0.664)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y87.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X8Y116.B3      net (fanout=32)       2.070   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X8Y116.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_gate<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X11Y96.DX      net (fanout=2)        1.602   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<51>
    SLICE_X11Y96.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (0.546ns logic, 3.672ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (SLICE_X11Y97.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 1)
  Clock Path Skew:      -0.506ns (3.439 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X10Y111.D5     net (fanout=2)        1.775   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
    SLICE_X10Y111.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X11Y97.AX      net (fanout=2)        1.257   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X11Y97.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (0.536ns logic, 3.032ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 1)
  Clock Path Skew:      -0.506ns (3.439 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X10Y111.D6     net (fanout=2)        1.351   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise
    SLICE_X10Y111.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X11Y97.AX      net (fanout=2)        1.257   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X11Y97.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.536ns logic, 2.608ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.698ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.646 - 0.664)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y87.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X10Y111.D4     net (fanout=32)       1.905   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X10Y111.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X11Y97.AX      net (fanout=2)        1.257   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X11Y97.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (0.536ns logic, 3.162ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (SLICE_X11Y96.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.547ns (Levels of Logic = 1)
  Clock Path Skew:      -0.495ns (3.436 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X14Y115.A5     net (fanout=2)        1.623   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_fall
    SLICE_X14Y115.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_fall1
    SLICE_X11Y96.CX      net (fanout=2)        1.376   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
    SLICE_X11Y96.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (0.548ns logic, 2.999ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 1)
  Clock Path Skew:      -0.495ns (3.436 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X14Y115.A6     net (fanout=2)        1.389   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg2a_out_fall
    SLICE_X14Y115.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_fall1
    SLICE_X11Y96.CX      net (fanout=2)        1.376   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
    SLICE_X11Y96.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.548ns logic, 2.765ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.643 - 0.664)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y87.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X14Y115.A4     net (fanout=32)       1.965   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X14Y115.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_fall1
    SLICE_X11Y96.CX      net (fanout=2)        1.376   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
    SLICE_X11Y96.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (0.548ns logic, 3.341ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (SLICE_X10Y97.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 1)
  Clock Path Skew:      -0.460ns (3.464 - 3.924)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X12Y108.D5     net (fanout=2)        1.977   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_fall
    SLICE_X12Y108.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X10Y97.BX      net (fanout=2)        1.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X10Y97.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (0.554ns logic, 2.988ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 1)
  Clock Path Skew:      -0.460ns (3.464 - 3.924)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X12Y108.D6     net (fanout=2)        1.713   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_fall
    SLICE_X12Y108.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X10Y97.BX      net (fanout=2)        1.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X10Y97.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (0.554ns logic, 2.724ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.671 - 0.664)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y87.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X12Y108.D4     net (fanout=32)       2.080   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X12Y108.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X10Y97.BX      net (fanout=2)        1.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X10Y97.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (0.533ns logic, 3.091ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (SLICE_X10Y99.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 1)
  Clock Path Skew:      -0.464ns (3.467 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y115.D5     net (fanout=2)        1.661   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
    SLICE_X11Y115.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X10Y99.CX      net (fanout=2)        1.299   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X10Y99.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (0.548ns logic, 2.960ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.215ns (Levels of Logic = 1)
  Clock Path Skew:      -0.464ns (3.467 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y115.D6     net (fanout=2)        1.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg2a_out_rise
    SLICE_X11Y115.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X10Y99.CX      net (fanout=2)        1.299   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X10Y99.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (0.548ns logic, 2.667ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.674 - 0.664)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y87.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X11Y115.D4     net (fanout=32)       1.968   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X11Y115.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X10Y99.CX      net (fanout=2)        1.299   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X10Y99.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (0.548ns logic, 3.267ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61 (SLICE_X9Y109.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.468ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (3.505 - 3.954)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y136.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X9Y116.A2      net (fanout=2)        1.959   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg3b_out_rise
    SLICE_X9Y116.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/rd_data_rise1
    SLICE_X9Y109.BX      net (fanout=2)        0.976   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<61>
    SLICE_X9Y109.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (0.533ns logic, 2.935ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (3.505 - 3.954)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y136.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X9Y116.A3      net (fanout=2)        1.856   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg2a_out_rise
    SLICE_X9Y116.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/rd_data_rise1
    SLICE_X9Y109.BX      net (fanout=2)        0.976   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<61>
    SLICE_X9Y109.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (0.533ns logic, 2.832ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.645ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (1.401 - 1.405)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y87.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X9Y116.A4      net (fanout=32)       2.136   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X9Y116.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/rd_data_rise1
    SLICE_X9Y109.BX      net (fanout=2)        0.976   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<61>
    SLICE_X9Y109.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61
    -------------------------------------------------  ---------------------------
    Total                                      3.645ns (0.533ns logic, 3.112ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (SLICE_X11Y95.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.521ns (3.434 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X4Y95.A4       net (fanout=2)        2.009   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_fall
    SLICE_X4Y95.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X11Y95.DX      net (fanout=2)        0.840   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X11Y95.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (0.546ns logic, 2.849ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.218ns (Levels of Logic = 1)
  Clock Path Skew:      -0.521ns (3.434 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X4Y95.A5       net (fanout=2)        1.832   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_fall
    SLICE_X4Y95.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X11Y95.DX      net (fanout=2)        0.840   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X11Y95.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (0.546ns logic, 2.672ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.560ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.641 - 0.664)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y87.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X4Y95.A6       net (fanout=32)       1.174   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X4Y95.A        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X11Y95.DX      net (fanout=2)        0.840   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X11Y95.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (0.546ns logic, 2.014ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X46Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 0)
  Clock Path Skew:      0.277ns (3.637 - 3.360)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y106.DQ     Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X46Y106.AX     net (fanout=1)        0.457   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X46Y106.CLK    Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.185ns logic, 0.457ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X57Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 0)
  Clock Path Skew:      0.234ns (3.476 - 3.242)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y75.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X57Y75.AX      net (fanout=1)        0.448   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X57Y75.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.185ns logic, 0.448ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0 (SLICE_X18Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 0)
  Clock Path Skew:      0.205ns (3.711 - 3.506)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0
    SLICE_X18Y61.AX      net (fanout=2)        0.667   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<0>
    SLICE_X18Y61.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.185ns logic, 0.667ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match_stgd (SLICE_X24Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.638 - 0.583)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1
    SLICE_X24Y70.A6      net (fanout=1)        0.266   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r1
    SLICE_X24Y70.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match_stgd_and000012
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.195ns logic, 0.266ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd4 (SLICE_X42Y99.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.578 - 0.500)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y99.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3
    SLICE_X42Y99.A6      net (fanout=4)        0.273   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3
    SLICE_X42Y99.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd4-In1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.217ns logic, 0.273ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6 (SLICE_X23Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.664 - 0.617)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd7 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y83.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd7
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd7
    SLICE_X23Y83.A6      net (fanout=2)        0.258   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd7
    SLICE_X23Y83.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6-In1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.217ns logic, 0.258ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_2 (SLICE_X16Y82.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.683 - 0.632)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq_2
    SLICE_X16Y82.C6      net (fanout=10)       0.290   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dq<2>
    SLICE_X16Y82.CLK     Tah         (-Th)     0.217   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_mux0000<3>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq_2
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.197ns logic, 0.290ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_5 (SLICE_X23Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.666 - 0.618)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y100.AQ     Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_4
    SLICE_X23Y100.A6     net (fanout=4)        0.271   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt<4>
    SLICE_X23Y100.CLK    Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Madd_cal1_low_freq_idel_dec_add0000_Madd_xor<5>11
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_low_freq_idel_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.217ns logic, 0.271ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match (SLICE_X25Y70.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.638 - 0.589)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y68.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r
    SLICE_X25Y70.B6      net (fanout=4)        0.280   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r
    SLICE_X25Y70.CLK     Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match_and00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_data_match
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.218ns logic, 0.280ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_26 (SLICE_X42Y100.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd8 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (1.405 - 1.211)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd8 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd9
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd8
    SLICE_X42Y100.BX     net (fanout=2)        0.463   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd8
    SLICE_X42Y100.CLK    Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1<26>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_26
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.183ns logic, 0.463ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y103.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|     39.098ns|            0|         1672|            0|7478658523552|
| TS_cpu_clk                    |     20.000ns|     78.196ns|          N/A|         1393|            0|7478658507417|            0|
| TS_clk200                     |      5.000ns|      1.666ns|          N/A|            0|            0|           24|            0|
| TS_clk0                       |      5.000ns|      5.132ns|          N/A|            6|            0|         4062|            0|
| TS_clk90                      |      5.000ns|     13.604ns|          N/A|          273|            0|          926|            0|
| TS_clkdiv0                    |     10.000ns|      9.602ns|          N/A|            0|            0|        11123|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

8 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DDR2_DQS_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.705|         |    1.729|
DDR2_DQS_P<0>  |         |    1.705|         |    1.729|
USER_CLK       |         |         |    2.877|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.679|         |    1.703|
DDR2_DQS_P<2>  |         |    1.679|         |    1.703|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.888|         |    1.912|
DDR2_DQS_P<3>  |         |    1.888|         |    1.912|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.000|         |    2.024|
DDR2_DQS_P<4>  |         |    2.000|         |    2.024|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.676|         |    1.700|
DDR2_DQS_P<5>  |         |    1.676|         |    1.700|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    2.024|         |    2.048|
DDR2_DQS_P<6>  |         |    2.024|         |    2.048|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.697|         |    1.721|
DDR2_DQS_P<7>  |         |    1.697|         |    1.721|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.705|         |    1.729|
DDR2_DQS_P<0>  |         |    1.705|         |    1.729|
USER_CLK       |         |         |    2.877|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.679|         |    1.703|
DDR2_DQS_P<2>  |         |    1.679|         |    1.703|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.888|         |    1.912|
DDR2_DQS_P<3>  |         |    1.888|         |    1.912|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.000|         |    2.024|
DDR2_DQS_P<4>  |         |    2.000|         |    2.024|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.676|         |    1.700|
DDR2_DQS_P<5>  |         |    1.676|         |    1.700|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    2.024|         |    2.048|
DDR2_DQS_P<6>  |         |    2.024|         |    2.048|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.697|         |    1.721|
DDR2_DQS_P<7>  |         |    1.697|         |    1.721|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   39.403|    2.063|    3.220|    3.616|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1677  Score: 14712031  (Setup/Max: 14711972, Hold: 59)

Constraints cover 7478658523688 paths, 16 nets, and 31251 connections

Design statistics:
   Minimum period:  78.196ns{1}   (Maximum frequency:  12.788MHz)
   Maximum path delay from/to any node:   2.877ns
   Maximum net delay:   0.993ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 23 19:54:31 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 727 MB



