5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate5.2.vcd -o generate5.2.cdd -v generate5.2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" generate5.2.v 1 31 1
2 1 9 c0010 1 3d 5002 0 0 1 26 2 $u0
1 init 0 80000 1 0 31 0 32 17 0 0 0 0 0 0 0 0
1 a 5 830004 1 0 0 0 1 25 102
4 1 1 0 0
3 1 main.$u2 "main.$u2" generate5.2.v 0 29 1
3 1 main.$u0 "main.$u0" generate5.2.v 0 13 1
2 2 10 100013 1 0 21004 0 0 1 16 0
2 3 10 c000c 0 1 1410 0 0 1 9 a
2 4 10 c0013 1 37 16 2 3
2 5 11 d000e 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 6 11 c000e 2 2c 900a 5 0 32 26 aa aa aa aa aa aa aa aa
2 7 12 100013 1 0 21008 0 0 1 20 1
2 8 12 c000c 0 1 1410 0 0 1 9 a
2 9 12 c0013 1 37 1a 7 8
4 9 0 0 0
4 6 0 9 0
4 4 11 6 6
