    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; DC
DC__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
DC__0__MASK EQU 0x20
DC__0__PC EQU CYREG_PRT2_PC5
DC__0__PORT EQU 2
DC__0__SHIFT EQU 5
DC__AG EQU CYREG_PRT2_AG
DC__AMUX EQU CYREG_PRT2_AMUX
DC__BIE EQU CYREG_PRT2_BIE
DC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DC__BYP EQU CYREG_PRT2_BYP
DC__CTL EQU CYREG_PRT2_CTL
DC__DM0 EQU CYREG_PRT2_DM0
DC__DM1 EQU CYREG_PRT2_DM1
DC__DM2 EQU CYREG_PRT2_DM2
DC__DR EQU CYREG_PRT2_DR
DC__INP_DIS EQU CYREG_PRT2_INP_DIS
DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DC__LCD_EN EQU CYREG_PRT2_LCD_EN
DC__MASK EQU 0x20
DC__PORT EQU 2
DC__PRT EQU CYREG_PRT2_PRT
DC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DC__PS EQU CYREG_PRT2_PS
DC__SHIFT EQU 5
DC__SLW EQU CYREG_PRT2_SLW

; CLK
CLK__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
CLK__0__MASK EQU 0x80
CLK__0__PC EQU CYREG_PRT0_PC7
CLK__0__PORT EQU 0
CLK__0__SHIFT EQU 7
CLK__AG EQU CYREG_PRT0_AG
CLK__AMUX EQU CYREG_PRT0_AMUX
CLK__BIE EQU CYREG_PRT0_BIE
CLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CLK__BYP EQU CYREG_PRT0_BYP
CLK__CTL EQU CYREG_PRT0_CTL
CLK__DM0 EQU CYREG_PRT0_DM0
CLK__DM1 EQU CYREG_PRT0_DM1
CLK__DM2 EQU CYREG_PRT0_DM2
CLK__DR EQU CYREG_PRT0_DR
CLK__INP_DIS EQU CYREG_PRT0_INP_DIS
CLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CLK__LCD_EN EQU CYREG_PRT0_LCD_EN
CLK__MASK EQU 0x80
CLK__PORT EQU 0
CLK__PRT EQU CYREG_PRT0_PRT
CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CLK__PS EQU CYREG_PRT0_PS
CLK__SHIFT EQU 7
CLK__SLW EQU CYREG_PRT0_SLW

; DIN
DIN__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
DIN__0__MASK EQU 0x20
DIN__0__PC EQU CYREG_PRT0_PC5
DIN__0__PORT EQU 0
DIN__0__SHIFT EQU 5
DIN__AG EQU CYREG_PRT0_AG
DIN__AMUX EQU CYREG_PRT0_AMUX
DIN__BIE EQU CYREG_PRT0_BIE
DIN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DIN__BYP EQU CYREG_PRT0_BYP
DIN__CTL EQU CYREG_PRT0_CTL
DIN__DM0 EQU CYREG_PRT0_DM0
DIN__DM1 EQU CYREG_PRT0_DM1
DIN__DM2 EQU CYREG_PRT0_DM2
DIN__DR EQU CYREG_PRT0_DR
DIN__INP_DIS EQU CYREG_PRT0_INP_DIS
DIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DIN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DIN__LCD_EN EQU CYREG_PRT0_LCD_EN
DIN__MASK EQU 0x20
DIN__PORT EQU 0
DIN__PRT EQU CYREG_PRT0_PRT
DIN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DIN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DIN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DIN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DIN__PS EQU CYREG_PRT0_PS
DIN__SHIFT EQU 5
DIN__SLW EQU CYREG_PRT0_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_PRT2_PC2
LED__0__PORT EQU 2
LED__0__SHIFT EQU 2
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x04
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 2
LED__SLW EQU CYREG_PRT2_SLW

; CSLD
CSLD__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
CSLD__0__MASK EQU 0x40
CSLD__0__PC EQU CYREG_PRT0_PC6
CSLD__0__PORT EQU 0
CSLD__0__SHIFT EQU 6
CSLD__AG EQU CYREG_PRT0_AG
CSLD__AMUX EQU CYREG_PRT0_AMUX
CSLD__BIE EQU CYREG_PRT0_BIE
CSLD__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CSLD__BYP EQU CYREG_PRT0_BYP
CSLD__CTL EQU CYREG_PRT0_CTL
CSLD__DM0 EQU CYREG_PRT0_DM0
CSLD__DM1 EQU CYREG_PRT0_DM1
CSLD__DM2 EQU CYREG_PRT0_DM2
CSLD__DR EQU CYREG_PRT0_DR
CSLD__INP_DIS EQU CYREG_PRT0_INP_DIS
CSLD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CSLD__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CSLD__LCD_EN EQU CYREG_PRT0_LCD_EN
CSLD__MASK EQU 0x40
CSLD__PORT EQU 0
CSLD__PRT EQU CYREG_PRT0_PRT
CSLD__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CSLD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CSLD__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CSLD__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CSLD__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CSLD__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CSLD__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CSLD__PS EQU CYREG_PRT0_PS
CSLD__SHIFT EQU 6
CSLD__SLW EQU CYREG_PRT0_SLW

; RESET
RESET__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
RESET__0__MASK EQU 0x40
RESET__0__PC EQU CYREG_PRT2_PC6
RESET__0__PORT EQU 2
RESET__0__SHIFT EQU 6
RESET__AG EQU CYREG_PRT2_AG
RESET__AMUX EQU CYREG_PRT2_AMUX
RESET__BIE EQU CYREG_PRT2_BIE
RESET__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RESET__BYP EQU CYREG_PRT2_BYP
RESET__CTL EQU CYREG_PRT2_CTL
RESET__DM0 EQU CYREG_PRT2_DM0
RESET__DM1 EQU CYREG_PRT2_DM1
RESET__DM2 EQU CYREG_PRT2_DM2
RESET__DR EQU CYREG_PRT2_DR
RESET__INP_DIS EQU CYREG_PRT2_INP_DIS
RESET__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RESET__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RESET__LCD_EN EQU CYREG_PRT2_LCD_EN
RESET__MASK EQU 0x40
RESET__PORT EQU 2
RESET__PRT EQU CYREG_PRT2_PRT
RESET__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RESET__PS EQU CYREG_PRT2_PS
RESET__SHIFT EQU 6
RESET__SLW EQU CYREG_PRT2_SLW

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL_1__0__MASK EQU 0x10
SCL_1__0__PC EQU CYREG_PRT12_PC4
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 4
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x10
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 4
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA_1__0__MASK EQU 0x20
SDA_1__0__PC EQU CYREG_PRT12_PC5
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 5
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x20
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 5
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; MISO_1
MISO_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MISO_1__0__MASK EQU 0x40
MISO_1__0__PC EQU CYREG_PRT1_PC6
MISO_1__0__PORT EQU 1
MISO_1__0__SHIFT EQU 6
MISO_1__AG EQU CYREG_PRT1_AG
MISO_1__AMUX EQU CYREG_PRT1_AMUX
MISO_1__BIE EQU CYREG_PRT1_BIE
MISO_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO_1__BYP EQU CYREG_PRT1_BYP
MISO_1__CTL EQU CYREG_PRT1_CTL
MISO_1__DM0 EQU CYREG_PRT1_DM0
MISO_1__DM1 EQU CYREG_PRT1_DM1
MISO_1__DM2 EQU CYREG_PRT1_DM2
MISO_1__DR EQU CYREG_PRT1_DR
MISO_1__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MISO_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO_1__MASK EQU 0x40
MISO_1__PORT EQU 1
MISO_1__PRT EQU CYREG_PRT1_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO_1__PS EQU CYREG_PRT1_PS
MISO_1__SHIFT EQU 6
MISO_1__SLW EQU CYREG_PRT1_SLW

; SS_TFT
SS_TFT__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
SS_TFT__0__MASK EQU 0x80
SS_TFT__0__PC EQU CYREG_PRT2_PC7
SS_TFT__0__PORT EQU 2
SS_TFT__0__SHIFT EQU 7
SS_TFT__AG EQU CYREG_PRT2_AG
SS_TFT__AMUX EQU CYREG_PRT2_AMUX
SS_TFT__BIE EQU CYREG_PRT2_BIE
SS_TFT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SS_TFT__BYP EQU CYREG_PRT2_BYP
SS_TFT__CTL EQU CYREG_PRT2_CTL
SS_TFT__DM0 EQU CYREG_PRT2_DM0
SS_TFT__DM1 EQU CYREG_PRT2_DM1
SS_TFT__DM2 EQU CYREG_PRT2_DM2
SS_TFT__DR EQU CYREG_PRT2_DR
SS_TFT__INP_DIS EQU CYREG_PRT2_INP_DIS
SS_TFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SS_TFT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SS_TFT__LCD_EN EQU CYREG_PRT2_LCD_EN
SS_TFT__MASK EQU 0x80
SS_TFT__PORT EQU 2
SS_TFT__PRT EQU CYREG_PRT2_PRT
SS_TFT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SS_TFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SS_TFT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SS_TFT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SS_TFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SS_TFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SS_TFT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SS_TFT__PS EQU CYREG_PRT2_PS
SS_TFT__SHIFT EQU 7
SS_TFT__SLW EQU CYREG_PRT2_SLW

; emFile_Clock_1
emFile_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
emFile_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
emFile_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
emFile_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_Clock_1__INDEX EQU 0x01
emFile_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_Clock_1__PM_ACT_MSK EQU 0x02
emFile_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_Clock_1__PM_STBY_MSK EQU 0x02

; emFile_miso0
emFile_miso0__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
emFile_miso0__0__MASK EQU 0x08
emFile_miso0__0__PC EQU CYREG_IO_PC_PRT15_PC3
emFile_miso0__0__PORT EQU 15
emFile_miso0__0__SHIFT EQU 3
emFile_miso0__AG EQU CYREG_PRT15_AG
emFile_miso0__AMUX EQU CYREG_PRT15_AMUX
emFile_miso0__BIE EQU CYREG_PRT15_BIE
emFile_miso0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
emFile_miso0__BYP EQU CYREG_PRT15_BYP
emFile_miso0__CTL EQU CYREG_PRT15_CTL
emFile_miso0__DM0 EQU CYREG_PRT15_DM0
emFile_miso0__DM1 EQU CYREG_PRT15_DM1
emFile_miso0__DM2 EQU CYREG_PRT15_DM2
emFile_miso0__DR EQU CYREG_PRT15_DR
emFile_miso0__INP_DIS EQU CYREG_PRT15_INP_DIS
emFile_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
emFile_miso0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
emFile_miso0__LCD_EN EQU CYREG_PRT15_LCD_EN
emFile_miso0__MASK EQU 0x08
emFile_miso0__PORT EQU 15
emFile_miso0__PRT EQU CYREG_PRT15_PRT
emFile_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
emFile_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
emFile_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
emFile_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
emFile_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
emFile_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
emFile_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
emFile_miso0__PS EQU CYREG_PRT15_PS
emFile_miso0__SHIFT EQU 3
emFile_miso0__SLW EQU CYREG_PRT15_SLW

; emFile_mosi0
emFile_mosi0__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
emFile_mosi0__0__MASK EQU 0x04
emFile_mosi0__0__PC EQU CYREG_IO_PC_PRT15_PC2
emFile_mosi0__0__PORT EQU 15
emFile_mosi0__0__SHIFT EQU 2
emFile_mosi0__AG EQU CYREG_PRT15_AG
emFile_mosi0__AMUX EQU CYREG_PRT15_AMUX
emFile_mosi0__BIE EQU CYREG_PRT15_BIE
emFile_mosi0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
emFile_mosi0__BYP EQU CYREG_PRT15_BYP
emFile_mosi0__CTL EQU CYREG_PRT15_CTL
emFile_mosi0__DM0 EQU CYREG_PRT15_DM0
emFile_mosi0__DM1 EQU CYREG_PRT15_DM1
emFile_mosi0__DM2 EQU CYREG_PRT15_DM2
emFile_mosi0__DR EQU CYREG_PRT15_DR
emFile_mosi0__INP_DIS EQU CYREG_PRT15_INP_DIS
emFile_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
emFile_mosi0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
emFile_mosi0__LCD_EN EQU CYREG_PRT15_LCD_EN
emFile_mosi0__MASK EQU 0x04
emFile_mosi0__PORT EQU 15
emFile_mosi0__PRT EQU CYREG_PRT15_PRT
emFile_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
emFile_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
emFile_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
emFile_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
emFile_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
emFile_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
emFile_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
emFile_mosi0__PS EQU CYREG_PRT15_PS
emFile_mosi0__SHIFT EQU 2
emFile_mosi0__SLW EQU CYREG_PRT15_SLW

; emFile_sclk0
emFile_sclk0__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
emFile_sclk0__0__MASK EQU 0x02
emFile_sclk0__0__PC EQU CYREG_IO_PC_PRT15_PC1
emFile_sclk0__0__PORT EQU 15
emFile_sclk0__0__SHIFT EQU 1
emFile_sclk0__AG EQU CYREG_PRT15_AG
emFile_sclk0__AMUX EQU CYREG_PRT15_AMUX
emFile_sclk0__BIE EQU CYREG_PRT15_BIE
emFile_sclk0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
emFile_sclk0__BYP EQU CYREG_PRT15_BYP
emFile_sclk0__CTL EQU CYREG_PRT15_CTL
emFile_sclk0__DM0 EQU CYREG_PRT15_DM0
emFile_sclk0__DM1 EQU CYREG_PRT15_DM1
emFile_sclk0__DM2 EQU CYREG_PRT15_DM2
emFile_sclk0__DR EQU CYREG_PRT15_DR
emFile_sclk0__INP_DIS EQU CYREG_PRT15_INP_DIS
emFile_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
emFile_sclk0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
emFile_sclk0__LCD_EN EQU CYREG_PRT15_LCD_EN
emFile_sclk0__MASK EQU 0x02
emFile_sclk0__PORT EQU 15
emFile_sclk0__PRT EQU CYREG_PRT15_PRT
emFile_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
emFile_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
emFile_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
emFile_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
emFile_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
emFile_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
emFile_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
emFile_sclk0__PS EQU CYREG_PRT15_PS
emFile_sclk0__SHIFT EQU 1
emFile_sclk0__SLW EQU CYREG_PRT15_SLW

; emFile_SPI0_BSPIM
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
emFile_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
emFile_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
emFile_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
emFile_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB08_A0
emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB08_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB08_D0
emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB08_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB08_F0
emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB08_F1
emFile_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
emFile_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
emFile_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST

; emFile_SPI0_CS
emFile_SPI0_CS__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
emFile_SPI0_CS__0__MASK EQU 0x01
emFile_SPI0_CS__0__PC EQU CYREG_IO_PC_PRT15_PC0
emFile_SPI0_CS__0__PORT EQU 15
emFile_SPI0_CS__0__SHIFT EQU 0
emFile_SPI0_CS__AG EQU CYREG_PRT15_AG
emFile_SPI0_CS__AMUX EQU CYREG_PRT15_AMUX
emFile_SPI0_CS__BIE EQU CYREG_PRT15_BIE
emFile_SPI0_CS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
emFile_SPI0_CS__BYP EQU CYREG_PRT15_BYP
emFile_SPI0_CS__CTL EQU CYREG_PRT15_CTL
emFile_SPI0_CS__DM0 EQU CYREG_PRT15_DM0
emFile_SPI0_CS__DM1 EQU CYREG_PRT15_DM1
emFile_SPI0_CS__DM2 EQU CYREG_PRT15_DM2
emFile_SPI0_CS__DR EQU CYREG_PRT15_DR
emFile_SPI0_CS__INP_DIS EQU CYREG_PRT15_INP_DIS
emFile_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
emFile_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
emFile_SPI0_CS__LCD_EN EQU CYREG_PRT15_LCD_EN
emFile_SPI0_CS__MASK EQU 0x01
emFile_SPI0_CS__PORT EQU 15
emFile_SPI0_CS__PRT EQU CYREG_PRT15_PRT
emFile_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
emFile_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
emFile_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
emFile_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
emFile_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
emFile_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
emFile_SPI0_CS__PS EQU CYREG_PRT15_PS
emFile_SPI0_CS__SHIFT EQU 0
emFile_SPI0_CS__SLW EQU CYREG_PRT15_SLW

; MISO_TFT
MISO_TFT__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
MISO_TFT__0__MASK EQU 0x02
MISO_TFT__0__PC EQU CYREG_PRT2_PC1
MISO_TFT__0__PORT EQU 2
MISO_TFT__0__SHIFT EQU 1
MISO_TFT__AG EQU CYREG_PRT2_AG
MISO_TFT__AMUX EQU CYREG_PRT2_AMUX
MISO_TFT__BIE EQU CYREG_PRT2_BIE
MISO_TFT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MISO_TFT__BYP EQU CYREG_PRT2_BYP
MISO_TFT__CTL EQU CYREG_PRT2_CTL
MISO_TFT__DM0 EQU CYREG_PRT2_DM0
MISO_TFT__DM1 EQU CYREG_PRT2_DM1
MISO_TFT__DM2 EQU CYREG_PRT2_DM2
MISO_TFT__DR EQU CYREG_PRT2_DR
MISO_TFT__INP_DIS EQU CYREG_PRT2_INP_DIS
MISO_TFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MISO_TFT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MISO_TFT__LCD_EN EQU CYREG_PRT2_LCD_EN
MISO_TFT__MASK EQU 0x02
MISO_TFT__PORT EQU 2
MISO_TFT__PRT EQU CYREG_PRT2_PRT
MISO_TFT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MISO_TFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MISO_TFT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MISO_TFT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MISO_TFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MISO_TFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MISO_TFT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MISO_TFT__PS EQU CYREG_PRT2_PS
MISO_TFT__SHIFT EQU 1
MISO_TFT__SLW EQU CYREG_PRT2_SLW

; MOSI_TFT
MOSI_TFT__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
MOSI_TFT__0__MASK EQU 0x10
MOSI_TFT__0__PC EQU CYREG_PRT2_PC4
MOSI_TFT__0__PORT EQU 2
MOSI_TFT__0__SHIFT EQU 4
MOSI_TFT__AG EQU CYREG_PRT2_AG
MOSI_TFT__AMUX EQU CYREG_PRT2_AMUX
MOSI_TFT__BIE EQU CYREG_PRT2_BIE
MOSI_TFT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOSI_TFT__BYP EQU CYREG_PRT2_BYP
MOSI_TFT__CTL EQU CYREG_PRT2_CTL
MOSI_TFT__DM0 EQU CYREG_PRT2_DM0
MOSI_TFT__DM1 EQU CYREG_PRT2_DM1
MOSI_TFT__DM2 EQU CYREG_PRT2_DM2
MOSI_TFT__DR EQU CYREG_PRT2_DR
MOSI_TFT__INP_DIS EQU CYREG_PRT2_INP_DIS
MOSI_TFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOSI_TFT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOSI_TFT__LCD_EN EQU CYREG_PRT2_LCD_EN
MOSI_TFT__MASK EQU 0x10
MOSI_TFT__PORT EQU 2
MOSI_TFT__PRT EQU CYREG_PRT2_PRT
MOSI_TFT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOSI_TFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOSI_TFT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOSI_TFT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOSI_TFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOSI_TFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOSI_TFT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOSI_TFT__PS EQU CYREG_PRT2_PS
MOSI_TFT__SHIFT EQU 4
MOSI_TFT__SLW EQU CYREG_PRT2_SLW

; SCLK_TFT
SCLK_TFT__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
SCLK_TFT__0__MASK EQU 0x08
SCLK_TFT__0__PC EQU CYREG_PRT2_PC3
SCLK_TFT__0__PORT EQU 2
SCLK_TFT__0__SHIFT EQU 3
SCLK_TFT__AG EQU CYREG_PRT2_AG
SCLK_TFT__AMUX EQU CYREG_PRT2_AMUX
SCLK_TFT__BIE EQU CYREG_PRT2_BIE
SCLK_TFT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCLK_TFT__BYP EQU CYREG_PRT2_BYP
SCLK_TFT__CTL EQU CYREG_PRT2_CTL
SCLK_TFT__DM0 EQU CYREG_PRT2_DM0
SCLK_TFT__DM1 EQU CYREG_PRT2_DM1
SCLK_TFT__DM2 EQU CYREG_PRT2_DM2
SCLK_TFT__DR EQU CYREG_PRT2_DR
SCLK_TFT__INP_DIS EQU CYREG_PRT2_INP_DIS
SCLK_TFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCLK_TFT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCLK_TFT__LCD_EN EQU CYREG_PRT2_LCD_EN
SCLK_TFT__MASK EQU 0x08
SCLK_TFT__PORT EQU 2
SCLK_TFT__PRT EQU CYREG_PRT2_PRT
SCLK_TFT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCLK_TFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCLK_TFT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCLK_TFT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCLK_TFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCLK_TFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCLK_TFT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCLK_TFT__PS EQU CYREG_PRT2_PS
SCLK_TFT__SHIFT EQU 3
SCLK_TFT__SLW EQU CYREG_PRT2_SLW

; SPIM_TFT_BSPIM
SPIM_TFT_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_TFT_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_TFT_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_TFT_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_TFT_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_TFT_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_TFT_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_TFT_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_TFT_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_TFT_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_TFT_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
SPIM_TFT_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_TFT_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
SPIM_TFT_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_TFT_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_TFT_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_TFT_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
SPIM_TFT_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_TFT_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
SPIM_TFT_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
SPIM_TFT_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_TFT_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_TFT_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_TFT_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_TFT_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_TFT_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
SPIM_TFT_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIM_TFT_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPIM_TFT_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_TFT_BSPIM_RxStsReg__4__POS EQU 4
SPIM_TFT_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_TFT_BSPIM_RxStsReg__5__POS EQU 5
SPIM_TFT_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_TFT_BSPIM_RxStsReg__6__POS EQU 6
SPIM_TFT_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_TFT_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
SPIM_TFT_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIM_TFT_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
SPIM_TFT_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
SPIM_TFT_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB12_A0
SPIM_TFT_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB12_A1
SPIM_TFT_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
SPIM_TFT_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB12_D0
SPIM_TFT_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB12_D1
SPIM_TFT_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPIM_TFT_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
SPIM_TFT_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB12_F0
SPIM_TFT_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB12_F1
SPIM_TFT_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_TFT_BSPIM_TxStsReg__0__POS EQU 0
SPIM_TFT_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_TFT_BSPIM_TxStsReg__1__POS EQU 1
SPIM_TFT_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPIM_TFT_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SPIM_TFT_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_TFT_BSPIM_TxStsReg__2__POS EQU 2
SPIM_TFT_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_TFT_BSPIM_TxStsReg__3__POS EQU 3
SPIM_TFT_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_TFT_BSPIM_TxStsReg__4__POS EQU 4
SPIM_TFT_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_TFT_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
SPIM_TFT_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPIM_TFT_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST

; SPIM_TFT_IntClock
SPIM_TFT_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SPIM_TFT_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SPIM_TFT_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SPIM_TFT_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_TFT_IntClock__INDEX EQU 0x03
SPIM_TFT_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_TFT_IntClock__PM_ACT_MSK EQU 0x08
SPIM_TFT_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_TFT_IntClock__PM_STBY_MSK EQU 0x08

; SPIM_Audio_BSPIM
SPIM_Audio_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_Audio_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_Audio_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_Audio_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_Audio_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_Audio_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_Audio_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_Audio_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_Audio_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_Audio_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_Audio_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
SPIM_Audio_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_Audio_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
SPIM_Audio_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_Audio_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_Audio_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_Audio_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
SPIM_Audio_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_Audio_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_Audio_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_Audio_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_Audio_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_Audio_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_Audio_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_Audio_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_Audio_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_Audio_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_Audio_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIM_Audio_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_Audio_BSPIM_RxStsReg__4__POS EQU 4
SPIM_Audio_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_Audio_BSPIM_RxStsReg__5__POS EQU 5
SPIM_Audio_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_Audio_BSPIM_RxStsReg__6__POS EQU 6
SPIM_Audio_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_Audio_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIM_Audio_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_Audio_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
SPIM_Audio_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
SPIM_Audio_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB06_A0
SPIM_Audio_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB06_A1
SPIM_Audio_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
SPIM_Audio_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB06_D0
SPIM_Audio_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB06_D1
SPIM_Audio_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_Audio_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
SPIM_Audio_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB06_F0
SPIM_Audio_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB06_F1
SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
SPIM_Audio_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
SPIM_Audio_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB07_A0
SPIM_Audio_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB07_A1
SPIM_Audio_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
SPIM_Audio_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB07_D0
SPIM_Audio_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB07_D1
SPIM_Audio_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_Audio_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
SPIM_Audio_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB07_F0
SPIM_Audio_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB07_F1
SPIM_Audio_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_Audio_BSPIM_TxStsReg__0__POS EQU 0
SPIM_Audio_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_Audio_BSPIM_TxStsReg__1__POS EQU 1
SPIM_Audio_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_Audio_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
SPIM_Audio_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_Audio_BSPIM_TxStsReg__2__POS EQU 2
SPIM_Audio_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_Audio_BSPIM_TxStsReg__3__POS EQU 3
SPIM_Audio_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_Audio_BSPIM_TxStsReg__4__POS EQU 4
SPIM_Audio_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_Audio_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB05_MSK
SPIM_Audio_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_Audio_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB05_ST

; SPIM_Audio_IntClock
SPIM_Audio_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
SPIM_Audio_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
SPIM_Audio_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
SPIM_Audio_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_Audio_IntClock__INDEX EQU 0x04
SPIM_Audio_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_Audio_IntClock__PM_ACT_MSK EQU 0x10
SPIM_Audio_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_Audio_IntClock__PM_STBY_MSK EQU 0x10

; FlexSensor_1
FlexSensor_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
FlexSensor_1__0__MASK EQU 0x10
FlexSensor_1__0__PC EQU CYREG_PRT0_PC4
FlexSensor_1__0__PORT EQU 0
FlexSensor_1__0__SHIFT EQU 4
FlexSensor_1__AG EQU CYREG_PRT0_AG
FlexSensor_1__AMUX EQU CYREG_PRT0_AMUX
FlexSensor_1__BIE EQU CYREG_PRT0_BIE
FlexSensor_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FlexSensor_1__BYP EQU CYREG_PRT0_BYP
FlexSensor_1__CTL EQU CYREG_PRT0_CTL
FlexSensor_1__DM0 EQU CYREG_PRT0_DM0
FlexSensor_1__DM1 EQU CYREG_PRT0_DM1
FlexSensor_1__DM2 EQU CYREG_PRT0_DM2
FlexSensor_1__DR EQU CYREG_PRT0_DR
FlexSensor_1__INP_DIS EQU CYREG_PRT0_INP_DIS
FlexSensor_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FlexSensor_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FlexSensor_1__LCD_EN EQU CYREG_PRT0_LCD_EN
FlexSensor_1__MASK EQU 0x10
FlexSensor_1__PORT EQU 0
FlexSensor_1__PRT EQU CYREG_PRT0_PRT
FlexSensor_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FlexSensor_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FlexSensor_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FlexSensor_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FlexSensor_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FlexSensor_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FlexSensor_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FlexSensor_1__PS EQU CYREG_PRT0_PS
FlexSensor_1__SHIFT EQU 4
FlexSensor_1__SLW EQU CYREG_PRT0_SLW

; FlexSensor_2
FlexSensor_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
FlexSensor_2__0__MASK EQU 0x08
FlexSensor_2__0__PC EQU CYREG_PRT0_PC3
FlexSensor_2__0__PORT EQU 0
FlexSensor_2__0__SHIFT EQU 3
FlexSensor_2__AG EQU CYREG_PRT0_AG
FlexSensor_2__AMUX EQU CYREG_PRT0_AMUX
FlexSensor_2__BIE EQU CYREG_PRT0_BIE
FlexSensor_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FlexSensor_2__BYP EQU CYREG_PRT0_BYP
FlexSensor_2__CTL EQU CYREG_PRT0_CTL
FlexSensor_2__DM0 EQU CYREG_PRT0_DM0
FlexSensor_2__DM1 EQU CYREG_PRT0_DM1
FlexSensor_2__DM2 EQU CYREG_PRT0_DM2
FlexSensor_2__DR EQU CYREG_PRT0_DR
FlexSensor_2__INP_DIS EQU CYREG_PRT0_INP_DIS
FlexSensor_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FlexSensor_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FlexSensor_2__LCD_EN EQU CYREG_PRT0_LCD_EN
FlexSensor_2__MASK EQU 0x08
FlexSensor_2__PORT EQU 0
FlexSensor_2__PRT EQU CYREG_PRT0_PRT
FlexSensor_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FlexSensor_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FlexSensor_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FlexSensor_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FlexSensor_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FlexSensor_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FlexSensor_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FlexSensor_2__PS EQU CYREG_PRT0_PS
FlexSensor_2__SHIFT EQU 3
FlexSensor_2__SLW EQU CYREG_PRT0_SLW

; I2C_MASTER_L_I2C_FF
I2C_MASTER_L_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_MASTER_L_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_MASTER_L_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_MASTER_L_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_MASTER_L_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_MASTER_L_I2C_FF__D EQU CYREG_I2C_D
I2C_MASTER_L_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_MASTER_L_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_MASTER_L_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_MASTER_L_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_MASTER_L_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_MASTER_L_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_MASTER_L_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_MASTER_L_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_MASTER_L_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_MASTER_L_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_MASTER_L_I2C_IRQ
I2C_MASTER_L_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_MASTER_L_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_MASTER_L_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_MASTER_L_I2C_IRQ__INTC_NUMBER EQU 15
I2C_MASTER_L_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_MASTER_L_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_MASTER_L_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_MASTER_L_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; get_adcs_isr
get_adcs_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
get_adcs_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
get_adcs_isr__INTC_MASK EQU 0x02
get_adcs_isr__INTC_NUMBER EQU 1
get_adcs_isr__INTC_PRIOR_NUM EQU 7
get_adcs_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
get_adcs_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
get_adcs_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Get_ADCs_Timer_TimerUDB
Get_ADCs_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Get_ADCs_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Get_ADCs_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Get_ADCs_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Get_ADCs_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Get_ADCs_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Get_ADCs_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Get_ADCs_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Get_ADCs_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Get_ADCs_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
Get_ADCs_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Get_ADCs_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB04_A0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB04_A1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB04_D0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB04_D1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB04_F0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB04_F1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB05_A0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB05_A1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB05_D0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB05_D1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB05_F0
Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB05_F1

; audiotimer_isr
audiotimer_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
audiotimer_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
audiotimer_isr__INTC_MASK EQU 0x20000
audiotimer_isr__INTC_NUMBER EQU 17
audiotimer_isr__INTC_PRIOR_NUM EQU 0
audiotimer_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
audiotimer_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
audiotimer_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_FlexSensor_L_ADC_SAR
ADC_FlexSensor_L_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_FlexSensor_L_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_FlexSensor_L_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_FlexSensor_L_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_FlexSensor_L_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_FlexSensor_L_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_FlexSensor_L_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_FlexSensor_L_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_FlexSensor_L_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_FlexSensor_L_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_FlexSensor_L_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_FlexSensor_L_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_FlexSensor_L_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_FlexSensor_L_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_FlexSensor_L_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_FlexSensor_L_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_FlexSensor_L_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_FlexSensor_L_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_FlexSensor_L_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_FlexSensor_L_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_FlexSensor_L_Bypass
ADC_FlexSensor_L_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_FlexSensor_L_Bypass__0__MASK EQU 0x04
ADC_FlexSensor_L_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_FlexSensor_L_Bypass__0__PORT EQU 0
ADC_FlexSensor_L_Bypass__0__SHIFT EQU 2
ADC_FlexSensor_L_Bypass__AG EQU CYREG_PRT0_AG
ADC_FlexSensor_L_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_FlexSensor_L_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_FlexSensor_L_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_FlexSensor_L_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_FlexSensor_L_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_FlexSensor_L_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_FlexSensor_L_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_FlexSensor_L_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_FlexSensor_L_Bypass__DR EQU CYREG_PRT0_DR
ADC_FlexSensor_L_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_FlexSensor_L_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_FlexSensor_L_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_FlexSensor_L_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_FlexSensor_L_Bypass__MASK EQU 0x04
ADC_FlexSensor_L_Bypass__PORT EQU 0
ADC_FlexSensor_L_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_FlexSensor_L_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_FlexSensor_L_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_FlexSensor_L_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_FlexSensor_L_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_FlexSensor_L_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_FlexSensor_L_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_FlexSensor_L_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_FlexSensor_L_Bypass__PS EQU CYREG_PRT0_PS
ADC_FlexSensor_L_Bypass__SHIFT EQU 2
ADC_FlexSensor_L_Bypass__SLW EQU CYREG_PRT0_SLW

; ADC_FlexSensor_L_IRQ
ADC_FlexSensor_L_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_FlexSensor_L_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_FlexSensor_L_IRQ__INTC_MASK EQU 0x01
ADC_FlexSensor_L_IRQ__INTC_NUMBER EQU 0
ADC_FlexSensor_L_IRQ__INTC_PRIOR_NUM EQU 7
ADC_FlexSensor_L_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_FlexSensor_L_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_FlexSensor_L_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_FlexSensor_L_theACLK
ADC_FlexSensor_L_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ADC_FlexSensor_L_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ADC_FlexSensor_L_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ADC_FlexSensor_L_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_FlexSensor_L_theACLK__INDEX EQU 0x02
ADC_FlexSensor_L_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_FlexSensor_L_theACLK__PM_ACT_MSK EQU 0x04
ADC_FlexSensor_L_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_FlexSensor_L_theACLK__PM_STBY_MSK EQU 0x04

; ADC_FlexSensor_R_DEC
ADC_FlexSensor_R_DEC__COHER EQU CYREG_DEC_COHER
ADC_FlexSensor_R_DEC__CR EQU CYREG_DEC_CR
ADC_FlexSensor_R_DEC__DR1 EQU CYREG_DEC_DR1
ADC_FlexSensor_R_DEC__DR2 EQU CYREG_DEC_DR2
ADC_FlexSensor_R_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_FlexSensor_R_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_FlexSensor_R_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_FlexSensor_R_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_FlexSensor_R_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_FlexSensor_R_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_FlexSensor_R_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_FlexSensor_R_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_FlexSensor_R_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_FlexSensor_R_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_FlexSensor_R_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_FlexSensor_R_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_FlexSensor_R_DEC__PM_ACT_MSK EQU 0x01
ADC_FlexSensor_R_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_FlexSensor_R_DEC__PM_STBY_MSK EQU 0x01
ADC_FlexSensor_R_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_FlexSensor_R_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_FlexSensor_R_DEC__SR EQU CYREG_DEC_SR
ADC_FlexSensor_R_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_FlexSensor_R_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_FlexSensor_R_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_FlexSensor_R_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_FlexSensor_R_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_FlexSensor_R_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_FlexSensor_R_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_FlexSensor_R_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_FlexSensor_R_DSM
ADC_FlexSensor_R_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_FlexSensor_R_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_FlexSensor_R_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_FlexSensor_R_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_FlexSensor_R_DSM__CLK EQU CYREG_DSM0_CLK
ADC_FlexSensor_R_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_FlexSensor_R_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_FlexSensor_R_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_FlexSensor_R_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_FlexSensor_R_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_FlexSensor_R_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_FlexSensor_R_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_FlexSensor_R_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_FlexSensor_R_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_FlexSensor_R_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_FlexSensor_R_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_FlexSensor_R_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_FlexSensor_R_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_FlexSensor_R_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_FlexSensor_R_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_FlexSensor_R_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_FlexSensor_R_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_FlexSensor_R_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_FlexSensor_R_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_FlexSensor_R_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_FlexSensor_R_DSM__MISC EQU CYREG_DSM0_MISC
ADC_FlexSensor_R_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_FlexSensor_R_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_FlexSensor_R_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_FlexSensor_R_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_FlexSensor_R_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_FlexSensor_R_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_FlexSensor_R_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_FlexSensor_R_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_FlexSensor_R_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_FlexSensor_R_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_FlexSensor_R_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_FlexSensor_R_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_FlexSensor_R_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_FlexSensor_R_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_FlexSensor_R_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_FlexSensor_R_Ext_CP_Clk
ADC_FlexSensor_R_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_FlexSensor_R_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_FlexSensor_R_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_FlexSensor_R_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_FlexSensor_R_Ext_CP_Clk__INDEX EQU 0x00
ADC_FlexSensor_R_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_FlexSensor_R_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_FlexSensor_R_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_FlexSensor_R_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; ADC_FlexSensor_R_IRQ
ADC_FlexSensor_R_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_FlexSensor_R_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_FlexSensor_R_IRQ__INTC_MASK EQU 0x20000000
ADC_FlexSensor_R_IRQ__INTC_NUMBER EQU 29
ADC_FlexSensor_R_IRQ__INTC_PRIOR_NUM EQU 7
ADC_FlexSensor_R_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_FlexSensor_R_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_FlexSensor_R_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_FlexSensor_R_theACLK
ADC_FlexSensor_R_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_FlexSensor_R_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_FlexSensor_R_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_FlexSensor_R_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_FlexSensor_R_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_FlexSensor_R_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_FlexSensor_R_theACLK__INDEX EQU 0x00
ADC_FlexSensor_R_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_FlexSensor_R_theACLK__PM_ACT_MSK EQU 0x01
ADC_FlexSensor_R_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_FlexSensor_R_theACLK__PM_STBY_MSK EQU 0x01

; AudioTimer_TimerHW
AudioTimer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
AudioTimer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
AudioTimer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
AudioTimer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
AudioTimer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
AudioTimer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
AudioTimer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
AudioTimer_TimerHW__PER0 EQU CYREG_TMR0_PER0
AudioTimer_TimerHW__PER1 EQU CYREG_TMR0_PER1
AudioTimer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
AudioTimer_TimerHW__PM_ACT_MSK EQU 0x01
AudioTimer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
AudioTimer_TimerHW__PM_STBY_MSK EQU 0x01
AudioTimer_TimerHW__RT0 EQU CYREG_TMR0_RT0
AudioTimer_TimerHW__RT1 EQU CYREG_TMR0_RT1
AudioTimer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; timestamp_timer_isr
timestamp_timer_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
timestamp_timer_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
timestamp_timer_isr__INTC_MASK EQU 0x04
timestamp_timer_isr__INTC_NUMBER EQU 2
timestamp_timer_isr__INTC_PRIOR_NUM EQU 1
timestamp_timer_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
timestamp_timer_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
timestamp_timer_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; TimeStamp_Timer_TimerUDB
TimeStamp_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
TimeStamp_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
TimeStamp_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
TimeStamp_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
TimeStamp_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
TimeStamp_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
TimeStamp_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
TimeStamp_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
TimeStamp_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
TimeStamp_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
TimeStamp_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
TimeStamp_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB07_F1

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
