OpenROAD v2.0-6566-g970f89da6 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
[INFO CTS-0049] Characterization buffer is: BUFx4_ASAP7_75t_R.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1456.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 35 sinks.
[WARNING CTS-0041] Net "net88" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net87" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net86" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net85" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net84" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net83" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net82" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net81" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net80" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net79" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net78" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net77" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net76" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net75" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net74" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net73" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net72" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net71" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net70" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net69" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net68" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net67" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net66" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net65" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net64" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net63" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net62" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net61" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net60" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net59" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net58" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net57" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net56" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net55" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net54" has 1 sinks. Skipping...
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 35.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0021]  Distance between buffers: 30 units (60 um).
[INFO CTS-0023]  Original sink region: [(1915, 2430), (13903, 12960)].
[INFO CTS-0024]  Normalized sink region: [(1.915, 2.43), (13.903, 12.96)].
[INFO CTS-0025]     Width:  11.9880.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 5.9940 X 10.5300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 12 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 5.9940 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 12 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 35.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:1, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 35
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 20.62 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -237.70

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -47.80

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -47.80

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_592_/CLK v
  47.34
_603_/CLK v
  50.17      0.00      -2.82


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: _586_ (falling edge-triggered flip-flop clocked by core_clock')
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         78.00   78.00 v input external delay
                  0.00    0.00   78.00 v reset (in)
     1    0.74                           reset (net)
                  0.05    0.01   78.01 v input34/A (BUFx2_ASAP7_75t_R)
                  9.87   13.48   91.50 v input34/Y (BUFx2_ASAP7_75t_R)
     3    2.58                           net34 (net)
                  9.87    0.09   91.59 v _345_/C (AOI211x1_ASAP7_75t_R)
                 10.30    8.18   99.77 ^ _345_/Y (AOI211x1_ASAP7_75t_R)
     1    0.68                           _002_ (net)
                 10.30    0.01   99.78 ^ _586_/D (DFFLQNx2_ASAP7_75t_R)
                                 99.78   data arrival time

                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    2.23                           clk (net)
                  0.95    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
                 11.04   17.43   17.74 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
     4    3.75                           clknet_0_clk (net)
                 11.04    0.12   17.86 ^ clkbuf_2_2__f_clk/A (BUFx4_ASAP7_75t_R)
                 18.80   24.76   42.62 ^ clkbuf_2_2__f_clk/Y (BUFx4_ASAP7_75t_R)
    10    8.74                           clknet_2_2__leaf_clk (net)
                 18.81    0.28   42.90 ^ _24_33/A (INVx1_ASAP7_75t_R)
                  7.42    6.66   49.56 v _24_33/Y (INVx1_ASAP7_75t_R)
     1    0.56                           net86 (net)
                  7.42    0.00   49.56 v _586_/CLK (DFFLQNx2_ASAP7_75t_R)
                          0.00   49.56   clock reconvergence pessimism
                         10.03   59.59   library hold time
                                 59.59   data required time
-----------------------------------------------------------------------------
                                 59.59   data required time
                                -99.78   data arrival time
-----------------------------------------------------------------------------
                                 40.19   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _610_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    2.23                           clk (net)
                  0.95    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
                 11.04   17.43   17.74 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
     4    3.75                           clknet_0_clk (net)
                 11.05    0.16   17.89 ^ clkbuf_2_1__f_clk/A (BUFx4_ASAP7_75t_R)
                 19.55   25.14   43.04 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
    10    9.20                           clknet_2_1__leaf_clk (net)
                 19.55    0.03   43.07 ^ _372__9/A (INVx1_ASAP7_75t_R)
                  7.57    6.76   49.83 v _372__9/Y (INVx1_ASAP7_75t_R)
     1    0.56                           net62 (net)
                  7.57    0.00   49.83 v _610_/CLK (DFFLQNx3_ASAP7_75t_R)
                 14.86   44.75   94.58 ^ _610_/QN (DFFLQNx3_ASAP7_75t_R)
     1    0.71                           _050_ (net)
                 14.86    0.00   94.58 ^ _363_/A (INVx1_ASAP7_75t_R)
                 15.89   11.84  106.42 v _363_/Y (INVx1_ASAP7_75t_R)
     3    2.52                           dpath.a_lt_b$in0[7] (net)
                 15.89    0.04  106.46 v _578_/B (HAxp5_ASAP7_75t_R)
                 74.89   62.66  169.13 v _578_/SN (HAxp5_ASAP7_75t_R)
     4    3.67                           _063_ (net)
                 74.89    0.06  169.19 v _331_/A2 (OA21x2_ASAP7_75t_R)
                 10.59   32.29  201.48 v _331_/Y (OA21x2_ASAP7_75t_R)
     2    1.66                           _117_ (net)
                 10.59    0.02  201.50 v _333_/B (OA211x2_ASAP7_75t_R)
                 20.27   33.08  234.58 v _333_/Y (OA211x2_ASAP7_75t_R)
     4    4.77                           _119_ (net)
                 20.28    0.28  234.86 v _378_/A (OR2x2_ASAP7_75t_R)
                 11.45   24.83  259.69 v _378_/Y (OR2x2_ASAP7_75t_R)
     2    2.21                           _142_ (net)
                 11.46    0.07  259.76 v _380_/A1 (OAI21x1_ASAP7_75t_R)
                 22.74   15.04  274.81 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
     2    2.85                           _291_ (net)
                 22.75    0.22  275.03 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
                 16.15   20.53  295.55 ^ _387_/Y (AO21x1_ASAP7_75t_R)
     1    2.11                           _292_ (net)
                 16.15    0.04  295.60 ^ _567_/A (FAx1_ASAP7_75t_R)
                 30.61   20.06  315.66 v _567_/CON (FAx1_ASAP7_75t_R)
     1    1.70                           _041_ (net)
                 30.61    0.02  315.68 v _304_/A (XOR2x1_ASAP7_75t_R)
                 24.55   26.58  342.26 v _304_/Y (XOR2x1_ASAP7_75t_R)
     2    1.38                           net43 (net)
                 24.55    0.06  342.32 v output43/A (BUFx2_ASAP7_75t_R)
                  4.93   17.48  359.80 v output43/Y (BUFx2_ASAP7_75t_R)
     1    0.31                           resp_msg[15] (net)
                  4.93    0.01  359.80 v resp_msg[15] (out)
                                359.80   data arrival time

                        390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (propagated)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -359.80   data arrival time
-----------------------------------------------------------------------------
                                -47.80   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _610_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    2.23                           clk (net)
                  0.95    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
                 11.04   17.43   17.74 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
     4    3.75                           clknet_0_clk (net)
                 11.05    0.16   17.89 ^ clkbuf_2_1__f_clk/A (BUFx4_ASAP7_75t_R)
                 19.55   25.14   43.04 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
    10    9.20                           clknet_2_1__leaf_clk (net)
                 19.55    0.03   43.07 ^ _372__9/A (INVx1_ASAP7_75t_R)
                  7.57    6.76   49.83 v _372__9/Y (INVx1_ASAP7_75t_R)
     1    0.56                           net62 (net)
                  7.57    0.00   49.83 v _610_/CLK (DFFLQNx3_ASAP7_75t_R)
                 14.86   44.75   94.58 ^ _610_/QN (DFFLQNx3_ASAP7_75t_R)
     1    0.71                           _050_ (net)
                 14.86    0.00   94.58 ^ _363_/A (INVx1_ASAP7_75t_R)
                 15.89   11.84  106.42 v _363_/Y (INVx1_ASAP7_75t_R)
     3    2.52                           dpath.a_lt_b$in0[7] (net)
                 15.89    0.04  106.46 v _578_/B (HAxp5_ASAP7_75t_R)
                 74.89   62.66  169.13 v _578_/SN (HAxp5_ASAP7_75t_R)
     4    3.67                           _063_ (net)
                 74.89    0.06  169.19 v _331_/A2 (OA21x2_ASAP7_75t_R)
                 10.59   32.29  201.48 v _331_/Y (OA21x2_ASAP7_75t_R)
     2    1.66                           _117_ (net)
                 10.59    0.02  201.50 v _333_/B (OA211x2_ASAP7_75t_R)
                 20.27   33.08  234.58 v _333_/Y (OA211x2_ASAP7_75t_R)
     4    4.77                           _119_ (net)
                 20.28    0.28  234.86 v _378_/A (OR2x2_ASAP7_75t_R)
                 11.45   24.83  259.69 v _378_/Y (OR2x2_ASAP7_75t_R)
     2    2.21                           _142_ (net)
                 11.46    0.07  259.76 v _380_/A1 (OAI21x1_ASAP7_75t_R)
                 22.74   15.04  274.81 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
     2    2.85                           _291_ (net)
                 22.75    0.22  275.03 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
                 16.15   20.53  295.55 ^ _387_/Y (AO21x1_ASAP7_75t_R)
     1    2.11                           _292_ (net)
                 16.15    0.04  295.60 ^ _567_/A (FAx1_ASAP7_75t_R)
                 30.61   20.06  315.66 v _567_/CON (FAx1_ASAP7_75t_R)
     1    1.70                           _041_ (net)
                 30.61    0.02  315.68 v _304_/A (XOR2x1_ASAP7_75t_R)
                 24.55   26.58  342.26 v _304_/Y (XOR2x1_ASAP7_75t_R)
     2    1.38                           net43 (net)
                 24.55    0.06  342.32 v output43/A (BUFx2_ASAP7_75t_R)
                  4.93   17.48  359.80 v output43/Y (BUFx2_ASAP7_75t_R)
     1    0.31                           resp_msg[15] (net)
                  4.93    0.01  359.80 v resp_msg[15] (out)
                                359.80   data arrival time

                        390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (propagated)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -359.80   data arrival time
-----------------------------------------------------------------------------
                                -47.80   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
143.2272186279297

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4476

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
18.152156829833984

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7879

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
359.8043

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-47.8043

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-13.286195

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 46 u^2 23% utilization.

[INFO RSZ-0058] Using max wire length 162um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -237.70

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -47.80

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -47.80

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_592_/CLK v
  47.34
_603_/CLK v
  50.17      0.00      -2.82


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: _586_ (falling edge-triggered flip-flop clocked by core_clock')
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         78.00   78.00 v input external delay
                  0.00    0.00   78.00 v reset (in)
     1    0.74                           reset (net)
                  0.05    0.01   78.01 v input34/A (BUFx2_ASAP7_75t_R)
                  9.87   13.48   91.50 v input34/Y (BUFx2_ASAP7_75t_R)
     3    2.58                           net34 (net)
                  9.87    0.09   91.59 v _345_/C (AOI211x1_ASAP7_75t_R)
                 10.30    8.18   99.77 ^ _345_/Y (AOI211x1_ASAP7_75t_R)
     1    0.68                           _002_ (net)
                 10.30    0.01   99.78 ^ _586_/D (DFFLQNx2_ASAP7_75t_R)
                                 99.78   data arrival time

                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    2.23                           clk (net)
                  0.95    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
                 11.04   17.43   17.74 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
     4    3.75                           clknet_0_clk (net)
                 11.04    0.12   17.86 ^ clkbuf_2_2__f_clk/A (BUFx4_ASAP7_75t_R)
                 18.80   24.76   42.62 ^ clkbuf_2_2__f_clk/Y (BUFx4_ASAP7_75t_R)
    10    8.74                           clknet_2_2__leaf_clk (net)
                 18.81    0.28   42.90 ^ _24_33/A (INVx1_ASAP7_75t_R)
                  7.42    6.66   49.56 v _24_33/Y (INVx1_ASAP7_75t_R)
     1    0.56                           net86 (net)
                  7.42    0.00   49.56 v _586_/CLK (DFFLQNx2_ASAP7_75t_R)
                          0.00   49.56   clock reconvergence pessimism
                         10.03   59.59   library hold time
                                 59.59   data required time
-----------------------------------------------------------------------------
                                 59.59   data required time
                                -99.78   data arrival time
-----------------------------------------------------------------------------
                                 40.19   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _610_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    2.23                           clk (net)
                  0.95    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
                 11.04   17.43   17.74 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
     4    3.75                           clknet_0_clk (net)
                 11.05    0.16   17.89 ^ clkbuf_2_1__f_clk/A (BUFx4_ASAP7_75t_R)
                 19.55   25.14   43.04 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
    10    9.20                           clknet_2_1__leaf_clk (net)
                 19.55    0.03   43.07 ^ _372__9/A (INVx1_ASAP7_75t_R)
                  7.57    6.76   49.83 v _372__9/Y (INVx1_ASAP7_75t_R)
     1    0.56                           net62 (net)
                  7.57    0.00   49.83 v _610_/CLK (DFFLQNx3_ASAP7_75t_R)
                 14.86   44.75   94.58 ^ _610_/QN (DFFLQNx3_ASAP7_75t_R)
     1    0.71                           _050_ (net)
                 14.86    0.00   94.58 ^ _363_/A (INVx1_ASAP7_75t_R)
                 15.89   11.84  106.42 v _363_/Y (INVx1_ASAP7_75t_R)
     3    2.52                           dpath.a_lt_b$in0[7] (net)
                 15.89    0.04  106.46 v _578_/B (HAxp5_ASAP7_75t_R)
                 74.89   62.66  169.13 v _578_/SN (HAxp5_ASAP7_75t_R)
     4    3.67                           _063_ (net)
                 74.89    0.06  169.19 v _331_/A2 (OA21x2_ASAP7_75t_R)
                 10.59   32.29  201.48 v _331_/Y (OA21x2_ASAP7_75t_R)
     2    1.66                           _117_ (net)
                 10.59    0.02  201.50 v _333_/B (OA211x2_ASAP7_75t_R)
                 20.27   33.08  234.58 v _333_/Y (OA211x2_ASAP7_75t_R)
     4    4.77                           _119_ (net)
                 20.28    0.28  234.86 v _378_/A (OR2x2_ASAP7_75t_R)
                 11.45   24.83  259.69 v _378_/Y (OR2x2_ASAP7_75t_R)
     2    2.21                           _142_ (net)
                 11.46    0.07  259.76 v _380_/A1 (OAI21x1_ASAP7_75t_R)
                 22.74   15.04  274.81 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
     2    2.85                           _291_ (net)
                 22.75    0.22  275.03 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
                 16.15   20.53  295.55 ^ _387_/Y (AO21x1_ASAP7_75t_R)
     1    2.11                           _292_ (net)
                 16.15    0.04  295.60 ^ _567_/A (FAx1_ASAP7_75t_R)
                 30.61   20.06  315.66 v _567_/CON (FAx1_ASAP7_75t_R)
     1    1.70                           _041_ (net)
                 30.61    0.02  315.68 v _304_/A (XOR2x1_ASAP7_75t_R)
                 24.55   26.58  342.26 v _304_/Y (XOR2x1_ASAP7_75t_R)
     2    1.38                           net43 (net)
                 24.55    0.06  342.32 v output43/A (BUFx2_ASAP7_75t_R)
                  4.93   17.48  359.80 v output43/Y (BUFx2_ASAP7_75t_R)
     1    0.31                           resp_msg[15] (net)
                  4.93    0.01  359.80 v resp_msg[15] (out)
                                359.80   data arrival time

                        390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (propagated)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -359.80   data arrival time
-----------------------------------------------------------------------------
                                -47.80   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _610_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    2.23                           clk (net)
                  0.95    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
                 11.04   17.43   17.74 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
     4    3.75                           clknet_0_clk (net)
                 11.05    0.16   17.89 ^ clkbuf_2_1__f_clk/A (BUFx4_ASAP7_75t_R)
                 19.55   25.14   43.04 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
    10    9.20                           clknet_2_1__leaf_clk (net)
                 19.55    0.03   43.07 ^ _372__9/A (INVx1_ASAP7_75t_R)
                  7.57    6.76   49.83 v _372__9/Y (INVx1_ASAP7_75t_R)
     1    0.56                           net62 (net)
                  7.57    0.00   49.83 v _610_/CLK (DFFLQNx3_ASAP7_75t_R)
                 14.86   44.75   94.58 ^ _610_/QN (DFFLQNx3_ASAP7_75t_R)
     1    0.71                           _050_ (net)
                 14.86    0.00   94.58 ^ _363_/A (INVx1_ASAP7_75t_R)
                 15.89   11.84  106.42 v _363_/Y (INVx1_ASAP7_75t_R)
     3    2.52                           dpath.a_lt_b$in0[7] (net)
                 15.89    0.04  106.46 v _578_/B (HAxp5_ASAP7_75t_R)
                 74.89   62.66  169.13 v _578_/SN (HAxp5_ASAP7_75t_R)
     4    3.67                           _063_ (net)
                 74.89    0.06  169.19 v _331_/A2 (OA21x2_ASAP7_75t_R)
                 10.59   32.29  201.48 v _331_/Y (OA21x2_ASAP7_75t_R)
     2    1.66                           _117_ (net)
                 10.59    0.02  201.50 v _333_/B (OA211x2_ASAP7_75t_R)
                 20.27   33.08  234.58 v _333_/Y (OA211x2_ASAP7_75t_R)
     4    4.77                           _119_ (net)
                 20.28    0.28  234.86 v _378_/A (OR2x2_ASAP7_75t_R)
                 11.45   24.83  259.69 v _378_/Y (OR2x2_ASAP7_75t_R)
     2    2.21                           _142_ (net)
                 11.46    0.07  259.76 v _380_/A1 (OAI21x1_ASAP7_75t_R)
                 22.74   15.04  274.81 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
     2    2.85                           _291_ (net)
                 22.75    0.22  275.03 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
                 16.15   20.53  295.55 ^ _387_/Y (AO21x1_ASAP7_75t_R)
     1    2.11                           _292_ (net)
                 16.15    0.04  295.60 ^ _567_/A (FAx1_ASAP7_75t_R)
                 30.61   20.06  315.66 v _567_/CON (FAx1_ASAP7_75t_R)
     1    1.70                           _041_ (net)
                 30.61    0.02  315.68 v _304_/A (XOR2x1_ASAP7_75t_R)
                 24.55   26.58  342.26 v _304_/Y (XOR2x1_ASAP7_75t_R)
     2    1.38                           net43 (net)
                 24.55    0.06  342.32 v output43/A (BUFx2_ASAP7_75t_R)
                  4.93   17.48  359.80 v output43/Y (BUFx2_ASAP7_75t_R)
     1    0.31                           resp_msg[15] (net)
                  4.93    0.01  359.80 v resp_msg[15] (out)
                                359.80   data arrival time

                        390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (propagated)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -359.80   data arrival time
-----------------------------------------------------------------------------
                                -47.80   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
143.2272186279297

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4476

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
18.152156829833984

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7879

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
359.8043

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-47.8043

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-13.286195

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 46 u^2 23% utilization.

Placement Analysis
---------------------------------
total displacement         12.3 u
average displacement        0.0 u
max displacement            1.1 u
original HPWL             820.4 u
legalized HPWL            868.9 u
delta HPWL                    6 %

Repair setup and hold violations...
[INFO RSZ-0040] Inserted 7 buffers.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          3.2 u
average displacement        0.0 u
max displacement            0.9 u
original HPWL             871.3 u
legalized HPWL            873.9 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -499.34

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -72.58

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -72.58

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_606_/CLK v
  47.31
_616_/CLK v
  50.63      0.00      -3.32


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: _586_ (falling edge-triggered flip-flop clocked by core_clock')
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         78.00   78.00 v input external delay
                  0.00    0.00   78.00 v reset (in)
     1    0.74                           reset (net)
                  0.05    0.01   78.01 v input34/A (BUFx2_ASAP7_75t_R)
                 10.03   13.57   91.59 v input34/Y (BUFx2_ASAP7_75t_R)
     3    2.65                           net34 (net)
                 10.03    0.10   91.69 v _345_/C (AOI211x1_ASAP7_75t_R)
                 10.25    8.20   99.89 ^ _345_/Y (AOI211x1_ASAP7_75t_R)
     1    0.67                           _002_ (net)
                 10.25    0.01   99.90 ^ _586_/D (DFFLQNx2_ASAP7_75t_R)
                                 99.90   data arrival time

                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    2.21                           clk (net)
                  0.94    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
                 11.03   17.42   17.72 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
     4    3.74                           clknet_0_clk (net)
                 11.04    0.13   17.85 ^ clkbuf_2_2__f_clk/A (BUFx4_ASAP7_75t_R)
                 19.44   25.08   42.93 ^ clkbuf_2_2__f_clk/Y (BUFx4_ASAP7_75t_R)
    10    9.15                           clknet_2_2__leaf_clk (net)
                 19.46    0.38   43.31 ^ _24_33/A (INVx1_ASAP7_75t_R)
                  7.82    6.95   50.25 v _24_33/Y (INVx1_ASAP7_75t_R)
     1    0.61                           net86 (net)
                  7.82    0.01   50.26 v _586_/CLK (DFFLQNx2_ASAP7_75t_R)
                          0.00   50.26   clock reconvergence pessimism
                         10.15   60.42   library hold time
                                 60.42   data required time
-----------------------------------------------------------------------------
                                 60.42   data required time
                                -99.90   data arrival time
-----------------------------------------------------------------------------
                                 39.48   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _587_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    2.21                           clk (net)
                  0.94    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
                 11.03   17.42   17.72 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
     4    3.74                           clknet_0_clk (net)
                 11.04    0.15   17.87 ^ clkbuf_2_1__f_clk/A (BUFx4_ASAP7_75t_R)
                 19.30   25.04   42.91 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
    10    9.06                           clknet_2_1__leaf_clk (net)
                 19.32    0.32   43.22 ^ _24_32/A (INVx1_ASAP7_75t_R)
                  7.62    6.80   50.02 v _24_32/Y (INVx1_ASAP7_75t_R)
     1    0.57                           net85 (net)
                  7.62    0.01   50.03 v _587_/CLK (DFFLQNx2_ASAP7_75t_R)
                 16.59   43.51   93.54 v _587_/QN (DFFLQNx2_ASAP7_75t_R)
     2    1.68                           _057_ (net)
                 16.59    0.01   93.55 v _314_/A (INVx1_ASAP7_75t_R)
                 19.09   13.87  107.42 ^ _314_/Y (INVx1_ASAP7_75t_R)
     3    2.55                           dpath.a_lt_b$in1[0] (net)
                 19.09    0.06  107.48 ^ _569_/A (HAxp5_ASAP7_75t_R)
                 31.55   19.89  127.37 v _569_/CON (HAxp5_ASAP7_75t_R)
     1    2.14                           _294_ (net)
                 31.55    0.05  127.42 v _568_/A (FAx1_ASAP7_75t_R)
                 62.44   65.09  192.51 v _568_/SN (FAx1_ASAP7_75t_R)
     3    2.52                           _025_ (net)
                 62.44    0.22  192.73 v _330_/A2 (OA211x2_ASAP7_75t_R)
                 11.33   37.00  229.74 v _330_/Y (OA211x2_ASAP7_75t_R)
     2    1.46                           _116_ (net)
                 11.33    0.07  229.81 v _333_/A2 (OA211x2_ASAP7_75t_R)
                 20.25   29.58  259.39 v _333_/Y (OA211x2_ASAP7_75t_R)
     4    4.76                           _119_ (net)
                 20.27    0.28  259.67 v _378_/A (OR2x2_ASAP7_75t_R)
                 11.45   24.83  284.50 v _378_/Y (OR2x2_ASAP7_75t_R)
     2    2.21                           _142_ (net)
                 11.46    0.07  284.57 v _380_/A1 (OAI21x1_ASAP7_75t_R)
                 22.74   15.04  299.61 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
     2    2.85                           _291_ (net)
                 22.75    0.22  299.83 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
                 16.15   20.53  320.36 ^ _387_/Y (AO21x1_ASAP7_75t_R)
     1    2.11                           _292_ (net)
                 16.15    0.04  320.40 ^ _567_/A (FAx1_ASAP7_75t_R)
                 30.61   20.06  340.47 v _567_/CON (FAx1_ASAP7_75t_R)
     1    1.70                           _041_ (net)
                 30.61    0.02  340.49 v _304_/A (XOR2x1_ASAP7_75t_R)
                 24.51   26.56  367.05 v _304_/Y (XOR2x1_ASAP7_75t_R)
     2    1.37                           net43 (net)
                 24.51    0.06  367.11 v output43/A (BUFx2_ASAP7_75t_R)
                  4.92   17.47  384.57 v output43/Y (BUFx2_ASAP7_75t_R)
     1    0.31                           resp_msg[15] (net)
                  4.92    0.01  384.58 v resp_msg[15] (out)
                                384.58   data arrival time

                        390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (propagated)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -384.58   data arrival time
-----------------------------------------------------------------------------
                                -72.58   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _587_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    2.21                           clk (net)
                  0.94    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
                 11.03   17.42   17.72 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
     4    3.74                           clknet_0_clk (net)
                 11.04    0.15   17.87 ^ clkbuf_2_1__f_clk/A (BUFx4_ASAP7_75t_R)
                 19.30   25.04   42.91 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
    10    9.06                           clknet_2_1__leaf_clk (net)
                 19.32    0.32   43.22 ^ _24_32/A (INVx1_ASAP7_75t_R)
                  7.62    6.80   50.02 v _24_32/Y (INVx1_ASAP7_75t_R)
     1    0.57                           net85 (net)
                  7.62    0.01   50.03 v _587_/CLK (DFFLQNx2_ASAP7_75t_R)
                 16.59   43.51   93.54 v _587_/QN (DFFLQNx2_ASAP7_75t_R)
     2    1.68                           _057_ (net)
                 16.59    0.01   93.55 v _314_/A (INVx1_ASAP7_75t_R)
                 19.09   13.87  107.42 ^ _314_/Y (INVx1_ASAP7_75t_R)
     3    2.55                           dpath.a_lt_b$in1[0] (net)
                 19.09    0.06  107.48 ^ _569_/A (HAxp5_ASAP7_75t_R)
                 31.55   19.89  127.37 v _569_/CON (HAxp5_ASAP7_75t_R)
     1    2.14                           _294_ (net)
                 31.55    0.05  127.42 v _568_/A (FAx1_ASAP7_75t_R)
                 62.44   65.09  192.51 v _568_/SN (FAx1_ASAP7_75t_R)
     3    2.52                           _025_ (net)
                 62.44    0.22  192.73 v _330_/A2 (OA211x2_ASAP7_75t_R)
                 11.33   37.00  229.74 v _330_/Y (OA211x2_ASAP7_75t_R)
     2    1.46                           _116_ (net)
                 11.33    0.07  229.81 v _333_/A2 (OA211x2_ASAP7_75t_R)
                 20.25   29.58  259.39 v _333_/Y (OA211x2_ASAP7_75t_R)
     4    4.76                           _119_ (net)
                 20.27    0.28  259.67 v _378_/A (OR2x2_ASAP7_75t_R)
                 11.45   24.83  284.50 v _378_/Y (OR2x2_ASAP7_75t_R)
     2    2.21                           _142_ (net)
                 11.46    0.07  284.57 v _380_/A1 (OAI21x1_ASAP7_75t_R)
                 22.74   15.04  299.61 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
     2    2.85                           _291_ (net)
                 22.75    0.22  299.83 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
                 16.15   20.53  320.36 ^ _387_/Y (AO21x1_ASAP7_75t_R)
     1    2.11                           _292_ (net)
                 16.15    0.04  320.40 ^ _567_/A (FAx1_ASAP7_75t_R)
                 30.61   20.06  340.47 v _567_/CON (FAx1_ASAP7_75t_R)
     1    1.70                           _041_ (net)
                 30.61    0.02  340.49 v _304_/A (XOR2x1_ASAP7_75t_R)
                 24.51   26.56  367.05 v _304_/Y (XOR2x1_ASAP7_75t_R)
     2    1.37                           net43 (net)
                 24.51    0.06  367.11 v output43/A (BUFx2_ASAP7_75t_R)
                  4.92   17.47  384.57 v output43/Y (BUFx2_ASAP7_75t_R)
     1    0.31                           resp_msg[15] (net)
                  4.92    0.01  384.58 v resp_msg[15] (out)
                                384.58   data arrival time

                        390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (propagated)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -384.58   data arrival time
-----------------------------------------------------------------------------
                                -72.58   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
143.05886840820312

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4471

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
18.152156829833984

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7879

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
384.5824

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-72.5824

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-18.873043

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 47 u^2 24% utilization.

Elapsed time: 0:06.21[h:]min:sec. CPU time: user 5.47 sys 0.06 (88%). Peak memory: 196980KB.
