Release 14.5 - par P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WED 23 OCT 16:49:29 2013

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   IO_C1SDA_IBUF
   I_C1D<0>_IBUF
   I_C1D<1>_IBUF


