0.7
2020.2
May  7 2023
15:24:31
C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab3/project_1.sim/sim_1/synth/timing/xsim/circuito_tb_time_synth.v,1698696674,verilog,,,,circuito;control;datapath;glbl;images_mem;images_mem_blk_mem_gen_generic_cstr;images_mem_blk_mem_gen_prim_width;images_mem_blk_mem_gen_prim_width__parameterized0;images_mem_blk_mem_gen_prim_width__parameterized1;images_mem_blk_mem_gen_prim_width__parameterized2;images_mem_blk_mem_gen_prim_wrapper_init;images_mem_blk_mem_gen_prim_wrapper_init__parameterized0;images_mem_blk_mem_gen_prim_wrapper_init__parameterized1;images_mem_blk_mem_gen_prim_wrapper_init__parameterized2;images_mem_blk_mem_gen_top;images_mem_blk_mem_gen_v8_4_6;images_mem_blk_mem_gen_v8_4_6_synth;mem_acesses;middle_memory;middle_memory_blk_mem_gen_generic_cstr;middle_memory_blk_mem_gen_prim_width;middle_memory_blk_mem_gen_prim_wrapper_init;middle_memory_blk_mem_gen_top;middle_memory_blk_mem_gen_v8_4_6;middle_memory_blk_mem_gen_v8_4_6_synth;weights1;weights1_blk_mem_gen_generic_cstr;weights1_blk_mem_gen_mux;weights1_blk_mem_gen_mux__parameterized0;weights1_blk_mem_gen_prim_width;weights1_blk_mem_gen_prim_width__parameterized0;weights1_blk_mem_gen_prim_width__parameterized1;weights1_blk_mem_gen_prim_width__parameterized2;weights1_blk_mem_gen_prim_wrapper_init;weights1_blk_mem_gen_prim_wrapper_init__parameterized0;weights1_blk_mem_gen_prim_wrapper_init__parameterized1;weights1_blk_mem_gen_prim_wrapper_init__parameterized2;weights1_blk_mem_gen_top;weights1_blk_mem_gen_v8_4_6;weights1_blk_mem_gen_v8_4_6_synth;weights2;weights2_blk_mem_gen_generic_cstr;weights2_blk_mem_gen_prim_width;weights2_blk_mem_gen_prim_wrapper_init;weights2_blk_mem_gen_top;weights2_blk_mem_gen_v8_4_6;weights2_blk_mem_gen_v8_4_6_synth,,,,,,,,
C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab3/project_1.srcs/sim_1/imports/new/circuito_tb.vhd,1698696648,vhdl,,,,circuito_tb,,,,,,,,
