
*** Running vivado
    with args -log Key.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Key.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Key.tcl -notrace
Command: synth_design -top Key -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1988
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1008.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Key' [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/Key.v:23]
	Parameter Sm bound to: 5'b00100 
	Parameter Su bound to: 5'b10000 
	Parameter Sd bound to: 5'b00010 
	Parameter Sl bound to: 5'b01000 
	Parameter Sr bound to: 5'b00001 
INFO: [Synth 8-155] case statement is not full and has no default [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/Key.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/Key.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/Key.v:98]
INFO: [Synth 8-6157] synthesizing module 'number' [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/number.v:23]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/number.v:61]
INFO: [Synth 8-6155] done synthesizing module 'number' (1#1) [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/number.v:23]
WARNING: [Synth 8-7071] port 'led1' of module 'number' is unconnected for instance 'u1' [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/Key.v:158]
WARNING: [Synth 8-7023] instance 'u1' of module 'number' has 7 connections declared, but only 6 given [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/Key.v:158]
INFO: [Synth 8-6157] synthesizing module 'led' [G:/Project/FPGA/0501StopWatch/0501StopWatch.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led' (2#1) [G:/Project/FPGA/0501StopWatch/0501StopWatch.srcs/sources_1/new/led.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'statue' does not match port width (1) of module 'led' [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/Key.v:168]
INFO: [Synth 8-6155] done synthesizing module 'Key' (3#1) [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/Key.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1008.352 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.352 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.352 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1008.352 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg_data[15]'. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_data[14]'. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_data[13]'. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_data[12]'. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_data[11]'. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_data[10]'. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_data[9]'. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_data[8]'. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Schange'. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Schange'. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Project/FPGA/0501StopWatch/0501StopWatch.src/constrs_1/new/number8.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Key_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Key_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1010.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1010.277 ; gain = 1.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1010.277 ; gain = 1.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1010.277 ; gain = 1.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1010.277 ; gain = 1.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 10    
	   2 Input    5 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   5 Input    6 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 11    
	   7 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 6     
	   7 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   5 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.277 ; gain = 1.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1010.277 ; gain = 1.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1010.277 ; gain = 1.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1021.836 ; gain = 13.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1036.527 ; gain = 28.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1036.527 ; gain = 28.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1036.527 ; gain = 28.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1036.527 ; gain = 28.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1036.527 ; gain = 28.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1036.527 ; gain = 28.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    45|
|3     |LUT1   |     9|
|4     |LUT2   |   195|
|5     |LUT3   |    11|
|6     |LUT4   |    66|
|7     |LUT5   |    43|
|8     |LUT6   |   133|
|9     |FDCE   |   187|
|10    |FDPE   |    12|
|11    |FDRE   |     5|
|12    |IBUF   |     7|
|13    |OBUF   |    38|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1036.527 ; gain = 28.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1036.527 ; gain = 26.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1036.527 ; gain = 28.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1048.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1048.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 14 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1048.586 ; gain = 40.234
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'G:/Project/FPGA/0501StopWatch/0501StopWatch.runs/synth_1/Key.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Key_utilization_synth.rpt -pb Key_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 16 10:24:26 2021...
