INFO: Unable to open input/predictions file, using default input.
8 4 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_emtfptnn_top glbl -prj emtfptnn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s emtfptnn -debug wave 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/emtfptnn.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_emtfptnn_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config11_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_config11_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/emtfptnn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emtfptnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom
INFO: [VRFC 10-311] analyzing module tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom
INFO: [VRFC 10-311] analyzing module tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.tanh_ap_fixed_ap_fixed_24_8_5_3_...
Compiling module xil_defaultlib.tanh_ap_fixed_ap_fixed_24_8_5_3_...
Compiling module xil_defaultlib.tanh_ap_fixed_ap_fixed_24_8_5_3_...
Compiling module xil_defaultlib.tanh_ap_fixed_ap_fixed_24_8_5_3_...
Compiling module xil_defaultlib.tanh_ap_fixed_ap_fixed_24_8_5_3_...
Compiling module xil_defaultlib.tanh_ap_fixed_ap_fixed_24_8_5_3_...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.normalize_0_0_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.relu_ap_fixed_24_8_5_3_0_ap_uint...
Compiling module xil_defaultlib.emtfptnn
Compiling module xil_defaultlib.apatb_emtfptnn_top
Compiling module work.glbl
Built simulation snapshot emtfptnn

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/xsim.dir/emtfptnn/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 20 21:57:32 2023...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/emtfptnn/xsim_script.tcl
# xsim {emtfptnn} -autoloadwcfg -tclbatch {emtfptnn.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source emtfptnn.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer12_out_group [add_wave_group layer12_out(wire) -into $coutputgroup]
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/layer12_out_1_V_ap_vld -into $layer12_out_group -color #ffff00 -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/layer12_out_1_V -into $layer12_out_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/layer12_out_0_V_ap_vld -into $layer12_out_group -color #ffff00 -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/layer12_out_0_V -into $layer12_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input1_group [add_wave_group input1(wire) -into $cinputgroup]
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_28_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_27_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_26_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_25_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_24_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_23_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_22_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_21_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_20_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_19_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_18_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_17_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_16_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_15_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_14_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_13_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_12_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_11_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_10_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_9_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_8_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_7_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_6_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_5_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_4_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_3_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_2_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_1_V -into $input1_group -radix hex
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/input1_0_V -into $input1_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/ap_start -into $blocksiggroup
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/ap_done -into $blocksiggroup
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/ap_idle -into $blocksiggroup
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_emtfptnn_top/AESL_inst_emtfptnn/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_emtfptnn_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_emtfptnn_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_emtfptnn_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_8_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_9_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_10_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_11_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_12_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_13_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_14_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_15_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_16_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_17_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_18_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_19_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_20_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_21_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_22_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_23_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_24_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_25_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_26_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_27_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_input1_28_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_layer12_out_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_layer12_out_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_emtfptnn_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_emtfptnn_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_emtfptnn_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_emtfptnn_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_emtfptnn_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer12_out_group [add_wave_group layer12_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_emtfptnn_top/layer12_out_1_V_ap_vld -into $tb_layer12_out_group -color #ffff00 -radix hex
## add_wave /apatb_emtfptnn_top/layer12_out_1_V -into $tb_layer12_out_group -radix hex
## add_wave /apatb_emtfptnn_top/layer12_out_0_V_ap_vld -into $tb_layer12_out_group -color #ffff00 -radix hex
## add_wave /apatb_emtfptnn_top/layer12_out_0_V -into $tb_layer12_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input1_group [add_wave_group input1(wire) -into $tbcinputgroup]
## add_wave /apatb_emtfptnn_top/input1_28_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_27_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_26_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_25_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_24_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_23_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_22_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_21_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_20_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_19_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_18_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_17_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_16_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_15_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_14_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_13_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_12_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_11_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_10_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_9_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_8_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_7_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_6_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_5_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_4_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_3_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_2_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_1_V -into $tb_input1_group -radix hex
## add_wave /apatb_emtfptnn_top/input1_0_V -into $tb_input1_group -radix hex
## save_wave_config emtfptnn.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "119000"
// RTL Simulation : 1 / 1 [100.00%] @ "235000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 265650 ps : File "/home/sergo/howto-4jf/example-models/my-hls-emtf-ucv4/emtfptnn_prj/solution1/sim/verilog/emtfptnn.autotb.v" Line 2144
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb 20 21:57:42 2023...
INFO: Unable to open input/predictions file, using default input.
8 4 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
