+incdir+${ADAMSBRIDGE_ROOT}/src/mldsa_top/rtl
+incdir+${ADAMSBRIDGE_ROOT}/src/mldsa_sampler_top/rtl
+incdir+${ADAMSBRIDGE_ROOT}/src/abr_sha3/rtl
+incdir+${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl
+incdir+${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl
+incdir+${ADAMSBRIDGE_ROOT}/src/abr_prim_generic/rtl
+incdir+${ADAMSBRIDGE_ROOT}/src/abr_sha3/tb
${ADAMSBRIDGE_ROOT}/src/mldsa_top/rtl/mldsa_config_defines.svh
${ADAMSBRIDGE_ROOT}/src/mldsa_top/rtl/mldsa_params_pkg.sv
${ADAMSBRIDGE_ROOT}/src/mldsa_top/rtl/mldsa_reg_pkg.sv
${ADAMSBRIDGE_ROOT}/src/mldsa_sampler_top/rtl/mldsa_sampler_pkg.sv
${ADAMSBRIDGE_ROOT}/src/abr_sha3/rtl/abr_sha3_pkg.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_sva.svh
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_macros.svh
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_1r1w_ram.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_1r1w_be_ram.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_1r1w_512x4_ram.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_ram_regout.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_icg.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_2ff_sync.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_piso_4.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_piso.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_sample_buffer.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_msg_buffer.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_ahb_defines_pkg.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_ahb_slv_sif.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_masked_AND.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_delay_masked_shares.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_masked_add_sub_mod_Boolean.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_masked_MUX.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_masked_N_bit_Boolean_sub.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_masked_full_adder.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_masked_A2B_conv.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_masked_N_bit_Boolean_adder.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_masked_N_bit_Arith_adder.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_masked_B2A_conv.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_masked_N_bit_mult.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_masked_N_bit_mult_two_share.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_adder.sv
${ADAMSBRIDGE_ROOT}/src/abr_libs/rtl/abr_add_sub_mod.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_util_pkg.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_alert_pkg.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_subreg_pkg.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_mubi_pkg.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_cipher_pkg.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_pkg.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_sparse_fsm_pkg.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim_generic/rtl/abr_prim_generic_flop_en.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim_generic/rtl/abr_prim_generic_flop.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim_generic/rtl/abr_prim_generic_buf.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_flop_en.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_cdc_rand_delay.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_flop_2sync.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_lfsr.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_mubi4_sync.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_diff_decode.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_sec_anchor_buf.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_slicer.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_count.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_sparse_fsm_flop.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_dom_and_2share.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_sec_anchor_flop.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_reg_we_check.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_packer_fifo.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_max_tree.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_subreg_arb.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_subreg.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_intr_hw.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_onehot_check.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_mubi8_sync.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_fifo_sync_cnt.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_buf.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_alert_receiver.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_flop.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_alert_sender.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_fifo_sync.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_arbiter_ppc.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_sum_tree.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_subreg_ext.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_edge_detector.sv
${ADAMSBRIDGE_ROOT}/src/abr_sha3/rtl/abr_keccak_round.sv
${ADAMSBRIDGE_ROOT}/src/abr_sha3/rtl/abr_keccak_2share.sv
${ADAMSBRIDGE_ROOT}/src/abr_sha3/rtl/abr_sha3pad.sv
${ADAMSBRIDGE_ROOT}/src/abr_sha3/rtl/abr_sha3.sv
${ADAMSBRIDGE_ROOT}/src/abr_sha3/tb/abr_sha3_tb_pkg.sv
${ADAMSBRIDGE_ROOT}/src/abr_sha3/tb/abr_sha3_tb.sv
${ADAMSBRIDGE_ROOT}/src/abr_prim/rtl/abr_prim_sparse_fsm_pkg.sv