/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  reg [2:0] _04_;
  reg [4:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = celloutsig_0_0z ? celloutsig_0_0z : in_data[44];
  assign celloutsig_1_19z = !(celloutsig_1_4z[3] ? celloutsig_1_7z[5] : celloutsig_1_6z[9]);
  assign celloutsig_1_1z = !(in_data[146] ? celloutsig_1_0z[6] : in_data[157]);
  assign celloutsig_1_18z = ~((celloutsig_1_4z[4] | celloutsig_1_8z) & celloutsig_1_11z[1]);
  assign celloutsig_1_8z = celloutsig_1_7z[1] | ~(celloutsig_1_2z[10]);
  assign celloutsig_0_19z = { celloutsig_0_9z[4:1], celloutsig_0_18z } + { _03_[4], _01_, _03_[2:1], _02_ };
  assign celloutsig_1_2z = { in_data[140:138], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } + in_data[110:97];
  assign celloutsig_1_7z = celloutsig_1_4z + in_data[175:169];
  reg [5:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _14_ <= 6'h00;
    else _14_ <= in_data[42:37];
  assign { _03_[4], _01_, _03_[2:1], _02_, _00_ } = _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 5'h00;
    else _05_ <= in_data[38:34];
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_1_0z[1:0], celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_0z[5:3] & { celloutsig_1_4z[5:4], celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[134:128] & in_data[104:98];
  assign celloutsig_0_18z = _05_[0] == celloutsig_0_6z;
  assign celloutsig_1_6z = celloutsig_1_2z[7] ? { celloutsig_1_3z, celloutsig_1_0z, _04_ } : { celloutsig_1_4z[5:2], celloutsig_1_4z };
  assign celloutsig_1_3z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[127] };
  assign celloutsig_0_0z = ~^ in_data[37:31];
  assign celloutsig_0_6z = ^ in_data[59:47];
  assign celloutsig_0_9z = { _03_[4], _01_, _03_[2:1], _02_, _00_ } >> { in_data[38:34], celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[8:3], celloutsig_1_1z } <<< in_data[121:115];
  assign { _03_[3], _03_[0] } = { _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
