#	Register Address	Default Value	R/W Property	Register Name	Register Description	
						
	# addr = 0x0			ana_trx_misc0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	accap_disable_left_lane	Disable Clock Pulse For The Left Switch	
	6	0	r/w	accap_disable_right_lane	Disable Clock Pulse For The Right Switch	
	[5:3]	3'h4	r/w	accap_rftime_sel_lane[2:0]	Set The Rise Fall Time Of The Clock Pulse For Switchcap	
					Bigger Code Means Slower Rise Fall Time	
	2	0	r/w	clkfw_lane	Clock Generated Using Firmware For Ac Switch Cap	
	[1:0]	2'h0	r/w	accap_clk_sel_lane[1:0]	Select Clock Source For Ac Switch Cap	
					00: Select Demux1 Output Clock For Switchcap Clock Source	
					01: Select Refclk Clock For Switchcap Clock Source	
					10: Select Firmware Clock For Switchcap Clock Source	
					11: Select Demux1 Output Clock For Switchcap Clock Source	
						
	# addr = 0x4			ana_align90_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	align90_ref_filt_bw_lane	Control The Filter Bandwidth Of Gate Voltage	
					0: Low Bandwidth	
					1: High Bandwidth	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8			ana_path_edge_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	path_disable_edge_p1p3_lane	Disables P1P3 Edge Samplers Clock Mux To Save Power.	
					Set To 1 In Half Rate	
						
	# addr = 0xc			ana_ctle_pre		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h15	r/w	ctle_cap1_sel_pre_lane[5:0]	Select CTLE First Stage Pre Branch Degeneration Capacitor	
						
	# addr = 0x10			ana_ctle_post		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h15	r/w	ctle_cap1_sel_post_lane[5:0]	Select CTLE First Stage Post Branch Degeneration Capacitor	
						
	# addr = 0x14			ana_ctle_misc		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	ctle_cl1_ctrl_lane[2:0]	Select 1st Stage CTLE Loading Cap	
						
	# addr = 0x18			ana_rsvd_reg0		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	ana_rsvd0_lane[7:0]	Reserved Registers	
						
	# addr = 0x1c			ana_rsvd_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	ana_rsvd1_lane[7:0]	Reserved Registers	
						
	# addr = 0x20			ana_rsvd_reg2		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	ana_rsvd2_lane[7:0]	Reserved Registers	
						
	# addr = 0x24			ana_rsvd_reg3		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	ana_rsvd3_lane[7:0]	Reserved Registers	
						
	# addr = 0x28			ana_rsvd_reg4		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	ana_rsvd4_lane[7:0]	Reserved Registers	
						
	# addr = 0x2c			ana_rsvd_reg5		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	ana_rsvd5_lane[7:0]	Reserved Registers	
						
	# addr = 0x30			ana_rsvd_reg6		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	ana_rsvd6_lane[7:0]	Reserved Registers	
						
	# addr = 0x34			ana_rsvd_reg7		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	ana_rsvd7_lane[7:0]	Reserved Registers	
					Bit [1:0] Are Connected to HPF_BW[1:0]	
					00: Smallest Bandwidth	
					11: Largest Bandwidth	
						
	# addr = 0x38			ana_cdr_pattern_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	cdr_mode_lane[2:0]	Choose CDR Pattern Protection For PAM4	
					000: Up/Dn Valid When There Is Msb Transitions Just Like Pam2	
					001: Up/Dn Valid Only For 00 <-> 11 Transition	
					010: Up/Dn Valid Only For 00 <-> 11 And 01 <-> 10 Transition	
					011: Same As 010 Setting	
					100: Up/Dn Valid Only For (1X -> 11 -> 00) And (0X -> 00 -> 11) Transition	
					101: Up/Dn Valid Only For (11 -> 11 -> 00) And (00 -> 00 -> 11) Transition	
					110: Up/Dn Valid Only For (1X -> 11/10 -> 00/01) And (0X -> 00/01 -> 11/10) Transition	
					110: Up/Dn Valid Only For (11/10 -> 11/10 -> 00/01) And (00/01 -> 00/01 -> 11/10) Transition	
						
	# addr = 0x3c			ana_vdd_calen_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	calen_vdda_rxdataclk_lane	Calibration Enable Of Vdda_rxdataclk	
	3	0	r/w	calen_vdda_rxeomclk_lane	Calibration Enable Of Vdda_rxeomclk	
	2	0	r/w	calen_vdda_rxsampler_lane	Enable Calibration Of Vdda_rxsampler	
	1	0	r/w	calen_vdda_txclk_lane	Calibration Enable Of Vdda_txclk	
	0	0	r/w	calen_vdda_txdata_lane	Calibration Enable Of Vdda_txdata	
						
	# addr = 0x40			ana_clk_ctrl_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	1	r/w	txintp_clk_det_en_lane	Enable TX PI Clock Monitoring Circuit.	
	2	1	r/w	clk_det_en_lane	Enable RX PI And EOM PI Clock Monitoring Circuit.	
	[1:0]	2'h1	r/w	txintp_dpherck_dly_sel_lane[1:0]	Select DPHER Clock Delay Into TX Phase Interpolator	
						
	# addr = 0x44			ana_ctle_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:4]	3'h0	r/w	ctle_rl1_extra_lane[2:0]	Select CTLE First Stage Main Branch Extra Load Resistor	
	[3:2]	2'h1	r/w	ctle_vicm1_lane[1:0]	Select CTLE First Stage Input Common Mode Generated From NMOS Diode	
					Bigger Code, Higher Common Mode. Each Step is 25mV	
	[1:0]	2'h1	r/w	ctle_vicm2_lane[1:0]	Select CTLE Second Stage Input Common Mode Generated From NMOS Diode	
					Bigger Code, Higher Common Mode. Each Step is 25mV	
						
	# addr = 0x48			ana_ctle_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h15	r/w	ctle_cap1_sel_lane[5:0]	Select CTLE First Stage Main Branch Degeneration Capacitor	
						
	# addr = 0x4c			ana_ctle_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h7	r/w	ctle_cap2_sel_lane[4:0]	Select CTLE Second Stage Degeneration Capacitor	
						
	# addr = 0x50			ana_ctle_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_current1_sel_lane[3:0]	Select CTLE First Stage Main Branch Current	
						
	# addr = 0x54			ana_ctle_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	ctle_res1_sel_post_lane[3:0]	Select CTLE First Stage Post Branch Degeneration Resistor	
						
	# addr = 0x58			ana_ctle_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	ctle_res1_sel_lane[3:0]	Select CTLE First Stage Main Branch Degeneration Resistor	
						
	# addr = 0x5c			ana_ctle_reg6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	ctle_res1_sel_pre_lane[3:0]	Select CTLE First Stage Pre Branch Degeneration Resistor	
						
	# addr = 0x60			ana_ctle_reg7		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_lane[3:0]	Select CTLE First Stage Main Branch Load Resistor	
						
	# addr = 0x64			ana_ctle_reg8		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	[1:0]	0	r/w	ctle_rl1_extra_post_lane[1:0]	Select CTLE First Stage Post Branch Extra Load Resistor	
						
	# addr = 0x68			ana_dfe_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1	r/w	en_dfe_f23to30_lane	Enable DFE F23 To F30 In QuarterRate, F12 To F15 In HalfRate	
	4	0	r/w	dfe_f0_res_double_lane	Double F0 Resolution And Range For PAM2	
	3	1	r/w	en_dfe_f3to4_lane	Enable DFE F3 To F4 In QuarterRate, F2 In HalfRate	
	2	0	r/w	demux2_sync_en_lane	Enables Synchronization Of Dividers In DEMUX2	
					When DEMUX2_SYNC_EN Is 0, Synchronization Only Happens If EOM Is NOT Enabled. Synchronization = !EOM_EN | (EOM_EN & SYNC_EN).	
	[1:0]	2'h0	r/w	dfe_clk_dly_lane[1:0]	Select DFE Clock Delay For More Sampler Hold Time	
					Bigger Code Means More Delay	
						
	# addr = 0x6c			ana_dfe_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	dfe_res_double_lane[1:0]	Increase F5 To F30 Resolution By 0, 50, 75 Or 100%	
					00: No increase	
					01: 50% Increase	
					10: 75% Increase	
					11: 100% Increase	
	[5:4]	2'h0	r/w	dfe_res_f0_lane[1:0]	Select F0 Resolution	
	[3:2]	2'h0	r/w	dfe_res_f2_lane[1:0]	Select F2 Resolution	
	[1:0]	2'h0	r/w	dfe_res_f3to4_lane[1:0]	Select F3 And F4 Resolution	
						
	# addr = 0x70			ana_dfe_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_res_f23252729_lane	Select F23, F25, F27, F29 Resolution	
					0: 0.16mV/3 for 112G	
					1: 0.25mV/3 for 112G	
	5	0	r/w	dfe_res_f24262830_lane	Select F24, F26, F28, F30 Resolution	
					0: 0.16mV/3 for 112G	
					1: 0.25mV/3 for 112G	
	4	0	r/w	dfe_res_f5to8_lane	Select F5 To F8 Resolution	
					0: 0.23mV/3 for 112G	
					1: 0.41mV/3 for 112G	
	3	0	r/w	dfe_res_f9to14_lane	Select F9 To F14 Resolution	
					0: 0.23mV/3 for 112G	
					1: 0.32mV/3 for 112G	
	2	0	r/w	dfe_res_f15171921_lane	Select F15, F17, F19, F21 Resolution	
					0: 0.16mV/3 for 112G	
					1: 0.25mV/3 for 112G	
	1	0	r/w	dfe_res_f16182022_lane	Select F16, F18, F20, F22 Resolution	
					0: 0.16mV/3 for 112G	
					1: 0.25mV/3 for 112G	
	0	0	r/w	ofst_res_lane	Select Sampler Offset Resolution	
					Edge Sampler Resolution Is Always 1mV	
						
	# addr = 0x74			ana_dfe_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:4]	2'h0	r/w	dfe_res_vref_lane[1:0]	Select Sampler Vref Resolution	
					00: 1mV	
					01: 1.67mV	
					01: 2mV	
					11: 2.67mV	
	3	1	r/w	en_dfe_f0_lane	Enable Dfe F0	
	2	1	r/w	en_dfe_f15to22_lane	Enable Dfe F15 To F22 in QR, F8 to F11 In HR	
	1	1	r/w	en_dfe_f5to14_lane	Enable Dfe F5 To F14 in QR, F3 to F7 In HR	
	0	1	r/w	en_dfe_f2_lane	Enable Dfe F2 in QR, F1 in HR	
						
	# addr = 0x78			ctle_ff		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	ctle_vicm1_tia_lane[2:0]	Select TIA Input Common Mode	
						
	# addr = 0x7c			ana_rxctle_reg		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hc	r/w	ctle_rf_ctrl_lane[3:0]	Select CTLE 1st Stage Feedback Resistor For TIA	
						
	# addr = 0x80			ana_dll_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	dll_freq_sel_lane[2:0]	Coarse Control Of The Delay Of DLL	
						
	# addr = 0x84			ana_rxctle_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	en_ctle_post_tap_lane	Enable CTLE 1st Stage Post Branch For FIR	
	0	0	r/w	en_ctle_pre_tap_lane	Enable CTLE 1st Stage Pre Branch For FIR	
						
	# addr = 0x88			ana_dtl_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	dtl_clk_speedup_lane[2:0]	Controls Up-conversion Or Down-conversion Of DTL UP/DN Signals 	
					000: No conversion 	
					001: X2	
					010: X4	
					011: X8	
					100: ÷2	
					Others are not valid	
						
	# addr = 0x8c			ana_dfe_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	1	r/w	en_dfe_floating_lane	Enable DFE Floating Taps In Halfrate (HR)	
	2	1	r/w	en_dfe_vref_lane	Enable Sampler VREF	
	1	1	r/w	en_f0_d_lane	Turn On Or Off F0 Branch In Data Samplers When Use As Error Sampler (DFE_F0_POL_EN_D = 1)	
	0	1	r/w	en_f0_s_lane	Turn On Or Off F0 Branch In Slicer Samplers When Use As Error Sampler (DFE_F0_POL_EN_S = 1)	
						
	# addr = 0x90			ana_eom_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	eom_clk_en_lane	Enable EOM Clock	
	[2:1]	2'h1	r/w	eom_dpherck_dly_sel_lane[1:0]	Select DPHER Clock Delay Into EOM Phase Interpolator	
	0	0	r/w	eom_reset_intp_ext_lane	Reset The EOM Interpolator's Digital Phase Select Circuitry Into A Valid State.	
						
	# addr = 0x94			ana_dtl_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:2]	2'h1	r/w	dpherck_dly_sel_lane[1:0]	Select DPHER Clock Delay Into Phase Interpolator	
	[1:0]	2'h1	r/w	dtl_dly_ctrl_lane[1:0]	Select DTL Clock Delay For Timing	
						
	# addr = 0x98			ana_eom_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	eom_dll_freq_sel_lane[2:0]	Coarse Control Of The Delay Of EOM DLL	
						
	# addr = 0x9c			ana_eom_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	rxintp_bias_short_en_lane	Short RX PI NBIAS_HIGH and NBIAS_LOW	
	0	0	r/w	eom_intp_bias_short_en_lane	Short EOM PI NBIAS_HIGH and NBIAS_LOW	
						
	# addr = 0xa0			ana_txintp_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h9	r/w	txintpi_lane[3:0]	Select TX Phase Interpolator Bias Current	
						
	# addr = 0xa4			ana_eom_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	eom_en_d_lane	Enable EOM Clock For Data Sampler	
	1	0	r/w	eom_en_e_lane	Enable EOM Clock For Edge Sampler	
	0	0	r/w	eom_en_s_lane	Enable EOM Clock For Slicer Sampler	
						
	# addr = 0xa8			ana_impcal_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	idcon_vddadata_lane	Enable VDDA_DATA Bleeding Current	
	3	0	r/w	local_ana_tx2rx_lpbk_en_lane	Enable Internal TX To RX Analog Loopback. 	
					Also Need To Set PU_LB_LANE=1 For Internal Loopback	
	2	0	r/w	rximp_cal_en_lane	Enable RX Impedance Calibration	
	[1:0]	0	r/w	idcon_cur_lane[1:0]	Select VDDA_DATA Bleeding Current	
						
	# addr = 0xac			ana_impcal_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'hf	r/w	impcal_rx_lane[4:0]	RX Impedance Calibration Code	
					14 Always On Parallel 1K Ohm Resistor	
					[4]: Controls 8 Parallel 1K Ohm Resistor	
					[3]: Controls 4 Parallel 1K Ohm Resistor	
					[2]: Controls 2 Parallel 1K Ohm Resistor	
					[1]: Controls 1 Parallel 1K Ohm Resistor	
					[0]: Controls 0.5 Parallel 1K Ohm Resistor	
						
	# addr = 0xb0			ana_intpi_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'he	r/w	rxintpi_lane[3:0]	Select RX Phase Interpolator Bias Current	
						
	# addr = 0xb4			ana_intpi_diff_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	rxintpi_diff_lane[2:0]	Select The Current Difference Between NBIAS_HIGH And NBIAS_LOW	
					000: 0	
					001: 10uA	
					010: 20uA	
					011:30uA	
					100: 40uA	
					101: 50uA	
					110: 60uA	
					111: 70uA	
						
	# addr = 0xb8			ana_misc_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	path_disable_d_p2p4_lane	Disables P2P4 Data Samplers Clock Mux To Save Power.	
	3	0	r/w	path_disable_s_p2p4_lane	Disables P2P4 Slicer Samplers Clock Mux To Save Power.	
	2	0	r/w	pu_lb_lane	Enable RX For Internal Loopback	
					Also Need To Set LOCAL_ANA_TX2RX_LPBK_EN_LANE=1 For Internal Loopback	
	1	1	r/w	pu_os_lane	Power Up Sampler Offset Bias Circuits	
	0	1	r/w	pu_vcm_lane	Power Up Sampler Input Common Mode Buffer	
						
	# addr = 0xbc			ana_misc_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	1	r/w	reg_floop_en_lane	Enables DTL Frequency Loop	
	2	1	r/w	reg_sq_det_lane	For DTL Test Purpose Only	
					0: SQ_OUT_LPF From Digital to DTL Always 0	
					1: Pass SQ_OUT_LPF From Digital To DTL	
	1	1	r/w	reg_squelch_ploop_on_lane	Enable The Squelch Signal To Only Freeze The Frequency Loop But Not Phase Loop 	
					This Bit Is Added For Testing The RX Sensitivity. It Is Taken As Asynchronous Signal.	
	0	0	r/w	reset_intp_ext_lane	Reset The Phase Interpolator's Digital Phase Select Circuitry Into A Valid State.	
						
	# addr = 0xc0			ana_smplr_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	3'h7	r/w	pu_smplr_d_p1_lane[2:0]	Power Control For Top, Mid And Bot P1 Data Samplers	
	[2:0]	3'h7	r/w	pu_smplr_d_p3_lane[2:0]	Power Control For Top, Mid And Bot P3 Data Samplers	
						
	# addr = 0xc4			ana_smplr_reg_1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h5	r/w	reg_selmupf_lane[3:0]	Phase Loop Final Coefficient. MSB Not Used	
					X000: 0	
					X001: 2	
					X010: 1	
					X011: 1/2	
					X100: 1/4	
					X101: 1/8	
					X110: 1/16	
					X111: 1/32	
						
	# addr = 0xc8			ana_smplr_reg_2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	3'h7	r/w	pu_smplr_s_p1_lane[2:0]	Power Control For Top, Mid And Bot P1 Slicer Samplers	
	[2:0]	3'h7	r/w	pu_smplr_s_p3_lane[2:0]	Power Control For Top, Mid And Bot P3 Slicer Samplers	
						
	# addr = 0xcc			ana_smplr_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	reg_selmupi_lane[3:0]	Phase Loop Initial Coefficient. MSB Not Used	
					X000: 0	
					X001: 2	
					X010: 1	
					X011: 1/2	
					X100: 1/4	
					X101: 1/8	
					X110: 1/16	
					X111: 1/32	
						
	# addr = 0xd0			ana_rxdcc_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1	r/w	rxdcc_en_dataclk_lane	Enable RX DCC DAC For Data CLK	
	4	1	r/w	rxdcc_en_dllclk_lane	Enable RX DCC DAC For DLL CLK	
	3	1	r/w	rxdcc_en_eomclk_lane	Enable RX DCC DAC For EOM CLK	
	2	0	r/w	rxdcc_hg_dataclk_lane	Enable High Gain Setting For DATA CLK DCC	
	1	0	r/w	rxdcc_hg_dllclk_lane	Enable High Gain Setting For DLL CLK DCC	
	0	0	r/w	rxdcc_hg_eomclk_lane	Enable High Gain Setting For EOM CLK DCC	
						
	# addr = 0xd4			ana_smplr_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	3'h7	r/w	pu_smplr_d_p2_lane[2:0]	Power Control For Top, Mid And Bot P2 Data Samplers	
	[2:0]	3'h7	r/w	pu_smplr_d_p4_lane[2:0]	Power Control For Top, Mid And Bot P4 Data Samplers	
						
	# addr = 0xd8			ana_smplr_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	3'h7	r/w	pu_smplr_s_p2_lane[2:0]	Power Control For Top, Mid And Bot P2 Slicer Samplers	
	[2:0]	3'h7	r/w	pu_smplr_s_p4_lane[2:0]	Power Control For Top, Mid And Bot P4 Slicer Samplers	
						
	# addr = 0xdc			ana_txintp_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:2]	2'h0	r/w	txintpr_lane[1:0]	Select TX Phase Interpolator Resistor	
					00: 333 Ohm	
					01: 400 Ohm	
					10: 500 Ohm	
					11: 667 Ohm	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xe0			ana_rxreg_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	rxreg_speedtrk_clk_lane[2:0]	Select Slave Regulator Size For RX Clock Path	
					Bigger Code Means More Slave Branches	
						
	# addr = 0xe4			ana_rxreg_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	rxreg_speedtrk_data_lane[2:0]	Select Slave Regulator Size For RX Data Path	
					Bigger Code Means More Slave Branches	
						
	# addr = 0xe8			ana_rxreg_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	rxspeed_div_lane[2:0]	Control RX Speed Divider 	
					[2]: 1=RX PLL CLK Divide By 2. 0=RX PLL CLK Divide By 1	
					[1:0]: Controls Oversampling Ratio For Decimation	
					00: No Oversampling	
					01: 2X Oversampling	
					10: 4X Oversampling	
					11: 8X Oversampling	
						
	# addr = 0xec			ana_smplr_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	intpr_lane[1:0]	Select RX Phase Interpolator Resistor	
					00: 333 Ohm	
					01: 400 Ohm	
					10: 500 Ohm	
					11: 667 Ohm	
						
	# addr = 0xf0			ana_rxreg_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	rxreg_speedtrk_clk_half_lane	Reduce Slave Regulator Size When Clock Speed Is Halved	
						
	# addr = 0xf4			ana_sq_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	sq_linear_disable_lane	Disable Squelch Linearity Boost	
					0: Enable Boost	
					1: Diable Boost   	
	2	0	r/w	sq_cal_en_lane	Power Up SQ Calibration	
	[1:0]	2'h0	r/w	sq_ampbw_lane[1:0]	Select SQ Amplifier Bandwidth	
					00: Lowest Bandwidth, Highest Boosting	
					11: Highest Bandwidth, Lowest Boosting	
						
	# addr = 0xfc			ana_txdcc_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	txintp_ssc_clk_en_lane	No Use	
	1	1	r/w	txdcc_en_lane	Enable TX DCC DAC For TX CLK	
	0	0	r/w	txdcc_hg_lane	Enable High Gain Setting For TX CLK DCC	
						
	# addr = 0x100			ana_path_edge_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	path_disable_edge_p2p4_lane	Disables P2P4 Edge Samplers Clock Mux To Save Power.	
						
	# addr = 0x104			ana_path_disable_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	path_disable_d_p1p3_lane	Disables P1P3 Data Samplers Clock Mux To Save Power.	
					Set To 1 In Half Rate	
	0	0	r/w	path_disable_s_p1p3_lane	Disables P1P3 Slicer Samplers Clock Mux To Save Power.	
					Set To 1 In Half Rate	
						
	# addr = 0x108			ana_slew_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	sel_edge_eq_lane	Enable Edge Information Sent to Digital Through Error Path	
					0: Send Error Information To Digital	
					1: Send Edge Information To Digital	
	[1:0]	2'h1	r/w	sel_edge_dly_lane[1:0]	Changes The Timing For Edge Path Inside DEMUX1. This Depends On Phase Difference Between Edge Clock (leads) And Data Clock	
						
	# addr = 0x10c			ana_txcal_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	txcal_en_lane	Enable TX Comparator For DCC AND TX ALIGN90	
						
	# addr = 0x110			ana_sq_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	sq_offset_cal_en_lane	Enable SQ Offset Calibration	
	2	0	r/w	sq_thresh_cal_en_lane	Enable SQ Threshold Calibration	
	[1:0]	2'h2	r/w	sq_thriptat_lane[1:0]	Select The IPTAT Current For SQ Threshold Temperature Compensation	
					00: No IPTAT Current, No Temperate Compensation	
					11: Max IPTAT Current, Max Temperate Compensation	
						
	# addr = 0x114			ana_sq_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:4]	2'h3	r/w	sq_offsetcal_sel_lane[1:0]	Select Different Peak Detector Branches For Offset Calibration	
	[3:2]	2'h3	r/w	sq_pkdetcap_lane[1:0]	Squelch Peak Detector Capacitor Setting	
					Bigger Code Means Bigger Cap, Lower Bandwidth	
	[1:0]	2'h0	r/w	sq_pkdeti_lane[1:0]	Squelch Peak Detector Current Setting	
					Bigger Code Means Bigger Current	
						
	# addr = 0x118			ana_sq_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h6	r/w	sq_refthr_lane[4:0]	Squelch Detector Threshold Setting Single Ended Vpp	
						
	# addr = 0x11c			ana_sq_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	0	r/w	sq_offset_lane[4:0]	SQ Offset Calibration Result	
						
	# addr = 0x120			ana_misc_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	txalign90_ref_filt_bw_lane	Control The Filter Bandwidth Of Gate Voltage	
					0: Low Bandwidth	
					1: High Bandwidth	
	3	0	r/w	tsen_sel_lane	Temperature Sensor Selection	
					0: Select Sensor Inside RX	
					1: Select Sensor Inside TX	
	2	0	r/w	txclk_align_en_lane	Enable TXCLK Alignment Between Different Lanes	
	[1:0]	2'h0	r/w	test_lane[9:8]	Select TRX Test Point	
					MSB Is Enable Signal	
						
	# addr = 0x124			ana_test_reg0		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	test_lane[7:0]	Select TRX Test Point	
						
	# addr = 0x128			ana_clk_cal		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	eom_pi_ini_en_lane	Enable EOM Phase Interpolator Initial Calibration	
	2	0	r/w	dll_vdda_ini_en_lane	Enable VDDA_DLL Initial Calibration	
	1	0	r/w	pu_eom_align90_dcc_cmp_lane	Enable Comparator For EOM Align90 And DCC Calibration	
	0	1	r/w	pu_align90_dcc_cmp_lane	Enable Comparator For Align90 And DCC Calibration	
						
	# addr = 0x12c			ana_tximp_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	rcal_2nd_en_lane	Swap The Current Mirror For TXIMP Calibration	
	3	0	r/w	txdcc_pdiv_en_lane	Enable TX Post Divider Duty Cycle Correction	
	2	0	r/w	tximpcal_bot_lane	Select TX Impedance Calibration	
					0: Calibrate The Impedance Of PMOS (Top) Branches	
					1: Calibrate The Impedance Of NMOS (Bottom) Branches 	
	1	0	r/w	tximpcal_en_lane	Enable TX Impedance Calibration	
	0	0	r/w	tximpcal_side_lane	Switch The Side During Impedance Calibration, Either For PMOS (top) Or NMOS (bottom) 	
					Each Time, Only Half Of The PMOS Branches (or NMOS Branches) are Used During Calibration.	
						
	# addr = 0x130			not_used8		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_lane[1:0]	Select CTLE Loading Resistor Based On Bandwidth	
						
	# addr = 0x134			not_used9		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	1	r/w	ctle_bypass1_en_lane	Enable Bypass Of CTLE First Stage 56G Inductor	
					0: 28G and 56G Data Rate	
					1: 112G and Lower Than 28G Data Rate	
	0	1	r/w	ctle_bypass2_en_lane	Enable Bypass Of CTLE Second Stage 56G Inductor 	
					0: 28G and 56G Data Rate	
					1: 112G and Lower Than 28G Data Rate	
						
	# addr = 0x138			ana_afir_p_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h7	r/w	rxfir_capselp_esd_lane[3:0]	Select The Loading Cap At The ESD P-Input	
	[3:0]	4'h7	r/w	rxfir_capselp_dly1_lane[3:0]	Select The FIR P-Input Delay Cells Capacitor To Change Delay	
					Bigger Code Means Bigger Delay	
						
	# addr = 0x13c			ana_afir_p_reg2		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h7	r/w	rxfir_capselp_f1_lane[3:0]	Select The Loading Cap At The Post Branch CTLE P-Input	
	[3:0]	4'h7	r/w	rxfir_capselp_f0_lane[3:0]	Select The Loading Cap At The Main Branch CTLE P-Input	
						
	# addr = 0x140			ana_afir_p_reg3		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h7	r/w	rxfir_capselp_term_lane[3:0]	Select The Loading Cap At The Termination P-Input	
	[3:0]	4'h7	r/w	rxfir_capselp_fn1_lane[3:0]	Select The Loading Cap At The Pre Branch CTLE P-Input	
						
	# addr = 0x144			ana_smplr_cal_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	smplr_cal_en_p2p4_lane	Enable P2P4 Sampler Calibration	
	0	0	r/w	smplr_cal_en_p1p3_lane	Enable P1P3 Sampler Calibration	
						
	# addr = 0x148			ana_smplr_reg6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	vdda_rxsampler_half_en_lane	Enable Half VDDA_RXSAMPLER Generation For VDDA Calibration	
	[1:0]	2'h1	r/w	vcm_smplr_gen_ctrl_lane[1:0]	Select Input Common Mode Of Sampler Generated From IPP And Diode	
					Bigger Code Means Higher Common Mode	
					11 -> 10 : 75mV Step Down	
					10 -> 01: 75mV Step Down	
					01 -> 00: 50mV Step Down	
						
	# addr = 0x14c			ana_txspeed_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	txspeed_div_lane[2:0]	Control TX Speed Divider 	
					000: PLL CLK÷1	
					001: PLL CLK÷2	
					010: PLL CLK÷4	
					011: PLL CLK÷8	
					1XX: PLL CLK÷16	
						
	# addr = 0x150			ana_dfe_reg5		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	vicm_dfe_f23252729_ctrl_lane[1:0]	Select Cascode Bias Of DFE F23,F25,F27,F29	
					00: CTLE VICM2 + 50mV	
					01: CTLE VICM2	
					10: CTLE VICM2 – 50mV	
					11: CTLE VICM2 – 100mV	
	[5:4]	2'h1	r/w	vicm_dfe_f16182022_ctrl_lane[1:0]	Select Cascode Bias Of DFE F16,F18,F20,F22	
					00: CTLE VICM2 + 50mV	
					01: CTLE VICM2	
					10: CTLE VICM2 – 50mV	
					11: CTLE VICM2 – 100mV	
	[3:2]	2'h1	r/w	vicm_dfe_f15171921_ctrl_lane[1:0]	Select Cascode Bias Of DFE F15,F17,F19,F21	
					00: CTLE VICM2 + 50mV	
					01: CTLE VICM2	
					10: CTLE VICM2 – 50mV	
					11: CTLE VICM2 – 100mV	
	[1:0]	2'h1	r/w	vicm_dfe_f9to14_ctrl_lane[1:0]	Select Cascode Bias Of DFE F9 To F14	
					00: CTLE VICM2 + 50mV	
					01: CTLE VICM2	
					10: CTLE VICM2 – 50mV	
					11: CTLE VICM2 – 100mV	
						
	# addr = 0x154			ana_dfe_reg6		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	vicm_dfe_f5_ctrl_lane[1:0]	Select Cascode Bias Of DFE F5	
					00: CTLE VICM2 + 50mV	
					01: CTLE VICM2	
					10: CTLE VICM2 – 50mV	
					11: CTLE VICM2 – 100mV	
	[5:4]	2'h1	r/w	vicm_dfe_f6_ctrl_lane[1:0]	Select Cascode Bias Of DFE F6	
					00: CTLE VICM2 + 50mV	
					01: CTLE VICM2	
					10: CTLE VICM2 – 50mV	
					11: CTLE VICM2 – 100mV	
	[3:2]	2'h1	r/w	vicm_dfe_f7_ctrl_lane[1:0]	Select Cascode Bias Of DFE F7	
					00: CTLE VICM2 + 50mV	
					01: CTLE VICM2	
					10: CTLE VICM2 – 50mV	
					11: CTLE VICM2 – 100mV	
	[1:0]	2'h1	r/w	vicm_dfe_f8_ctrl_lane[1:0]	Select Cascode Bias Of DFE F8	
					00: CTLE VICM2 + 50mV	
					01: CTLE VICM2	
					10: CTLE VICM2 – 50mV	
					11: CTLE VICM2 – 100mV	
						
	# addr = 0x158			ana_vdd_reg0		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	vicm_dfe_f24262830_ctrl_lane[1:0]	Select Cascode Bias Of DFE F24,F26,F28,F30	
					00: CTLE VICM2 + 50mV	
					01: CTLE VICM2	
					10: CTLE VICM2 – 50mV	
					11: CTLE VICM2 – 100mV	
	[5:4]	2'h0	r/w	vref_shift_lane[1:0]	Select Sampler VREF DC Shift	
					00/01: No DC Shift	
					10: 80mV DC Shift	
					11: 160mV DC Shift	
	3	0	r/w	vcm_smplr_sel_lane	Select Constant Or Process And Temperature Tracking Sampler Input Common Mode	
					0: Select Constant Common Mode	
					1: Select Temperature Tracking Common Mode	
	2	0	r/w	vdda_rxdataclk_half_en_lane	Enable Half VDDA_RXDATACLK Generation For VDDA Calibration	
	1	0	r/w	vdda_rxdll_half_en_lane	Enable Half VDDA_RXDLL Generation For VDDA Calibration	
	0	0	r/w	vdda_rxeomclk_half_en_lane	Enable Half VDDA_RXEOMCLK Generation For VDDA Calibration	
						
	# addr = 0x15c			ana_txreg_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	txreg_speedtrk_clk_lane[2:0]	Select Slave Regulator Size For TX Clock Path	
					Bigger Code Means More Slave Branches	
						
	# addr = 0x160			ana_txreg_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	txreg_speedtrk_data_lane[2:0]	Select Slave Regulator Size For TX Data Path	
					Bigger Code Means More Slave Branches	
						
	# addr = 0x164			ana_misc_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	1	r/w	ctle_2nd_comp_ana_en_lane	Enable Analog Controlled IPTAT Compensation For 2nd Stage CTLE	
	5	0	r/w	ctle_2nd_comp_dig_en_lane	Enable Digital Controlled IPTAT Compensation For 2nd Stage CTLE	
	4	1	r/w	ctle_1st_comp_ana_en_lane	Enable Analog Controlled IPTAT Compensation For 1st Stage CTLE	
	3	0	r/w	ctle_1st_comp_dig_en_lane	Enable Digital Controlled IPTAT Compensation For 1st Stage CTLE	
	[2:0]	3'h1	r/w	accap_clkdiv_sel_lane[2:0]	Select AC Cap Clock Divider	
					000: Divide by 1	
					111: Divide by 128	
						
	# addr = 0x168			ana_ctle_reg9		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:4]	2'h0	r/w	ctle_hpf_rsel_2nd_lane[1:0]	Select HPF Bandwidth Inside 2nd Stage CTLE	
					00: R=1.6MOhm. C=3pF	
					01: R=544KOhm. C=3pF	
					10: R=272KOhm. C=3pF	
					11: R=136KOhm. C=3pF	
	[3:2]	2'h0	r/w	ctle_hpf_rsel_1st_lane[1:0]	Select HPF Bandwidth Inside 1st Stage CTLE	
					00: R=1.44MOhm. C =3pF	
					01: R=720KOhm. C =3pF	
					10: R=360KOhm. C =3pF	
					00: R=180KOhm. C =3pF	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x16c			ana_ctle_reg10		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:5]	2'h1	r/w	ctle_iptat_1st_gm_lane[1:0]	Select IPTAT Master Current For CTLE First Stage GM	
					If CTLE_1ST_COMP_ANA_EN=0, IPTAT=0 Always	
					If CTLE_1ST_COMP_ANA_EN=1, CTLE_1ST_COMP_DIG_EN=0 :	
					00: IPP=40uA, IPTAT=10uA	
					01: IPP=30uA, IPTAT=20uA	
					10: IPP=20uA, IPTAT=30uA	
					11: IPP=10uA, IPTAT=40uA	
					If CTLE_1ST_COMP_ANA_EN = 1, CTLE_1ST_COMP_DIG_EN = 1 :	
					00: IPTAT=10uA	
					01: IPTAT=20uA	
					10: IPTAT=30uA	
					11: IPTAT=40uA	
	[4:0]	5'h0	r/w	ctle_ipp_1st_gm_lane[4:0]	Select IPP Master Current For CTLE First Stage GM	
					If CTLE_1ST_COMP_ANA_EN = 0, CTLE_1ST_COMP_DIG_EN = 0, Then IPP=50uA Always	
					If CTLE_1ST_COMP_ANA_EN=1, CTLE_1ST_COMP_DIG_EN=0, then current is only controlled by CTLE_IPTAT_1ST_GM[1:0]	
					If CTLE_1ST_COMP_ANA_EN=0, CTLE_1ST_COMP_DIG_EN=1 : 	
					IPP=50uA+(15uA/16 * (CTLE_IPP_1ST_GM[3:0]+1)) If  CTLE_IPP_1ST_GM[4]=0	
					IPP=50uA-(15uA/16 * (CTLE_IPP_1ST_GM[3:0]+1)) If  CTLE_IPP_1ST_GM[4]=1	
					If CTLE_1ST_COMP_ANA_EN=1, CTLE_1ST_COMP_DIG_EN=1 : 	
					IPP=40uA-(10uA*CTLE_IPTAT_1ST_GM[1:0])+(15uA/16 X (CTLE_IPP_1ST_GM[3:0]+1)) If  CTLE_IPP_1ST_GM[4]=0	
					IPP=40uA-(10uA*CTLE_IPTAT_1ST_GM[1:0])-(15uA/16 X (CTLE_IPP_1ST_GM[3:0]+1)) If  CTLE_IPP_1ST_GM[4]=1	
						
	# addr = 0x170			ana_ctle_reg11		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:5]	2'h1	r/w	ctle_iptat_2nd_p1_lane[1:0]	Select IPTAT Master Current For P1 CTLE Second Stage	
	[4:0]	5'h0	r/w	ctle_ipp_2nd_p1_lane[4:0]	Select IPP Master Current For P1 CTLE Second Stage	
						
	# addr = 0x174			ana_ctle_reg12		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:5]	2'h1	r/w	ctle_iptat_2nd_p2_lane[1:0]	Select IPTAT Master Current For P2 CTLE Second Stage	
	[4:0]	5'h0	r/w	ctle_ipp_2nd_p2_lane[4:0]	Select IPP Master Current For P2 CTLE Second Stage	
						
	# addr = 0x178			ana_ctle_reg13		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:5]	2'h1	r/w	ctle_iptat_2nd_p3_lane[1:0]	Select IPTAT Master Current For P3 CTLE Second Stage	
	[4:0]	5'h0	r/w	ctle_ipp_2nd_p3_lane[4:0]	Select IPP Master Current For P3 CTLE Second Stage	
						
	# addr = 0x17c			ana_ctle_reg14		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:5]	2'h1	r/w	ctle_iptat_2nd_p4_lane[1:0]	Select IPTAT Master Current For P4 CTLE Second Stage	
	[4:0]	5'h0	r/w	ctle_ipp_2nd_p4_lane[4:0]	Select IPP Master Current For P4 CTLE Second Stage	
						
	# addr = 0x180			ana_afir_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h7	r/w	rxfir_capseln_esd_lane[3:0]	Select The Loading Cap At The ESD N-Input	
	[3:0]	4'h7	r/w	rxfir_capseln_dly1_lane[3:0]	Select The FIR N-Input Delay Cells Capacitor To Change Delay	
					Bigger Code Means Bigger Delay	
						
	# addr = 0x184			ana_afir_reg2		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h7	r/w	rxfir_capseln_f1_lane[3:0]	Select The Loading Cap At The Post Branch CTLE N-Input	
	[3:0]	4'h7	r/w	rxfir_capseln_f0_lane[3:0]	Select The Loading Cap At The Main Branch CTLE N-Input	
						
	# addr = 0x188			ana_afir_reg3		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h7	r/w	rxfir_capseln_term_lane[3:0]	Select The Loading Cap At The Termination N-Input	
	[3:0]	4'h7	r/w	rxfir_capseln_fn1_lane[3:0]	Select The Loading Cap At The Pre Branch CTLE N-Input	
						
	# addr = 0x18c			ana_afir_reg4		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h7	r/w	rxfir_capselp_dly2_lane[3:0]	Select The FIR P-Input Delay Cells Capacitor To Change Delay	
					Bigger Code Means Bigger Delay	
	[3:0]	4'h7	r/w	rxfir_capseln_dly2_lane[3:0]	Select The FIR N-Input Delay Cells Capacitor To Change Delay	
					Bigger Code Means Bigger Delay	
						
	# addr = 0x190			ana_ctle_ictrl0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:5]	2'h1	r/w	ctle_iptat_1st_tia_lane[1:0]	Select IPTAT Master Current For CTLE First Stage TIA	
					If CTLE_1ST_COMP_ANA_EN=0, IPTAT=0 Always	
					If CTLE_1ST_COMP_ANA_EN=1, CTLE_1ST_COMP_DIG_EN=0 :	
					00: IPP=40uA, IPTAT=10uA	
					01: IPP=30uA, IPTAT=20uA	
					10: IPP=20uA, IPTAT=30uA	
					11: IPP=10uA, IPTAT=40uA	
					If CTLE_1ST_COMP_ANA_EN = 1, CTLE_1ST_COMP_DIG_EN = 1 :	
					00: IPTAT=10uA	
					01: IPTAT=20uA	
					10: IPTAT=30uA	
					11: IPTAT=40uA	
	[4:0]	5'h0	r/w	ctle_ipp_1st_tia_lane[4:0]	Select IPP Master Current For CTLE First Stage TIA	
					If CTLE_1ST_COMP_ANA_EN = 0, CTLE_1ST_COMP_DIG_EN = 0, Then IPP=50uA Always	
					If CTLE_1ST_COMP_ANA_EN=1, CTLE_1ST_COMP_DIG_EN=0, then current is only controlled by CTLE_IPTAT_1ST_TIA[1:0]	
					If CTLE_1ST_COMP_ANA_EN=0, CTLE_1ST_COMP_DIG_EN=1 : 	
					IPP=50uA+(15uA/16 * (CTLE_IPP_1ST_TIA[3:0]+1)) If  CTLE_IPP_1ST_TIA[4]=0	
					IPP=50uA-(15uA/16 * (CTLE_IPP_1ST_TIA[3:0]+1)) If  CTLE_IPP_1ST_TIA[4]=1	
					If CTLE_1ST_COMP_ANA_EN=1, CTLE_1ST_COMP_DIG_EN=1 : 	
					IPP=40uA-(10uA*CTLE_IPTAT_1ST_TIA[1:0])+(15uA/16 X (CTLE_IPP_1ST_TIA[3:0]+1)) If  CTLE_IPP_1ST_TIA[4]=0	
					IPP=40uA-(10uA*CTLE_IPTAT_1ST_TIA[1:0])-(15uA/16 X (CTLE_IPP_1ST_TIA[3:0]+1)) If  CTLE_IPP_1ST_TIA[4]=1	
						
	# addr = 0x194			ana_ctle_midfreq_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	en_ctle_mid_freq_lane	Enable CTLE Middle Frequency Boosting	
	[3:2]	2'h0	r/w	ctle_cs1_mid_lane[1:0]	Select 1st Stage Middle Frequency Boosting Cap	
	[1:0]	2'h0	r/w	ctle_rs1_mid_lane[1:0]	Select 1st Stage Middle Frequency Boosting Res	
						
	# addr = 0x198			ana_ctle_tia_ctrl		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:4]	3'h0	r/w	ctle_rl1_tia_extra_lane[2:0]	Select 1st Stage CTLE TIA Extra Load Resistor	
	[3:0]	4'hf	r/w	ctle_rl1_tia_sel_lane[3:0]	Select 1st Stage CTLE TIA Load Resistor	
						
	# addr = 0x19c			ana_ctle_ictrl3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_current1_tia_sel_lane[3:0]	Select 1st Stage CTLE TIA Current	
						
	# addr = 0x1a0			ana_ctle_ictrl4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_current2_sel_g_p1_lane[3:0]	Select P1 2nd Stage CTLE Current In Gray Code	
					Need To Set RL2_SEL_G_P1 To Same Code To Maintain Common Mode 	
						
	# addr = 0x1a4			ana_ctle_ictrl5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_current2_sel_g_p2_lane[3:0]	Select P2 2nd Stage CTLE Current In Gray Code	
					Need To Set RL2_SEL_G_P2 To Same Code To Maintain Common Mode 	
						
	# addr = 0x1e8			ana_ctle_ictrl6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_current2_sel_g_p3_lane[3:0]	Select P3 2nd Stage CTLE Current In Gray Code	
					Need To Set RL2_SEL_G_P3 To Same Code To Maintain Common Mode 	
						
	# addr = 0x1ec			ana_ctle_ictrl7		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_current2_sel_g_p4_lane[3:0]	Select P4 2nd Stage CTLE Current In Gray Code	
					Need To Set RL2_SEL_G_P4 To Same Code To Maintain Common Mode 	
						
	# addr = 0x1f0			ana_txdrv_reg		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:4]	2'h3	r/w	txdrv_reg_gm_lane[1:0]	Select TX Driver Regulator Branch Size	
	3	0	r/w	txdrv_comp_en_lane	Turn On Current Compensation Function	
	[2:0]	0	r/w	txdrv_comp_current_lane[2:0]	Set Different Compensation Current	
					000: 1.7mA	
					001: 2.3mA	
					010: 2.6mA	
					011: 3.2mA	
					100: 3.5mA	
					101: 4mA	
					110: 4.3mA	
					111: 4.9mA	
						
	# addr = 0x1f4			ana_plldiv_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	div_1g_lane[9:8]	ADC CLK Divider Ratio	
	[5:2]	4'hc	r/w	lb_res_sel_lane[3:0]	Select The Resistor Divider For Loopback Eye Size In CTLE	
	1	1'h1	r/w	div_1g_en_lane	ADC CLK Enable	
	0	1'h0	r/w	ring_ref_div_sel_lane	Ring Reference Divider Select	
						
	# addr = 0x1f8			ana_plldiv_reg2		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h38	r/w	div_1g_lane[7:0]	ADC CLK Divider Ratio	
						
	# addr = 0x200			pll_ctrl1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	lcpll_dcc_cal_en_lane	Enable LCPLL DCC Calibration Comparator	
	2	0	r/w	clk1g_refclk_sel_lane	Select ADC Clock Source	
					0: Clock From VCO Based On DIV_1G[9:0]	
					1: Reference Clock	
	1	1'h1	r/w	vind_band_sel_lane	LC Tank Inductor Freqeuncy Band Select	
					1: High Frequency Band. Above 12.5G	
					0: Low Frequency Band. Below 12.5G	
	0	0	r/w	force_no_dll_rst_lane	Not Used	
						
	# addr = 0x204			ana_pll0		
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pllcal_en_lane	PLL Calibration Enable	
	6	0	r/w	RESERVED		
	[5:4]	2'h0	r/w	fbdiv_lane[9:8]	PLL Feed-back Divider Ratio	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x208			ana_pll1		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h2d	r/w	fbdiv_lane[7:0]	PLL Feed-back Divider Ratio	
						
	# addr = 0x20c			ana_pll2		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h2	r/w	refdiv_lane[3:0]	PLL Reference Divider Ratio	
	[3:2]	2'h1	r/w	pll_lpfc_lane[1:0]	PLL Loop C2 Value Selection	
	[1:0]	2'h0	r/w	pll_lpfr_lane[1:0]	PLL Loop R Value Selection	
						
	# addr = 0x210			ana_pll3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	1'h0	r/w	pwexp_dis_lane	Feed-back Divider Pulse Width Expansion Disable	
	2	1'h0	r/w	pwexp_dis_div1g_lane	1G Divider Pulse Width Expansion Disable	
	[1:0]	2'h1	r/w	vind_bias_sel_lane[1:0]	Inductor Bias Voltage Selection	
						
	# addr = 0x214			ana_pll4		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	vcon_ref_sel_lane[2:0]	VCON Reference Voltage Selection	
	[4:3]	2'h1	r/w	vcap_off_sel_lane[1:0]	Capacitance Off Voltage Selection	
	[2:0]	3'h2	r/w	lcvco_sf_icptat_sel_lane[2:0]	Current Setting For IPP_20U_LCVCO And IPTAT20U_NSOURCE_LCVCO	
						
	# addr = 0x218			ana_pll5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	pllampcal_en_lane	Enable PLL Amplitude Calibration	
	0	1	r/w	lcpll_clkbuf_en_lane	Enable the Clock Buffer From LCPLL To RX and TX	
						
	# addr = 0x21c			ana_pll6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x220			ana_pll7		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x224			ana_pll8		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	1'h0	r/w	tempc_rshrt_en_lane	Temperature Compensation Short Resistance Enable	
	5	1'h0	r/w	tempc_rshrt_sel_lane	Temperature Compensation Short Resistance Selection	
	4	1'h0	r/w	lccap_usb_lane	LCVCO Capacitance USB	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x228			ana_pll9		
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	lccap_lsb_lane[4:0]	LCVCO Capacitance LSB	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x22c			ana_pll10		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	lccap_msb_lane[3:0]	LCVCO Capacitance MSB	
	[3:0]	4'hC	r/w	vcoamp_vth_sel_lane[3:0]	VCO Amplitude Threshold Selection	
						
	# addr = 0x230			ana_pll11		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	vcon_max_sel_lane[2:0]	VCON Voltage Max Value Selection	
	[4:2]	3'h5	r/w	vcon_min_sel_lane[2:0]	VCON Voltage Min Value Selection	
	[1:0]	2'h2	r/w	ind_sw_dac_sel_lane[1:0]	Inductor Switch Dac Value Selection	
						
	# addr = 0x234			ana_pll12		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	varac_bias_sel_lane[2:0]	Varactor Bias Voltage Selection	
	4	1'h0	r/w	ind_sw_mode_lane	Inductor Switch Mode Selection	
	3	1'h1	r/w	vind_bias_en_lane	Inductor Bias Voltage Enable	
	2	1'h0	r/w	ind_gate_mode_lane	Inductor Gate Mode Selection	
	1	1'h0	r/w	lcvcocal_buf_en_lane	LCVCO Calibration Buffer Enable	
	0	1'h1	r/w	lcvco_nsf_iptat_en_lane	Enable IPTAT Current  For LCVCO Regulator Gate Voltage Generation	
						
	# addr = 0x238			ana_pll13		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	1'h0	r/w	lcpll_dcc_hg_lane	LCPLL DCC High Gain Enable	
	0	1'h1	r/w	lcpll_dcc_en_lane	LCPLL DCC Enable	
						
	# addr = 0x23c			ana_pll14		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:4]	3'h4	r/w	pll_reg_sel_lane[2:0]	Regulator Output Voltage High/low Speed Mode Selection	
	[3:1]	3'h3	r/w	vco_slave_adj_lane[2:0]	VCO Slave Regualtor Output Selection	
	0	0	r/w	RESERVED		
						
	# addr = 0x244			ana_pll15		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	pll_icp_lane[4:0]	PLL Charge Pump Current Control	
						
	# addr = 0x248			ana_pll16		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	vco_reg_mid_sel_lane[2:0]	VCO 2nd Stage Regulator Gate Voltage Selection	
						
	# addr = 0x24c			ana_pll17		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	1'h0	r/w	txintp_reset_ext_lane	Interpolator External Reset	
	0	1'h0	r/w	pll_openloop_en_lane	PLL Open Loop Mode Enable	
						
	# addr = 0x250			ana_pll18		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	vddr_dac_adj_lane[2:0]	Temperature Compensation Dac Regulator Output Selection	
						
	# addr = 0x254			ana_pll19		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	shrtr_trxpll_lane	Short Resistor Of LPF Of Slave Regulator Gate Voltage For Fast Startup	
						
	# addr = 0x258			ana_pll20		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x25c			ana_pll21		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x260			ana_pll22		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x264			ana_rxclk25m		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	rxclk_25m_div_lane[7:0]	Select 25MHz N-Divider (N=32~255)	
						
	# addr = 0x268			ana_pll24		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	1'h0	r/w	lcpll_ind_range_sel_lane	Select LCPLL Inductor Range	
						
	# addr = 0x26c			ana_pll25		
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1e	r/w	txclk_nt_div_lane[4:0]	Select N-Divider For NT Clock Path (N=4~31)	
	2	1'b0	r/w	txclk_nt_fix_div_en_lane	Select Divider Operation for NT Clock N-Divider (N=4~31)	
					0: Divide By N+0.5	
					1: Divide By N	
	[1:0]	2'b00	r/w	txclk_nt_ctrl_lane[1:0]	Select Divider For NT Clock Path	
					[1]: 1 = Divide By 2. 0 = Divide By 1	
					[0]: 1 = Divide By 1.5. 0 = Divide By 1	
						
	# addr = 0x270			ana_pll26		
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1e	r/w	rxclk_nt_div_lane[4:0]	Select N-Divider For NT Clock Path (N=4~31)	
	2	1'b0	r/w	txclk_nt_div_reset_lane	Reset N-Divider For NT Clock Path	
	[1:0]	2'h0	r/w	rxclk_nt_ctrl_lane[1:0]	Select Divider For NT Clock Path	
					[1]: 1 = Divide By 2. 0 = Divide By 1	
					[0]: 1 = Divide By 1.5. 0 = Divide By 1	
						
	# addr = 0x274			ana_pll27		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	1'b0	r/w	rxclk_nt_div_reset_lane	Reset N-Divider For NT Clock Path	
	1	1'h0	r/w	rxclk_25m_div_reset_lane	Reset N-Divider For 25MHz Clock Path	
	0	1'b0	r/w	rxclk_nt_fix_div_en_lane	Select Divider Operation for NT Clock N-Divider (N=4~31)	
					0: Divide By N+0.5	
					1: Divide By N	
						
	# addr = 0x278			ana_pll28		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	1'b0	r/w	rxclk_25m_fix_div_en_lane	Select Divider Operation for 25MHz N-Divider (N=32~255)	
					0: Divide By N+0.5	
					1: Divide By N	
	[2:1]	2'b0	r/w	rxclk_25m_ctrl_lane[1:0]	Select Divider For 25MHz Clock Path	
					[1]: 1 = Divide By 2. 0 = Divide By 1	
					[0]: 1 = Divide By 2 or 1.5 Depending On RXCLK_25M_DIV1P5_EN. 0 = Divide By 1	
	0	1'b0	r/w	rxclk_25m_div1p5_en_lane	Enable Divide By 1.5 For 25MHz Clock Path	
					0: Divide By 2	
					1: Divide By 1.5	
						
	# addr = 0x27c			ana_pll29		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	1'b1	r/w	pll_pfd_pw_dly_lane	Increase PFD Pulse Width	
						
	# addr = 0x280			ana_pll30		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x284			ana_pll31		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x288			ana_pll32		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x28c			ana_smplr_clk_ctrl1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	ckp1_da_tune_code_lane[4:0]	Control P1 Data Sampler Strobe Delay 	
					Bigger Code Means Longer Delay	
						
	# addr = 0x290			ana_smplr_clk_ctrl2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	ckp1_er_tune_code_lane[4:0]	Control P1 Slicer Sampler Strobe Delay 	
					Bigger Code Means Longer Delay	
						
	# addr = 0x294			ana_smplr_clk_ctrl3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	ckp2_da_tune_code_lane[4:0]	Control P2 Data Sampler Strobe Delay 	
					Bigger Code Means Longer Delay	
						
	# addr = 0x298			ana_smplr_clk_ctrl4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	ckp2_er_tune_code_lane[4:0]	Control P2 Slicer Sampler Strobe Delay 	
					Bigger Code Means Longer Delay	
						
	# addr = 0x29c			ana_smplr_clk_ctrl5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	ckp3_da_tune_code_lane[4:0]	Control P3 Data Sampler Strobe Delay 	
					Bigger Code Means Longer Delay	
						
	# addr = 0x2a0			ana_smplr_clk_ctrl6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	ckp3_er_tune_code_lane[4:0]	Control P3 Slicer Sampler Strobe Delay 	
					Bigger Code Means Longer Delay	
						
	# addr = 0x2a4			ana_smplr_clk_ctrl7		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	ckp4_da_tune_code_lane[4:0]	Control P4 Data Sampler Strobe Delay 	
					Bigger Code Means Longer Delay	
						
	# addr = 0x2a8			ana_smplr_clk_ctrl8		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	ckp4_er_tune_code_lane[4:0]	Control P4 Slicer Sampler Strobe Delay 	
					Bigger Code Means Longer Delay	
						
	# addr = 0x2ac			ana_rx_ctle_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	[1:0]	0	r/w	ctle_rl1_extra_pre_lane[1:0]	Select CTLE First Stage Pre Branch Extra Load Resistor	
						
	# addr = 0x2b0			ana_rx_ctle_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2b4			ana_rx_ctle_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p1_lane[3:0]	Fine Select P1 CTLE 2nd Stage Load Resistor in Gray Code	
					Need To Set CURRENT2_SEL_G_P1 To Same Code To Maintain Common Mode 	
						
	# addr = 0x2b8			ana_rx_ctle_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_lane[3:0]	Fine Select P2 CTLE 2nd Stage Load Resistor in Gray Code	
					Need To Set CURRENT2_SEL_G_P2 To Same Code To Maintain Common Mode 	
						
	# addr = 0x2bc			ana_rx_ctle_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p3_lane[3:0]	Fine Select P3 CTLE 2nd Stage Load Resistor in Gray Code	
					Need To Set CURRENT2_SEL_G_P3 To Same Code To Maintain Common Mode 	
						
	# addr = 0x2c0			ana_rx_ctle_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p4_lane[3:0]	Fine Select P4 CTLE 2nd Stage Load Resistor in Gray Code	
					Need To Set CURRENT2_SEL_G_P4 To Same Code To Maintain Common Mode 	
						
	# addr = 0x2c4			ana_rx_ctle_reg6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	ctle_rl2_tune_p1_lane[2:0]	Coarse Select P1 CTLE 2nd Stage Load Resistor	
					2nd Stage Current Will Change Accordingly To Maintain Common Mode	
						
	# addr = 0x2c8			ana_rx_ctle_reg7		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	ctle_rl2_tune_p2_lane[2:0]	Coarse Select P2 CTLE 2nd Stage Load Resistor	
					2nd Stage Current Will Change Accordingly To Maintain Common Mode	
						
	# addr = 0x2cc			ana_rx_ctle_reg8		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	ctle_rl2_tune_p3_lane[2:0]	Coarse Select P3 CTLE 2nd Stage Load Resistor	
					2nd Stage Current Will Change Accordingly To Maintain Common Mode	
						
	# addr = 0x2d0			ana_rx_ctle_reg9		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	ctle_rl2_tune_p4_lane[2:0]	Coarse Select P4 CTLE 2nd Stage Load Resistor	
					2nd Stage Current Will Change Accordingly To Maintain Common Mode	
						
	# addr = 0x2d4			ana_rx_ctle_reg10		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ctle_rs2_sel_g_p1_lane[3:0]	Fine Select P1 CTLE 2nd Stage Degeneration Resistor in Gray Code	
						
	# addr = 0x2d8			ana_rx_ctle_reg11		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ctle_rs2_sel_g_p2_lane[3:0]	Fine Select P2 CTLE 2nd Stage Degeneration Resistor in Gray Code	
						
	# addr = 0x2dc			ana_rx_ctle_reg12		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ctle_rs2_sel_g_p3_lane[3:0]	Fine Select P3 CTLE 2nd Stage Degeneration Resistor in Gray Code	
						
	# addr = 0x2e0			ana_rx_ctle_reg13		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ctle_rs2_sel_g_p4_lane[3:0]	Fine Select P4 CTLE 2nd Stage Degeneration Resistor in Gray Code	
						
	# addr = 0x2e4			trx_cal_reg0	Digital TRX Calibration Register 0	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	trx_dig_cal_clk_en_top_lane	TRX Calibration Reference Clock Enable	
	6	1'h0	r/w	trx_dig_cal_clk_rst_top_lane	TRX Calibration Reference Clock Reset	
	5	1'h1	r/w	trx_dig_cal_clk_en_bot_lane	TRX Calibration Reference Clock Enable	
	4	1'h0	r/w	trx_dig_cal_clk_rst_bot_lane	TRX Calibration Reference Clock Reset	
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x2e8			trx_cal_reg1	Digital TRX Calibration Register 1	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	trx_dig_cal2m_div_top_lane[7:0]	TRX Calibration Reference Clock Divide Ratio	
						
	# addr = 0x2ec			trx_cal_reg2	Digital TRX Calibration Register 2	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	trx_dig_cal2m_div_bot_lane[7:0]	TRX Calibration Reference Clock Divide Ratio	
						
	# addr = 0x2f0			trx_cal_reg3	Digital TRX Calibration Register 3	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	trx_dig_testbus_sel_top_lane[3:0]	TRX Calibration Testbus Selection	
	[3:0]	4'h0	r/w	trx_dig_testbus_sel_bot_lane[3:0]	TRX Calibration Testbus Selection	
						
	# addr = 0x2f4			ana_tx_fir_scan0		
	[31:8]	0	r/w	RESERVED		
	[7:0]	0	r	txfirscan_o0_lane[7:0]	TX FIR Scan Output	
						
	# addr = 0x2f8			ana_tx_fir_scan1		
	[31:8]	0	r/w	RESERVED		
	[7:0]	0	r	txfirscan_o1_lane[7:0]	TX FIR Scan Output	
						
	# addr = 0x2fc			ana_tx_fir_scan2		
	[31:8]	0	r/w	RESERVED		
	[7:0]	0	r	txfirscan_o2_lane[7:0]	TX FIR Scan Output	
						
	# addr = 0x300			ana_tx_fir_scan3		
	[31:8]	0	r/w	RESERVED		
	[7:0]	0	r	txfirscan_o3_lane[7:0]	TX FIR Scan Output	
						
	# addr = 0x304			ana_tx_fir_scan4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x308			ana_tx_fir_scan5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	txfir_scan_lane	TX FIR Scan Enable	
						
	# addr = 0x30c			ana_dfe_cur0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:4]	3'h3	r/w	dfe_cur_tune_ctrl_lane[2:0]	Fine Control Of DFE Master Current	
					Need To Set Same Code As CTLE_RL2_TUNE_*[2:0] To Maintain DFE Range And Resolution	
	[3:0]	4'h2	r/w	dfe_cur_sel_g_lane[3:0]	DFE Master Current Control. Gray Coded	
					Need To Set The Same Code As RL2_SEL_G_* To Maintain DFE Range And Resolution	
						
	# addr = 0x400			tx_align90_dcc_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_align90_dcc_comn_ext_en_lane	TBD	
	[6:5]	2'h0	r/w	tx_align90_dcc_cmp_ctrl_ext_lane[1:0]	TBD	
	4	1'h0	r/w	tx_align90_dcc_auto_zero_clk_ext_lane	TBD	
	3	1'h0	r	tx_align90_dcc_updn_rd_lane	TBD	
	2	1'h0	r/w	tx_align90_dcc_top_start_lane	TBD	
	1	1'h0	r/w	tx_align90_dcc_top_cont_start_lane	TBD	
	0	1'h0	r	tx_align90_dcc_top_done_lane	TBD	
						
	# addr = 0x404			tx_align90_dcc_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_align90_dcc_testbus_core_sel_lane[2:0]	TBD	
	4	1'h0	r	tx_align90_dcc_top_cont_done_lane	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x408			tx_align90_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_align90_cal_single_en_lane	TBD	
	6	1'h1	r/w	tx_align90_cal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_align90_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	tx_align90_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	tx_align90_cal_dir_inv_lane	TBD	
						
	# addr = 0x40c			tx_align90_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h3	r/w	tx_align90_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h0	r/w	tx_align90_cal_single_mode_stepsize_lane[2:0]	TBD	
	[2:0]	3'h1	r/w	tx_align90_cal_cont_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0x410			tx_align90_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_align90_cal_bin_search_enable_lane	TBD	
	[6:5]	2'h0	r/w	tx_align90_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[4:2]	3'h1	r/w	tx_align90_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	tx_align90_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	tx_align90_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x414			tx_align90_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_align90_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x418			tx_align90_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_align90_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	tx_align90_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	tx_align90_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	tx_align90_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x41c			tx_align90_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	tx_align90_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	tx_align90_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h1	r/w	tx_align90_cal_dummy_clk_ext_lane	TBD	
	0	1'h0	r	tx_align90_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x420			tx_align90_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h6e	r/w	tx_align90_cal_val_max_lsb_lane[6:0]	TBD	
	0	1'h0	r	tx_align90_cal_timeout_rd_lane	TBD	
						
	# addr = 0x424			tx_align90_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	tx_align90_cal_val_min_lsb_lane[6:0]	TBD	
	0	1'h0	r	tx_align90_cal_overflow_rd_lane	TBD	
						
	# addr = 0x428			tx_align90_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	tx_align90_cal_result_msb_ext_lane[2:0]	TBD	
	4	1'h0	r	tx_align90_cal_underflow_rd_lane	TBD	
	3	1'h0	r	tx_align90_cal_dummy_clk_rd_lane	TBD	
	[2:0]	3'h0	r	tx_align90_cal_result_msb_rd_lane[2:0]	TBD	
						
	# addr = 0x42c			tx_align90_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h50	r/w	tx_align90_cal_result_lsb_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x430			tx_align90_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	tx_align90_cal_result_lsb_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x434			tx_dcc1_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_dcc1_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_dcc1_cal_bypass_en_lane	TBD	
	[5:4]	2'h0	r/w	tx_dcc1_cal_cmp_ctrl_lane[1:0]	TBD	
	3	1'h0	r/w	tx_dcc1_cal_dir_inv_lane	TBD	
	[2:0]	3'h0	r/w	tx_dcc1_cal_single_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0x438			tx_dcc1_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_dcc1_cal_bin_search_enable_lane	TBD	
	[6:5]	2'h0	r/w	tx_dcc1_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[4:2]	3'h1	r/w	tx_dcc1_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	tx_dcc1_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	tx_dcc1_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x43c			tx_dcc1_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	tx_dcc1_cal_timeout_steps_lane[2:0]	TBD	
	4	1'h0	r/w	tx_dcc1_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	tx_dcc1_cal_cal_en_ext_lane	TBD	
	2	1'h0	r	tx_dcc1_cal_cal_done_rd_lane	TBD	
	1	1'h0	r	tx_dcc1_cal_timeout_rd_lane	TBD	
	0	1'h0	r	tx_dcc1_cal_overflow_rd_lane	TBD	
						
	# addr = 0x440			tx_dcc1_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h1f	r/w	tx_dcc1_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc1_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x444			tx_dcc1_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	tx_dcc1_cal_val_min_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x448			tx_dcc1_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc1_cal_result_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x44c			tx_dcc1_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	tx_dcc1_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x450			tx_dcc2_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_dcc2_cal_single_en_lane	TBD	
	6	1'h1	r/w	tx_dcc2_cal_bypass_en_lane	TBD	
	[5:4]	2'h0	r/w	tx_dcc2_cal_cmp_ctrl_lane[1:0]	TBD	
	3	1'h1	r/w	tx_dcc2_cal_dir_inv_lane	TBD	
	[2:0]	3'h1	r/w	tx_dcc2_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x454			tx_dcc2_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_dcc2_cal_result_avg_en_lane	TBD	
	6	1'h0	r/w	tx_dcc2_cal_timeout_chk_dis_lane	TBD	
	[5:0]	6'h3f	r/w	tx_dcc2_cal_val_max_lane[5:0]	TBD	
						
	# addr = 0x458			tx_dcc2_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc2_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r/w	tx_dcc2_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	tx_dcc2_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x45c			tx_dcc2_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h20	r/w	tx_dcc2_cal_result_ext_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc2_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_dcc2_cal_timeout_rd_lane	TBD	
						
	# addr = 0x460			tx_dcc2_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	tx_dcc2_cal_overflow_rd_lane	TBD	
	6	1'h0	r	tx_dcc2_cal_underflow_rd_lane	TBD	
	[5:0]	6'h0	r	tx_dcc2_cal_result_rd_lane[5:0]	TBD	
						
	# addr = 0x464			tx_dcc3_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_dcc3_cal_single_en_lane	TBD	
	6	1'h1	r/w	tx_dcc3_cal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_dcc3_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	tx_dcc3_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	tx_dcc3_cal_dir_inv_lane	TBD	
						
	# addr = 0x468			tx_dcc3_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	tx_dcc3_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h0	r/w	tx_dcc3_cal_single_mode_stepsize_lane[2:0]	TBD	
	[2:0]	3'h1	r/w	tx_dcc3_cal_cont_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0x46c			tx_dcc3_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_dcc3_cal_toggle_times_lane[2:0]	TBD	
	4	1'h0	r/w	tx_dcc3_cal_result_avg_en_lane	TBD	
	[3:1]	3'h6	r/w	tx_dcc3_cal_timeout_steps_lane[2:0]	TBD	
	0	1'h0	r/w	tx_dcc3_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x470			tx_dcc3_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	tx_dcc3_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h4	r/w	tx_dcc3_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h0	r/w	tx_dcc3_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	tx_dcc3_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x474			tx_dcc3_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h2f	r/w	tx_dcc3_cal_val_max_lsb_lane[5:0]	TBD	
	1	1'h1	r/w	tx_dcc3_cal_dummy_clk_ext_lane	TBD	
	0	1'h0	r	tx_dcc3_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x478			tx_dcc3_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc3_cal_val_min_lsb_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc3_cal_timeout_rd_lane	TBD	
	0	1'h0	r	tx_dcc3_cal_overflow_rd_lane	TBD	
						
	# addr = 0x47c			tx_dcc3_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_dcc3_cal_result_msb_ext_lane[2:0]	TBD	
	4	1'h0	r	tx_dcc3_cal_underflow_rd_lane	TBD	
	3	1'h0	r	tx_dcc3_cal_dummy_clk_rd_lane	TBD	
	[2:0]	3'h0	r	tx_dcc3_cal_result_msb_rd_lane[2:0]	TBD	
						
	# addr = 0x480			tx_dcc3_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc3_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x484			tx_dcc3_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	tx_dcc3_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x488			tx_dcc4_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_dcc4_cal_single_en_lane	TBD	
	6	1'h1	r/w	tx_dcc4_cal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_dcc4_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	tx_dcc4_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	tx_dcc4_cal_dir_inv_lane	TBD	
						
	# addr = 0x48c			tx_dcc4_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	tx_dcc4_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h1	r/w	tx_dcc4_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[2:0]	3'h1	r/w	tx_dcc4_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x490			tx_dcc4_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_dcc4_cal_result_avg_en_lane	TBD	
	[6:4]	3'h3	r/w	tx_dcc4_cal_val_max_msb_lane[2:0]	TBD	
	[3:1]	3'h4	r/w	tx_dcc4_cal_val_min_msb_lane[2:0]	TBD	
	0	1'h0	r/w	tx_dcc4_cal_indv_ext_en_lane	TBD	
						
	# addr = 0x494			tx_dcc4_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h2f	r/w	tx_dcc4_cal_val_max_lsb_lane[5:0]	TBD	
	1	1'h0	r/w	tx_dcc4_cal_cal_en_ext_lane	TBD	
	0	1'h1	r/w	tx_dcc4_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0x498			tx_dcc4_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc4_cal_val_min_lsb_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc4_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_dcc4_cal_timeout_rd_lane	TBD	
						
	# addr = 0x49c			tx_dcc4_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_dcc4_cal_result_msb_ext_lane[2:0]	TBD	
	4	1'h0	r	tx_dcc4_cal_overflow_rd_lane	TBD	
	3	1'h0	r	tx_dcc4_cal_underflow_rd_lane	TBD	
	2	1'h0	r	tx_dcc4_cal_dummy_clk_rd_lane	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4a0			tx_dcc4_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc4_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4a4			tx_dcc4_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	tx_dcc4_cal_result_msb_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x4a8			tx_dcc4_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	tx_dcc4_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4ac			smplr_p2p4_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	smplr_p2p4_overflow_all_rd_lane	TBD	
	6	1'h0	r	smplr_p2p4_underflow_all_rd_lane	TBD	
	5	1'h0	r	smplr_p2p4_updn_rd_lane	TBD	
	4	1'h0	r/w	smplr_p2p4_top_start_lane	TBD	
	[3:1]	3'h0	r/w	smplr_p2p4_testbus_core_sel_lane[2:0]	TBD	
	0	1'h0	r	smplr_p2p4_top_done_lane	TBD	
						
	# addr = 0x4b0			smplr_d_top_p2_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	smplr_d_top_p2_cal_single_en_lane	TBD	
	6	1'h0	r/w	smplr_d_top_p2_cal_bypass_en_lane	TBD	
	5	1'h1	r/w	smplr_d_top_p2_cal_dir_inv_lane	TBD	
	[4:2]	3'h4	r/w	smplr_d_top_p2_cal_toggle_times_lane[2:0]	TBD	
	1	1'h1	r/w	smplr_d_top_p2_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	smplr_d_top_p2_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x4b4			smplr_d_top_p2_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	smplr_d_top_p2_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x4b8			smplr_d_top_p2_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	smplr_d_top_p2_cal_timeout_steps_lane[2:0]	TBD	
	4	1'h0	r/w	smplr_d_top_p2_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	smplr_d_top_p2_cal_cal_en_ext_lane	TBD	
	2	1'h0	r	smplr_d_top_p2_cal_cal_done_rd_lane	TBD	
	1	1'h0	r	smplr_d_top_p2_cal_timeout_rd_lane	TBD	
	0	1'h0	r	smplr_d_top_p2_cal_overflow_rd_lane	TBD	
						
	# addr = 0x4bc			smplr_d_top_p2_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h1f	r/w	smplr_d_top_p2_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r	smplr_d_top_p2_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x4c0			smplr_d_top_p2_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	smplr_d_top_p2_cal_val_min_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4c4			smplr_d_top_p2_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_top_p2_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4c8			smplr_d_mid_p2_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_mid_p2_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_mid_p2_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_mid_p2_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_mid_p2_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_mid_p2_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_mid_p2_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_mid_p2_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x4cc			smplr_d_mid_p2_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_mid_p2_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4d0			smplr_d_bot_p2_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_bot_p2_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_bot_p2_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_bot_p2_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_bot_p2_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_bot_p2_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_bot_p2_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_bot_p2_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x4d4			smplr_d_bot_p2_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_bot_p2_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4d8			smplr_d_top_p4_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_top_p4_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_top_p4_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_top_p4_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_top_p4_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_top_p4_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_top_p4_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_top_p4_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x4dc			smplr_d_top_p4_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_top_p4_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4e0			smplr_d_mid_p4_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_mid_p4_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_mid_p4_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_mid_p4_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_mid_p4_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_mid_p4_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_mid_p4_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_mid_p4_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x4e4			smplr_d_mid_p4_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_mid_p4_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4e8			smplr_d_bot_p4_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_bot_p4_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_bot_p4_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_bot_p4_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_bot_p4_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_bot_p4_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_bot_p4_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_bot_p4_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x4ec			smplr_d_bot_p4_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_bot_p4_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4f0			smplr_s_top_p2_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_top_p2_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_top_p2_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_top_p2_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_top_p2_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_top_p2_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_top_p2_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_top_p2_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x4f4			smplr_s_top_p2_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_top_p2_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4f8			smplr_s_mid_p2_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_mid_p2_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_mid_p2_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_mid_p2_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_mid_p2_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_mid_p2_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_mid_p2_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_mid_p2_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x4fc			smplr_s_mid_p2_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_mid_p2_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x500			smplr_s_bot_p2_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_bot_p2_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_bot_p2_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_bot_p2_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_bot_p2_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_bot_p2_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_bot_p2_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_bot_p2_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x504			smplr_s_bot_p2_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_bot_p2_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x508			smplr_s_top_p4_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_top_p4_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_top_p4_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_top_p4_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_top_p4_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_top_p4_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_top_p4_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_top_p4_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x50c			smplr_s_top_p4_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_top_p4_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x510			smplr_s_mid_p4_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_mid_p4_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_mid_p4_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_mid_p4_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_mid_p4_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_mid_p4_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_mid_p4_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_mid_p4_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x514			smplr_s_mid_p4_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_mid_p4_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x518			smplr_s_bot_p4_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_bot_p4_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_bot_p4_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_bot_p4_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_bot_p4_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_bot_p4_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_bot_p4_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_bot_p4_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x51c			smplr_s_bot_p4_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_bot_p4_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x520			smplr_edge_p2_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_edge_p2_cal_bypass_en_lane	TBD	
	6	1'h1	r/w	smplr_edge_p2_cal_dir_inv_lane	TBD	
	5	1'h0	r/w	smplr_edge_p2_cal_val_max_pn_sign_lane	TBD	
	[4:0]	5'h1f	r/w	smplr_edge_p2_cal_val_max_pn_lane[4:0]	TBD	
						
	# addr = 0x524			smplr_edge_p2_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	smplr_edge_p2_cal_val_min_pn_sign_lane	TBD	
	[6:2]	5'h1f	r/w	smplr_edge_p2_cal_val_min_pn_lane[4:0]	TBD	
	1	1'h0	r/w	smplr_edge_p2_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	smplr_edge_p2_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x528			smplr_edge_p2_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	smplr_edge_p2_cal_cal_done_rd_lane	TBD	
	6	1'h0	r	smplr_edge_p2_cal_timeout_rd_lane	TBD	
	5	1'h0	r	smplr_edge_p2_cal_overflow_rd_lane	TBD	
	4	1'h0	r	smplr_edge_p2_cal_underflow_rd_lane	TBD	
	3	1'h0	r	smplr_edge_p2_cal_result_pn_sign_rd_lane	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x52c			smplr_edge_p2_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	smplr_edge_p2_cal_result_p_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x530			smplr_edge_p2_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	smplr_edge_p2_cal_result_n_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x534			smplr_edge_p4_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_edge_p4_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_edge_p4_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_edge_p4_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_edge_p4_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_edge_p4_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_edge_p4_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_edge_p4_cal_underflow_rd_lane	TBD	
	0	1'h0	r	smplr_edge_p4_cal_result_pn_sign_rd_lane	TBD	
						
	# addr = 0x538			smplr_edge_p4_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	smplr_edge_p4_cal_result_p_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x53c			smplr_edge_p4_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	smplr_edge_p4_cal_result_n_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x540			dll_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	dll_comn_ext_en_lane	TBD	
	[6:5]	2'h0	r/w	dll_cmp_ctrl_ext_lane[1:0]	TBD	
	4	1'h0	r/w	dll_auto_zero_clk_ext_lane	TBD	
	3	1'h0	r	dll_updn_rd_lane	TBD	
	2	1'h0	r/w	dll_top_start_lane	TBD	
	1	1'h0	r/w	dll_top_cont_start_lane	TBD	
	0	1'h0	r	dll_top_done_lane	TBD	
						
	# addr = 0x544			dll_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	dll_testbus_core_sel_lane[2:0]	TBD	
	4	1'h0	r	dll_top_cont_done_lane	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x548			dll_gm_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	dll_gm_cal_single_en_lane	TBD	
	6	1'h0	r/w	dll_gm_cal_bypass_en_lane	TBD	
	[5:4]	2'h0	r/w	dll_gm_cal_cmp_ctrl_lane[1:0]	TBD	
	3	1'h0	r/w	dll_gm_cal_dir_inv_lane	TBD	
	[2:0]	3'h0	r/w	dll_gm_cal_single_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0x54c			dll_gm_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	dll_gm_cal_bin_search_enable_lane	TBD	
	[6:5]	2'h2	r/w	dll_gm_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[4:2]	3'h1	r/w	dll_gm_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	dll_gm_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	dll_gm_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x550			dll_gm_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	dll_gm_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x554			dll_gm_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	dll_gm_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	dll_gm_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	dll_gm_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	dll_gm_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x558			dll_gm_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	dll_gm_cal_val_max_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	dll_gm_cal_val_min_lane[2:0]	TBD	
	1	1'h0	r/w	dll_gm_cal_dummy_clk_ext_lane	TBD	
	0	1'h0	r	dll_gm_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x55c			dll_gm_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	dll_gm_cal_result_ext_lane[2:0]	TBD	
	4	1'h0	r	dll_gm_cal_timeout_rd_lane	TBD	
	3	1'h0	r	dll_gm_cal_overflow_rd_lane	TBD	
	2	1'h0	r	dll_gm_cal_underflow_rd_lane	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x560			dll_gm_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	dll_gm_cal_result_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x564			eom_dll_gm_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	eom_dll_gm_cal_single_en_lane	TBD	
	6	1'h0	r/w	eom_dll_gm_cal_bypass_en_lane	TBD	
	[5:4]	2'h1	r/w	eom_dll_gm_cal_cmp_ctrl_lane[1:0]	TBD	
	3	1'h0	r/w	eom_dll_gm_cal_dir_inv_lane	TBD	
	2	1'h0	r/w	eom_dll_gm_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	eom_dll_gm_cal_cal_en_ext_lane	TBD	
	0	1'h0	r/w	eom_dll_gm_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0x568			eom_dll_gm_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	eom_dll_gm_cal_result_ext_lane[2:0]	TBD	
	4	1'h0	r	eom_dll_gm_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	eom_dll_gm_cal_timeout_rd_lane	TBD	
	2	1'h0	r	eom_dll_gm_cal_overflow_rd_lane	TBD	
	1	1'h0	r	eom_dll_gm_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x56c			eom_dll_gm_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	eom_dll_gm_cal_result_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x570			dll_vdda_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	dll_vdda_cal_single_en_lane	TBD	
	6	1'h1	r/w	dll_vdda_cal_cont_en_lane	TBD	
	5	1'h0	r/w	dll_vdda_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	dll_vdda_cal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	dll_vdda_cal_dir_inv_lane	TBD	
						
	# addr = 0x574			dll_vdda_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	dll_vdda_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h0	r/w	dll_vdda_cal_single_mode_stepsize_lane[2:0]	TBD	
	[2:0]	3'h1	r/w	dll_vdda_cal_cont_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0x578			dll_vdda_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	dll_vdda_cal_bin_search_enable_lane	TBD	
	[6:5]	2'h0	r/w	dll_vdda_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[4:2]	3'h1	r/w	dll_vdda_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	dll_vdda_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	dll_vdda_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x57c			dll_vdda_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf	r/w	dll_vdda_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x580			dll_vdda_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	dll_vdda_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	dll_vdda_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	dll_vdda_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	dll_vdda_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x584			dll_vdda_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h2b	r/w	dll_vdda_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r/w	dll_vdda_cal_dummy_clk_ext_lane	TBD	
	0	1'h0	r	dll_vdda_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x588			dll_vdda_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	dll_vdda_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r	dll_vdda_cal_timeout_rd_lane	TBD	
	0	1'h0	r	dll_vdda_cal_overflow_rd_lane	TBD	
						
	# addr = 0x58c			dll_vdda_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h1b	r/w	dll_vdda_cal_result_ext_lane[5:0]	TBD	
	1	1'h0	r	dll_vdda_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x590			dll_vdda_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	dll_vdda_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x594			eom_dll_vdda_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	eom_dll_vdda_cal_single_en_lane	TBD	
	6	1'h1	r/w	eom_dll_vdda_cal_cont_en_lane	TBD	
	5	1'h0	r/w	eom_dll_vdda_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	eom_dll_vdda_cal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	eom_dll_vdda_cal_dir_inv_lane	TBD	
						
	# addr = 0x598			eom_dll_vdda_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	eom_dll_vdda_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h1	r/w	eom_dll_vdda_cal_cont_mode_stepsize_lane[2:0]	TBD	
	2	1'h0	r/w	eom_dll_vdda_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	eom_dll_vdda_cal_cal_en_ext_lane	TBD	
	0	1'h0	r/w	eom_dll_vdda_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0x59c			eom_dll_vdda_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h2b	r/w	eom_dll_vdda_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r	eom_dll_vdda_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	eom_dll_vdda_cal_timeout_rd_lane	TBD	
						
	# addr = 0x5a0			eom_dll_vdda_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h1b	r/w	eom_dll_vdda_cal_result_ext_lane[5:0]	TBD	
	1	1'h0	r	eom_dll_vdda_cal_overflow_rd_lane	TBD	
	0	1'h0	r	eom_dll_vdda_cal_underflow_rd_lane	TBD	
						
	# addr = 0x5a4			eom_dll_vdda_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	eom_dll_vdda_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x5a8			dll_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	dll_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	dll_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	dll_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	dll_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	dll_dcc_cal_dir_inv_lane	TBD	
						
	# addr = 0x5ac			dll_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	dll_dcc_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h1	r/w	dll_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[2:1]	2'h0	r/w	dll_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	0	1'h0	r/w	dll_dcc_cal_result_avg_en_lane	TBD	
						
	# addr = 0x5b0			dll_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	dll_dcc_cal_toggle_times_lane[2:0]	TBD	
	4	1'h0	r/w	dll_dcc_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	dll_dcc_cal_cal_en_ext_lane	TBD	
	2	1'h0	r/w	dll_dcc_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r	dll_dcc_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	dll_dcc_cal_timeout_rd_lane	TBD	
						
	# addr = 0x5b4			dll_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h3f	r/w	dll_dcc_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r	dll_dcc_cal_overflow_rd_lane	TBD	
						
	# addr = 0x5b8			dll_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7f	r/w	dll_dcc_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r	dll_dcc_cal_underflow_rd_lane	TBD	
						
	# addr = 0x5bc			dll_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	dll_dcc_cal_result_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x5c0			dll_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	dll_dcc_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x5c4			rx_clk_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_clk_comn_ext_en_lane	TBD	
	[6:4]	3'h0	r/w	rx_clk_cmp_ctrl_ext_lane[2:0]	TBD	
	3	1'h0	r/w	rx_clk_auto_zero_clk_ext_lane	TBD	
	[2:0]	3'h0	r/w	rx_clk_setting_ext_lane[12:10]	TBD	
						
	# addr = 0x5c8			rx_clk_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	rx_clk_setting_ext_lane[9:2]	TBD	
						
	# addr = 0x5cc			rx_clk_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	rx_clk_setting_ext_lane[1:0]	TBD	
	5	1'h0	r	rx_clk_updn_rd_lane	TBD	
	4	1'h0	r/w	rx_clk_top_start_lane	TBD	
	3	1'h0	r/w	rx_clk_top_cont_start_lane	TBD	
	[2:0]	3'h0	r/w	rx_clk_testbus_core_sel_lane[2:0]	TBD	
						
	# addr = 0x5d0			rx_clk_3	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	rx_clk_top_done_lane	TBD	
	6	1'h0	r	rx_clk_top_cont_done_lane	TBD	
	[5:0]	0	r/w	RESERVED		
						
	# addr = 0x5d4			rx_align90_dd_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_align90_dd_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_align90_dd_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_align90_dd_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_align90_dd_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_align90_dd_cal_dir_inv_lane	TBD	
						
	# addr = 0x5d8			rx_align90_dd_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	rx_align90_dd_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_align90_dd_cal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	rx_align90_dd_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	rx_align90_dd_cal_result_avg_en_lane	TBD	
						
	# addr = 0x5dc			rx_align90_dd_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_align90_dd_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	rx_align90_dd_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	rx_align90_dd_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x5e0			rx_align90_dd_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	rx_align90_dd_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x5e4			rx_align90_dd_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_align90_dd_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	rx_align90_dd_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	rx_align90_dd_cal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	rx_align90_dd_cal_setting_lane[12]	TBD	
						
	# addr = 0x5e8			rx_align90_dd_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h18	r/w	rx_align90_dd_cal_setting_lane[11:4]	TBD	
						
	# addr = 0x5ec			rx_align90_dd_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h4	r/w	rx_align90_dd_cal_setting_lane[3:0]	TBD	
	3	1'h0	r/w	rx_align90_dd_cal_indv_ext_en_lane	TBD	
	2	1'h0	r/w	rx_align90_dd_cal_cal_en_ext_lane	TBD	
	1	1'h1	r/w	rx_align90_dd_cal_dummy_clk_ext_lane	TBD	
	0	1'h0	r	rx_align90_dd_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x5f0			rx_align90_dd_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	rx_align90_dd_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	rx_align90_dd_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h0	r	rx_align90_dd_cal_timeout_rd_lane	TBD	
	0	1'h0	r	rx_align90_dd_cal_overflow_rd_lane	TBD	
						
	# addr = 0x5f4			rx_align90_dd_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h6e	r/w	rx_align90_dd_cal_val_max_lsb_lane[6:0]	TBD	
	0	1'h0	r	rx_align90_dd_cal_underflow_rd_lane	TBD	
						
	# addr = 0x5f8			rx_align90_dd_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	rx_align90_dd_cal_val_min_lsb_lane[6:0]	TBD	
	0	1'h0	r	rx_align90_dd_cal_dummy_clk_rd_lane	TBD	
						
	# addr = 0x5fc			rx_align90_dd_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	rx_align90_dd_cal_result_msb_ext_lane[2:0]	TBD	
	[4:2]	3'h0	r	rx_align90_dd_cal_result_msb_rd_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x600			rx_align90_dd_cal_11	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h6e	r/w	rx_align90_dd_cal_result_lsb_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x604			rx_align90_dd_cal_12	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	rx_align90_dd_cal_result_lsb_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x608			rx_align90_de_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_align90_de_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_align90_de_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_align90_de_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_align90_de_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_align90_de_cal_dir_inv_lane	TBD	
						
	# addr = 0x60c			rx_align90_de_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	rx_align90_de_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_align90_de_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	rx_align90_de_cal_setting_lane[12:11]	TBD	
						
	# addr = 0x610			rx_align90_de_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h24	r/w	rx_align90_de_cal_setting_lane[10:3]	TBD	
						
	# addr = 0x614			rx_align90_de_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	rx_align90_de_cal_setting_lane[2:0]	TBD	
	4	1'h0	r/w	rx_align90_de_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	rx_align90_de_cal_cal_en_ext_lane	TBD	
	2	1'h1	r/w	rx_align90_de_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r	rx_align90_de_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	rx_align90_de_cal_timeout_rd_lane	TBD	
						
	# addr = 0x618			rx_align90_de_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_align90_de_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h4	r/w	rx_align90_de_cal_val_max_msb_lane[2:0]	TBD	
	1	1'h0	r	rx_align90_de_cal_overflow_rd_lane	TBD	
	0	1'h0	r	rx_align90_de_cal_underflow_rd_lane	TBD	
						
	# addr = 0x61c			rx_align90_de_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_align90_de_cal_val_min_msb_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	rx_align90_de_cal_result_msb_ext_lane[2:0]	TBD	
	1	1'h0	r	rx_align90_de_cal_dummy_clk_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x620			rx_align90_de_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h6e	r/w	rx_align90_de_cal_val_max_lsb_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x624			rx_align90_de_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	rx_align90_de_cal_val_min_lsb_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x628			rx_align90_de_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h6e	r/w	rx_align90_de_cal_result_lsb_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x62c			rx_align90_de_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	rx_align90_de_cal_result_msb_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x630			rx_align90_de_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	rx_align90_de_cal_result_lsb_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x634			rx_align90_ee_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_align90_ee_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_align90_ee_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_align90_ee_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_align90_ee_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_align90_ee_cal_dir_inv_lane	TBD	
						
	# addr = 0x638			rx_align90_ee_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	rx_align90_ee_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_align90_ee_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	rx_align90_ee_cal_setting_lane[12:11]	TBD	
						
	# addr = 0x63c			rx_align90_ee_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h30	r/w	rx_align90_ee_cal_setting_lane[10:3]	TBD	
						
	# addr = 0x640			rx_align90_ee_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_align90_ee_cal_setting_lane[2:0]	TBD	
	4	1'h0	r/w	rx_align90_ee_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	rx_align90_ee_cal_cal_en_ext_lane	TBD	
	2	1'h1	r/w	rx_align90_ee_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r	rx_align90_ee_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	rx_align90_ee_cal_timeout_rd_lane	TBD	
						
	# addr = 0x644			rx_align90_ee_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_align90_ee_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h7	r/w	rx_align90_ee_cal_val_max_msb_lane[2:0]	TBD	
	1	1'h0	r	rx_align90_ee_cal_overflow_rd_lane	TBD	
	0	1'h0	r	rx_align90_ee_cal_underflow_rd_lane	TBD	
						
	# addr = 0x648			rx_align90_ee_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	rx_align90_ee_cal_val_min_msb_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	rx_align90_ee_cal_result_msb_ext_lane[2:0]	TBD	
	1	1'h0	r	rx_align90_ee_cal_dummy_clk_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x64c			rx_align90_ee_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h6e	r/w	rx_align90_ee_cal_val_max_lsb_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x650			rx_align90_ee_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	rx_align90_ee_cal_val_min_lsb_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x654			rx_align90_ee_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h6e	r/w	rx_align90_ee_cal_result_lsb_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x658			rx_align90_ee_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	rx_align90_ee_cal_result_msb_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x65c			rx_align90_ee_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	rx_align90_ee_cal_result_lsb_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x660			rx_dcc1_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_dcc1_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_dcc1_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_dcc1_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_dcc1_cal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	rx_dcc1_cal_dir_inv_lane	TBD	
						
	# addr = 0x664			rx_dcc1_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_dcc1_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_dcc1_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	rx_dcc1_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x668			rx_dcc1_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_dcc1_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	rx_dcc1_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	rx_dcc1_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	rx_dcc1_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x66c			rx_dcc1_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	rx_dcc1_cal_timeout_steps_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	rx_dcc1_cal_val_max_msb_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	rx_dcc1_cal_setting_lane[12:11]	TBD	
						
	# addr = 0x670			rx_dcc1_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h1c	r/w	rx_dcc1_cal_setting_lane[10:3]	TBD	
						
	# addr = 0x674			rx_dcc1_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_dcc1_cal_setting_lane[2:0]	TBD	
	4	1'h0	r/w	rx_dcc1_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	rx_dcc1_cal_cal_en_ext_lane	TBD	
	2	1'h1	r/w	rx_dcc1_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r	rx_dcc1_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	rx_dcc1_cal_timeout_rd_lane	TBD	
						
	# addr = 0x678			rx_dcc1_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	rx_dcc1_cal_val_min_msb_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_dcc1_cal_result_msb_ext_lane[2:0]	TBD	
	1	1'h0	r	rx_dcc1_cal_overflow_rd_lane	TBD	
	0	1'h0	r	rx_dcc1_cal_underflow_rd_lane	TBD	
						
	# addr = 0x67c			rx_dcc1_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h2f	r/w	rx_dcc1_cal_val_max_lsb_lane[5:0]	TBD	
	1	1'h0	r	rx_dcc1_cal_dummy_clk_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x680			rx_dcc1_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_dcc1_cal_val_min_lsb_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x684			rx_dcc1_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_dcc1_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x688			rx_dcc1_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	rx_dcc1_cal_result_msb_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x68c			rx_dcc1_cal_11	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	rx_dcc1_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x690			rx_dcc2_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_dcc2_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_dcc2_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_dcc2_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_dcc2_cal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	rx_dcc2_cal_dir_inv_lane	TBD	
						
	# addr = 0x694			rx_dcc2_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	rx_dcc2_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_dcc2_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	rx_dcc2_cal_setting_lane[12:11]	TBD	
						
	# addr = 0x698			rx_dcc2_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h1c	r/w	rx_dcc2_cal_setting_lane[10:3]	TBD	
						
	# addr = 0x69c			rx_dcc2_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_dcc2_cal_setting_lane[2:0]	TBD	
	4	1'h0	r/w	rx_dcc2_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	rx_dcc2_cal_cal_en_ext_lane	TBD	
	2	1'h1	r/w	rx_dcc2_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r	rx_dcc2_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	rx_dcc2_cal_timeout_rd_lane	TBD	
						
	# addr = 0x6a0			rx_dcc2_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_dcc2_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	rx_dcc2_cal_val_max_msb_lane[2:0]	TBD	
	1	1'h0	r	rx_dcc2_cal_overflow_rd_lane	TBD	
	0	1'h0	r	rx_dcc2_cal_underflow_rd_lane	TBD	
						
	# addr = 0x6a4			rx_dcc2_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	rx_dcc2_cal_val_min_msb_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_dcc2_cal_result_msb_ext_lane[2:0]	TBD	
	1	1'h0	r	rx_dcc2_cal_dummy_clk_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x6a8			rx_dcc2_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h2f	r/w	rx_dcc2_cal_val_max_lsb_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x6ac			rx_dcc2_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_dcc2_cal_val_min_lsb_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x6b0			rx_dcc2_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_dcc2_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x6b4			rx_dcc2_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	rx_dcc2_cal_result_msb_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x6b8			rx_dcc2_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	rx_dcc2_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x6bc			rx_dcc3_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_dcc3_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_dcc3_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_dcc3_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_dcc3_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_dcc3_cal_dir_inv_lane	TBD	
						
	# addr = 0x6c0			rx_dcc3_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	rx_dcc3_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_dcc3_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	rx_dcc3_cal_setting_lane[12:11]	TBD	
						
	# addr = 0x6c4			rx_dcc3_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h1c	r/w	rx_dcc3_cal_setting_lane[10:3]	TBD	
						
	# addr = 0x6c8			rx_dcc3_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_dcc3_cal_setting_lane[2:0]	TBD	
	4	1'h0	r/w	rx_dcc3_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	rx_dcc3_cal_cal_en_ext_lane	TBD	
	2	1'h1	r/w	rx_dcc3_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r	rx_dcc3_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	rx_dcc3_cal_timeout_rd_lane	TBD	
						
	# addr = 0x6cc			rx_dcc3_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_dcc3_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	rx_dcc3_cal_val_max_msb_lane[2:0]	TBD	
	1	1'h0	r	rx_dcc3_cal_overflow_rd_lane	TBD	
	0	1'h0	r	rx_dcc3_cal_underflow_rd_lane	TBD	
						
	# addr = 0x6d0			rx_dcc3_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	rx_dcc3_cal_val_min_msb_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_dcc3_cal_result_msb_ext_lane[2:0]	TBD	
	1	1'h0	r	rx_dcc3_cal_dummy_clk_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x6d4			rx_dcc3_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h2f	r/w	rx_dcc3_cal_val_max_lsb_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x6d8			rx_dcc3_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_dcc3_cal_val_min_lsb_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x6dc			rx_dcc3_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_dcc3_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x6e0			rx_dcc3_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	rx_dcc3_cal_result_msb_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x6e4			rx_dcc3_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	rx_dcc3_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x6e8			rx_dcc4_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_dcc4_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_dcc4_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_dcc4_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_dcc4_cal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	rx_dcc4_cal_dir_inv_lane	TBD	
						
	# addr = 0x6ec			rx_dcc4_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_dcc4_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_dcc4_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	rx_dcc4_cal_setting_lane[12:11]	TBD	
						
	# addr = 0x6f0			rx_dcc4_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h1c	r/w	rx_dcc4_cal_setting_lane[10:3]	TBD	
						
	# addr = 0x6f4			rx_dcc4_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_dcc4_cal_setting_lane[2:0]	TBD	
	4	1'h0	r/w	rx_dcc4_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	rx_dcc4_cal_cal_en_ext_lane	TBD	
	2	1'h1	r/w	rx_dcc4_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r	rx_dcc4_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	rx_dcc4_cal_timeout_rd_lane	TBD	
						
	# addr = 0x6f8			rx_dcc4_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_dcc4_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	rx_dcc4_cal_val_max_msb_lane[2:0]	TBD	
	1	1'h0	r	rx_dcc4_cal_overflow_rd_lane	TBD	
	0	1'h0	r	rx_dcc4_cal_underflow_rd_lane	TBD	
						
	# addr = 0x6fc			rx_dcc4_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	rx_dcc4_cal_val_min_msb_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_dcc4_cal_result_msb_ext_lane[2:0]	TBD	
	1	1'h0	r	rx_dcc4_cal_dummy_clk_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x700			rx_dcc4_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h2f	r/w	rx_dcc4_cal_val_max_lsb_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x704			rx_dcc4_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_dcc4_cal_val_min_lsb_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x708			rx_dcc4_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_dcc4_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x70c			rx_dcc4_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	rx_dcc4_cal_result_msb_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x710			rx_dcc4_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	rx_dcc4_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x714			rx_dcc5_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_dcc5_cal_single_en_lane	TBD	
	6	1'h0	r/w	rx_dcc5_cal_bypass_en_lane	TBD	
	[5:3]	3'h1	r/w	rx_dcc5_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h1	r/w	rx_dcc5_cal_dir_inv_lane	TBD	
	[1:0]	2'h0	r/w	rx_dcc5_cal_setting_lane[12:11]	TBD	
						
	# addr = 0x718			rx_dcc5_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	rx_dcc5_cal_setting_lane[10:3]	TBD	
						
	# addr = 0x71c			rx_dcc5_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_dcc5_cal_setting_lane[2:0]	TBD	
	4	1'h0	r/w	rx_dcc5_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	rx_dcc5_cal_cal_en_ext_lane	TBD	
	2	1'h0	r	rx_dcc5_cal_cal_done_rd_lane	TBD	
	1	1'h0	r	rx_dcc5_cal_timeout_rd_lane	TBD	
	0	1'h0	r	rx_dcc5_cal_overflow_rd_lane	TBD	
						
	# addr = 0x720			rx_dcc5_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_dcc5_cal_single_mode_stepsize_lane[2:0]	TBD	
	4	1'h0	r	rx_dcc5_cal_underflow_rd_lane	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x724			rx_dcc5_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h3f	r/w	rx_dcc5_cal_val_max_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x728			rx_dcc5_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7f	r/w	rx_dcc5_cal_val_min_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x72c			rx_dcc5_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	rx_dcc5_cal_result_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x730			rx_dcc5_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	rx_dcc5_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x734			tx_imp_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_imp_comn_ext_en_lane	TBD	
	6	1'h0	r/w	tx_imp_cmp_ctrl_ext_lane	TBD	
	5	1'h0	r/w	tx_imp_auto_zero_clk_ext_lane	TBD	
	4	1'h0	r	tx_imp_updn_rd_lane	TBD	
	3	1'h0	r/w	tx_imp_top_start_lane	TBD	
	[2:0]	3'h0	r/w	tx_imp_testbus_core_sel_lane[2:0]	TBD	
						
	# addr = 0x738			tx_imp_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	tx_imp_top_done_lane	TBD	
	[6:0]	0	r/w	RESERVED		
						
	# addr = 0x73c			tx_imp_n_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_n_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_imp_n_cal_bypass_en_lane	TBD	
	5	1'h0	r/w	tx_imp_n_cal_dir_inv_lane	TBD	
	[4:3]	2'h0	r/w	tx_imp_n_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_n_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x740			tx_imp_n_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_imp_n_cal_result_avg_en_lane	TBD	
	[6:4]	3'h6	r/w	tx_imp_n_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[3:1]	3'h2	r/w	tx_imp_n_cal_timeout_steps_lane[2:0]	TBD	
	0	1'h0	r/w	tx_imp_n_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x744			tx_imp_n_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	tx_imp_n_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x748			tx_imp_n_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	tx_imp_n_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r/w	tx_imp_n_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	tx_imp_n_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x74c			tx_imp_n_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_imp_n_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r	tx_imp_n_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_imp_n_cal_timeout_rd_lane	TBD	
						
	# addr = 0x750			tx_imp_n_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h20	r/w	tx_imp_n_cal_result_ext_lane[5:0]	TBD	
	1	1'h0	r	tx_imp_n_cal_overflow_rd_lane	TBD	
	0	1'h0	r	tx_imp_n_cal_underflow_rd_lane	TBD	
						
	# addr = 0x754			tx_imp_n_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	tx_imp_n_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x758			tx_imp_p_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_p_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_imp_p_cal_bypass_en_lane	TBD	
	5	1'h0	r/w	tx_imp_p_cal_dir_inv_lane	TBD	
	[4:3]	2'h0	r/w	tx_imp_p_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_p_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x75c			tx_imp_p_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_imp_p_cal_result_avg_en_lane	TBD	
	[6:4]	3'h2	r/w	tx_imp_p_cal_timeout_steps_lane[2:0]	TBD	
	3	1'h0	r/w	tx_imp_p_cal_timeout_chk_dis_lane	TBD	
	2	1'h0	r/w	tx_imp_p_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	tx_imp_p_cal_cal_en_ext_lane	TBD	
	0	1'h0	r	tx_imp_p_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x760			tx_imp_p_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	tx_imp_p_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r	tx_imp_p_cal_timeout_rd_lane	TBD	
	0	1'h0	r	tx_imp_p_cal_overflow_rd_lane	TBD	
						
	# addr = 0x764			tx_imp_p_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_imp_p_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r	tx_imp_p_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x768			tx_imp_p_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h20	r/w	tx_imp_p_cal_result_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x76c			tx_imp_p_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	tx_imp_p_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x770			pll_amp_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_amp_comn_ext_en_lane	TBD	
	6	1'h0	r/w	pll_amp_cmp_ctrl_ext_lane	TBD	
	5	1'h0	r	pll_amp_updn_rd_lane	TBD	
	4	1'h0	r/w	pll_amp_top_start_lane	TBD	
	3	1'h0	r/w	pll_amp_top_cont_start_lane	TBD	
	[2:0]	3'h0	r/w	pll_amp_testbus_core_sel_lane[2:0]	TBD	
						
	# addr = 0x774			pll_amp_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	pll_amp_top_done_lane	TBD	
	6	1'h0	r	pll_amp_top_cont_done_lane	TBD	
	[5:0]	0	r/w	RESERVED		
						
	# addr = 0x778			pll_amp_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_amp_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_amp_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_amp_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_amp_cal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	pll_amp_cal_dir_inv_lane	TBD	
						
	# addr = 0x77c			pll_amp_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_amp_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_amp_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_amp_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x780			pll_amp_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_amp_cal_toggle_times_lane[2:0]	TBD	
	4	1'h0	r/w	pll_amp_cal_result_avg_en_lane	TBD	
	[3:1]	3'h5	r/w	pll_amp_cal_timeout_steps_lane[2:0]	TBD	
	0	1'h0	r/w	pll_amp_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x784			pll_amp_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h5	r/w	pll_amp_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x788			pll_amp_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hff	r/w	pll_amp_cal_val_max_lane[7:0]	TBD	
						
	# addr = 0x78c			pll_amp_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	pll_amp_cal_val_min_lane[7:0]	TBD	
						
	# addr = 0x790			pll_amp_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_amp_cal_indv_ext_en_lane	TBD	
	6	1'h0	r/w	pll_amp_cal_cal_en_ext_lane	TBD	
	5	1'h0	r/w	pll_amp_cal_dummy_clk_ext_lane	TBD	
	4	1'h0	r	pll_amp_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	pll_amp_cal_timeout_rd_lane	TBD	
	2	1'h0	r	pll_amp_cal_overflow_rd_lane	TBD	
	1	1'h0	r	pll_amp_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x794			pll_amp_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4f	r/w	pll_amp_cal_result_ext_lane[7:0]	TBD	
						
	# addr = 0x798			pll_amp_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r	pll_amp_cal_result_rd_lane[7:0]	TBD	
						
	# addr = 0x79c			rx_sq_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_sq_comn_ext_en_lane	TBD	
	6	1'h0	r/w	rx_sq_cmp_ctrl_ext_lane	TBD	
	5	1'h0	r	rx_sq_updn_rd_lane	TBD	
	4	1'h0	r/w	rx_sq_top_start_lane	TBD	
	[3:1]	3'h0	r/w	rx_sq_testbus_core_sel_lane[2:0]	TBD	
	0	1'h0	r	rx_sq_top_done_lane	TBD	
						
	# addr = 0x7a0			sq_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	sq_cal_single_en_lane	TBD	
	6	1'h0	r/w	sq_cal_bypass_en_lane	TBD	
	5	1'h0	r/w	sq_cal_dir_inv_lane	TBD	
	[4:2]	3'h0	r/w	sq_cal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	sq_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	sq_cal_result_avg_en_lane	TBD	
						
	# addr = 0x7a4			sq_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	sq_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[5:3]	3'h2	r/w	sq_cal_toggle_times_lane[2:0]	TBD	
	[2:0]	3'h2	r/w	sq_cal_timeout_steps_lane[2:0]	TBD	
						
	# addr = 0x7a8			sq_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	sq_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x7ac			sq_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	sq_cal_timeout_chk_dis_lane	TBD	
	[6:1]	6'h1f	r/w	sq_cal_val_max_lane[5:0]	TBD	
	0	1'h0	r/w	sq_cal_indv_ext_en_lane	TBD	
						
	# addr = 0x7b0			sq_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	sq_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r/w	sq_cal_cal_en_ext_lane	TBD	
	0	1'h0	r	sq_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x7b4			sq_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	sq_cal_result_ext_lane[5:0]	TBD	
	1	1'h0	r	sq_cal_timeout_rd_lane	TBD	
	0	1'h0	r	sq_cal_overflow_rd_lane	TBD	
						
	# addr = 0x7b8			sq_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	sq_cal_underflow_rd_lane	TBD	
	[6:1]	6'h0	r	sq_cal_result_rd_lane[5:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x800			smplr_p1p3_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	smplr_p1p3_overflow_all_rd_lane	TBD	
	6	1'h0	r	smplr_p1p3_underflow_all_rd_lane	TBD	
	5	1'h0	r	smplr_p1p3_updn_rd_lane	TBD	
	4	1'h0	r/w	smplr_p1p3_top_start_lane	TBD	
	[3:1]	3'h0	r/w	smplr_p1p3_testbus_core_sel_lane[2:0]	TBD	
	0	1'h0	r	smplr_p1p3_top_done_lane	TBD	
						
	# addr = 0x804			smplr_d_top_p1_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	smplr_d_top_p1_cal_single_en_lane	TBD	
	6	1'h0	r/w	smplr_d_top_p1_cal_bypass_en_lane	TBD	
	5	1'h1	r/w	smplr_d_top_p1_cal_dir_inv_lane	TBD	
	[4:2]	3'h4	r/w	smplr_d_top_p1_cal_toggle_times_lane[2:0]	TBD	
	1	1'h1	r/w	smplr_d_top_p1_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	smplr_d_top_p1_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x808			smplr_d_top_p1_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	smplr_d_top_p1_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x80c			smplr_d_top_p1_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	smplr_d_top_p1_cal_timeout_steps_lane[2:0]	TBD	
	4	1'h0	r/w	smplr_d_top_p1_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	smplr_d_top_p1_cal_cal_en_ext_lane	TBD	
	2	1'h0	r	smplr_d_top_p1_cal_cal_done_rd_lane	TBD	
	1	1'h0	r	smplr_d_top_p1_cal_timeout_rd_lane	TBD	
	0	1'h0	r	smplr_d_top_p1_cal_overflow_rd_lane	TBD	
						
	# addr = 0x810			smplr_d_top_p1_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h1f	r/w	smplr_d_top_p1_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r	smplr_d_top_p1_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x814			smplr_d_top_p1_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	smplr_d_top_p1_cal_val_min_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x818			smplr_d_top_p1_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_top_p1_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x81c			smplr_d_mid_p1_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_mid_p1_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_mid_p1_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_mid_p1_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_mid_p1_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_mid_p1_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_mid_p1_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_mid_p1_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x820			smplr_d_mid_p1_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_mid_p1_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x824			smplr_d_bot_p1_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_bot_p1_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_bot_p1_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_bot_p1_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_bot_p1_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_bot_p1_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_bot_p1_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_bot_p1_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x828			smplr_d_bot_p1_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_bot_p1_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x82c			smplr_d_top_p3_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_top_p3_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_top_p3_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_top_p3_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_top_p3_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_top_p3_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_top_p3_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_top_p3_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x830			smplr_d_top_p3_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_top_p3_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x834			smplr_d_mid_p3_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_mid_p3_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_mid_p3_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_mid_p3_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_mid_p3_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_mid_p3_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_mid_p3_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_mid_p3_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x838			smplr_d_mid_p3_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_mid_p3_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x83c			smplr_d_bot_p3_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_bot_p3_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_bot_p3_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_bot_p3_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_bot_p3_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_bot_p3_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_bot_p3_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_bot_p3_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x840			smplr_d_bot_p3_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_bot_p3_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x844			smplr_s_top_p1_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_top_p1_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_top_p1_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_top_p1_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_top_p1_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_top_p1_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_top_p1_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_top_p1_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x848			smplr_s_top_p1_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_top_p1_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x84c			smplr_s_mid_p1_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_mid_p1_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_mid_p1_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_mid_p1_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_mid_p1_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_mid_p1_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_mid_p1_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_mid_p1_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x850			smplr_s_mid_p1_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_mid_p1_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x854			smplr_s_bot_p1_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_bot_p1_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_bot_p1_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_bot_p1_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_bot_p1_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_bot_p1_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_bot_p1_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_bot_p1_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x858			smplr_s_bot_p1_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_bot_p1_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x85c			smplr_s_top_p3_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_top_p3_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_top_p3_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_top_p3_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_top_p3_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_top_p3_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_top_p3_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_top_p3_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x860			smplr_s_top_p3_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_top_p3_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x864			smplr_s_mid_p3_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_mid_p3_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_mid_p3_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_mid_p3_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_mid_p3_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_mid_p3_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_mid_p3_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_mid_p3_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x868			smplr_s_mid_p3_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_mid_p3_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x86c			smplr_s_bot_p3_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_bot_p3_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_bot_p3_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_bot_p3_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_bot_p3_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_bot_p3_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_bot_p3_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_bot_p3_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x870			smplr_s_bot_p3_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_bot_p3_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x874			smplr_edge_p1_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_edge_p1_cal_bypass_en_lane	TBD	
	6	1'h1	r/w	smplr_edge_p1_cal_dir_inv_lane	TBD	
	5	1'h0	r/w	smplr_edge_p1_cal_val_max_pn_sign_lane	TBD	
	[4:0]	5'h1f	r/w	smplr_edge_p1_cal_val_max_pn_lane[4:0]	TBD	
						
	# addr = 0x878			smplr_edge_p1_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	smplr_edge_p1_cal_val_min_pn_sign_lane	TBD	
	[6:2]	5'h1f	r/w	smplr_edge_p1_cal_val_min_pn_lane[4:0]	TBD	
	1	1'h0	r/w	smplr_edge_p1_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	smplr_edge_p1_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x87c			smplr_edge_p1_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	smplr_edge_p1_cal_cal_done_rd_lane	TBD	
	6	1'h0	r	smplr_edge_p1_cal_timeout_rd_lane	TBD	
	5	1'h0	r	smplr_edge_p1_cal_overflow_rd_lane	TBD	
	4	1'h0	r	smplr_edge_p1_cal_underflow_rd_lane	TBD	
	3	1'h0	r	smplr_edge_p1_cal_result_pn_sign_rd_lane	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x880			smplr_edge_p1_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	smplr_edge_p1_cal_result_p_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x884			smplr_edge_p1_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	smplr_edge_p1_cal_result_n_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x888			smplr_edge_p3_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_edge_p3_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_edge_p3_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_edge_p3_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_edge_p3_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_edge_p3_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_edge_p3_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_edge_p3_cal_underflow_rd_lane	TBD	
	0	1'h0	r	smplr_edge_p3_cal_result_pn_sign_rd_lane	TBD	
						
	# addr = 0x88c			smplr_edge_p3_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	smplr_edge_p3_cal_result_p_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x890			smplr_edge_p3_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	smplr_edge_p3_cal_result_n_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x894			rx_eom_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_eom_comn_ext_en_lane	TBD	
	[6:5]	2'h0	r/w	rx_eom_cmp_ctrl_ext_lane[1:0]	TBD	
	4	1'h0	r/w	rx_eom_auto_zero_clk_ext_lane	TBD	
	[3:0]	4'h0	r/w	rx_eom_setting_ext_lane[12:9]	TBD	
						
	# addr = 0x898			rx_eom_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	rx_eom_setting_ext_lane[8:1]	TBD	
						
	# addr = 0x89c			rx_eom_2	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_eom_setting_ext_lane[0]	TBD	
	6	1'h0	r	rx_eom_updn_rd_lane	TBD	
	5	1'h0	r/w	rx_eom_top_start_lane	TBD	
	4	1'h0	r/w	rx_eom_top_cont_start_lane	TBD	
	[3:1]	3'h0	r/w	rx_eom_testbus_core_sel_lane[2:0]	TBD	
	0	1'h0	r	rx_eom_top_done_lane	TBD	
						
	# addr = 0x8a0			rx_eom_3	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	rx_eom_top_cont_done_lane	TBD	
	[6:0]	0	r/w	RESERVED		
						
	# addr = 0x8a4			rx_eom_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_eom_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_eom_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_eom_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	rx_eom_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_eom_dcc_cal_dir_inv_lane	TBD	
						
	# addr = 0x8a8			rx_eom_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	rx_eom_dcc_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h0	r/w	rx_eom_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[2:0]	3'h1	r/w	rx_eom_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0x8ac			rx_eom_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_eom_dcc_cal_bin_search_enable_lane	TBD	
	[6:5]	2'h0	r/w	rx_eom_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[4:2]	3'h0	r/w	rx_eom_dcc_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	rx_eom_dcc_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	rx_eom_dcc_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x8b0			rx_eom_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	rx_eom_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x8b4			rx_eom_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_eom_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h7	r/w	rx_eom_dcc_cal_timeout_steps_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	rx_eom_dcc_cal_setting_lane[12:11]	TBD	
						
	# addr = 0x8b8			rx_eom_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h89	r/w	rx_eom_dcc_cal_setting_lane[10:3]	TBD	
						
	# addr = 0x8bc			rx_eom_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_eom_dcc_cal_setting_lane[2:0]	TBD	
	4	1'h0	r/w	rx_eom_dcc_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	rx_eom_dcc_cal_cal_en_ext_lane	TBD	
	2	1'h0	r/w	rx_eom_dcc_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r	rx_eom_dcc_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	rx_eom_dcc_cal_timeout_rd_lane	TBD	
						
	# addr = 0x8c0			rx_eom_dcc_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h3f	r/w	rx_eom_dcc_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r	rx_eom_dcc_cal_overflow_rd_lane	TBD	
						
	# addr = 0x8c4			rx_eom_dcc_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7f	r/w	rx_eom_dcc_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r	rx_eom_dcc_cal_underflow_rd_lane	TBD	
						
	# addr = 0x8c8			rx_eom_dcc_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	rx_eom_dcc_cal_result_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x8cc			rx_eom_dcc_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	rx_eom_dcc_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x8d0			rx_eom_pi_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_eom_pi_cal_single_en_lane	TBD	
	6	1'h0	r/w	rx_eom_pi_cal_bypass_en_lane	TBD	
	[5:4]	2'h2	r/w	rx_eom_pi_cal_cmp_ctrl_lane[1:0]	TBD	
	3	1'h1	r/w	rx_eom_pi_cal_dir_inv_lane	TBD	
	[2:0]	3'h0	r/w	rx_eom_pi_cal_single_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0x8d4			rx_eom_pi_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	rx_eom_pi_cal_toggle_times_lane[2:0]	TBD	
	4	1'h1	r/w	rx_eom_pi_cal_result_avg_en_lane	TBD	
	[3:0]	4'hf	r/w	rx_eom_pi_cal_val_max_lane[10:7]	TBD	
						
	# addr = 0x8d8			rx_eom_pi_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7f	r/w	rx_eom_pi_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r/w	rx_eom_pi_cal_val_min_lane[10]	TBD	
						
	# addr = 0x8dc			rx_eom_pi_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	rx_eom_pi_cal_val_min_lane[9:2]	TBD	
						
	# addr = 0x8e0			rx_eom_pi_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	rx_eom_pi_cal_val_min_lane[1:0]	TBD	
	[5:0]	6'h9	r/w	rx_eom_pi_cal_setting_lane[12:7]	TBD	
						
	# addr = 0x8e4			rx_eom_pi_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h14	r/w	rx_eom_pi_cal_setting_lane[6:0]	TBD	
	0	1'h0	r/w	rx_eom_pi_cal_indv_ext_en_lane	TBD	
						
	# addr = 0x8e8			rx_eom_pi_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_eom_pi_cal_cal_en_ext_lane	TBD	
	6	1'h0	r/w	rx_eom_pi_cal_dummy_clk_ext_lane	TBD	
	[5:0]	6'h20	r/w	rx_eom_pi_cal_result_ext_lane[10:5]	TBD	
						
	# addr = 0x8ec			rx_eom_pi_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	rx_eom_pi_cal_result_ext_lane[4:0]	TBD	
	2	1'h0	r	rx_eom_pi_cal_cal_done_rd_lane	TBD	
	1	1'h0	r	rx_eom_pi_cal_timeout_rd_lane	TBD	
	0	1'h0	r	rx_eom_pi_cal_overflow_rd_lane	TBD	
						
	# addr = 0x8f0			rx_eom_pi_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	rx_eom_pi_cal_underflow_rd_lane	TBD	
	[6:0]	7'h0	r	rx_eom_pi_cal_result_rd_lane[10:4]	TBD	
						
	# addr = 0x8f4			rx_eom_pi_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r	rx_eom_pi_cal_result_rd_lane[3:0]	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x8f8			rx_eom_align90_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_eom_align90_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_eom_align90_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_eom_align90_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	rx_eom_align90_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_eom_align90_cal_dir_inv_lane	TBD	
						
	# addr = 0x8fc			rx_eom_align90_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h3	r/w	rx_eom_align90_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h0	r/w	rx_eom_align90_cal_single_mode_stepsize_lane[2:0]	TBD	
	[2:0]	3'h1	r/w	rx_eom_align90_cal_cont_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0x900			rx_eom_align90_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_eom_align90_cal_toggle_times_lane[2:0]	TBD	
	4	1'h0	r/w	rx_eom_align90_cal_result_avg_en_lane	TBD	
	[3:1]	3'h7	r/w	rx_eom_align90_cal_val_max_msb_lane[2:0]	TBD	
	0	1'h0	r/w	rx_eom_align90_cal_setting_lane[12]	TBD	
						
	# addr = 0x904			rx_eom_align90_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h49	r/w	rx_eom_align90_cal_setting_lane[11:4]	TBD	
						
	# addr = 0x908			rx_eom_align90_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h4	r/w	rx_eom_align90_cal_setting_lane[3:0]	TBD	
	3	1'h0	r/w	rx_eom_align90_cal_indv_ext_en_lane	TBD	
	2	1'h0	r/w	rx_eom_align90_cal_cal_en_ext_lane	TBD	
	1	1'h0	r/w	rx_eom_align90_cal_dummy_clk_ext_lane	TBD	
	0	1'h0	r	rx_eom_align90_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x90c			rx_eom_align90_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	rx_eom_align90_cal_val_min_msb_lane[2:0]	TBD	
	[4:2]	3'h7	r/w	rx_eom_align90_cal_result_msb_ext_lane[2:0]	TBD	
	1	1'h0	r	rx_eom_align90_cal_timeout_rd_lane	TBD	
	0	1'h0	r	rx_eom_align90_cal_overflow_rd_lane	TBD	
						
	# addr = 0x910			rx_eom_align90_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h6e	r/w	rx_eom_align90_cal_val_max_lsb_lane[6:0]	TBD	
	0	1'h0	r	rx_eom_align90_cal_underflow_rd_lane	TBD	
						
	# addr = 0x914			rx_eom_align90_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	rx_eom_align90_cal_val_min_lsb_lane[6:0]	TBD	
	0	1'h0	r	rx_eom_align90_cal_dummy_clk_rd_lane	TBD	
						
	# addr = 0x918			rx_eom_align90_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h5e	r/w	rx_eom_align90_cal_result_lsb_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x91c			rx_eom_align90_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	rx_eom_align90_cal_result_msb_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x920			rx_eom_align90_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	rx_eom_align90_cal_result_lsb_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x924			pll_dcc_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_dcc_comn_ext_en_lane	TBD	
	6	1'h0	r/w	pll_dcc_cmp_ctrl_ext_lane	TBD	
	5	1'h0	r/w	pll_dcc_auto_zero_clk_ext_lane	TBD	
	4	1'h0	r	pll_dcc_updn_rd_lane	TBD	
	3	1'h0	r/w	pll_dcc_top_start_lane	TBD	
	2	1'h0	r/w	pll_dcc_top_cont_start_lane	TBD	
	1	1'h0	r	pll_dcc_top_done_lane	TBD	
	0	1'h0	r	pll_dcc_top_cont_done_lane	TBD	
						
	# addr = 0x928			pll_dcc_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_dcc_testbus_core_sel_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x92c			pll_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_dcc_cal_dir_inv_lane	TBD	
						
	# addr = 0x930			pll_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
						
	# addr = 0x934			pll_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	pll_dcc_cal_toggle_times_lane[2:0]	TBD	
	4	1'h0	r/w	pll_dcc_cal_result_avg_en_lane	TBD	
	[3:1]	3'h1	r/w	pll_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	0	1'h0	r/w	pll_dcc_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x938			pll_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	pll_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x93c			pll_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	pll_dcc_cal_timeout_steps_lane[2:0]	TBD	
	4	1'h0	r/w	pll_dcc_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	pll_dcc_cal_cal_en_ext_lane	TBD	
	2	1'h0	r/w	pll_dcc_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r/w	pll_dcc_cal_result_msb_ext_lane	TBD	
	0	1'h0	r/w	pll_dcc_cal_result_lsb_ext_lane	TBD	
						
	# addr = 0x940			pll_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h1f	r/w	pll_dcc_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r	pll_dcc_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	pll_dcc_cal_timeout_rd_lane	TBD	
						
	# addr = 0x944			pll_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	pll_dcc_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r	pll_dcc_cal_overflow_rd_lane	TBD	
	0	1'h0	r	pll_dcc_cal_underflow_rd_lane	TBD	
						
	# addr = 0x948			pll_dcc_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	pll_dcc_cal_result_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x94c			pll_dcc_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	pll_dcc_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1000			dfe_p1_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_d_bot_p1_lane[5:0]	F0 Control For P1 Bot Data Samplers. No Sign
						
	# addr = 0x1004			dfe_p1_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_d_mid_p1_lane[5:0]	F0 Control For P1 Mid Data Samplers. No Sign
						
	# addr = 0x1008			dfe_p1_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_d_top_p1_lane[5:0]	F0 Control For P1 Top Data Samplers. No Sign
						
	# addr = 0x100c			dfe_p1_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_s_bot_p1_lane[5:0]	F0 Control For P1 Bot Slicer Samplers. No Sign
						
	# addr = 0x1010			dfe_p1_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_s_mid_p1_lane[5:0]	F0 Control For P1 Mid Slicer Samplers. No Sign
						
	# addr = 0x1014			dfe_p1_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_s_top_p1_lane[5:0]	F0 Control For P1 Top Slicer Samplers. No Sign
						
	# addr = 0x1018			dfe_p1_reg6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_d_bot_p1_lane[6:0]	F2 Control For P1 Bot Data Samplers. MSB Is Sign
						
	# addr = 0x101c			dfe_p1_reg7		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_d_mid_p1_lane[6:0]	F2 Control For P1 Mid Data Samplers. MSB Is Sign
						
	# addr = 0x1020			dfe_p1_reg8		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_d_top_p1_lane[6:0]	F2 Control For P1 Top Data Samplers. MSB Is Sign
						
	# addr = 0x1024			dfe_p1_reg9		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_s_bot_p1_lane[6:0]	F2 Control For P1 Bot Slicer Samplers. MSB Is Sign
						
	# addr = 0x1028			dfe_p1_reg10		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_s_mid_p1_lane[6:0]	F2 Control For P1 Mid Slicer Samplers. MSB Is Sign
						
	# addr = 0x102c			dfe_p1_reg11		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_s_top_p1_lane[6:0]	F2 Control For P1 Top Slicer Samplers. MSB Is Sign
						
	# addr = 0x1030			dfe_p1_reg12		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_d_bot_p1_lane[5:0]	F3 Control For P1 Bot Data Samplers. [5] Is Sign
						
	# addr = 0x1034			dfe_p1_reg13		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_d_mid_p1_lane[5:0]	F3 Control For P1 Mid Data Samplers. [5] Is Sign
						
	# addr = 0x1038			dfe_p1_reg14		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_d_top_p1_lane[5:0]	F3 Control For P1 Top Data Samplers. [5] Is Sign
						
	# addr = 0x103c			dfe_p1_reg15		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_s_bot_p1_lane[5:0]	F3 Control For P1 Bot Slicer Samplers. [5] Is Sign
						
	# addr = 0x1040			dfe_p1_reg16		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_s_mid_p1_lane[5:0]	F3 Control For P1 Mid Slicer Samplers. [5] Is Sign
						
	# addr = 0x1044			dfe_p1_reg17		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_s_top_p1_lane[5:0]	F3 Control For P1 Top Slicer Samplers. [5] Is Sign
						
	# addr = 0x1048			dfe_p1_reg18		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_d_bot_p1_lane[5:0]	F4 Control For P1 Bot Data Samplers. [5] Is Sign
						
	# addr = 0x104c			dfe_p1_reg19		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_d_mid_p1_lane[5:0]	F4 Control For P1 Mid Data Samplers. [5] Is Sign
						
	# addr = 0x1050			dfe_p1_reg20		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_d_top_p1_lane[5:0]	F4 Control For P1 Top Data Samplers. [5] Is Sign
						
	# addr = 0x1054			dfe_p1_reg21		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_s_bot_p1_lane[5:0]	F4 Control For P1 Bot Slicer Samplers. [5] Is Sign
						
	# addr = 0x1058			dfe_p1_reg22		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_s_mid_p1_lane[5:0]	F4 Control For P1 Mid Slicer Samplers. [5] Is Sign
						
	# addr = 0x105c			dfe_p1_reg23		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_s_top_p1_lane[5:0]	F4 Control For P1 Top Slicer Samplers. [5] Is Sign
						
	# addr = 0x1060			dfe_p1_reg24		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f5_bot_p1_lane[5:0]	P1 F5 Magnitude Control. This Tap Is Controlled By The Output Of P1 Bot Samplers 	
						
	# addr = 0x1064			dfe_p1_reg25		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f5_sign_p1_lane	Sign For P1 F5. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f5_mid_p1_lane[5:0]	P1 F5 Magnitude Control. This Tap Is Controlled By The Output Of P1 Mid Samplers 	
						
	# addr = 0x1068			dfe_p1_reg26		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f5_top_p1_lane[5:0]	P1 F5 Magnitude Control. This Tap Is Controlled By The Output Of P1 Top Samplers 	
						
	# addr = 0x106c			dfe_p1_reg27		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f6_bot_p1_lane[5:0]	P1 F6 Magnitude Control. This Tap Is Controlled By The Output Of P1 Bot Samplers 	
						
	# addr = 0x1070			dfe_p1_reg28		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f6_sign_p1_lane	Sign For P1 F6. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f6_mid_p1_lane[5:0]	P1 F6 Magnitude Control. This Tap Is Controlled By The Output Of P1 Mid Samplers 	
						
	# addr = 0x1074			dfe_p1_reg29		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f6_top_p1_lane[5:0]	P1 F6 Magnitude Control. This Tap Is Controlled By The Output Of P1 Top Samplers 	
						
	# addr = 0x1078			dfe_p1_reg30		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f7_bot_p1_lane[5:0]	P1 F7 Magnitude Control. This Tap Is Controlled By The Output Of P1 Bot Samplers 	
						
	# addr = 0x107c			dfe_p1_reg31		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f7_sign_p1_lane	Sign For P1 F7. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f7_mid_p1_lane[5:0]	P1 F7 Magnitude Control. This Tap Is Controlled By The Output Of P1 Mid Samplers 	
						
	# addr = 0x1080			dfe_p1_reg32		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f7_top_p1_lane[5:0]	P1 F7 Magnitude Control. This Tap Is Controlled By The Output Of P1 Top Samplers 	
						
	# addr = 0x1084			dfe_p1_reg33		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f8_bot_p1_lane[5:0]	P1 F8 Magnitude Control. This Tap Is Controlled By The Output Of P1 Bot Samplers 	
						
	# addr = 0x1088			dfe_p1_reg34		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f8_sign_p1_lane	Sign For P1 F8. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f8_mid_p1_lane[5:0]	P1 F8 Magnitude Control. This Tap Is Controlled By The Output Of P1 Mid Samplers 	
						
	# addr = 0x108c			dfe_p1_reg35		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f8_top_p1_lane[5:0]	P1 F8 Magnitude Control. This Tap Is Controlled By The Output Of P1 Top Samplers 	
						
	# addr = 0x1090			dfe_p1_reg36		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f9_lsb_p1_lane[4:0]	P1 F9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x1094			dfe_p1_reg37		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f9_sign_p1_lane	Sign For P1 F9. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f9_msb_p1_lane[4:0]	P1 F9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x1098			dfe_p1_reg38		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f10_lsb_p1_lane[4:0]	P1 F10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x109c			dfe_p1_reg39		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f10_sign_p1_lane	Sign For P1 F10. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f10_msb_p1_lane[4:0]	P1 F10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x10a0			dfe_p1_reg40		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f11_sign_p1_lane	Sign For P1 F11. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f11_p1_lane[4:0]	P1 F11 Magnitude Control	
						
	# addr = 0x10a4			dfe_p1_reg41		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f12_lsb_p1_lane[4:0]	P1 F12 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x10a8			dfe_p1_reg42		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f12_sign_p1_lane	Sign For P1 F12. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f12_msb_p1_lane[4:0]	P1 F12 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x10ac			dfe_p1_reg43		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f13_sign_p1_lane	Sign For P1 F13. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f13_p1_lane[4:0]	P1 F13 Magnitude Control	
						
	# addr = 0x10b0			dfe_p1_reg44		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f14_lsb_p1_lane[4:0]	P1 F14 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x10b4			dfe_p1_reg45		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f14_sign_p1_lane	Sign For P1 F14. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f14_msb_p1_lane[4:0]	P1 F14 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x10b8			dfe_p1_reg46		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f15_sign_p1_lane	Sign For P1 F15. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f15_p1_lane[4:0]	P1 F15 Magnitude Control	
						
	# addr = 0x10bc			dfe_p1_reg47		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f16_lsb_p1_lane[4:0]	P1 F16 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x10c0			dfe_p1_reg48		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f16_sign_p1_lane	Sign For P1 F16. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f16_msb_p1_lane[4:0]	P1 F16 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x10c4			dfe_p1_reg49		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f17_sign_p1_lane	Sign For P1 F17. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f17_p1_lane[4:0]	P1 F17 Magnitude Control	
						
	# addr = 0x10c8			dfe_p1_reg50		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f18_lsb_p1_lane[4:0]	P1 F18 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x10cc			dfe_p1_reg51		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f18_sign_p1_lane	Sign For P1 F18. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f18_msb_p1_lane[4:0]	P1 F18 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x10d0			dfe_p1_reg52		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f19_sign_p1_lane	Sign For P1 F19. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f19_p1_lane[4:0]	P1 F19 Magnitude Control	
						
	# addr = 0x10d4			dfe_p1_reg53		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f20_lsb_p1_lane[4:0]	P1 F20 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x10d8			dfe_p1_reg54		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f20_sign_p1_lane	Sign For P1 F20. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f20_msb_p1_lane[4:0]	P1 F20 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x10dc			dfe_p1_reg55		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f21_sign_p1_lane	Sign For P1 F21. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f21_p1_lane[4:0]	P1 F21 Magnitude Control	
						
	# addr = 0x10e0			dfe_p1_reg56		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f22_sign_p1_lane	Sign For P1 F22. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f22_p1_lane[4:0]	P1 F22 Magnitude Control	
						
	# addr = 0x10e4			dfe_p1_reg57		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f23_sign_p1_lane	Sign For P1 F23. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f23_p1_lane[3:0]	P1 F23 Magnitude Control	
						
	# addr = 0x10e8			dfe_p1_reg58		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f24_sign_p1_lane	Sign For P1 F24. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f24_p1_lane[3:0]	P1 F24 Magnitude Control	
						
	# addr = 0x10ec			dfe_p1_reg59		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f25_sign_p1_lane	Sign For P1 F25. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f25_p1_lane[3:0]	P1 F25 Magnitude Control	
						
	# addr = 0x10f0			dfe_p1_reg60		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f26_sign_p1_lane	Sign For P1 F26. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f26_p1_lane[3:0]	P1 F26 Magnitude Control	
						
	# addr = 0x10f4			dfe_p1_reg61		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f27_sign_p1_lane	Sign For P1 F27. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f27_p1_lane[3:0]	P1 F27 Magnitude Control	
						
	# addr = 0x10f8			dfe_p1_reg62		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f28_sign_p1_lane	Sign For P1 F28. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f28_p1_lane[3:0]	P1 F28 Magnitude Control	
						
	# addr = 0x10fc			dfe_p1_reg63		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f29_sign_p1_lane	Sign For P1 F29. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f29_p1_lane[3:0]	P1 F29 Magnitude Control	
						
	# addr = 0x1100			dfe_p1_reg64		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f30_sign_p1_lane	Sign For P1 F30. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f30_p1_lane[3:0]	P1 F30 Magnitude Control	
						
	# addr = 0x1104			dfe_p1_reg65		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_bot_d_p1_lane[3:0]	Scale The Weighting Of F2 In Each P1 Data Sampler Controlled By The Output Of P3 Bot Data Sampler	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1108			dfe_p1_reg66		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_bot_s_p1_lane[3:0]	Scale The Weighting Of F2 In Each P1 Slicer Sampler Controlled By The Output Of P3 Bot Slicer Sampler.	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x110c			dfe_p1_reg67		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_top_d_p1_lane[3:0]	Scale The Weighting Of F2 In Each P1 Data Sampler Controlled By The Output Of P3 Top Data Sampler.	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1110			dfe_p1_reg68		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_top_s_p1_lane[3:0]	Scale The Weighting Of F2 In Each P1 Slicer Sampler Controlled By The Output Of P3 Top Slicer Sampler.	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1114			dfe_p1_reg69		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_bot_p1_lane[4:0]	N Side Vref Control For Bot P1 Sampler	
						
	# addr = 0x1118			dfe_p1_reg70		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_bot_p1_lane	Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_bot_p1_lane[4:0]	P Side Vref Control For Bot P1 Sampler	
						
	# addr = 0x111c			dfe_p1_reg71		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_mid_p1_lane[4:0]	N Side Vref Control For Mid P1 Sampler	
						
	# addr = 0x1120			dfe_p1_reg72		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_mid_p1_lane	Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_mid_p1_lane[4:0]	P Side Vref Control For Mid P1 Sampler	
						
	# addr = 0x1124			dfe_p1_reg73		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_top_p1_lane[4:0]	N Side Vref Control For Top P1 Sampler	
						
	# addr = 0x1128			dfe_p1_reg74		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_top_p1_lane	Sign Control Of Vref For Top P1 Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_top_p1_lane[4:0]	P Side Vref Control For Top P1 Sampler	
						
	# addr = 0x112c			dfe_p1_reg75		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_bot_p1_lane[5:0]	Offset Control For P1 Bot Data Samplers. [5] Is Sign	
						
	# addr = 0x1130			dfe_p1_reg76		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_mid_p1_lane[5:0]	Offset Control For P1 Mid Data Samplers. [5] Is Sign	
						
	# addr = 0x1134			dfe_p1_reg77		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_top_p1_lane[5:0]	Offset Control For P1 Top Data Samplers. [5] Is Sign	
						
	# addr = 0x1138			dfe_p1_reg78		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_bot_p1_lane[5:0]	Offset Control For P1 Bot Slicer Samplers. [5] Is Sign	
						
	# addr = 0x113c			dfe_p1_reg79		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_mid_p1_lane[5:0]	Offset Control For P1 Mid Slicer Samplers. [5] Is Sign	
						
	# addr = 0x1140			dfe_p1_reg80		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_top_p1_lane[5:0]	Offset Control For P1 Top Slicer Samplers. [5] Is Sign	
						
	# addr = 0x1144			dfe_p1_reg81		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	ofst_edge_neg_p1_lane[4:0]	N Side Offset Control For P1 Edge Sampler	
						
	# addr = 0x1148			dfe_p1_reg82		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	ofst_edge_sign_p1_lane	Offset Sign Control For P1 Edge Sampler	
	[4:0]	5'h00	r/w	ofst_edge_pos_p1_lane[4:0]	P Side Offset Control For P1 Edge Sampler	
						
	# addr = 0x114c			dfe_p1_reg83		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	ctle_current1_sel_pre_lane[3:0]	Select CTLE First Stage Pre Branch Current	
					Control It The Same As CTLE_RL1_SEL_PRE[3:0] To Keep Common Mode Constant	
						
	# addr = 0x1400			dfe_p2_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_d_bot_p2_lane[5:0]	F0 Control For P2 Bot Data Samplers. No Sign
						
	# addr = 0x1404			dfe_p2_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_d_mid_p2_lane[5:0]	F0 Control For P2 Mid Data Samplers. No Sign
						
	# addr = 0x1408			dfe_p2_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_d_top_p2_lane[5:0]	F0 Control For P2 Top Data Samplers. No Sign
						
	# addr = 0x140c			dfe_p2_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_s_bot_p2_lane[5:0]	F0 Control For P2 Bot Slicer Samplers. No Sign
						
	# addr = 0x1410			dfe_p2_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_s_mid_p2_lane[5:0]	F0 Control For P2 Mid Slicer Samplers. No Sign
						
	# addr = 0x1414			dfe_p2_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_s_top_p2_lane[5:0]	F0 Control For P2 Top Slicer Samplers. No Sign
						
	# addr = 0x1418			dfe_p2_reg6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_d_bot_p2_lane[6:0]	F2 Control For P2 Bot Data Samplers. MSB Is Sign
						
	# addr = 0x141c			dfe_p2_reg7		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_d_mid_p2_lane[6:0]	F2 Control For P2 Mid Data Samplers. MSB Is Sign
						
	# addr = 0x1420			dfe_p2_reg8		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_d_top_p2_lane[6:0]	F2 Control For P2 Top Data Samplers. MSB Is Sign
						
	# addr = 0x1424			dfe_p2_reg9		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_s_bot_p2_lane[6:0]	F2 Control For P2 Bot Slicer Samplers. MSB Is Sign
						
	# addr = 0x1428			dfe_p2_reg10		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_s_mid_p2_lane[6:0]	F2 Control For P2 Mid Slicer Samplers. MSB Is Sign
						
	# addr = 0x142c			dfe_p2_reg11		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_s_top_p2_lane[6:0]	F2 Control For P2 Top Slicer Samplers. MSB Is Sign
						
	# addr = 0x1430			dfe_p2_reg12		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_d_bot_p2_lane[5:0]	F3 Control For P2 Bot Data Samplers. [5] Is Sign
						
	# addr = 0x1434			dfe_p2_reg13		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_d_mid_p2_lane[5:0]	F3 Control For P2 Mid Data Samplers. [5] Is Sign
						
	# addr = 0x1438			dfe_p2_reg14		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_d_top_p2_lane[5:0]	F3 Control For P2 Top Data Samplers. [5] Is Sign
						
	# addr = 0x143c			dfe_p2_reg15		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_s_bot_p2_lane[5:0]	F3 Control For P2 Bot Slicer Samplers. [5] Is Sign
						
	# addr = 0x1440			dfe_p2_reg16		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_s_mid_p2_lane[5:0]	F3 Control For P2 Mid Slicer Samplers. [5] Is Sign
						
	# addr = 0x1444			dfe_p2_reg17		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_s_top_p2_lane[5:0]	F3 Control For P2 Top Slicer Samplers. [5] Is Sign
						
	# addr = 0x1448			dfe_p2_reg18		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_d_bot_p2_lane[5:0]	F4 Control For P2 Bot Data Samplers. [5] Is Sign
						
	# addr = 0x144c			dfe_p2_reg19		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_d_mid_p2_lane[5:0]	F4 Control For P2 Mid Data Samplers. [5] Is Sign
						
	# addr = 0x1450			dfe_p2_reg20		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_d_top_p2_lane[5:0]	F4 Control For P2 Top Data Samplers. [5] Is Sign
						
	# addr = 0x1454			dfe_p2_reg21		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_s_bot_p2_lane[5:0]	F4 Control For P2 Bot Slicer Samplers. [5] Is Sign
						
	# addr = 0x1458			dfe_p2_reg22		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_s_mid_p2_lane[5:0]	F4 Control For P2 Mid Slicer Samplers. [5] Is Sign
						
	# addr = 0x145c			dfe_p2_reg23		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_s_top_p2_lane[5:0]	F4 Control For P2 Top Slicer Samplers. [5] Is Sign
						
	# addr = 0x1460			dfe_p2_reg24		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f5_bot_p2_lane[5:0]	P2 F5 Magnitude Control. This Tap Is Controlled By The Output Of P2 Bot Samplers 	
						
	# addr = 0x1464			dfe_p2_reg25		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f5_sign_p2_lane	Sign For P2 F5. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f5_mid_p2_lane[5:0]	P2 F5 Magnitude Control. This Tap Is Controlled By The Output Of P2 Mid Samplers 	
						
	# addr = 0x1468			dfe_p2_reg26		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f5_top_p2_lane[5:0]	P2 F5 Magnitude Control. This Tap Is Controlled By The Output Of P2 Top Samplers 	
						
	# addr = 0x146c			dfe_p2_reg27		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f6_bot_p2_lane[5:0]	P2 F6 Magnitude Control. This Tap Is Controlled By The Output Of P2 Bot Samplers 	
						
	# addr = 0x1470			dfe_p2_reg28		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f6_sign_p2_lane	Sign For P2 F6. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f6_mid_p2_lane[5:0]	P2 F6 Magnitude Control. This Tap Is Controlled By The Output Of P2 Mid Samplers 	
						
	# addr = 0x1474			dfe_p2_reg29		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f6_top_p2_lane[5:0]	P2 F6 Magnitude Control. This Tap Is Controlled By The Output Of P2 Top Samplers 	
						
	# addr = 0x1478			dfe_p2_reg30		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f7_bot_p2_lane[5:0]	P2 F7 Magnitude Control. This Tap Is Controlled By The Output Of P2 Bot Samplers 	
						
	# addr = 0x147c			dfe_p2_reg31		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f7_sign_p2_lane	Sign For P2 F7. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f7_mid_p2_lane[5:0]	P2 F7 Magnitude Control. This Tap Is Controlled By The Output Of P2 Mid Samplers 	
						
	# addr = 0x1480			dfe_p2_reg32		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f7_top_p2_lane[5:0]	P2 F7 Magnitude Control. This Tap Is Controlled By The Output Of P2 Top Samplers 	
						
	# addr = 0x1484			dfe_p2_reg33		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f8_bot_p2_lane[5:0]	P2 F8 Magnitude Control. This Tap Is Controlled By The Output Of P2 Bot Samplers 	
						
	# addr = 0x1488			dfe_p2_reg34		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f8_sign_p2_lane	Sign For P2 F8. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f8_mid_p2_lane[5:0]	P2 F8 Magnitude Control. This Tap Is Controlled By The Output Of P2 Mid Samplers 	
						
	# addr = 0x148c			dfe_p2_reg35		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f8_top_p2_lane[5:0]	P2 F8 Magnitude Control. This Tap Is Controlled By The Output Of P2 Top Samplers 	
						
	# addr = 0x1490			dfe_p2_reg36		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f9_lsb_p2_lane[4:0]	P2 F9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x1494			dfe_p2_reg37		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f9_sign_p2_lane	Sign For P2 F9. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f9_msb_p2_lane[4:0]	P2 F9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x1498			dfe_p2_reg38		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f10_lsb_p2_lane[4:0]	P2 F10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x149c			dfe_p2_reg39		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f10_sign_p2_lane	Sign For P2 F10. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f10_msb_p2_lane[4:0]	P2 F10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x14a0			dfe_p2_reg40		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f11_sign_p2_lane	Sign For P2 F11. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f11_p2_lane[4:0]	P2 F11 Magnitude Control	
						
	# addr = 0x14a4			dfe_p2_reg41		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f12_lsb_p2_lane[4:0]	P2 F12 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x14a8			dfe_p2_reg42		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f12_sign_p2_lane	Sign For P2 F12. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f12_msb_p2_lane[4:0]	P2 F12 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x14ac			dfe_p2_reg43		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f13_sign_p2_lane	Sign For P2 F13. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f13_p2_lane[4:0]	P2 F13 Magnitude Control	
						
	# addr = 0x14b0			dfe_p2_reg44		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f14_lsb_p2_lane[4:0]	P2 F14 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x14b4			dfe_p2_reg45		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f14_sign_p2_lane	Sign For P2 F14. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f14_msb_p2_lane[4:0]	P2 F14 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x14b8			dfe_p2_reg46		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f15_sign_p2_lane	Sign For P2 F15. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f15_p2_lane[4:0]	P2 F15 Magnitude Control	
						
	# addr = 0x14bc			dfe_p2_reg47		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f16_lsb_p2_lane[4:0]	P2 F16 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x14c0			dfe_p2_reg48		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f16_sign_p2_lane	Sign For P2 F16. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f16_msb_p2_lane[4:0]	P2 F16 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x14c4			dfe_p2_reg49		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f17_sign_p2_lane	Sign For P2 F17. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f17_p2_lane[4:0]	P2 F17 Magnitude Control	
						
	# addr = 0x14c8			dfe_p2_reg50		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f18_lsb_p2_lane[4:0]	P2 F18 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x14cc			dfe_p2_reg51		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f18_sign_p2_lane	Sign For P2 F18. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f18_msb_p2_lane[4:0]	P2 F18 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x14d0			dfe_p2_reg52		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f19_sign_p2_lane	Sign For P2 F19. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f19_p2_lane[4:0]	P2 F19 Magnitude Control	
						
	# addr = 0x14d4			dfe_p2_reg53		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f20_lsb_p2_lane[4:0]	P2 F20 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x14d8			dfe_p2_reg54		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f20_sign_p2_lane	Sign For P2 F20. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f20_msb_p2_lane[4:0]	P2 F20 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x14dc			dfe_p2_reg55		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f21_sign_p2_lane	Sign For P2 F21. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f21_p2_lane[4:0]	P2 F21 Magnitude Control	
						
	# addr = 0x14e0			dfe_p2_reg56		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f22_sign_p2_lane	Sign For P2 F22. 0: Positive. 1: Negative	
	[4:0]	5'h0	r/w	dfe_f22_p2_lane[4:0]	P2 F22 Magnitude Control	
						
	# addr = 0x14e4			dfe_p2_reg57		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f23_sign_p2_lane	Sign For P2 F23. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f23_p2_lane[3:0]	P2 F23 Magnitude Control	
						
	# addr = 0x14e8			dfe_p2_reg58		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f24_sign_p2_lane	Sign For P2 F24. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f24_p2_lane[3:0]	P2 F24 Magnitude Control	
						
	# addr = 0x14ec			dfe_p2_reg59		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f25_sign_p2_lane	Sign For P2 F25. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f25_p2_lane[3:0]	P2 F25 Magnitude Control	
						
	# addr = 0x14f0			dfe_p2_reg60		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f26_sign_p2_lane	Sign For P2 F26. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f26_p2_lane[3:0]	P2 F26 Magnitude Control	
						
	# addr = 0x14f4			dfe_p2_reg61		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f27_sign_p2_lane	Sign For P2 F27. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f27_p2_lane[3:0]	P2 F27 Magnitude Control	
						
	# addr = 0x14f8			dfe_p2_reg62		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f28_sign_p2_lane	Sign For P2 F28. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f28_p2_lane[3:0]	P2 F28 Magnitude Control	
						
	# addr = 0x14fc			dfe_p2_reg63		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f29_sign_p2_lane	Sign For P2 F29. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f29_p2_lane[3:0]	P2 F29 Magnitude Control	
						
	# addr = 0x1500			dfe_p2_reg64		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f30_sign_p2_lane	Sign For P2 F30. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f30_p2_lane[3:0]	P2 F30 Magnitude Control	
						
	# addr = 0x1504			dfe_p2_reg65		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_bot_d_p2_lane[3:0]	Scale The Weighting Of F2 In Each P2 Data Sampler Controlled By The Output Of P3 Bot Data Sampler	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1508			dfe_p2_reg66		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_bot_s_p2_lane[3:0]	Scale The Weighting Of F2 In Each P2 Slicer Sampler Controlled By The Output Of P3 Bot Slicer Sampler.	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x150c			dfe_p2_reg67		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_top_d_p2_lane[3:0]	Scale The Weighting Of F2 In Each P2 Data Sampler Controlled By The Output Of P3 Top Data Sampler.	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1510			dfe_p2_reg68		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_top_s_p2_lane[3:0]	Scale The Weighting Of F2 In Each P2 Slicer Sampler Controlled By The Output Of P3 Top Slicer Sampler.	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1514			dfe_p2_reg69		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_bot_p2_lane[4:0]	N Side Vref Control For Bot P2 Sampler	
						
	# addr = 0x1518			dfe_p2_reg70		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_bot_p2_lane	Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_bot_p2_lane[4:0]	P Side Vref Control For Bot P2 Sampler	
						
	# addr = 0x151c			dfe_p2_reg71		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_mid_p2_lane[4:0]	N Side Vref Control For Mid P2 Sampler	
						
	# addr = 0x1520			dfe_p2_reg72		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_mid_p2_lane	Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_mid_p2_lane[4:0]	P Side Vref Control For Mid P2 Sampler	
						
	# addr = 0x1524			dfe_p2_reg73		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_top_p2_lane[4:0]	N Side Vref Control For Top P2 Sampler	
						
	# addr = 0x1528			dfe_p2_reg74		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_top_p2_lane	Sign Control Of Vref For Top P2 Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_top_p2_lane[4:0]	P Side Vref Control For Top P2 Sampler	
						
	# addr = 0x152c			dfe_p2_reg75		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_bot_p2_lane[5:0]	Offset Control For P2 Bot Data Samplers. [5] Is Sign	
						
	# addr = 0x1530			dfe_p2_reg76		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_mid_p2_lane[5:0]	Offset Control For P2 Mid Data Samplers. [5] Is Sign	
						
	# addr = 0x1534			dfe_p2_reg77		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_top_p2_lane[5:0]	Offset Control For P2 Top Data Samplers. [5] Is Sign	
						
	# addr = 0x1538			dfe_p2_reg78		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_bot_p2_lane[5:0]	Offset Control For P2 Bot Slicer Samplers. [5] Is Sign	
						
	# addr = 0x153c			dfe_p2_reg79		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_mid_p2_lane[5:0]	Offset Control For P2 Mid Slicer Samplers. [5] Is Sign	
						
	# addr = 0x1540			dfe_p2_reg80		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_top_p2_lane[5:0]	Offset Control For P2 Top Slicer Samplers. [5] Is Sign	
						
	# addr = 0x1544			dfe_p2_reg81		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	ofst_edge_neg_p2_lane[4:0]	N Side Offset Control For P2 Edge Sampler	
						
	# addr = 0x1548			dfe_p2_reg82		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	ofst_edge_sign_p2_lane	Offset Sign Control For P2 Edge Sampler	
	[4:0]	5'h00	r/w	ofst_edge_pos_p2_lane[4:0]	P Side Offset Control For P2 Edge Sampler	
						
	# addr = 0x154c			dfe_p2_reg83		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	ctle_rl1_sel_pre_lane[3:0]	Select CTLE First Stage Pre Branch Load Resistor	
					Control It The Same As CTLE_CURRENT1_SEL_PRE[3:0] To Keep Common Mode Constant	
						
	# addr = 0x1800			dfe_p3_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_d_bot_p3_lane[5:0]	F0 Control For P3 Bot Data Samplers. No Sign
						
	# addr = 0x1804			dfe_p3_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_d_mid_p3_lane[5:0]	F0 Control For P3 Mid Data Samplers. No Sign
						
	# addr = 0x1808			dfe_p3_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_d_top_p3_lane[5:0]	F0 Control For P3 Top Data Samplers. No Sign
						
	# addr = 0x180c			dfe_p3_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_s_bot_p3_lane[5:0]	F0 Control For P3 Bot Slicer Samplers. No Sign
						
	# addr = 0x1810			dfe_p3_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_s_mid_p3_lane[5:0]	F0 Control For P3 Mid Slicer Samplers. No Sign
						
	# addr = 0x1814			dfe_p3_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_s_top_p3_lane[5:0]	F0 Control For P3 Top Slicer Samplers. No Sign
						
	# addr = 0x1818			dfe_p3_reg6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_d_bot_p3_lane[6:0]	F2 Control For P3 Bot Data Samplers. MSB Is Sign
						
	# addr = 0x181c			dfe_p3_reg7		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_d_mid_p3_lane[6:0]	F2 Control For P3 Mid Data Samplers. MSB Is Sign
						
	# addr = 0x1820			dfe_p3_reg8		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_d_top_p3_lane[6:0]	F2 Control For P3 Top Data Samplers. MSB Is Sign
						
	# addr = 0x1824			dfe_p3_reg9		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_s_bot_p3_lane[6:0]	F2 Control For P3 Bot Slicer Samplers. MSB Is Sign
						
	# addr = 0x1828			dfe_p3_reg10		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_s_mid_p3_lane[6:0]	F2 Control For P3 Mid Slicer Samplers. MSB Is Sign
						
	# addr = 0x182c			dfe_p3_reg11		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_s_top_p3_lane[6:0]	F2 Control For P3 Top Slicer Samplers. MSB Is Sign
						
	# addr = 0x1830			dfe_p3_reg12		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_d_bot_p3_lane[5:0]	F3 Control For P3 Bot Data Samplers. [5] Is Sign
						
	# addr = 0x1834			dfe_p3_reg13		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_d_mid_p3_lane[5:0]	F3 Control For P3 Mid Data Samplers. [5] Is Sign
						
	# addr = 0x1838			dfe_p3_reg14		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_d_top_p3_lane[5:0]	F3 Control For P3 Top Data Samplers. [5] Is Sign
						
	# addr = 0x183c			dfe_p3_reg15		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_s_bot_p3_lane[5:0]	F3 Control For P3 Bot Slicer Samplers. [5] Is Sign
						
	# addr = 0x1840			dfe_p3_reg16		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_s_mid_p3_lane[5:0]	F3 Control For P3 Mid Slicer Samplers. [5] Is Sign
						
	# addr = 0x1844			dfe_p3_reg17		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_s_top_p3_lane[5:0]	F3 Control For P3 Top Slicer Samplers. [5] Is Sign
						
	# addr = 0x1848			dfe_p3_reg18		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_d_bot_p3_lane[5:0]	F4 Control For P3 Bot Data Samplers. [5] Is Sign
						
	# addr = 0x184c			dfe_p3_reg19		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_d_mid_p3_lane[5:0]	F4 Control For P3 Mid Data Samplers. [5] Is Sign
						
	# addr = 0x1850			dfe_p3_reg20		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_d_top_p3_lane[5:0]	F4 Control For P3 Top Data Samplers. [5] Is Sign
						
	# addr = 0x1854			dfe_p3_reg21		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_s_bot_p3_lane[5:0]	F4 Control For P3 Bot Slicer Samplers. [5] Is Sign
						
	# addr = 0x1858			dfe_p3_reg22		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_s_mid_p3_lane[5:0]	F4 Control For P3 Mid Slicer Samplers. [5] Is Sign
						
	# addr = 0x185c			dfe_p3_reg23		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_s_top_p3_lane[5:0]	F4 Control For P3 Top Slicer Samplers. [5] Is Sign
						
	# addr = 0x1860			dfe_p3_reg24		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f5_bot_p3_lane[5:0]	P3 F5 Magnitude Control. This Tap Is Controlled By The Output Of P3 Bot Samplers 	
						
	# addr = 0x1864			dfe_p3_reg25		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f5_sign_p3_lane	Sign For P3 F5. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f5_mid_p3_lane[5:0]	P3 F5 Magnitude Control. This Tap Is Controlled By The Output Of P3 Mid Samplers 	
						
	# addr = 0x1868			dfe_p3_reg26		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f5_top_p3_lane[5:0]	P3 F5 Magnitude Control. This Tap Is Controlled By The Output Of P3 Top Samplers 	
						
	# addr = 0x186c			dfe_p3_reg27		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f6_bot_p3_lane[5:0]	P3 F6 Magnitude Control. This Tap Is Controlled By The Output Of P3 Bot Samplers 	
						
	# addr = 0x1870			dfe_p3_reg28		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f6_sign_p3_lane	Sign For P3 F6. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f6_mid_p3_lane[5:0]	P3 F6 Magnitude Control. This Tap Is Controlled By The Output Of P3 Mid Samplers 	
						
	# addr = 0x1874			dfe_p3_reg29		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f6_top_p3_lane[5:0]	P3 F6 Magnitude Control. This Tap Is Controlled By The Output Of P3 Top Samplers 	
						
	# addr = 0x1878			dfe_p3_reg30		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f7_bot_p3_lane[5:0]	P3 F7 Magnitude Control. This Tap Is Controlled By The Output Of P3 Bot Samplers 	
						
	# addr = 0x187c			dfe_p3_reg31		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f7_sign_p3_lane	Sign For P3 F7. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f7_mid_p3_lane[5:0]	P3 F7 Magnitude Control. This Tap Is Controlled By The Output Of P3 Mid Samplers 	
						
	# addr = 0x1880			dfe_p3_reg32		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f7_top_p3_lane[5:0]	P3 F7 Magnitude Control. This Tap Is Controlled By The Output Of P3 Top Samplers 	
						
	# addr = 0x1884			dfe_p3_reg33		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f8_bot_p3_lane[5:0]	P3 F8 Magnitude Control. This Tap Is Controlled By The Output Of P3 Bot Samplers 	
						
	# addr = 0x1888			dfe_p3_reg34		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f8_sign_p3_lane	Sign For P3 F8. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f8_mid_p3_lane[5:0]	P3 F8 Magnitude Control. This Tap Is Controlled By The Output Of P3 Mid Samplers 	
						
	# addr = 0x188c			dfe_p3_reg35		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f8_top_p3_lane[5:0]	P3 F8 Magnitude Control. This Tap Is Controlled By The Output Of P3 Top Samplers 	
						
	# addr = 0x1890			dfe_p3_reg36		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f9_lsb_p3_lane[4:0]	P3 F9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x1894			dfe_p3_reg37		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f9_sign_p3_lane	Sign For P3 F9. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f9_msb_p3_lane[4:0]	P3 F9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x1898			dfe_p3_reg38		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f10_lsb_p3_lane[4:0]	P3 F10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x189c			dfe_p3_reg39		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f10_sign_p3_lane	Sign For P3 F10. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f10_msb_p3_lane[4:0]	P3 F10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x18a0			dfe_p3_reg40		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f11_sign_p3_lane	Sign For P3 F11. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f11_p3_lane[4:0]	P3 F11 Magnitude Control	
						
	# addr = 0x18a4			dfe_p3_reg41		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f12_lsb_p3_lane[4:0]	P3 F12 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x18a8			dfe_p3_reg42		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f12_sign_p3_lane	Sign For P3 F12. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f12_msb_p3_lane[4:0]	P3 F12 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x18ac			dfe_p3_reg43		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f13_sign_p3_lane	Sign For P3 F13. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f13_p3_lane[4:0]	P3 F13 Magnitude Control	
						
	# addr = 0x18b0			dfe_p3_reg44		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f14_lsb_p3_lane[4:0]	P3 F14 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x18b4			dfe_p3_reg45		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f14_sign_p3_lane	Sign For P3 F14. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f14_msb_p3_lane[4:0]	P3 F14 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x18b8			dfe_p3_reg46		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f15_sign_p3_lane	Sign For P3 F15. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f15_p3_lane[4:0]	P3 F15 Magnitude Control	
						
	# addr = 0x18bc			dfe_p3_reg47		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f16_lsb_p3_lane[4:0]	P3 F16 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x18c0			dfe_p3_reg48		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f16_sign_p3_lane	Sign For P3 F16. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f16_msb_p3_lane[4:0]	P3 F16 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x18c4			dfe_p3_reg49		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f17_sign_p3_lane	Sign For P3 F17. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f17_p3_lane[4:0]	P3 F17 Magnitude Control	
						
	# addr = 0x18c8			dfe_p3_reg50		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f18_lsb_p3_lane[4:0]	P3 F18 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x18cc			dfe_p3_reg51		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f18_sign_p3_lane	Sign For P3 F18. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f18_msb_p3_lane[4:0]	P3 F18 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x18d0			dfe_p3_reg52		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f19_sign_p3_lane	Sign For P3 F19. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f19_p3_lane[4:0]	P3 F19 Magnitude Control	
						
	# addr = 0x18d4			dfe_p3_reg53		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f20_lsb_p3_lane[4:0]	P3 F20 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x18d8			dfe_p3_reg54		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f20_sign_p3_lane	Sign For P3 F20. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f20_msb_p3_lane[4:0]	P3 F20 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x18dc			dfe_p3_reg55		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f21_sign_p3_lane	Sign For P3 F21. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f21_p3_lane[4:0]	P3 F21 Magnitude Control	
						
	# addr = 0x18e0			dfe_p3_reg56		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f22_sign_p3_lane	Sign For P3 F22. 0: Positive. 1: Negative	
	[4:0]	5'h0	r/w	dfe_f22_p3_lane[4:0]	P3 F22 Magnitude Control	
						
	# addr = 0x18e4			dfe_p3_reg57		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f23_sign_p3_lane	Sign For P3 F23. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f23_p3_lane[3:0]	P3 F23 Magnitude Control	
						
	# addr = 0x18e8			dfe_p3_reg58		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f24_sign_p3_lane	Sign For P3 F24. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f24_p3_lane[3:0]	P3 F24 Magnitude Control	
						
	# addr = 0x18ec			dfe_p3_reg59		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f25_sign_p3_lane	Sign For P3 F25. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f25_p3_lane[3:0]	P3 F25 Magnitude Control	
						
	# addr = 0x18f0			dfe_p3_reg60		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f26_sign_p3_lane	Sign For P3 F26. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f26_p3_lane[3:0]	P3 F26 Magnitude Control	
						
	# addr = 0x18f4			dfe_p3_reg61		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f27_sign_p3_lane	Sign For P3 F27. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f27_p3_lane[3:0]	P3 F27 Magnitude Control	
						
	# addr = 0x18f8			dfe_p3_reg62		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f28_sign_p3_lane	Sign For P3 F28. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f28_p3_lane[3:0]	P3 F28 Magnitude Control	
						
	# addr = 0x18fc			dfe_p3_reg63		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f29_sign_p3_lane	Sign For P3 F29. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f29_p3_lane[3:0]	P3 F29 Magnitude Control	
						
	# addr = 0x1900			dfe_p3_reg64		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f30_sign_p3_lane	Sign For P3 F30. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f30_p3_lane[3:0]	P3 F30 Magnitude Control	
						
	# addr = 0x1904			dfe_p3_reg65		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_bot_d_p3_lane[3:0]	Scale The Weighting Of F2 In Each P3 Data Sampler Controlled By The Output Of P3 Bot Data Sampler	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1908			dfe_p3_reg66		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_bot_s_p3_lane[3:0]	Scale The Weighting Of F2 In Each P3 Slicer Sampler Controlled By The Output Of P3 Bot Slicer Sampler.	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x190c			dfe_p3_reg67		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_top_d_p3_lane[3:0]	Scale The Weighting Of F2 In Each P3 Data Sampler Controlled By The Output Of P3 Top Data Sampler.	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1910			dfe_p3_reg68		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_top_s_p3_lane[3:0]	Scale The Weighting Of F2 In Each P3 Slicer Sampler Controlled By The Output Of P3 Top Slicer Sampler.	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1914			dfe_p3_reg69		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_bot_p3_lane[4:0]	N Side Vref Control For Bot P3 Sampler	
						
	# addr = 0x1918			dfe_p3_reg70		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_bot_p3_lane	Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_bot_p3_lane[4:0]	P Side Vref Control For Bot P3 Sampler	
						
	# addr = 0x191c			dfe_p3_reg71		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_mid_p3_lane[4:0]	N Side Vref Control For Mid P3 Sampler	
						
	# addr = 0x1920			dfe_p3_reg72		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_mid_p3_lane	Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_mid_p3_lane[4:0]	P Side Vref Control For Mid P3 Sampler	
						
	# addr = 0x1924			dfe_p3_reg73		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_top_p3_lane[4:0]	N Side Vref Control For Top P3 Sampler	
						
	# addr = 0x1928			dfe_p3_reg74		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_top_p3_lane	Sign Control Of Vref For Top P3 Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_top_p3_lane[4:0]	P Side Vref Control For Top P3 Sampler	
						
	# addr = 0x192c			dfe_p3_reg75		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_bot_p3_lane[5:0]	Offset Control For P3 Bot Data Samplers. [5] Is Sign	
						
	# addr = 0x1930			dfe_p3_reg76		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_mid_p3_lane[5:0]	Offset Control For P3 Mid Data Samplers. [5] Is Sign	
						
	# addr = 0x1934			dfe_p3_reg77		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_top_p3_lane[5:0]	Offset Control For P3 Top Data Samplers. [5] Is Sign	
						
	# addr = 0x1938			dfe_p3_reg78		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_bot_p3_lane[5:0]	Offset Control For P3 Bot Slicer Samplers. [5] Is Sign	
						
	# addr = 0x193c			dfe_p3_reg79		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_mid_p3_lane[5:0]	Offset Control For P3 Mid Slicer Samplers. [5] Is Sign	
						
	# addr = 0x1940			dfe_p3_reg80		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_top_p3_lane[5:0]	Offset Control For P3 Top Slicer Samplers. [5] Is Sign	
						
	# addr = 0x1944			dfe_p3_reg81		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	ofst_edge_neg_p3_lane[4:0]	N Side Offset Control For P3 Edge Sampler	
						
	# addr = 0x1948			dfe_p3_reg82		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	ofst_edge_sign_p3_lane	Offset Sign Control For P3 Edge Sampler	
	[4:0]	5'h00	r/w	ofst_edge_pos_p3_lane[4:0]	P Side Offset Control For P3 Edge Sampler	
						
	# addr = 0x194c			dfe_p3_reg83		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	ctle_current1_sel_post_lane[3:0]	Select CTLE First Stage Post Branch Current	
					Control It The Same As CTLE_RL1_SEL_POST[3:0] To Keep Common Mode Constant	
						
	# addr = 0x1c00			dfe_p4_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_d_bot_p4_lane[5:0]	F0 Control For P4 Bot Data Samplers. No Sign
						
	# addr = 0x1c04			dfe_p4_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_d_mid_p4_lane[5:0]	F0 Control For P4 Mid Data Samplers. No Sign
						
	# addr = 0x1c08			dfe_p4_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_d_top_p4_lane[5:0]	F0 Control For P4 Top Data Samplers. No Sign
						
	# addr = 0x1c0c			dfe_p4_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_s_bot_p4_lane[5:0]	F0 Control For P4 Bot Slicer Samplers. No Sign
						
	# addr = 0x1c10			dfe_p4_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_s_mid_p4_lane[5:0]	F0 Control For P4 Mid Slicer Samplers. No Sign
						
	# addr = 0x1c14			dfe_p4_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f0_s_top_p4_lane[5:0]	F0 Control For P4 Top Slicer Samplers. No Sign
						
	# addr = 0x1c18			dfe_p4_reg6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_d_bot_p4_lane[6:0]	F2 Control For P4 Bot Data Samplers. MSB Is Sign
						
	# addr = 0x1c1c			dfe_p4_reg7		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_d_mid_p4_lane[6:0]	F2 Control For P4 Mid Data Samplers. MSB Is Sign
						
	# addr = 0x1c20			dfe_p4_reg8		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_d_top_p4_lane[6:0]	F2 Control For P4 Top Data Samplers. MSB Is Sign
						
	# addr = 0x1c24			dfe_p4_reg9		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_s_bot_p4_lane[6:0]	F2 Control For P4 Bot Slicer Samplers. MSB Is Sign
						
	# addr = 0x1c28			dfe_p4_reg10		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_s_mid_p4_lane[6:0]	F2 Control For P4 Mid Slicer Samplers. MSB Is Sign
						
	# addr = 0x1c2c			dfe_p4_reg11		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	7'h00	r/w	dfe_f2_s_top_p4_lane[6:0]	F2 Control For P4 Top Slicer Samplers. MSB Is Sign
						
	# addr = 0x1c30			dfe_p4_reg12		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_d_bot_p4_lane[5:0]	F3 Control For P4 Bot Data Samplers. [5] Is Sign
						
	# addr = 0x1c34			dfe_p4_reg13		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_d_mid_p4_lane[5:0]	F3 Control For P4 Mid Data Samplers. [5] Is Sign
						
	# addr = 0x1c38			dfe_p4_reg14		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_d_top_p4_lane[5:0]	F3 Control For P4 Top Data Samplers. [5] Is Sign
						
	# addr = 0x1c3c			dfe_p4_reg15		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_s_bot_p4_lane[5:0]	F3 Control For P4 Bot Slicer Samplers. [5] Is Sign
						
	# addr = 0x1c40			dfe_p4_reg16		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_s_mid_p4_lane[5:0]	F3 Control For P4 Mid Slicer Samplers. [5] Is Sign
						
	# addr = 0x1c44			dfe_p4_reg17		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_s_top_p4_lane[5:0]	F3 Control For P4 Top Slicer Samplers. [5] Is Sign
						
	# addr = 0x1c48			dfe_p4_reg18		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_d_bot_p4_lane[5:0]	F4 Control For P4 Bot Data Samplers. [5] Is Sign
						
	# addr = 0x1c4c			dfe_p4_reg19		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_d_mid_p4_lane[5:0]	F4 Control For P4 Mid Data Samplers. [5] Is Sign
						
	# addr = 0x1c50			dfe_p4_reg20		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_d_top_p4_lane[5:0]	F4 Control For P4 Top Data Samplers. [5] Is Sign
						
	# addr = 0x1c54			dfe_p4_reg21		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_s_bot_p4_lane[5:0]	F4 Control For P4 Bot Slicer Samplers. [5] Is Sign
						
	# addr = 0x1c58			dfe_p4_reg22		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_s_mid_p4_lane[5:0]	F4 Control For P4 Mid Slicer Samplers. [5] Is Sign
						
	# addr = 0x1c5c			dfe_p4_reg23		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_s_top_p4_lane[5:0]	F4 Control For P4 Top Slicer Samplers. [5] Is Sign
						
	# addr = 0x1c60			dfe_p4_reg24		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f5_bot_p4_lane[5:0]	P4 F5 Magnitude Control. This Tap Is Controlled By The Output Of P4 Bot Samplers 	
						
	# addr = 0x1c64			dfe_p4_reg25		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f5_sign_p4_lane	Sign For P4 F5. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f5_mid_p4_lane[5:0]	P4 F5 Magnitude Control. This Tap Is Controlled By The Output Of P4 Mid Samplers 	
						
	# addr = 0x1c68			dfe_p4_reg26		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f5_top_p4_lane[5:0]	P4 F5 Magnitude Control. This Tap Is Controlled By The Output Of P4 Top Samplers 	
						
	# addr = 0x1c6c			dfe_p4_reg27		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f6_bot_p4_lane[5:0]	P4 F6 Magnitude Control. This Tap Is Controlled By The Output Of P4 Bot Samplers 	
						
	# addr = 0x1c70			dfe_p4_reg28		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f6_sign_p4_lane	Sign For P4 F6. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f6_mid_p4_lane[5:0]	P4 F6 Magnitude Control. This Tap Is Controlled By The Output Of P4 Mid Samplers 	
						
	# addr = 0x1c74			dfe_p4_reg29		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f6_top_p4_lane[5:0]	P4 F6 Magnitude Control. This Tap Is Controlled By The Output Of P4 Top Samplers 	
						
	# addr = 0x1c78			dfe_p4_reg30		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f7_bot_p4_lane[5:0]	P4 F7 Magnitude Control. This Tap Is Controlled By The Output Of P4 Bot Samplers 	
						
	# addr = 0x1c7c			dfe_p4_reg31		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f7_sign_p4_lane	Sign For P4 F7. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f7_mid_p4_lane[5:0]	P4 F7 Magnitude Control. This Tap Is Controlled By The Output Of P4 Mid Samplers 	
						
	# addr = 0x1c80			dfe_p4_reg32		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f7_top_p4_lane[5:0]	P4 F7 Magnitude Control. This Tap Is Controlled By The Output Of P4 Top Samplers 	
						
	# addr = 0x1c84			dfe_p4_reg33		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f8_bot_p4_lane[5:0]	P4 F8 Magnitude Control. This Tap Is Controlled By The Output Of P4 Bot Samplers 	
						
	# addr = 0x1c88			dfe_p4_reg34		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f8_sign_p4_lane	Sign For P4 F8. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f8_mid_p4_lane[5:0]	P4 F8 Magnitude Control. This Tap Is Controlled By The Output Of P4 Mid Samplers 	
						
	# addr = 0x1c8c			dfe_p4_reg35		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f8_top_p4_lane[5:0]	P4 F8 Magnitude Control. This Tap Is Controlled By The Output Of P4 Top Samplers 	
						
	# addr = 0x1c90			dfe_p4_reg36		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f9_lsb_p4_lane[4:0]	P4 F9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x1c94			dfe_p4_reg37		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f9_sign_p4_lane	Sign For P4 F9. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f9_msb_p4_lane[4:0]	P4 F9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x1c98			dfe_p4_reg38		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f10_lsb_p4_lane[4:0]	P4 F10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x1c9c			dfe_p4_reg39		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f10_sign_p4_lane	Sign For P4 F10. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f10_msb_p4_lane[4:0]	P4 F10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x1ca0			dfe_p4_reg40		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f11_sign_p4_lane	Sign For P4 F11. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f11_p4_lane[4:0]	P4 F11 Magnitude Control	
						
	# addr = 0x1ca4			dfe_p4_reg41		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f12_lsb_p4_lane[4:0]	P4 F12 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x1ca8			dfe_p4_reg42		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f12_sign_p4_lane	Sign For P4 F12. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f12_msb_p4_lane[4:0]	P4 F12 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x1cac			dfe_p4_reg43		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f13_sign_p4_lane	Sign For P4 F13. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f13_p4_lane[4:0]	P4 F13 Magnitude Control	
						
	# addr = 0x1cb0			dfe_p4_reg44		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f14_lsb_p4_lane[4:0]	P4 F14 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x1cb4			dfe_p4_reg45		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f14_sign_p4_lane	Sign For P4 F14. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f14_msb_p4_lane[4:0]	P4 F14 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x1cb8			dfe_p4_reg46		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f15_sign_p4_lane	Sign For P4 F15. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f15_p4_lane[4:0]	P4 F15 Magnitude Control	
						
	# addr = 0x1cbc			dfe_p4_reg47		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f16_lsb_p4_lane[4:0]	P4 F16 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x1cc0			dfe_p4_reg48		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f16_sign_p4_lane	Sign For P4 F16. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f16_msb_p4_lane[4:0]	P4 F16 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x1cc4			dfe_p4_reg49		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f17_sign_p4_lane	Sign For P4 F17. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f17_p4_lane[4:0]	P4 F17 Magnitude Control	
						
	# addr = 0x1cc8			dfe_p4_reg50		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f18_lsb_p4_lane[4:0]	P4 F18 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x1ccc			dfe_p4_reg51		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f18_sign_p4_lane	Sign For P4 F18. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f18_msb_p4_lane[4:0]	P4 F18 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x1cd0			dfe_p4_reg52		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f19_sign_p4_lane	Sign For P4 F19. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f19_p4_lane[4:0]	P4 F19 Magnitude Control	
						
	# addr = 0x1cd4			dfe_p4_reg53		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f20_lsb_p4_lane[4:0]	P4 F20 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x1cd8			dfe_p4_reg54		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f20_sign_p4_lane	Sign For P4 F20. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f20_msb_p4_lane[4:0]	P4 F20 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x1cdc			dfe_p4_reg55		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f21_sign_p4_lane	Sign For P4 F21. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f21_p4_lane[4:0]	P4 F21 Magnitude Control	
						
	# addr = 0x1ce0			dfe_p4_reg56		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f22_sign_p4_lane	Sign For P4 F22. 0: Positive. 1: Negative	
	[4:0]	5'h0	r/w	dfe_f22_p4_lane[4:0]	P4 F22 Magnitude Control	
						
	# addr = 0x1ce4			dfe_p4_reg57		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f23_sign_p4_lane	Sign For P4 F23. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f23_p4_lane[3:0]	P4 F23 Magnitude Control	
						
	# addr = 0x1ce8			dfe_p4_reg58		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f24_sign_p4_lane	Sign For P4 F24. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f24_p4_lane[3:0]	P4 F24 Magnitude Control	
						
	# addr = 0x1cec			dfe_p4_reg59		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f25_sign_p4_lane	Sign For P4 F25. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f25_p4_lane[3:0]	P4 F25 Magnitude Control	
						
	# addr = 0x1cf0			dfe_p4_reg60		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f26_sign_p4_lane	Sign For P4 F26. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f26_p4_lane[3:0]	P4 F26 Magnitude Control	
						
	# addr = 0x1cf4			dfe_p4_reg61		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f27_sign_p4_lane	Sign For P4 F27. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f27_p4_lane[3:0]	P4 F27 Magnitude Control	
						
	# addr = 0x1cf8			dfe_p4_reg62		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f28_sign_p4_lane	Sign For P4 F28. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f28_p4_lane[3:0]	P4 F28 Magnitude Control	
						
	# addr = 0x1cfc			dfe_p4_reg63		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f29_sign_p4_lane	Sign For P4 F29. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f29_p4_lane[3:0]	P4 F29 Magnitude Control	
						
	# addr = 0x1d00			dfe_p4_reg64		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f30_sign_p4_lane	Sign For P4 F30. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f30_p4_lane[3:0]	P4 F30 Magnitude Control	
						
	# addr = 0x1d04			dfe_p4_reg65		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_bot_d_p4_lane[3:0]	Scale The Weighting Of F2 In Each P4 Data Sampler Controlled By The Output Of P4 Bot Data Sampler	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1d08			dfe_p4_reg66		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_bot_s_p4_lane[3:0]	Scale The Weighting Of F2 In Each P4 Slicer Sampler Controlled By The Output Of P4 Bot Slicer Sampler.	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1d0c			dfe_p4_reg67		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_top_d_p4_lane[3:0]	Scale The Weighting Of F2 In Each P4 Data Sampler Controlled By The Output Of P4 Top Data Sampler.	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1d10			dfe_p4_reg68		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	f2_tune_top_s_p4_lane[3:0]	Scale The Weighting Of F2 In Each P4 Slicer Sampler Controlled By The Output Of P4 Top Slicer Sampler.	
					LSB Not Used. Bigger Code Means Bigger Scaling	
						
	# addr = 0x1d14			dfe_p4_reg69		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_bot_p4_lane[4:0]	N Side Vref Control For Bot P4 Sampler	
						
	# addr = 0x1d18			dfe_p4_reg70		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_bot_p4_lane	Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_bot_p4_lane[4:0]	P Side Vref Control For Bot P4 Sampler	
						
	# addr = 0x1d1c			dfe_p4_reg71		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_mid_p4_lane[4:0]	N Side Vref Control For Mid P4 Sampler	
						
	# addr = 0x1d20			dfe_p4_reg72		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_mid_p4_lane	Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_mid_p4_lane[4:0]	P Side Vref Control For Mid P4 Sampler	
						
	# addr = 0x1d24			dfe_p4_reg73		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_top_p4_lane[4:0]	N Side Vref Control For Top P4 Sampler	
						
	# addr = 0x1d28			dfe_p4_reg74		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_top_p4_lane	Sign Control Of Vref For Top P4 Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_top_p4_lane[4:0]	P Side Vref Control For Top P4 Sampler	
						
	# addr = 0x1d2c			dfe_p4_reg75		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_bot_p4_lane[5:0]	Offset Control For P4 Bot Data Samplers. [5] Is Sign	
						
	# addr = 0x1d30			dfe_p4_reg76		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_mid_p4_lane[5:0]	Offset Control For P4 Mid Data Samplers. [5] Is Sign	
						
	# addr = 0x1d34			dfe_p4_reg77		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_top_p4_lane[5:0]	Offset Control For P4 Top Data Samplers. [5] Is Sign	
						
	# addr = 0x1d38			dfe_p4_reg78		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_bot_p4_lane[5:0]	Offset Control For P4 Bot Slicer Samplers. [5] Is Sign	
						
	# addr = 0x1d3c			dfe_p4_reg79		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_mid_p4_lane[5:0]	Offset Control For P4 Mid Slicer Samplers. [5] Is Sign	
						
	# addr = 0x1d40			dfe_p4_reg80		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_top_p4_lane[5:0]	Offset Control For P4 Top Slicer Samplers. [5] Is Sign	
						
	# addr = 0x1d44			dfe_p4_reg81		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	ofst_edge_neg_p4_lane[4:0]	N Side Offset Control For P4 Edge Sampler	
						
	# addr = 0x1d48			dfe_p4_reg82		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	ofst_edge_sign_p4_lane	Offset Sign Control For P4 Edge Sampler	
	[4:0]	5'h00	r/w	ofst_edge_pos_p4_lane[4:0]	P Side Offset Control For P4 Edge Sampler	
						
	# addr = 0x1d4c			dfe_p4_reg83		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	ctle_rl1_sel_post_lane[3:0]	Select CTLE First Stage Post Branch Load Resistor	
					Control It The Same As CTLE_CURRENT1_SEL_POST[3:0] To Keep Common Mode Constant	
						
	# addr = 0x2000			pm_ctrl_tx_lane_reg1_lane	Power Control Tx Lane Register 1	
	31	0	r/w	ana_pu_tx_force_lane	Force PU_TX To Use Register Value Ana_pu_tx	internal
					0: controlled by internal logic. PU_TX is gated by PU_PLL.	
					1: use register ana_pu_tx	
	30	0	r/w	ana_pu_tx_lane	Powre Up TX.	internal
					Power up analog Tx block. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	ana_tx_idle_force_lane	TX Idle Signals Force.	internal
					This bit forces tx_idle to use the register settings instead of the internal logic result.	
	25	0	r/w	RESERVED		
	24	1	r/w	ANA_TX_IDLE_LANE	Transmitter Driver Idle.	
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
					0: Driver is not at common mode voltage, such as transmitting data	
					1: Driver is at common mode voltage	
					The common mode voltage varies by the transmitter amplitude setting.	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		internal
	21	0	r/w	RESERVED		
	20	0	r	PLL_READY_TX_LANE	PLL Ready Tx Read	
					Register read out value of PHY output port PIN_PLL_READY_TX	
	19	0	r/w	RESERVED		
	18	0	r/w	pin_pll_ready_tx_lane	PLL Ready Tx	internal
					PHY output port PIN_PLL_READY_TX. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	17	0	r/w	RESERVED		internal
	16	0	r/w	RESERVED		internal
	15	0	r/w	RESERVED		internal
	14	0	r/w	RESERVED		internal
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2004			pm_ctrl_tx_lane_reg2_lane	Power Control Tx Lane Register 2	
	31	0	r/w	ana_tx_hiz_en_lane	Analog TX HiZ Enable	internal
					Tx high-Z  enable. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	30	0	r/w	RESERVED		
	29	0	r	pin_pu_pll_rd_lane	PIN PU_PLL Value Read	internal
	28	0	r	pin_pu_tx_rd_lane	PIN PU_TX Value Read	internal
	27	0	r/w	RESERVED		
	26	0	r	pin_tx_idle_rd_lane	PIN TX_IDLE Value Read	internal
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	ana_tx_txclk_sync_en_lane	Tx Clock Sync Enable	internal
					This signal is used for analog lane alignment. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2008			input_tx_pin_reg0_lane	Input Interface Tx Lane Reg0	
	[31:27]	5'h9	r/w	PHY_GEN_TX_LANE[4:0]	PHY Tx Speed Generation	
					Set value of phy_gen_tx when register phy_gen_tx_fm_reg is 1 or in isolation/scan mode.	
	ENUM				SerDes mode:	
					0h: 1.25 Gbps	
					1h: 3.125 Gbps	
					2h: 5.15625 Gbps	
					3h: 6.25 Gbps	
					4h: 10.3125 Gbps	
					5h: 12.1875 Gbps	
					6h: 12.5 Gbps	
					7h: 25.78125 Gbps	
					8h: 27.5 Gbps	
					9h: 28.125 Gbps	
					ah: 53.125 Gbps	
					bh: 56.25 Gbps	
					ch: 2.5 Gbps	
					dh: 20.625 Gbps	
					eh: 106.25 Gbps	
					fh: 112 Gbps	
					10h: 26.5625 Gpbs	
					11h: 12.890625 Gbps	
					12h: 51.5625 Gbps	
					13h: 103.125 Gbps	
					14h: 2.578125 Gbps	
					15h: 5 Gbps	
					16h: 10 Gbps	
					17h:  56.25 Gbps	
	26	0	r/w	phy_gen_tx_fm_reg_lane	Force Value Of Phy_gen_tx From Register	internal
	25	0	r/w	RESERVED		
	24	0	r/w	remote_status_field_reset_lane	Remote Status Field Reset	internal
					0: Not Updated	
					1: Updated	
	23	0	r/w	remote_status_field_reset_fm_reg_lane	Force Value Of Remote_status_field_reset_lane From Register	internal
	[22:19]	4'h0	r/w	remote_ctrl_field_reset_lane[3:0]	Remote Countrol Field Reset	internal
					Set value of remote_ctrl_field_reset when register remote_ctrl_field_reset_fm_reg is 1 or in isolation/scan mode.	
	18	0	r/w	remote_ctrl_field_reset_fm_reg_lane	Force Value Of Remote_ctrl_field_reset From Register	internal
	[17:12]	6'h0	r/w	remote_ctrl_field_lane[5:0]	Remote Countrol Field	internal
					Set value of remote_ctrl_field when register remote_ctrl_field_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	remote_ctrl_field_fm_reg_lane	Force Value Of Remote_ctrl_field From Register	internal
	[10:5]	6'h0	r/w	remote_status_field_lane[5:0]	Remote Status Field	internal
					Set value of remote_status_field when register remote_status_field_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	remote_status_field_fm_reg_lane	Force Value Of Remote_status_field From Register	internal
	3	0	r/w	pu_pll_lane	Power Up Pll	internal
					Set value of pu_pll when register pu_pll_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	pu_pll_fm_reg_lane	Force Value Of Pu_pll From Register	internal
	1	0	r/w	pu_tx_lane	Power Up Tx	internal
					Set value of pu_tx when register pu_tx_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	pu_tx_fm_reg_lane	Force Value Of Pu_tx From Register	internal
						
	# addr = 0x200c			input_tx_pin_reg1_lane	Input Interface Tx Lane Reg1	
	[31:24]	8'h0	r/w	gpi_lane[7:0]	GPI	internal
					Set value of GPI when register gpi_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	gpi_fm_reg_lane	Force Value Of Gpi From Register	internal
	[22:7]	16'h0	r/w	reserved_input_tx_lane[15:0]	Tx Reserved Input	internal
					Set value of reserved_input_tx when register reserved_input_tx_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	reserved_input_tx_fm_reg_lane	Force Value Of Reserved_input_tx From Register	internal
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	SSC_EN_LANE	SSC Enable	
					Set value of ssc_en when register ssc_en_fm_reg is 1 or in isolation/scan mode.	
	1	0	r/w	SSC_EN_FM_REG_LANE	Force Value Of SSC_EN From Register	
	0	0	r/w	RESERVED		
						
	# addr = 0x2010			input_tx_pin_reg2_lane	Input Interface Tx Lane Reg2	
	31	0	r/w	repeat_mode_en_fm_reg_lane	Force Value Of Repeat_mode_en From Register	internal
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:12]	16'h0	r/w	ana_trx_ana_rsvd_out_lane[15:0]	Analog TRx Reserved Output	internal
					Set value of ana_trx_ana_rsvd_out when register ana_trx_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_trx_ana_rsvd_out_fm_reg_lane	Force Value Of Ana_trx_ana_rsvd_out From Registe	internal
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	tx_acjtag_en_fm_reg_lane	Force Value Of Tx_acjtag_en From Register	internal
	7	0	r/w	tx_acjtag_en_lane	Tx Acjtag Mode Enable	internal
					Set value of tx_acjtag_en when register tx_acjtag_en_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	tx_train_enable_fm_reg_lane	Force Value Of Tx_train_enable From Register	internal
	5	0	r/w	tx_train_enable_lane	Tx Training Enable	internal
					Set value of tx_train_enable when register tx_train_enable_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	RESERVED		
	3	0	r/w	tx_train_frame_lock_enable_lane	Tx Training Frame Lock Enable	internal
					Set value of tx_train_frame_lock_enable when register tx_train_frame_lock_enable_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	tx_train_frame_lock_enable_fm_reg_lane	Force Value Of Tx_train_frame_lock_enable From Register	internal
	1	0	r/w	local_ctrl_field_ready_lane	Local Control Filed Ready	internal
					Set value of local_ctrl_field_ready when register local_ctrl_field_ready_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	local_ctrl_field_ready_fm_reg_lane	Force Value Of Local_ctrl_field_ready From Register	internal
						
	# addr = 0x2014			input_tx_pin_reg3_lane	Input Interface Tx Lane Reg3	
	[31:29]	0	r/w	txdclk_nt_sel_lane[2:0]	Txdclk_nt_sel From Register Value	internal
	28	0	r/w	txdclk_nt_sel_fm_reg_lane	Force Value Of Txdclk_nt_sel_lane From Register	internal
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	[25:24]	0	r/w	remote_ctrl_field_pat_lane[1:0]	Remote Control Field Pattern	internal
					It is only used for Ethernet PAM4	
					0: PAM2	
					1: Reserved	
					2: PAM4	
					3: PAM4 with precoding	
	23	0	r/w	remote_ctrl_field_pat_fm_reg_lane	Force Value Of Remote_ctrl_field_pat_lane From Register	internal
	22	0	r/w	remote_ctrl_field_valid_lane	Remote Control Feld Valid	internal
					Set value of remote_ctrl_field_valid when register remote_ctrl_field_valid_fm_reg is 1 or in isolation/scan mode.	
	21	0	r/w	remote_ctrl_field_valid_fm_reg_lane	Force Value Of Remote_ctrl_field_valid From Register	internal
	20	0	r/w	remote_status_field_valid_lane	Remote Status Field Valid	internal
					Set value of remote_status_field_valid when register remote_status_field_valid_fm_reg is 1 or in isolation/scan mode.	
	19	0	r/w	remote_status_field_valid_fm_reg_lane	Force Value Of Remote_status_field_valid From Register	internal
	18	0	r/w	TX_IDLE_LANE	Tx Idle From Pin	
					Set value of tx_idle when register tx_idle_fm_reg is 1 or in isolation/scan mode.	
	17	0	r/w	tx_idle_fm_reg_lane	Force Value Of Tx_idle From Register	internal
	16	0	r/w	RESERVED		internal
	15	0	r/w	RESERVED		internal
	14	0	r/w	RESERVED		internal
	13	0	r/w	RESERVED		internal
	12	0	r/w	RESERVED		internal
	11	0	r/w	RESERVED		internal
	10	0	r/w	RESERVED		internal
	9	0	r/w	RESERVED		internal
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	tx_acjtag_in_lane	Tx Acjtag Input	internal
					Set value of tx_acjtag_in when register tx_acjtag_in_fm_reg is 1 or in isolation/scan mode.	
	5	0	r/w	tx_acjtag_in_fm_reg_lane	Force Value Of Tx_acjtag_in From Register	internal
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:1]	0	r/w	remote_status_field_pat_lane[1:0]	Remote Status Field Pattern	internal
					It is only used for Ethernet PAM4	
					0: PAM2	
					1: Reserved	
					2: PAM4	
					3: PAM4 with precoding	
	0	0	r/w	remote_status_field_pat_fm_reg_lane	Force Value Of Remote_status_field_pat_lane From Register	internal
						
	# addr = 0x2018			pm_ctrl_interrupt_reg1_lane	Power Control Interrupt Register 1	
	31	0	r/w	int_pu_pll_chg_isr_lane	Pu_pll_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_PLL change. In isolation mode, this interrupt is triggered by corresponding register.	
	30	0	r/w	int_pu_tx_chg_isr_lane	Pu_tx_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_TX change. In isolation mode, this interrupt is triggered by corresponding register.	
	29	0	r/w	int_pu_rx_chg_isr_lane	Pu_rx_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_RX change. In isolation mode, this interrupt is triggered by corresponding register.	
	28	0	r/w	RESERVED		
	27	0	r/w	int_rx_init_rise_isr_lane	Rx_init_rise Interrupt	internal
					Interrupt to indicate PIN_RX_INIT change. In isolation mode, this interrupt is triggered by corresponding register.	
	26	0	r/w	int_pu_ivref_chg_isr_lane	Pu_ivref_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_IVREF change. In isolation mode, this interrupt is triggered by corresponding register.	
	25	0	r/w	int_refclk_dis_chg_isr_lane	Refclk_dis_chg Interrupt	internal
					Interrupt to indicate PIN_REFCLK_DIS change. In isolation mode, this interrupt is triggered by corresponding register.	
	24	0	r/w	int_pu_pll_or_chg_isr_lane	Pu_pll_or_chg Interrupt 	internal
					Signal PU_PLL_OR is the OR function output of all pu_pll signals from all lanes.	
	23	0	r/w	RESERVED		internal
	22	0	r/w	RESERVED		internal
	21	0	r/w	RESERVED		internal
	20	0	r/w	int_tx_idle_chg_isr_lane	Tx_idle_chg Interrupt 	internal
					Interrupt to indicate PIN_TX_IDLE change. In isolation mode, this interrupt is triggered by corresponding register.	
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		internal
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x201c			pm_ctrl_interrupt_reg2	Power Control Interrupt Register 2	
	31	0	r/w	int_pu_pll_chg_mask_lane	Pu_pll_chg Interrupt Mask 	internal
	30	0	r/w	int_pu_tx_chg_mask_lane	Pu_tx_chg Interrupt Mask 	internal
	29	0	r/w	int_pu_rx_chg_mask_lane	Pu_rx_chg Interrupt Mask 	internal
	28	0	r/w	RESERVED		
	27	0	r/w	int_rx_init_rise_mask_lane	Rx_init_rise Interrupt Mask	internal
	26	0	r/w	int_pu_ivref_chg_mask_lane	Pu_ivref_chg Interrupt Mask 	internal
	25	0	r/w	int_refclk_dis_chg_mask_lane	Refclk_dis_chg Interrupt Mask	internal
	24	0	r/w	int_pu_pll_or_chg_mask_lane	Pu_pll_or_chg Interrupt Mask 	internal
	23	0	r/w	RESERVED		internal
	22	0	r/w	RESERVED		internal
	21	0	r/w	RESERVED		internal
	20	1	r/w	int_tx_idle_chg_mask_lane	Tx_idle_chg Interrupt Mask 	internal
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		internal
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2020			clkgen_tx_lane_reg1_lane	Clock Gen Tx Lane Reg1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	1	r/w	pin_tx_clk_on_lane	Clock Enable For PIN_TXDCLK	internal
					huide					0: Not enabled	
					1: Enabled	
	28	0	r/w	REFCLK_ON_DCLK_DIS_LANE	Referenc Clock On TXDCLK/RXDCLK Disable	
					0: Enable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low	
					1: Disable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low	
	27	0	r/w	ref_clk_en_lane	Force Reference Clock Enable Lane. 	internal
					This register has highest priority and ignores the PIN_REFCLK_DIS value.	
	26	0	r/w	rst_ref_clk_lane	Reset Reference Clock Lane	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	RESERVED		
	24	0	r/w	ana_txclk_inv_lane	Analog Transmit Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel transmit data bus in digital wrapper.	
	23	0	r/w	txdclk_ah_lane	Transmit Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel transmit data bus. This provides some ability to fix timing related problems at the parallel interface.	
	22	0	r/w	pt_tx_clk_en_lane	Force Phytest TX Clock Enable.	internal
					 This bit has highest priority.	
	21	0	r/w	rx2tx_lpbk_tx_clk_en_lane	Force RX To TX Loop Back TX Clock Enable.	internal
					Force RX to TX loop back TX clock enable. This bit has highest priority.	
	20	0	r/w	rst_rx2tx_lpbk_tx_clk_lane	Reset RX To TX Loop Back TX Clock	internal
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2024			tx_speed_convert_lane	TX Clock and Data Speed Convert	
	31	0	r/w	LOCAL_DIG_RX2TX_LPBK_EN_LANE	Far End Loopback Enable (Receiver To Transmitter In Local PHY).	
					0: loopback not enabled.	
					1: Send received data back through the transmitter.	
	30	0	r/w	TXD_INV_LANE	Transmit Polarity Invert.	
					It is transmit polarity swap enable.	
					0: No polarity swap	
					1: Polarity Swap (1 = 0 and 0 = 1)	
					This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic  inverts the polarity.	
					This inversion comes after PHY Test so the PHY Test patterns would also be inverted.	
	29	0	r/w	add_err_en_lane	TXDATA Error Injection Enable	internal
					0: Disable	
					1: Enable	
					Rising edge triggers error injection. Only inject pt_add_err_num of error in one cycle.	
	[28:26]	3'h0	r/w	add_err_num_lane[2:0]	TXDATA Error Injection Number	internal
					3'b000-3'b111 represent 1 bit - 8 bit error accordingly	
	25	0	r/w	rx2tx_fifo_no_stop_lane	Far End Loopback FIFO Not Stop	internal
					0: Write stops when FIFO is full, Read stops when FIFO is empty	
					1: FIFO does not stop at all	
					This register bit can be set to high when local PHY and remote PHY have same reference clock source	
					This register bit can also be set to high when DTX frequency loop is stable	
	24	0	r/w	rx2tx_fifo_rd_start_point_lane	Far End Loopback FIFO Read Start Point	internal
					0: in the middle of FIFO	
					1: 4 cycles delay of write point	
					This register bit can be set to high when local PHY and remote PHY have same reference clock source. Thus it has short latency. In this case, rx2tx_fifo_no_stop_lane must be set to high.	
	23	0	r	rx2tx_fifo_full_lane	Far End Loopback FIFO Is Full	internal
					When FIFO is full, this register bit is asserted	
					When rx2tx_fifo_status_clear is high, this register bit is de-asserted	
	22	0	r	rx2tx_fifo_empty_lane	Far End Loopback FIFO Is Empty	internal
					When FIFO is empty, this register bit is asserted	
					When rx2tx_fifo_status_clear is high, this register bit is de-asserted	
	21	0	r/w	rx2tx_fifo_status_clear_lane	Far End Loopback FIFO Status Clear	internal
					When this register is high, rx2tx_fifo_full and rx2tx_fifo_empty flags are cleared	
	20	0	r/w	rx2tx_fifo_full_force_lane	Far End Loopback FIFO Full Force	internal
					Rising edge of this register stops write operation for 4 cycles	
					It is used to make FIFO count close to the middle when rx2tx_w_fifo_cnt is close to 16	
	19	0	r/w	rx2tx_fifo_empty_force_lane	Far End Loopback FIFO Empty Force	internal
					Rising edge of this register stops read operation for 4 cycles.	
					It is used to make FIFO count close to the middle when rx2tx_r_fifo_cnt is close to 0	
	18	0	r/w	txd_msb_lsb_swap_lane	Transmit PAM4 Symbol Of Analog Data MSB LSB Swap	internal
	17	0	r/w	txdata_gray_code_en_lane	Transmit PAM4 Gray Code Enable	internal
	16	0	r/w	txdata_pre_code_en_lane	Transmit PAM4 PRE Code Enable	internal
	15	0	r/w	txdata_msb_lsb_swap_lane	Transmit PAM4 Symbol Of PIN Data MSB LSB Swap	internal
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	1	r/w	rx2tx_fifo_cnt_rd_req_lane	Far End Loopback FIFO Count Read Request	internal
					0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are not updated	
					0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are updated	
	[9:5]	0	r	rx2tx_w_fifo_cnt_lane[4:0]	Far End Loopback FIFO Count In Write Side	internal
					This register is updated when rx2tx_fifo_cnt_rd_req is high	
	[4:0]	0	r	rx2tx_r_fifo_cnt_lane[4:0]	Far End Loopback FIFO Count In Write Side	internal
					This register is updated when rx2tx_fifo_cnt_rd_req is high	
						
	# addr = 0x2028			spd_ctrl_interrupt_reg1_lane	Speed Control Interrupt Register 1	
	31	0	r/w	int_phy_gen_tx_chg_isr_lane	Tx Speed Change Interrupt 	internal
					Interrupt to indicate PIN_PHY_GEN_TX change. In isolation mode, this interrupt is triggered by corresponding register.	
	30	0	r/w	int_phy_gen_rx_chg_isr_lane	Rx Speed Change Interrupt 	internal
					Interrupt to indicate PIN_PHY_GEN_RX change. In isolation mode, this interrupt is triggered by corresponding register.	
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x202c			spd_ctrl_interrupt_reg2	Speed Control Interrupt Register 2	
	31	0	r/w	int_phy_gen_tx_chg_mask_lane	Tx Speed Change Interrupt Mask	internal
	30	0	r/w	int_phy_gen_rx_chg_mask_lane	Rx Speed Change Interrupt Mask	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2030			spd_ctrl_tx_lane_reg1_lane	Speed Control Tx Lane Register 1	
	[31:27]	5'h0	r	pin_phy_gen_tx_rd_lane[4:0]	Tx GEN Value Read	internal
	[26:24]	0	r	pin_txdclk_nt_sel_rd_lane[2:0]	PIN_TXDCLK_NT_SEL Read Register	internal
					3'b000: output 8T	
					3'b001: output 32T	
					3'b010: output 33T	
					3'b011: output 34T	
					3'b100: output 16T	
					Others: reserved	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	TXDCLK_NT_EN_LANE	Clock Enable For PIN_TXDCLK_NT	
	0	0	r/w	TXDCLK_4X_EN_LANE	Clock Enable For PIN_TXDCLK_4X	
						
	# addr = 0x2034			tx_system_lane		
	31	0	r/w	TX_SEL_BITS_LANE	Select Tx Data Bus Width	
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	30	0	r/w	TX_HALFRATE_EN_LANE	Tx Half Rate Enable	
					0: Quad Rate	
					1: Half Rate	
	29	0	r/w	TX_PAM2_EN_LANE	Tx PAM2 Enable	
					0: PAM4	
					1: PAM2	
	28	1	r/w	train_tx_sel_bits_lane	Select Tx Data Bus Width For Tx Training	internal
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	27	0	r/w	an_tx_sel_bits_lane	Select Tx Data Bus Width For Auto-Negotiation	internal
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	[26:0]	0	r/w	RESERVED		
						
	# addr = 0x2044			dig_tx_rsvd_reg0	Digital TX Reserved Register0	
	[31:16]	16'h0	r/w	DIG_TX_RSVD0_LANE[15:0]	Digital TX Reserved Register0	
	[15:0]	16'h0	r/w	dig_tx_int_rsvd0_lane[15:0]	Internal Digital TX Reserved Register0	internal
						
	# addr = 0x2048			pllcal_lane_reg0	PLL Calibration Related Register Lane 0	
	[31:16]	0	r	fbc_pllcal_cnt_lane[15:0]	Analog Feedback Clock Count Result	internal
					This value is used to compare feedback clock frequency against speed_thresh	
	[15:0]	16'h4f	r/w	fbc_cnt_timer_lane[15:0]	Analog Feedback Clock Count Timer	internal
					The counters are based on reference clock. Count period is 1us or 4us	
					If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us	
					If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us	
						
	# addr = 0x204c			pllcal_lane_reg1	PLL Calibration Related Register Lane 1	
	31	1	r/w	reset_ana_lane	Reset Analog Circuitry	internal
					This register controls analog input RESET_ANA. This register must follow power control and speed change sequence. It is controlled by firmware.	
	30	0	r/w	ana_ld_cal_data_lane	Analog Load Calibration Data	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r	fbc_pllcal_cnt_ready_lane	Feedback Clock Count Result Ready	internal
					This register is set to 1 to indicate the feedback clock count result fbc_pllcal_cnt[] is ready to read	
	26	0	r/w	rst_fbc_pllcal_clk_lane	Reset FBC PLL Calibration Clock	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	fbc_cnt_start_lane	Feedback Clock Count Start	internal
					Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt	
	24	0	r/w	RESERVED		
	23	0	r/w	ana_trx_pll_lock_lane	Set Value Of Ana_pll_lock 	internal
					This register is valid when register ana_pll_lock_fm_reg is 1 or PHY is in isolation/scan Mode.	
	22	0	r/w	ana_trx_pll_lock_fm_reg_lane	Value Of Ana_pll_lock Control From Register Selection.	internal
					This register is used with register ana_pll_lock	
	[21:20]	2'h0	r/w	ana_trx_pll_tempc_level_todig_lane[1:0]	Analog Temp Calibration Level To Digital	internal
					Set value of ana_tempc_level_todig when register ana_tempc_level_todig_fm_reg is 1 or PHY is in isolation/scan mode.	
	19	0	r/w	ana_trx_pll_tempc_level_todig_fm_reg_lane	Analog Temp Calibration Level To Digital Control From Register Selection	internal
					Force value of ana_tempc_level_todig from register ana_tempc_level_todig.	
	18	1	r/w	ana_trx_pll_tempc_level_todig_rd_req_lane	Temperature Calibration Analog Feedback Read Request	internal
					0: Freeze ana_tempc_level_todig_rd	
					1: Keep updating ana_tempc_level_todig_rd	
	[17:16]	0	r	ana_trx_pll_tempc_level_todig_rd_lane[1:0]	Analog Temp Calibration Level To Digital Indicator	internal
					Analog output flag ANA_TEMPC_LEVEL_TODIG valid during temp calibration 	
	[15:0]	16'hff00	r/w	ana_trx_ana_rsvd_in_lane[15:0]	Analog TRX Reserved PIN Control	internal
					Connect To Analog Trx_ana_rsvd_in Lane-based PIN	
						
	# addr = 0x2050			tx_emphasis_control0	Tx Emphasis Control0	
	[31:29]	3'h4	r/w	tx_vref_txdrv_sel_lane[2:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 0	
					000: TX amp=0.88V	
					001:0.9V	
					010: 0.92V	
					011: 0.94V	
					100: 0.96V (default)	
					101: 0.98V	
					110: 1.00V	
					111: 1.02V	
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	[26:22]	0	r/w	tx_em_pre2_ctrl_lane[4:0]	Tx Second Pre-cursor Emphasis Control	internal
	21	0	r/w	tx_em_pre2_ctrl_force_lane	Tx Second Pre-cursor Emphasis Control Force	internal
					0: use internal logic	
					1: use register	
	[20:16]	0	r/w	tx_em_post_ctrl_lane[4:0]	Tx Post-cursor Emphasis Control	internal
	15	0	r/w	tx_em_post_ctrl_force_lane	Tx Post-cursor Emphasis Control Force	internal
					0: use internal logic	
					1: use register	
	14	0	r/w	RESERVED		
	13	0	r/w	tx_em_main_ctrl_force_lane	Tx Main-cursor Emphasis Control Force	internal
					0: use internal logic	
					1: use register	
	[12:8]	0	r/w	tx_em_pre_ctrl_lane[4:0]	Tx First Pre-cursor Emphasis Control	internal
	7	0	r/w	tx_em_pre_ctrl_force_lane	Tx First Pre-cursor Emphasis Control Force	internal
					0: use internal logic	
					1: use register	
	[6:0]	7'h3f	r/w	tx_em_main_ctrl_lane[6:0]	Tx Main-cursor Emphasis Control	internal
						
	# addr = 0x2054			tx_emphasis_control1	Tx Emphasis Control1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	0	r/w	tx_fir_c_ctrl3_lane[5:0]	Tx FIR Tap Control 3	internal
	[23:22]	0	r/w	tx_fir_sel_lane[1:0]	Tx FIR Tap Select	internal
	[21:16]	0	r/w	tx_fir_c_ctrl2_lane[5:0]	Tx FIR Tap Control 2	internal
	[15:10]	0	r/w	tx_fir_c_ctrl1_lane[5:0]	Tx FIR Tap Control 1	internal
	9	0	r/w	RESERVED		
	8	0	r/w	tx_fir_update_lane	Tx FIR Tap Update	internal
	7	0	r/w	tx_fir_update_force_lane	Tx FIR Tap Update Force	internal
					0: use internal logic	
					1: use register	
	[6:1]	0	r/w	tx_fir_tap_pol_lane[5:0]	Tx FIR Tap Polarity Control	internal
	0	0	r/w	tx_fir_tap_pol_force_lane	Tx FIR Tap Polarity Control Force	internal
					0: use internal logic	
					1: use register	
						
	# addr = 0x2058			tx_emphasis_control2	Tx Emphasis Control2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	0	r	to_ana_tx_fir_c0_lane[5:0]	Tx FIR Tap 0 Readout	internal
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	[21:16]	0	r	to_ana_tx_fir_c1_lane[5:0]	Tx FIR Tap 1 Readout	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:8]	0	r	to_ana_tx_fir_c2_lane[5:0]	Tx FIR Tap 2 Readout	internal
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	0	r	to_ana_tx_fir_c3_lane[5:0]	Tx FIR Tap 3 Readout	internal
						
	# addr = 0x205c			tx_reserved_reg1	Tx Reserved Register 1	
	[31:16]	0	r	trx_ana_rsvd_out_rd_lane[15:0]	TRX_ANA_RSVD_OUT Value	internal
	[15:0]	0	r	pin_reserved_input_tx_rd_lane[15:0]	PIN_RESERVED_INPUT_TX Value	internal
						
	# addr = 0x2060			tx_reserved_reg2	Tx Reserved Register 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	[15:0]	0	r/w	pin_reserved_output_tx_lane[15:0]	PIN_RESERVED_OUTPUT_TX Value	internal
						
	# addr = 0x2064			pm_ctrl_interrupt_isr_reg1_lane	Power Control Interrupt Clear Register 1	
	31	0	r/w	int_pu_pll_chg_isr_clear_lane	Pu_pll_chg Interrupt Clear	internal
	30	0	r/w	int_pu_tx_chg_isr_clear_lane	Pu_tx_chg Interrupt Clear	internal
	29	0	r/w	int_pu_rx_chg_isr_clear_lane	Pu_rx_chg Interrupt Clear	internal
	28	0	r/w	RESERVED		
	27	0	r/w	int_rx_init_rise_isr_clear_lane	Rx_init_rise Interrupt Clear	internal
	26	0	r/w	int_pu_ivref_chg_isr_clear_lane	Pu_ivref_chg Interrupt Clear	internal
	25	0	r/w	int_refclk_dis_chg_isr_clear_lane	Refclk_dis_chg Interrupt Clear	internal
	24	0	r/w	int_pu_pll_or_chg_isr_clear_lane	Pu_pll_or_chg Interrupt Clear	internal
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	int_tx_idle_chg_isr_clear_lane	Tx_idle_chg Interrupt Clear	internal
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2068			spd_ctrl_interrupt_clear_reg1_lane	Speed Control Interrupt Clear Register 1	
	31	0	r/w	int_phy_gen_tx_chg_isr_clear_lane	Tx Speed Change Interrupt Clear	internal
	30	0	r/w	int_phy_gen_rx_chg_isr_clear_lane	Rx Speed Change Interrupt Clear	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x206c			pm_pll_reg1_lane	Power Control PLL Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	ana_pu_pll_lane	Power Up Analog PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL	
					0: Power down analog PLL	
	25	0	r/w	RESERVED		
	24	0	r/w	ana_pu_pll_dly_lane	Power Up Analog PLL Delay	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL Delay	
					0: Power down analog PLL Delay	
	23	0	r/w	RESERVED		
	22	0	r/w	ana_pu_pll_force_lane	PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection	internal
					0: Controlled by internal logic	
					1: Use registers ana_pu_pll to control ana_pu_pll	
					ana_pu_pll_dly to control ana_pu_pll_dly	
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r	ANA_PLL_LOCK_RD_LANE	PLL Lock Indicator	
					0: PLL is not locked. Real time signal.	
					1: PLL is locked.	
					It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_RX instead.	
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	1	r/w	ANA_TRX_PLL_FBCK_SEL_LANE	PLL Feedback Clock Selection	
					Select the feedback clock source from phase interpolator or not. If SSC is required or there is any Tx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.	
					0: Feedback clock is not from phase interpolator. The phase interpolator is off.	
					1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.	
	8	1	r/w	dtx_clk_off_lane	DTX Clock Off	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1	r/w	pwron_seq_lane	Power Up Sequence Status	internal
					This register indicates the power up sequence is done or not. This register is controlled by PHY firmware.	
					0: Power up sequence is done.	
					1: Power up sequence is not done.	
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2070			pm_pll_reg2_lane	Power Control PLL register 2	
	[31:29]	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	ana_pll_clk_ready_lane	PLL_CLK_READY Sigal Value For LC PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	[23:8]	0	r/w	RESERVED		
	[7:0]	8'h18	r/w	ref1m_gen_div_lane[7:0]	Reference 1 MHz Generation Divider	internal
						
	# addr = 0x2074			dtx_reg0	DTX Register 0	
	31	0	r/w	auto_tx_foffset_lane	Auto Transmitter Frequency Offset.	internal
					Takes the extracted clock offset from the receiver and applies this offset to the transmitter automatically.	
					0: No clock offset update to the transmitter	
					1: Transmitter gets frequency offset from the receiver offset extraction logic	
	30	1	r/w	SSC_DSPREAD_TX_LANE	TX Spread Spectrum Clock Down-spread Select.	
					0: Center-spread	
					1: Down-spread	
	29	0	r/w	tx_foff_inv_lane	TX Frequency Offset Invert	internal
					Invert TX frequency offset value when "tx_foff_inv_force == 1"	
					0: TX frequency offset value is non-inverted.	
					1: TX frequency offset value is inverted.	
	28	0	r/w	tx_foff_inv_force_lane	TX Frequency Offset Invert Force Control	internal
					TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv" or "fbck_sel"	
					0: TX frequency offset value is inverted or not is decided by register bit "fbck_sel"	
					1: TX frequency offset value is inverted or not is decided by register bit "tx_foff_inv"	
	27	0	r/w	RESERVED		
	26	0	r/w	ssc_acc_factor_lane	SSC Accumulator Factor	internal
					It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.	
					0: SSC is updated every two clock cycle	
					1: SSC is updated every four clock cycle	
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	1	r/w	reset_dtx_lane	Reset DTX	internal
					Reset DTX function. This signal is a part of power control sequence. It is controlled by firmware.	
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	1	r/w	dpher_cal_mode_lane	Tx Phase Calculation Mode	internal
					Decide how to calculate the Tx phase value	
					0: Tx phase is calculated based on old analog circuit design for fractional bits.	
					1: Tx phase is calculated based on 2's compliment values for fractional bits.	
	19	0	r/w	lcpll_ssc_dis_lane	LC PLL SSC Disable	internal
					Disable LC PLL SSC function. This register has highest priority.	
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:0]	13'h0	r/w	INIT_TXFOFFS_LANE[12:0]	Initial TX Frequency Offset	
					User Initial Transmitter Frequency Offset. Firmware sets this register based on value in speed table. Unit is 1.9ppm	
						
	# addr = 0x2078			dtx_reg1	DTX Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:16]	13'h05cf	r/w	ssc_m_lane[12:0]	SSC Parameter	internal
					This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	[10:4]	0	r/w	SSC_AMP_LANE[6:0]	SSC Amplitude Setting	
					SSC Amplitude, Unit is around 125ppm, check user manual for detail	
	[3:0]	0	r/w	ssc_step_125ppm_lane[3:0]	SSC Step Value For 125PPM	internal
						
	# addr = 0x207c			dtx_reg2	DTX Register 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	rx2tx_ratio_force_lane	Rx Clock To Tx Clock Frequency Ratio Force	internal
					Force value of rx2tx_ratio with register.	
	[24:22]	0	r/w	rx2tx_ratio_lane[2:0]	Rx Clock To Tx Clock Frequency Ratio	internal
					This register defines the clock frequency ratio between line PHY Rx clock and host PHY Tx clock. 	
					Only valid in repeater mode. Only valid when rx2tx_ratio_force is high.	
					3'b000: Rx clock is the same as Tx clock;	
					3'b001: Rx clock is X2 of Tx clock.	
					3'b010: Rx clock is X4 of Tx clock.	
					3'b011: Rx clock is the same as Tx clock;	
					3'b100: Tx clock is the same as Rx clock;	
					3'b101: Tx clock is X2 of Rx clock.	
					3'b110: Tx clock is X4 of Rx clock.	
					3'b111: Tx clock is the same as Rx clock;	
	[21:20]	0	r/w	dtx_floop_step_size_lane[1:0]	DTX Frequency Loop Step Size For LC PLL	internal
					0: 1/512	
					1: 1/1024	
					2: 1/2048	
					3: 1/4096	
	19	0	r/w	RESERVED		
	18	1	r/w	DTX_FOFFSET_SEL_LANE	DTX Frequency Offset Selection For LC PLL	internal
					0: Use Rx Frequency Offset	
					1: Use Far End Loopback FIFO information generated frequency offset	
	17	0	r/w	RESERVED		
	16	0	r/w	RX2TX_FREQ_TRAN_EN_LANE	DTX Rx to Tx Frequency Transfer Enable	
					0: use other frequency offset source, such as SSC and initial frequency offset	
					1: use DTX frequency offset.	
	[15:14]	2'h1	r/w	DTX_CLAMPING_SEL_LANE[1:0]	DTX Clamping Select	
					DTX Clamping Select. This is valid only in repeat mode.	
					2'b00: Clamp at +/- 122 ppm.	
					2'b01: Clamp at +/- 244 ppm.	
					2'b10: Clamp at +/- 488 ppm.	
					2'b11: Clamp at +/- 976 ppm.	
	13	1	r/w	DTX_CLAMPING_EN_LANE	DTX Clamping Enable	
					Enable DTX clamping protection logic. This is valid only in repeat mode.	
	12	0	r/w	DTX_CLAMPING_TRIGGER_CLEAR_LANE	DTX Clamping Trigger Clear	
					Manually clear DTX Clamping trigger flag.	
	11	0	r	DTX_CLAMPING_TRIGGER_LANE	DTX Clamping Trigger	
					A value of 1 in this register indicates the DTX clamping is triggered.	
	10	0	r/w	REPEAT_MODE_EN_LANE	Repeat Mode Enable	
					0: Repeat mode is disable. The input signal repeat mode enable is ignored.	
					1: Repeat mode is enable. The input signal repeat mode enable is valid	
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	lane_align_poffset_force_lane	Lane Alignment Phase Offset Force	internal
	[6:0]	0	r/w	lane_align_poffset_lane[6:0]	Lane Alignment Phase Offset	internal
						
	# addr = 0x2080			dtx_reg3	DTX Register 3	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	1	r/w	dtx_floop_foffset_rd_req_lane	DTX Frequency Loop Offset Read Request	internal
					when this bit is high, dtx_floop_foffset read value is updated.	
	[26:16]	0	r	dtx_floop_foffset_lane[10:0]	DTX Frequency Loop Offset	internal
					It is 2's complement value. This is from far end loopback FIFO status	
					The unit is 15.2588ppm	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	force_couple_mode_en_low_lane	Force Couple Mode Enable Low	internal
					0: Input PIN_COUPLE_MODE_EN value is passed in and couple mode will be enabled or disabled regarding the pin value.	
					1: Input PIN_COUPLE_MODE_EN value is ignored and couple mode is not enabled.	
	8	0	r/w	ana_tx_txclk_sync_en_force_lane	Force Txclk_sync_en To Use Register Value	internal
					0: To_ana_tx_txclk_sync_en is controlled by internal logic value	
					1: To_ana_tx_txclk_sync_en is forced to value of reg_ana_tx_txclk_sync_en	
	7	0	r/w	ana_trx_pll_txclk_sync_en_force_lane	Force Txclk_sync_en_pll to Use Register Value	internal
					0: To_ana_trx_pll_txclk_sync_en is controlled by internal logic value	
					1: To_ana_trx_pll_txclk_sync_en is forced to value of reg_ana_trx_pll_txclk_sync_en	
	6	0	r/w	ana_trx_pll_txclk_sync_en_lane	Tx Sync Clock Gating Enable	internal
					Register version of txclk_sync_en_pll controlled by FW	
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2084			mon_top	Test Bus Control Register	
	[31:30]	0	r/w	RESERVED		
	[29:24]	0	r/w	TESTBUS_SEL_HI0_LANE[5:0]	First Level Test Bus Selection For Testbus Result	
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[23:22]	0	r/w	RESERVED		
	[21:16]	0	r/w	testbus_sel_hi1_lane[5:0]	First Level Test Bus Selection For Optional Testbus Result. 	internal
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[15:14]	0	r/w	RESERVED		
	[13:8]	0	r/w	TESTBUS_SEL_LO0_LANE[5:0]	Second Level Test Bus Selection For Testbus Result	
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[7:6]	0	r/w	RESERVED		
	[5:0]	0	r/w	testbus_sel_lo1_lane[5:0]	Second Level Test Bus Selection For Optional Testbus Result	internal
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
						
	# addr = 0x2088			lcpll_tempc_call_reg0	LCPLL TEMPC Calibration Control 0	
	31	0	r/w	lcpll_tempc_cal_en_lane	LCPLL Temperature Compensation Calibration Enable	internal
	30	0	r	lcpll_tempc_cal_done_lane	LCPLL Temperature Compensation Calibration Done	internal
	29	1'h0	r/w	lcpll_tempc_step_lane	LCPLL Calibration Code Step	internal
					1'b0 : 1 LSB	
					1'b1 : 2 LSB	
	28	0	r/w	lcpll_todig_tempc_polarity_lane	LCPLL Temperature Compensation TODIG Polarity	internal
	27	0	r/w	lcpll_tempc_dis_lane	LCPLL Temperature Calibration External Disable	internal
	26	0	r/w	lcpll_tempc_dac_max_min_overwrite	LCPLL Temperature Calibration Dac Max Min Value Overwrite	internal
	[25:20]	0	r/w	RESERVED		
	[19:16]	4'h0	r/w	lcpll_tempc_mux_hold_sel_min_lane[3:0]	LCPLL Temperature Compensation Mux_hold_sel Min Value	internal
	[15:12]	4'ha	r/w	lcpll_tempc_mux_hold_sel_max_lane[3:0]	LCPLL Temperature Compensation Mux_hold_sel Max Value	internal
	[11:8]	4'h5	r/w	lcpll_cal_wait_tempc_5us_lane[3:0]	LCPLL  Temperature Compensation 5us Timer For Analog Settle	internal
	[7:4]	4'h5	r/w	lcpll_cal_wait_tempc_40us_lane[3:0]	LCPLL  Temperature Compensation 40us Timer For Analog Settle	internal
	[3:0]	4'h6	r/w	lcpll_cal_wait_tempc_100us_lane[3:0]	LCPLL  Temperature Compensation 100us Timer For Analog Settle	internal
						
	# addr = 0x208c			lcpll_tempc_cal_reg1	LCPLL TEMPC Calibration Control 1	
	[31:24]	8'h0	r/w	lcpll_tempc_dac_min_lane[7:0]	LCPLL Temperature Compensation DAC MIN Valve	internal
	[23:16]	8'h2	r/w	lcpll_tempc_dac_min_p2_lane[7:0]	LCPLL Temperature Compensation DAC MIN Valve Plus 2	internal
	[15:8]	8'hff	r/w	lcpll_tempc_dac_max_lane[7:0]	LCPLL Temperature Compensation DAC MAX Valve	internal
	[7:0]	8'hfd	r/w	lcpll_tempc_dac_max_m2_lane[7:0]	LCPLL Temperature Compensation DAC MAX Valve Minus 2	internal
						
	# addr = 0x2090			lcpll_tempc_cal_reg2	LCPLL TEMPC Calibration Control 2	
	[31:28]	4'h2	r/w	lcpll_tempc_mux_sel_ext_lane[3:0]	LCPLL Temperature Compensation  Mux_hold_sel Ext Value	internal
	[27:24]	4'h2	r/w	lcpll_tempc_mux_hold_sel_ext_lane[3:0]	LCPLL Temperature Compensation Mux_sel Ext Value	internal
	[23:16]	8'h0	r/w	lcpll_tempc_dac_sel_ext_lane[7:0]	LCPLL Temperature Compensation DAC Ext Valve	internal
	15	1'h0	r/w	lcpll_tempc_dac_valid_ext_lane	LCPLL Temperature Compensation DAC VALID Ext Value	internal
	14	1'b1	r/w	lcpll_tempc_ext_en_lane	LCPLL Temperature Compensation  Ext Value Enable	internal
	[13:0]	0	r/w	RESERVED		
						
	# addr = 0x2094			lcpll_tempc_cal_reg3	LCPLL TEMPC Calibration Control 3	
	[31:28]	4'h3	r	lcpll_tempc_mux_sel_lane[3:0]	LCPLL Temperature Compensation  Mux_hold_sel  Read Value	internal
	[27:24]	4'h3	r	lcpll_tempc_mux_hold_sel_lane[3:0]	LCPLL Temperature Compensation Mux_sel  Read Value	internal
	[23:16]	8'h0	r	lcpll_tempc_dac_sel_lane[7:0]	LCPLL Temperature Compensation DAC  Read Valve	internal
	15	1'h0	r	lcpll_tempc_dac_valid_lane	LCPLL Temperature Compensation DAC Read VALID  Value	internal
	[14:13]	2'b0	r	lcpll_tempc_level_todig_lane[1:0]	LCPLL Temperature Compensation  TODIG Read Value	internal
	[12:0]	0	r/w	RESERVED		
						
	# addr = 0x2098			tx_emphasis_control3	Tx Emphasis Control3	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	0	r	to_ana_tx_fir_c4_lane[5:0]	Tx FIR Tap 4 Readout	internal
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	[21:16]	0	r	to_ana_tx_fir_c5_lane[5:0]	Tx FIR Tap 5 Readout	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:8]	0	r	to_ana_tx_fir_tap_pol_lane[5:0]	Tx FIR Tap Polarity Readout	internal
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r	to_ana_tx_fir_update_lane	Tx FIR Tap Update Readout	internal
						
	# addr = 0x2100			pm_ctrl_rx_lane_reg1_lane	Power Control RX Lane Register1	
	31	0	r/w	ana_pu_rx_force_lane	Force PU_RX To Use Register Value Ana_pu_rx	internal
					0: controlled by internal logic. PU_RX is gated by PU_PLL.	
					1: use register ana_pu_rx	
	30	0	r/w	ana_pu_rx_lane	Powre Up RX.	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	29	0	r/w	ana_pu_sq_lane	Analog Power Up Squetch Detector	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	28	0	r/w	pu_sq_force_lane	Force ANA_PU_SQ To Use Register Value	internal
					0: controlled by logic	
					1: use register ana_pu_sq value	
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r	PLL_READY_RX_LANE	Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX	
	23	0	r/w	RESERVED		
	22	0	r/w	pin_pll_ready_rx_lane	PHY Output Port PIN_PLL_READY_RX	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	21	1	r/w	reset_dtl_lane	Reset DTL	internal
					Reset DTL function. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	20	1	r/w	dtl_clk_off_lane	DTL Clock Off	internal
					Turn off DTL clock. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	19	0	r/w	RX_INIT_DONE_LANE	Rx Initial Sequence Done.	
					Indicate Rx initial sequence is done. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	18	0	r	pin_pu_rx_rd_lane	PIN PU_RX Value Read	internal
	17	0	r/w	RESERVED		
	16	0	r/w	ana_rx_dtl_loop_freeze_lane	Analog DTL Loop Freeze	internal
					0: analog DTL loop is on	
					1: analog DTL loop is freeze	
	15	0	r/w	ana_pu_rx_dly_lane	Powre Up RX Delay	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	[7:4]	4'h2	r/w	RX_SELMUFF_LANE[3:0]	Select Final Multiple Frequency.	
					Sets final coefficient value for receiver CDR frequency loop. The bandwidth setting can be managed with respect to the data rate.	
					4'b0000: 1/64 (largest bandwidth)	
					4'b0001: 1/128	
					4'b0010: 1/256	
					4'b0011: 1/512	
					4'b0100: 1/1024	
					4'b0101: 1/2048	
					4'b0110: 1/4096	
					4'b0111: 1/8192	
					4'b1000: 1/16384	
					4'b1001: 1/32768(smallest bandwidth)	
					Others reserved	
					This setting is used for PHY_GEN_RX=0	
	[3:0]	4'h1	r/w	RX_SELMUFI_LANE[3:0]	Select Initia Multiple Frequencyl.	
					Sets the initial bandwidth value for the receiver CDR frequency loop. This bandwidth is used during acquisition. The bandwidth setting can be managed with respect to the data rate.	
					4'b0000: 1/64 (largest bandwidth)	
					4'b0001: 1/128	
					4'b0010: 1/256	
					4'b0011: 1/512	
					4'b0100: 1/1024	
					4'b0101: 1/2048	
					4'b0110: 1/4096	
					4'b0111: 1/8192	
					4'b1000: 1/16384	
					4'b1001: 1/32768(smallest bandwidth)	
					Others reserved	
					When the training mode is disabled, RX_SETMUFI_LANE controls the CDR frequency loop setting, and RX_SELMUFF_LANE is not used.	
					RX_SELMUFI and RX_SELMUFF must be programmed to the same values.	
					A smaller number gives a higher loop bandwidth.	
					The ratio between RX_SELMUPF_LANE and RX_SELMUFF_LANE provides a damping factor.	
					This setting is used for PHY_GEN_RX=0	
						
	# addr = 0x2104			rx_system_lane		
	31	0	r/w	RX_SEL_BITS_LANE	Select Rx Data Bus Width	
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	30	0	r/w	RX_HALFRATE_EN_LANE	Rx Half Rate Enable	
					0: Quad Rate	
					1: Half Rate	
	29	0	r/w	RX_PAM2_EN_LANE	Rx PAM2 Enable	
					0: PAM4	
					1: PAM2	
	28	1	r/w	train_rx_sel_bits_lane	Select Rx Data Bus Width For Tx Training	internal
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	27	0	r/w	an_rx_sel_bits_lane	Select Rx Data Bus Width For Auto-Negotiation	internal
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	[26:0]	0	r/w	RESERVED		
						
	# addr = 0x2108			input_rx_pin_reg0_lane	Input Interface Register For Rx Lane0	
	[31:27]	5'h9	r/w	PHY_GEN_RX_LANE[4:0]	PHY Rx Speed Generation	
					Set value of phy_gen_rx when register phy_gen_rx_fm_reg is 1 or in isolation/scan mode.	
	ENUM				SerDes mode: 	
					0h: 1.25 Gbps	
					1h: 3.125 Gbps	
					2h: 5.15625 Gbps	
					3h: 6.25 Gbps	
					4h: 10.3125 Gbps	
					5h: 12.1875 Gbps	
					6h: 12.5 Gbps	
					7h: 25.78125 Gbps	
					8h: 27.5 Gbps	
					9h: 28.125 Gbps	
					ah: 53.125 Gbps	
					bh: 56.25 Gbps	
					ch: 2.5 Gbps	
					dh: 20.625 Gbps	
					eh: 106.25 Gbps	
					fh: 112 Gbps	
					10h: 26.5625 Gpbs	
					11h: 12.890625 Gbps	
					12h: 51.5625 Gbps	
					13h: 103.125 Gbps	
					14h: 2.578125 Gbps	
					15h: 5 Gbps	
					16h: 10 Gbps	
					17h:  56.25 Gbps	
	26	0	r/w	phy_gen_rx_fm_reg_lane	Force Value Of Phy_gen_rx From Register	internal
	[25:10]	16'h0	r/w	reserved_input_rx_lane[15:0]	Rx Reserved Input	internal
					Set value of reserved_input_rx when register reserved_input_rx_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	reserved_input_rx_fm_reg_lane	Force Value Of Reserved_input_rx From Register	internal
	[8:6]	3'h0	r/w	rx_acjtag_hyst_lane[2:0]	Rx Acjtage Hyst	internal
					Set value of rx_acjtag_hyst when register rx_acjtag_hyst_fm_reg is 1 or in isolation/scan mode.	
	5	0	r/w	rx_acjtag_hyst_fm_reg_lane	Force Value Of Rx_acjtag_hyst From Register	internal
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	pu_rx_lane	Power Up Rx	internal
					Set value of pu_rx when register pu_rx_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	pu_rx_fm_reg_lane	Force Value Of Pu_rx From Register	internal
						
	# addr = 0x210c			input_rx_pin_reg1_lane	Input Interface Register For Rx Lane1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	rx_dc_term_en_lane	Enable Analog Dc Termination During Normal Function Model	internal
	[28:26]	0	r/w	rxdclk_nt_sel_lane[2:0]	Rxdclk_nt_sel From Register Value	internal
	25	0	r/w	rxdclk_nt_sel_fm_reg_lane	Force Value Of Rxdclk_nt_sel_lane From Register	internal
	24	0	r/w	rx_dc_term_en_fm_reg_lane	Force Using Register Rx_dc_term_en_lane	internal
	[23:20]	4'h0	r/w	ana_rx_dn2floop_p1p3_lane[3:0]	Analog RX P1 P3 DN Indicator To Frequency Loop	internal
					Set value of ana_rx_dn2floop_p1p3 when register ana_rx_dn2floop_p1p3_fm_reg is 1 or in isolation/scan mode.	
	19	0	r/w	ana_rx_dn2floop_p1p3_fm_reg_lane	Analog RX P1 P3 DN Indicator To Frequency Loop From Register	internal
					Force value of ana_rx_dn2floop_p1p3 from register ana_rx_dn2floop_p1p3.	
	[18:15]	4'h0	r/w	ana_rx_up2floop_p1p3_lane[3:0]	Analog RX P1 P3 UP Indicator To Frequency Loop	internal
					Set value of ana_rx_up2floop_p1p3 when register ana_rx_up2floop_p1p3_fm_reg is 1 or in isolation/scan mode.	
	14	0	r/w	ana_rx_up2floop_p1p3_fm_reg_lane	Analog RX P1 P3 UP Indicator To Frequency Loop From Register	internal
					Force value of ana_rx_up2floop_p1p3 from register ana_rx_up2floop_p1p3.	
	13	0	r/w	rx_acjtag_initn_fm_reg_lane	Force Value Of Rx_acjtag_initn From Register	internal
	12	0	r/w	rx_acjtag_initn_lane	Rx Acjtage Initn	internal
					Set value of rx_acjtag_initn when register rx_acjtag_initn_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	rx_acjtag_initp_fm_reg_lane	Force Value Of Rx_acjtag_initp From Register	internal
	10	0	r/w	rx_acjtag_initp_lane	Rx Acjtage Initp	internal
					Set value of rx_acjtag_initp when register rx_acjtag_initp_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	rx_acjtag_mode_fm_reg_lane	Force Value Of Rx_acjtag_mode From Register	internal
	8	0	r/w	rx_acjtag_mode_lane	Rx Acjtag Mode	internal
					Set value of rx_acjtag_mode when register rx_acjtag_mode_fm_reg is 1 or in isolation/scan mode.	
	7	0	r/w	RX_INIT_LANE	Rx Initial 	
					Set value of rx_init when register rx_init_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	rx_init_fm_reg_lane	Force Value Of Rx_init From Register	internal
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	rx_train_enable_lane	Rx Training Enable	internal
					Set value of rx_train_enable when register rx_train_enable_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	rx_train_enable_fm_reg_lane	Force Value Of Rx_train_enable From Register	internal
	1	0	r/w	rx_hiz_lane	Rx High-Z	internal
					Set value of rx_hiz when register rx_hiz_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	RESERVED		
						
	# addr = 0x2110			input_rx_pin_reg2_lane	Input Interface Register For Rx Lane2	
	[31:29]	0	r/w	rx_acjtag_dcbias_lane[2:0]	Rx Acjtag Dc Bias Selection	internal
	28	0	r/w	rx_acjtag_dcbias_fm_reg_lane	Force Using Register Rx_acjtag_dcbias_lane	internal
	[27:25]	0	r/w	RESERVED		
	24	0	r/w	rx_acjtag_init_clk_lane	Rx Acjtage Init Clock	internal
					Set value of rx_acjtag_init_clk when register rx_acjtag_init_clk_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	rx_acjtag_init_clk_fm_reg_lane	Force Value Of Rx_acjtag_init_clk From Register	internal
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	[18:13]	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	ana_rx_sq_out_lane	Rx Sq Output	internal
					Set value of ana_rx_sq_out when register ana_rx_sq_out_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	ana_rx_sq_out_fm_reg_lane	Force Value Of Ana_rx_sq_out From Register	internal
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	rx_acjtag_ac_fm_reg_lane	Force Value Of Rx_acjtag_ac From Register	internal
	3	0	r/w	rx_acjtag_ac_lane	Rx Acjtage AC	internal
					Set value of rx_acjtag_ac when register rx_acjtag_ac_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	rx_acjtag_en_fm_reg_lane	Force Value Of Rx_acjtag_en From Register	internal
	1	0	r/w	rx_acjtag_en_lane	Rx Acjtage Enable	internal
					Set value of rx_acjtag_en when register rx_acjtag_en_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	RESERVED		
						
	# addr = 0x2114			spd_ctrl_rx_lane_reg1_lane	Speed Control Rx Lane Register 1	
	[31:27]	5'h0	r	pin_phy_gen_rx_rd_lane[4:0]	Rx GEN Value Read	internal
	[26:24]	0	r	pin_rxdclk_nt_sel_rd_lane[2:0]	PIN_RXDCLK_NT_SEL Read Register	internal
					3'b000: output 8T	
					3'b001: output 32T	
					3'b010: output 33T	
					3'b011: output 34T	
					3'b100: output 16T	
					Others: reserved	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RXDCLK_25M_EN_LANE	Clock Enable For PIN_RXDCLK_25M	
	1	0	r/w	RXDCLK_NT_EN_LANE	Clock Enable For PIN_RXDCLK_NT	
	0	0	r/w	RXDCLK_4X_EN_LANE	Clock Enable For PIN_RXDCLK_4X	
						
	# addr = 0x2118			dig_rx_rsvd_reg0	Digital RX Reserved Register 0	
	[31:16]	16'h0	r/w	dig_rx_rsvd0_lane[15:0]	Digital RX Reserved Register 0	internal
	[15:0]	16'h0	r/w	dig_rx_int_rsvd0_lane[15:0]	Digital RX Internal Reserved Register 0	internal
						
	# addr = 0x211c			clkgen_rx_lane_reg1_lane	Clock Gen Rx Lane Reg1	
	31	0	r/w	RESERVED		
	30	1	r/w	ana_rxclk_inv_lane	Analog Receiver Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel receive data bus in digital wrapper. 	
	29	1	r/w	pin_rx_clk_on_lane	Clock Enable For PIN_RXDCLK	internal
					0: Not enabled	
					1: Enabled	
	28	0	r/w	RESERVED		
	27	1	r/w	frame_sync_det_clk_en_lane	Clock Enable For Frame_sync_det  Clock	internal
					0: Not enabled	
					1: Enabled	
	26	0	r/w	rst_frame_sync_det_clk_lane	Software Reset For Frame_sync_de_clk Clock Domain	internal
					0: Not reset	
					1: Reset	
	25	0	r/w	rxdclk_ah_lane	Receiver Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel receive data bus. This provides some ability to fix timing related problems at the parallel interface. The clock loading is often higher than the data bus loading which affects the clock to data timing	
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	pt_rx_clk_en_lane	Force Phytest RX Clock Enable.	internal
					Force phytest RX clock enable. This bit has highest priority.	
	21	0	r/w	rx2tx_lpbk_rx_clk_en_lane	Force RX To TX Loop Back Clock Enable.	internal
					Force RX to TX loop back clock enable. This bit has highest priority.	
	20	0	r/w	rst_rx2tx_lpbk_rx_clk_lane	Reset RX To TX Loop Back Clock	internal
	19	0	r/w	RESERVED		
	18	0	r/w	rst_sq_mcu_clk_lane	Reset SQ Filter Clock 	internal
	17	0	r/w	dtl_floop_clk_off_lane	DTL Frequency Loop Clock Off	internal
					Turn off DTL frequency loop clock	
	16	0	r/w	dtl_floop_clk_en_lane	DTL Frequency Loop Clock Enable	internal
					Force DTL frequency loop clock enable. This bit has highest priority.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:9]	4'h0	r/w	ana_rx_dn2floop_p2p4_lane[3:0]	Analog RX P2 P4 DN Indicator To Frequency Loop	internal
					Set value of ana_rx_dn2floop_p2p4 when register ana_rx_dn2floop_p2p4_fm_reg is 1 or in isolation/scan mode.	
	8	0	r/w	ana_rx_dn2floop_p2p4_fm_reg_lane	Analog RX P2 P4 DN Indicator To Frequency Loop From Register	internal
					Force value of ana_rx_dn2floop_p2p4 from register ana_rx_dn2floop_p2p4.	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:1]	4'h0	r/w	ana_rx_up2floop_p2p4_lane[3:0]	Analog RX P2 P4 UP Indicator To Frequency Loop	internal
					Set value of ana_rx_up2floop_p2p4 when register ana_rx_up2floop_p2p4_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	ana_rx_up2floop_p2p4_fm_reg_lane	Analog RX P2 P4 UP Indicator To Frequency Loop From Register	internal
					Force value of ana_rx_up2floop_p2p4 from register ana_rx_up2floop_p2p4.	
						
	# addr = 0x2120			frame_sync_det_reg0	Frame Sync Detection Reg0	
	[31:30]	2'h3	r/w	frame_det_midd_level_lane[1:0]	Middle Level For Frame Detection	internal
					0: all bits are used for checking	
					1: 1 bit is ignored	
					2: 2 bits are ignored	
					3: 3 bits are ignored	
	[29:28]	2'h3	r/w	frame_det_side_level_lane[1:0]	Side Level For Frame Detection	internal
					0: all bits are used for checking	
					1: 1 bit is ignored	
					2: 2 bits are ignored	
					3: 3 bits are ignored	
	27	0	r/w	FRAME_LOCK_SEL_LANE	Frame Lock Select	
					0: use internal generated frame lock signal	
					1: use PIN_TX_TRAIN_ENABLE as frame_lock	
	[26:24]	3'h1	r/w	good_marker_num_lane[2:0]	Good Frame Marker Number	internal
					When good marker number is reached, frame is locked	
	[23:21]	3'h4	r/w	bad_marker_num_lane[2:0]	Bad Frame Marker Number	internal
					When bad marker number is reached, frame is unlocked	
	[20:12]	0	r/w	RESERVED		
	11	1	r/w	frame_end_sel_lane	Frame End Selection For Frame Detection	internal
					0: use one cycle frame end	
					1: use three cycle frame end	
	10	1	r/w	FRAME_REALIGN_MODE_LANE	Realign Mode Select	
					0: realign any time	
					1: realign when frame_det_window is high	
	9	0	r/w	FRAME_DET_MODE_LANE	Frame Lock Detection Mode	
					0: good_marker_num_lane and bad_marker_num_lane are used	
					1: PIN_TX_TRAIN_FRAME_LOCK_DETECTED is high when frame marker is detected	
	8	0	r/w	align_stat_rd_req_lane	Align Status Read Request	internal
					The frame_sync detect status is saved to register for read at the rising edge of this signal.	
	7	0	r	word_found_lane	Word Align Found Indicator	internal
					0: Word not found	
					1: Word found	
					This is a latched version of word detected. Toggle ALIGN_STAT_RD_REQ from 0 to 1 to 0 to clear this flag.	
	6	0	r	FRAME_FOUND_LANE	Frame Found Indicator	
					Indicates that a TX training frame marker has been found. It can be cleared by register align_stat_rd_req	
	5	0	r	frame_lock_lane	Frame Lock Indicator	internal
					Indicates that frame lock	
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2124			frame_sync_det_reg1	Frame Sync Detection Reg1	
	[31:16]	0	r	frame_align_level_lane[15:0]	Frame Alignment Level Register Readout	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2128			frame_sync_det_reg2	Frame Sync Detection Reg2	
	[31:0]	0	r	align_pos_lane[31:0]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x212c			frame_sync_det_reg3	Frame Sync Detection Reg3	
	[31:0]	0	r	align_pos_lane[63:32]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x2130			frame_sync_det_reg4	Frame Sync Detection Reg4	
	[31:0]	0	r	align_pos_lane[95:64]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x2134			frame_sync_det_reg5	Frame Sync Detection Reg5	
	[31:0]	0	r	align_pos_lane[127:96]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x2138			frame_sync_det_reg6	Frame Sync Detection Reg6	
	[31:0]	0	r	align_pos_lane[159:128]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x2140			rx_lane_interrupt	RX Lane Interrupt Register	
	31	0	r/w	RESERVED		
	30	0	r/w	frame_lock_isr_lane	Frame Lock Interrupt To MCU	internal
					To indicate frame marker lock after detecting reg_good_marker_num of frame marker	
	29	0	r/w	frame_unlock_isr_lane	Frame Unlock Interrupt To MCU	internal
					To indicate frame lock lost after detecting reg_bad_marker_num_lane of frame marker	
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2144			rx_lane_interrupt_mask	RX Lane Interrupt Mask Register	
	31	0	r/w	RESERVED		
	30	0	r/w	frame_lock_mask_lane	Frame Lock Interupt Disable	internal
					0: Disable	
					1: Enable	
	29	0	r/w	frame_unlock_mask_lane	Frame Unlock Interupt Disable	internal
					0: Disable	
					1: Enable	
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2148			rx_data_path_reg	RX Data Path Regiser	
	31	0	r/w	LOCAL_DIG_TX2RX_LPBK_EN_LANE	Parallel Transmit To Receive Loopback Enable	
					0: Not enabled	
					1: Enabled	
					The parallel data received on the transmit data bus for the transmission is looped back to the receive parallel bus and bypasses the majority of the PHY circuits.	
	30	0	r/w	DET_BYPASS_LANE	Bypass Frame Detection And Sync Detection For RXDATA	
					0: Frame detection or sync detection is enabled, PIN_RXDATA has cycle delay from analog, if sync detection is used or frame marker detection is used, this bit must be set to 0	
					1: Directly output analog data, PIN_RXDATA has no cycle delay from analog	
	29	0	r/w	RXD_INV_LANE	Receive Polarity Invert	
					It is receive polarity swap enable.	
					0: No polarity swap	
					1: Polarity Swap (1 becomes 0 and 0 becomes 1)	
					This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic can invert the polarity.	
					This inversion comes before the PHY Test logic so the PHY Test module also sees the inversion.	
	28	0	r/w	rxd_msb_lsb_swap_lane	Receiver PAM4 Symbol Of Analog Data MSB LSB Swap	internal
	27	0	r/w	rxdata_gray_code_en_lane	Receiver PAM4 Gray Code Enable	internal
	26	0	r/w	rxdata_pre_code_en_lane	Receiver PAM4 PRE Code Enable	internal
	25	0	r/w	rxdata_msb_lsb_swap_lane	Receiver PAM4 Symbol Of PIN Data MSB LSB Swap	internal
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x214c			rx_reserved_reg	RX Reserved Register	
	[31:16]	0	r/w	pin_reserved_output_rx_lane[15:0]	PIN_RESERVED_OUTPUT_RX Value	internal
	[15:0]	0	r	pin_reserved_input_rx_rd_lane[15:0]	PIN_RESERVED_INPUT_RX Value	internal
						
	# addr = 0x2158			rx_lane_interrupt_reg1	RX Lane Interrupt Clear Register1	
	31	0	r/w	RESERVED		
	30	0	r/w	frame_lock_isr_clear_lane	Frame Lock Interrupt Clear	internal
	29	0	r/w	frame_unlock_isr_clear_lane	Frame Unlock Interrupt Clear	internal
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x215c			dtl_reg4	DTL related register 4	
	[31:16]	16'h400	r/w	align90ee_acc_cycle_cnt_lane[15:0]	Align90EE Accumulator Count Cycle Threshold	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:0]	13'h0	r/w	dtl_clamp_foffs_lane[12:0]	DTL Frequency Offset Clamping Reset Value	internal
					When dtl_clamping_en_lane = 0 and dtl_clamp_rst_mode_lane[1:0] = 0, frequency offset is reset to dtl_clamp_foffs[9:0]. unit is 1.9ppm	
						
	# addr = 0x2160			dtl_reg0	DTL related register 0	
	31	0	r/w	sel_mu_f_lane	Select Mu Phase Selector And Frequency Selector	internal
					0: select initial u Phase selector and u Frequency selector	
					1: select final u Phase selector and u Frequency selector	
					This field is taken as asynchronous signal.	
	30	0	r/w	dtl_floop_freeze_lane	DTL Frequency Loop Freeze	internal
					This signal freezes the update of CDR phase and frequency loops.	
					0: Not freeze	
					1: Freeze	
					This field is taken as asynchronous signal.	
	[29:28]	2'h2	r/w	dtl_clk_mode_lane[1:0]	DTL Clock Mode	internal
					2'b00: Digital DTL clock is same as PLL frequency	
					2'b01: Digital DTL clock is 1/2 PLL frequency	
					2'b10: Digital DTL clock is 1/4 PLL frequency	
					2'b11: Digital DTL clock is 1/8 PLL frequency	
					This field is taken as asynchronous signal.	
	27	0	r/w	dtl_clamping_en_lane	DTL Frequency Offset Clamping Enable	internal
					0: when saturated, foffset is reset to the value which is determined by reg_dtl_clamp_rst_mode_lane[1:0]	
					1: when saturated, foffset is hold	
					This field is taken as asynchronous signal.	
	[26:24]	3'h6	r/w	dtl_clamping_sel_lane[2:0]	DTL Frequency Offset Clamping Setting	internal
	ENUM				When reg_dtl_clamping_scale_lane is 0	
					3'b000: 14000ppm (14/1024)	
					3'b001: 12000ppm (12/1024)	
					3'b010: 11000ppm (11/1024)	
					3'b011: 10000ppm (10/1024)	
					3'b100: 9000ppm (9/1024)	
					3'b101: 8000ppm (8/1024)	
					3'b110: 7000ppm (7/1024)	
					3'b111: 6000ppm (6/1024)	
	ENUM				When reg_dtl_clamping_scale_lane is 1	
					3'b000: 7000ppm (14/2048)	
					3'b001: 6000ppm (12/2048)	
					3'b010: 5500ppm (11/2048)	
					3'b011: 5000ppm (10/2048)	
					3'b100: 4500ppm (9/2048)	
					3'b101: 4000ppm (8/2048)	
					3'b110: 3500ppm (7/2048)	
					3'b111: 3000ppm (6/2048)	
					This field is taken as static signal.	
	23	0	r/w	dtl_clamping_scale_lane	DTL Clamping Value Scale	internal
					0: not scaled (default)	
					1: 1/2 down scale	
					This field is taken as asynchronous signal.	
	[22:21]	2'h0	r/w	DTL_CLAMPING_RATIO_NEG_LANE[1:0]	DTL Negitive Side Amplitude Clamping Ratio	
					Scale DTL clamping value for negative side from positive side.	
					2'b00: negative side dtl clamping value is same as positive side	
					2'b01: negative side dtl clamping value is1/2 of positive side	
					2'b10: negative side dtl clamping value is 1/4 of positive side	
					2'b11: negative side dtl clamping value is 1/8 of positive side	
					This field is taken as static signal.	
	20	0	r/w	rx_foffset_extraction_en_lane	Receiver Frequency Offset Extraction Enable.	internal
					0: Not enabled	
					1: Enabled	
	19	0	r/w	rx_foffset_extraction_rst_lane	Receiver Frequency Offset Extraction Reset. 	internal
					It is OR'ed with sft_rst_no_reg and reset_dtl	
					0: not reset	
					1: Reset	
	[18:17]	2'h2	r/w	avg_window_lane[1:0] 	Average Window.	internal
					Defines the number of peaks to be averaged for each update during RX offset extraction.	
					2'b00: 256	
					2'b01: 512	
					2'b10: 1024	
					2'b11: 2048	
					The default value is 2h.	
	16	0	r/w	rx_foffset_rd_req_lane	RX Frequency Offset Read Request	internal
					Request to update rx_foffset for register read	
					Rising edge: the frequency offset detector circuit updates the RX frequency offset value for register read.	
					The rx_foffset_rdy goes high when the offset value is ready.	
	15	1	r/w	SSC_DSPREAD_RX_LANE	Spread Spectrum Clock Down-spread For RX Frequency Offset Extraction	
					This field sets the incoming RX signal SSC type for RX frequency offset extraction which can be read out from register rx_foffset_rd. It may have different setting than SSC_DSPREAD_TX.	
					0: Center-spread	
					1: Down-spread	
	14	1	r/w	DTL_FLOOP_EN_LANE	DTL Frequency Loop Enable.	
					This configures the CDR to turn on the frequency loop.	
					This is required to support the reception of SSC, or to handle large frequency offsets between the incoming data and the local clock.	
					0: frequency loop set to initial value	
					1: frequency loop is enabled	
	13	1	r/w	DTL_SQ_DET_EN_LANE	Squelch Detector Enable For DTL	
					This bit gates the squelch detect signal from the analog logic. This is a test mode feature only. 	
					0: CDR tracking works as usual where it depends on the squelch detector signal.	
					1: CDR keeps tracking regardless of squelch detector signal.	
	12	0	r/w	clear_dtl_clamping_triggered_lane	Clear DTL Clamping Status Register	internal
					0: Don't clear	
					1: Clear	
	[11:10]	2'h2	r/w	dtl_clamp_rst_mode_lane[1:0]	DTL Clamping Reset Mode	internal
					When dtl_clamping_en_lane = 0 , frequency offset is reset to:	
					2'b00: dtl_clamp_foffs_lane[12:0]	
					2'b01: init_rxfoffs_lane[12:0]	
					2'b10: wrap around within two clamping value	
					2'b11: wrap around within all range	
	9	0	r/w	dtl_clamping_div16_en_lane	DTL Clamping Value Divided By 16 Enable	internal
					0: backward compatible to previous setting	
					1: clamping point divided by 16	
	8	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	rx_foffset_ssc_bias_lane[7:0]	Receiver Frequency Offset Spread Spectrum Clock Bias.	internal
					SSC BIAS adds additional frequency offset on top of the SSC and value from frequency offset detector circuit.	
					Unit is 1.9 ppm	
						
	# addr = 0x2164			dtl_reg1	DTL related register 1	
	[31:28]	4'h0	r/w	rx_foffset_ready_cnt_lane[3:0]	SSC Detection Window Count. 	internal
					SSC detection result is ready after (rx_foffset_ready_cnt_lane +1) x 4) windows.	
	[27:24]	4'h2	r/w	rx_foffset_ready_thres_lane[3:0]	SSC Detection Threshold.	internal
					If error count < rx_foffset_ready_thres_lane[3:0] during the SSC detection window, SSC is found.	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	rx_foffset_ssc_detect_thres_lane[3:0]	Receiver Frequency Offset Spread Spectrum Clock Detect Threshold. 	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:0]	13'h0	r/w	init_rxfoffs_lane[12:0]	Initial RX Frequency Offset	internal
					The unit is 1.9ppm	
						
	# addr = 0x2168			dtl_reg2	DTL related register 2	
	31	0	r	rx_foffset_rdy_lane	Receiver Frequency Offset Ready.	internal
					0: RX frequency offset is not ready to read	
					1: The frequency offset value is ready.	
	[30:18]	0	r	rx_foffset_rd_lane[12:0]	Receiver Frequency Offset Read Value.	internal
					To read extracted frequency offset, rx_foffset_rd_req_lane should be toggled.	
	17	0	r/w	DTL_STEP_MODE_LANE	DTL Step Mode	
					0: Use real step.	
					1: Use majority vote.	
	16	0	r/w	RX_FOFFSET_DISABLE_LANE	Disable Rx Frequency Offset	
					0: frequency offset is added to RX phase interpolator	
					1: frequency offset is added to PLL phase interpolator	
	15	0	r	dtl_clamping_triggered_lane	DTL Frequency Offset Clamping Triggered	internal
					0: DTL frequency offset never reaches the clamping range	
					1: DTL frequency offset reaches the clamping range	
					This register bit is used to indicate if the frequency offset ever reaches the DTL clamping range. It is a level signal and can be cleared by register clear_dtl_clamping_triggered_lane.                     	
	14	0	r	rx_ssc_found_lane	Spread Spectrum Clock Found.	internal
					0: No SSC detected on received data	
					1: SSC was detected on received data	
	[13:0]	14'h064f	r/w	rx_foffset_extra_m_lane[13:0]	RX Frequency Offset Exctraction SSC Frequency. 	internal
						
	# addr = 0x216c			dtl_reg3	DTL related register 3	
	[31:16]	0	r	align90ee_acc_lane[15:0]	Align90EE Accumulator Read Value	internal
	15	0	r/w	RESERVED		
	14	0	r	align90ee_acc_done_lane	Align90EE Accumulator Count Done	internal
	13	0	r/w	align90ee_acc_start_lane	Align90EE Accumulator Count Start	internal
	[12:0]	0	r	rx_extra_ssc_amp_rd_lane[12:0]	RX SSC Amplitude Extracted	internal
					To read extracted SSC amplitude, rx_foffset_rd_req should be toggled.	
						
	# addr = 0x2170			sq_reg0	squelch glitch filter control	
	[31:16]	16'h7	r/w	SQ_LPF_LANE[15:0]	Squelch Glitch Filter Delay For SQ_OUT High Level 	
					When SQ_OUT from analog maintains high level longer than (sq_lpf[15:0]+3)*T_PIN_RXDCLK, SQ_DETECTED becomes high. When SQ_OUT from analog maintains high level shorter than (sq_lpf[15:0]+1)*T_PIN_RXDCLK, SQ_DETECTED stays low, the high pulse of SQ_OUT is filtered out.	
	15	0	r	PIN_RX_SQ_OUT_RD_LANE	Pin Rx Sq Output Read	
					To read value of pin_rx_sq_out	
	14	0	r	PIN_RX_SQ_OUT_LPF_RD_LANE	Pin Rx Sq Low Pass Filter Output Read	
					To read value of pin_rx_sq_out_lpf	
	13	0	r/w	SQ_GATE_RXDATA_EN_LANE	Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.	
					0: do not use sq_out_filtered to gate PIN_RXDATA_LSB/MSB	
					1: use sq_out_filtered to gate PIN_RXDATA_LSB/MSB	
	12	0	r/w	SQ_LPF_EN_LANE	Squelch Glitch Filter Enable 	
					0: SQ_DETECTED from analog SQ_OUT directly	
					1: SQ_DETECTED is high when SQ_OUT is high for a certain time.	
	11	1	r/w	INT_SQ_LPF_EN_LANE	Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface	
					0: Select deglitch or non-deglitch analog SQ signal	
					1: Select filtered SQ signal	
	10	1	r/w	sq_detected_gate_en_lane	SQ_DETECTED Gate Enable	internal
					0: SQ_DETECTED is not gated during power on sequence or SQ calibration	
					1: SQ_DETECTED is gated during power on sequence or SQ calibration and its value is decided by register "sq_detected_during_cal"	
	9	1	r/w	sq_detected_during_cal_lane	SQ_DETECTED Value During Power On Sequence Or SQ Calibration	internal
					This value is assigned to SQ_DETECTED during power on sequence or SQ calibration	
	8	0	r/w	SQ_DEGLITCH_EN_LANE	Sq Deglitch Enable	
					0: Don't deglitch analog SQ output	
					1: Deglitch analog SQ output	
	[7:4]	4'h6	r/w	SQ_DEGLITCH_WIDTH_N_LANE[3:0]	Sq Deglitch Filter Width For Negative Pulse	
					This register controls glitch width which can be removed. It removes sq_deglitch_width_n cycles of MCU clock.	
	[3:0]	4'h6	r/w	SQ_DEGLITCH_WIDTH_P_LANE[3:0]	Sq Deglitch Filter Width For Positive Pulse	
					This register controls glitch width which can be removed. It removes sq_deglitch_width_p cycles of MCU clock.	
						
	# addr = 0x2200			mcu_control_lane	MCU Control Register	
	[31:30]	0	r/w	RESERVED		
	29	0	r	clkcpu_en_lane	MCU Clock Status	internal
					1 : MCU core clock is enabled	
					0 : MCU core clock is disabled	
	28	0	r	intoccus_mcu_lane	MCU Interrupt Occurred In Hold Mode	internal
					1 : MCU receives INT during hold mode	
					0 : Normal operation	
	27	0	r	holda_mcu_lane	MCU  Hold ACK	internal
					1 : MCU is in hold mode	
					0 : Normal operation	
	[26:25]	0	r/w	RESERVED		
	24	0	r/w	rst_reg_clk_lane	Reset Lane Control Register	internal
					1: Reset lane control register	
					0: Not reset	
	23	0	r/w	set_int_to_master_mcu_lane	Set INT to Master MCU	
	[22:9]	0	r/w	RESERVED		
	8	0	r/w	mcu_restart_lane	MCU Restart	internal
					Setting this register 0 then 1 resets and restarts MCU	
	[7:0]	0	r	mcu_id_lane[7:0]	MCU Lane ID For Each Lane	internal
						
	# addr = 0x2204			mcu_gpio	MCU GPIO Control Register	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	gpo_sel_lane	GPIO Control Select	internal
					1: PIN_GPO is controlled by MCU output ports	
					0: PIN_GPO is controlled by registers pin_gpo_lane[7:0]	
	[23:16]	0	r/w	pin_gpo_lane[7:0]	PIN_GPO_LANE Control Register	internal
					Set PIN_GPO value when register gpo_sel_lane=1	
	[15:8]	0	r	pin_gpo_rd_lane[7:0]	PIN_GPO Read Back Value	internal
	[7:0]	0	r	pin_gpi_rd_lane[7:0]	PIN_GPI Read Back Value	internal
						
	# addr = 0x2208			cache_debug0	Cache Control Debug Register 0	
	31	1	r/w	int_enable_all_lane	Overall MCU INT Enable	internal
	[30:24]	0	r/w	RESERVED		
	[23:19]	5'h0	r/w	mem_line_sel1_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[18:14]	5'h0	r/w	mem_line_sel0_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[13:9]	5'h0	r/w	line_tag_sel_lane[4:0]	Cache Control Debug Register	internal
					Select one of 32 line tags for read back 	
	[8:0]	9'h0	r	line_tag_lane[8:0]	Cache Control Debug Register	internal
					Cache line tag readback value	
						
	# addr = 0x220c			cache_debug1	Cache Control Debug Register 1	
	[31:10]	0	r/w	RESERVED		
	[9:5]	5'h0	r/w	miss_line_sel1_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[4:0]	5'h0	r/w	miss_line_sel0_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
						
	# addr = 0x2210			lane_system0	Lane System Control	
	[31:5]	0	r/w	RESERVED		
	4	0	r/w	INIT_DONE_LANE	MCU Initialization Done	
	3	0	r/w	clear_phy_fm_rst_lane	Clear MCU_PHY_FM_RST_LANE Status	internal
	2	0	r	phy_fm_rst_lane	PHY SFT_RST_NO_REG_LANE is set	internal
	1	0	r/w	SFT_RST_NO_REG_FM_REG_LANE	PHY LANE Soft Reset Selection	
					1: Only From SFT_RST_NO_REG_LANE	
					0: From SFT_RST_NO_REG_LANE and PIN_RESET_CORE	
	0	0	r/w	SFT_RST_NO_REG_LANE	Soft Reset LANE	
					PHY Control Registers are not reset	
						
	# addr = 0x2230			mcu_status0_lane	Lane MCU Status Register 0	
	[31:0]	32'h0	r/w	mcu_status0_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2234			mcu_status1_lane	Lane MCU Status Register 1	
	[31:0]	32'h0	r/w	mcu_status1_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2238			mcu_status2_lane	Lane MCU Status Register 2	
	[31:0]	32'h0	r/w	mcu_status2_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x223c			mcu_status3_lane	Lane MCU Status Register 3	
	[31:0]	32'h0	r/w	mcu_status3_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x2240			mcu_int0_control	MCU INT Control Register 0	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int0_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int0_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int0_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT0	internal
	26	0	r/w	int0_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT0	internal
	25	0	r/w	int0_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT0	internal
	24	0	r/w	int0_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int0_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT0	internal
	22	0	r/w	int0_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int0_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT0	internal
	20	0	r/w	int0_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int0_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT0	internal
	18	0	r/w	int0_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT0	internal
	17	0	r/w	int0_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT0	internal
	16	0	r/w	int0_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT0	internal
	15	0	r/w	int0_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT0	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int0_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT0	internal
	12	0	r/w	int0_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT0	internal
	11	0	r/w	int0_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT0	internal
	10	0	r/w	int0_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT0	internal
	9	0	r/w	int0_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT0	internal
	8	0	r/w	int0_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT0	internal
	7	0	r/w	int0_frame_lock_int_en_lane	Enable Frame_lock_int For INT0	internal
	6	0	r/w	int0_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT0	internal
	5	0	r/w	int0_timer3_int_en_lane	Enable Timer4_int For INT0	internal
	4	0	r/w	int0_timer2_int_en_lane	Enable Timer3_int For INT0	internal
	3	0	r/w	int0_timer1_int_en_lane	Enable Timer2_int For INT0	internal
	2	0	r/w	int0_timer0_int_en_lane	Enable Timer1_int For INT0	internal
	1	0	r/w	int0_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT0	internal
	0	0	r/w	int0_pm_chg_int_en_lane	Enable Pm_chg_int For INT0	internal
						
	# addr = 0x2244			mcu_int1_control	MCU INT Control Register 1	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int1_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int1_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int1_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT1	internal
	26	0	r/w	int1_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT1	internal
	25	0	r/w	int1_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT1	internal
	24	0	r/w	int1_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int1_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT1	internal
	22	0	r/w	int1_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int1_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT1	internal
	20	0	r/w	int1_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int1_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT1	internal
	18	0	r/w	int1_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT1	internal
	17	0	r/w	int1_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT1	internal
	16	0	r/w	int1_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT1	internal
	15	0	r/w	int1_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT1	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int1_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT1	internal
	12	0	r/w	int1_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT1	internal
	11	0	r/w	int1_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT1	internal
	10	0	r/w	int1_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT1	internal
	9	0	r/w	int1_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT1	internal
	8	0	r/w	int1_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT1	internal
	7	0	r/w	int1_frame_lock_int_en_lane	Enable Frame_lock_int For INT1	internal
	6	0	r/w	int1_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT1	internal
	5	0	r/w	int1_timer3_int_en_lane	Enable Timer4_int For INT1	internal
	4	0	r/w	int1_timer2_int_en_lane	Enable Timer3_int For INT1	internal
	3	0	r/w	int1_timer1_int_en_lane	Enable Timer2_int For INT1	internal
	2	0	r/w	int1_timer0_int_en_lane	Enable Timer1_int For INT1	internal
	1	0	r/w	int1_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT1	internal
	0	0	r/w	int1_pm_chg_int_en_lane	Enable Pm_chg_int For INT1	internal
						
	# addr = 0x2248			mcu_int2_control	MCU INT Control Register 2	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int2_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int2_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int2_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT2	internal
	26	0	r/w	int2_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT2	internal
	25	0	r/w	int2_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT2	internal
	24	0	r/w	int2_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int2_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT2	internal
	22	0	r/w	int2_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int2_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT2	internal
	20	0	r/w	int2_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int2_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT2	internal
	18	0	r/w	int2_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT2	internal
	17	0	r/w	int2_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT2	internal
	16	0	r/w	int2_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT2	internal
	15	0	r/w	int2_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT2	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int2_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT2	internal
	12	0	r/w	int2_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT2	internal
	11	0	r/w	int2_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT2	internal
	10	0	r/w	int2_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT2	internal
	9	0	r/w	int2_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT2	internal
	8	0	r/w	int2_rx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT2	internal
	7	0	r/w	int2_frame_lock_int_en_lane	Enable Frame_lock_int For INT2	internal
	6	0	r/w	int2_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT2	internal
	5	0	r/w	int2_timer3_int_en_lane	Enable Timer4_int For INT2	internal
	4	0	r/w	int2_timer2_int_en_lane	Enable Timer3_int For INT2	internal
	3	0	r/w	int2_timer1_int_en_lane	Enable Timer2_int For INT2	internal
	2	0	r/w	int2_timer0_int_en_lane	Enable Timer1_int For INT2	internal
	1	0	r/w	int2_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT2	internal
	0	0	r/w	int2_pm_chg_int_en_lane	Enable Pm_chg_int For INT2	internal
						
	# addr = 0x224c			mcu_int3_control	MCU INT Control Register 3	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int3_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int3_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int3_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT3	internal
	26	0	r/w	int3_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT3	internal
	25	0	r/w	int3_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT3	internal
	24	0	r/w	int3_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int3_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT3	internal
	22	0	r/w	int3_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int3_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT3	internal
	20	0	r/w	int3_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int3_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT3	internal
	18	0	r/w	int3_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT3	internal
	17	0	r/w	int3_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT3	internal
	16	0	r/w	int3_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT3	internal
	15	0	r/w	int3_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT3	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int3_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT3	internal
	12	0	r/w	int3_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT3	internal
	11	0	r/w	int3_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT3	internal
	10	0	r/w	int3_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT3	internal
	9	0	r/w	int3_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT3	internal
	8	0	r/w	int3_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT3	internal
	7	0	r/w	int3_frame_lock_int_en_lane	Enable Frame_lock_int For INT3	internal
	6	0	r/w	int3_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT3	internal
	5	0	r/w	int3_timer3_int_en_lane	Enable Timer4_int For INT3	internal
	4	0	r/w	int3_timer2_int_en_lane	Enable Timer3_int For INT3	internal
	3	0	r/w	int3_timer1_int_en_lane	Enable Timer2_int For INT3	internal
	2	0	r/w	int3_timer0_int_en_lane	Enable Timer1_int For INT3	internal
	1	0	r/w	int3_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT3	internal
	0	0	r/w	int3_pm_chg_int_en_lane	Enable Pm_chg_int For INT3	internal
						
	# addr = 0x2250			mcu_int4_control	MCU INT Control Register 4	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int4_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int4_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int4_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT4	internal
	26	0	r/w	int4_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT4	internal
	25	0	r/w	int4_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT4	internal
	24	0	r/w	int4_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int4_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT4	internal
	22	0	r/w	int4_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int4_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT 4	internal
	20	0	r/w	int4_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int4_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT4	internal
	18	0	r/w	int4_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT4	internal
	17	0	r/w	int4_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT4	internal
	16	0	r/w	int4_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT4	internal
	15	0	r/w	int4_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT4	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int4_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT4	internal
	12	0	r/w	int4_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT4	internal
	11	0	r/w	int4_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT4	internal
	10	0	r/w	int4_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT4	internal
	9	0	r/w	int4_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT4	internal
	8	0	r/w	int4_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT4	internal
	7	0	r/w	int4_frame_lock_int_en_lane	Enable Frame_lock_int For INT4	internal
	6	0	r/w	int4_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT4	internal
	5	0	r/w	int4_timer3_int_en_lane	Enable Timer4_int For INT4	internal
	4	0	r/w	int4_timer2_int_en_lane	Enable Timer3_int For INT4	internal
	3	0	r/w	int4_timer1_int_en_lane	Enable Timer2_int For INT4	internal
	2	0	r/w	int4_timer0_int_en_lane	Enable Timer1_int For INT4	internal
	1	0	r/w	int4_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT4	internal
	0	0	r/w	int4_pm_chg_int_en_lane	Enable Pm_chg_int For INT4	internal
						
	# addr = 0x2254			mcu_int5_control	MCU INT Control Register 5	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int5_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int5_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int5_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT5	internal
	26	0	r/w	int5_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT5	internal
	25	0	r/w	int5_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT5	internal
	24	0	r/w	int5_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int5_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT5	internal
	22	0	r/w	int5_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int5_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT5	internal
	20	0	r/w	int5_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int5_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT5	internal
	18	0	r/w	int5_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT5	internal
	17	0	r/w	int5_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT5	internal
	16	0	r/w	int5_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT5	internal
	15	0	r/w	int5_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT5	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int5_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT5	internal
	12	0	r/w	int5_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT5	internal
	11	0	r/w	int5_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT5	internal
	10	0	r/w	int5_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT5	internal
	9	0	r/w	int5_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT5	internal
	8	0	r/w	int5_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT5	internal
	7	0	r/w	int5_frame_lock_int_en_lane	Enable Frame_lock_int For INT5	internal
	6	0	r/w	int5_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT5	internal
	5	0	r/w	int5_timer3_int_en_lane	Enable Timer4_int For INT5	internal
	4	0	r/w	int5_timer2_int_en_lane	Enable Timer3_int For INT5	internal
	3	0	r/w	int5_timer1_int_en_lane	Enable Timer2_int For INT5	internal
	2	0	r/w	int5_timer0_int_en_lane	Enable Timer1_int For INT5	internal
	1	0	r/w	int5_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT5	internal
	0	0	r/w	int5_pm_chg_int_en_lane	Enable Pm_chg_int For INT5	internal
						
	# addr = 0x2258			mcu_int6_control	MCU INT Control Register 6	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int6_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int6_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int6_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT6	internal
	26	0	r/w	int6_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT6	internal
	25	0	r/w	int6_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT6	internal
	24	0	r/w	int6_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int6_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT6	internal
	22	0	r/w	int6_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int6_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT6	internal
	20	0	r/w	int6_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int6_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT6	internal
	18	0	r/w	int6_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT6	internal
	17	0	r/w	int6_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT6	internal
	16	0	r/w	int6_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT6	internal
	15	0	r/w	int6_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT6	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int6_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT6	internal
	12	0	r/w	int6_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT6	internal
	11	0	r/w	int6_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT6	internal
	10	0	r/w	int6_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT6	internal
	9	0	r/w	int6_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT6	internal
	8	0	r/w	int6_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT6	internal
	7	0	r/w	int6_frame_lock_int_en_lane	Enable Frame_lock_int For INT6	internal
	6	0	r/w	int6_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT6	internal
	5	0	r/w	int6_timer3_int_en_lane	Enable Timer4_int For INT6	internal
	4	0	r/w	int6_timer2_int_en_lane	Enable Timer3_int For INT6	internal
	3	0	r/w	int6_timer1_int_en_lane	Enable Timer2_int For INT6	internal
	2	0	r/w	int6_timer0_int_en_lane	Enable Timer1_int For INT6	internal
	1	0	r/w	int6_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT6	internal
	0	0	r/w	int6_pm_chg_int_en_lane	Enable Pm_chg_int For INT6	internal
						
	# addr = 0x225c			mcu_int7_control	MCU INT Control Register 7	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int7_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int7_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int7_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT7	internal
	26	0	r/w	int7_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT7	internal
	25	0	r/w	int7_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT7	internal
	24	0	r/w	int7_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int7_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT7	internal
	22	0	r/w	int7_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int7_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT7	internal
	20	0	r/w	int7_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int7_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT7	internal
	18	0	r/w	int7_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT7	internal
	17	0	r/w	int7_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT7	internal
	16	0	r/w	int7_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT7	internal
	15	0	r/w	int7_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT7	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int7_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT7	internal
	12	0	r/w	int7_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT7	internal
	11	0	r/w	int7_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT7	internal
	10	0	r/w	int7_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT7	internal
	9	0	r/w	int7_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT7	internal
	8	0	r/w	int7_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT7	internal
	7	0	r/w	int7_frame_lock_int_en_lane	Enable Frame_lock_int For INT7	internal
	6	0	r/w	int7_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT7	internal
	5	0	r/w	int7_timer3_int_en_lane	Enable Timer4_int For INT7	internal
	4	0	r/w	int7_timer2_int_en_lane	Enable Timer3_int For INT7	internal
	3	0	r/w	int7_timer1_int_en_lane	Enable Timer2_int For INT7	internal
	2	0	r/w	int7_timer0_int_en_lane	Enable Timer1_int For INT7	internal
	1	0	r/w	int7_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT7	internal
	0	0	r/w	int7_pm_chg_int_en_lane	Enable Pm_chg_int For INT7	internal
						
	# addr = 0x2260			mcu_int8_control	MCU INT Control Register 8	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int8_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int8_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int8_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT8	internal
	26	0	r/w	int8_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT8	internal
	25	0	r/w	int8_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT8	internal
	24	0	r/w	int8_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int8_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT8	internal
	22	0	r/w	int8_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int8_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT8	internal
	20	0	r/w	int8_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int8_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT8	internal
	18	0	r/w	int8_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT8	internal
	17	0	r/w	int8_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT8	internal
	16	0	r/w	int8_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT8	internal
	15	0	r/w	int8_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT8	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int8_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT8	internal
	12	0	r/w	int8_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT8	internal
	11	0	r/w	int8_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT8	internal
	10	0	r/w	int8_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT8	internal
	9	0	r/w	int8_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT8	internal
	8	0	r/w	int8_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT8	internal
	7	0	r/w	int8_frame_lock_int_en_lane	Enable Frame_lock_int For INT8	internal
	6	0	r/w	int8_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT8	internal
	5	0	r/w	int8_timer3_int_en_lane	Enable Timer4_int For INT8	internal
	4	0	r/w	int8_timer2_int_en_lane	Enable Timer3_int For INT8	internal
	3	0	r/w	int8_timer1_int_en_lane	Enable Timer2_int For INT8	internal
	2	0	r/w	int8_timer0_int_en_lane	Enable Timer1_int For INT8	internal
	1	0	r/w	int8_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT8	internal
	0	0	r/w	int8_pm_chg_int_en_lane	Enable Pm_chg_int For INT8	internal
						
	# addr = 0x2264			mcu_int9_control	MCU INT Control Register 9	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int9_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int9_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int9_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT9	internal
	26	0	r/w	int9_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT9	internal
	25	0	r/w	int9_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT9	internal
	24	0	r/w	int9_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int9_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT9	internal
	22	0	r/w	int9_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int9_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT9	internal
	20	0	r/w	int9_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int9_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT9	internal
	18	0	r/w	int9_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT9	internal
	17	0	r/w	int9_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT9	internal
	16	0	r/w	int9_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT9	internal
	15	0	r/w	int9_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT9	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int9_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT9	internal
	12	0	r/w	int9_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT9	internal
	11	0	r/w	int9_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT9	internal
	10	0	r/w	int9_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT9	internal
	9	0	r/w	int9_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT9	internal
	8	0	r/w	int9_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT9	internal
	7	0	r/w	int9_frame_lock_int_en_lane	Enable Frame_lock_int For INT9	internal
	6	0	r/w	int9_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT9	internal
	5	0	r/w	int9_timer3_int_en_lane	Enable Timer4_int For INT9	internal
	4	0	r/w	int9_timer2_int_en_lane	Enable Timer3_int For INT9	internal
	3	0	r/w	int9_timer1_int_en_lane	Enable Timer2_int For INT9	internal
	2	0	r/w	int9_timer0_int_en_lane	Enable Timer1_int For INT9	internal
	1	0	r/w	int9_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT9	internal
	0	0	r/w	int9_pm_chg_int_en_lane	Enable Pm_chg_int For INT9	internal
						
	# addr = 0x2268			mcu_int10_control	MCU INT Control Register 10	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int10_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int10_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int10_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT10	internal
	26	0	r/w	int10_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT10	internal
	25	0	r/w	int10_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT10	internal
	24	0	r/w	int10_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int10_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT10	internal
	22	0	r/w	int10_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int10_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT10	internal
	20	0	r/w	int10_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int10_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT10	internal
	18	0	r/w	int10_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT10	internal
	17	0	r/w	int10_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT10	internal
	16	0	r/w	int10_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT10	internal
	15	0	r/w	int10_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT10	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int10_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT10	internal
	12	0	r/w	int10_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT10	internal
	11	0	r/w	int10_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT10	internal
	10	0	r/w	int10_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT10	internal
	9	0	r/w	int10_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT10	internal
	8	0	r/w	int10_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT10	internal
	7	0	r/w	int10_frame_lock_int_en_lane	Enable Frame_lock_int For INT10	internal
	6	0	r/w	int10_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT10	internal
	5	0	r/w	int10_timer3_int_en_lane	Enable Timer4_int For INT10	internal
	4	0	r/w	int10_timer2_int_en_lane	Enable Timer3_int For INT10	internal
	3	0	r/w	int10_timer1_int_en_lane	Enable Timer2_int For INT10	internal
	2	0	r/w	int10_timer0_int_en_lane	Enable Timer1_int For INT10	internal
	1	0	r/w	int10_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT10	internal
	0	0	r/w	int10_pm_chg_int_en_lane	Enable Pm_chg_int For INT10	internal
						
	# addr = 0x226c			mcu_int11_control	MCU INT Control Register 11	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int11_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int11_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int11_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT11	internal
	26	0	r/w	int11_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT11	internal
	25	0	r/w	int11_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT11	internal
	24	0	r/w	int11_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int11_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT11	internal
	22	0	r/w	int11_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int11_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT11	internal
	20	0	r/w	int11_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int11_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT11	internal
	18	0	r/w	int11_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT11	internal
	17	0	r/w	int11_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT11	internal
	16	0	r/w	int11_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT11	internal
	15	0	r/w	int11_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT11	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int11_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT11	internal
	12	0	r/w	int11_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT11	internal
	11	0	r/w	int11_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT11	internal
	10	0	r/w	int11_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT11	internal
	9	0	r/w	int11_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT11	internal
	8	0	r/w	int11_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT11	internal
	7	0	r/w	int11_frame_lock_int_en_lane	Enable Frame_lock_int For INT11	internal
	6	0	r/w	int11_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT11	internal
	5	0	r/w	int11_timer3_int_en_lane	Enable Timer4_int For INT11	internal
	4	0	r/w	int11_timer2_int_en_lane	Enable Timer3_int For INT11	internal
	3	0	r/w	int11_timer1_int_en_lane	Enable Timer2_int For INT11	internal
	2	0	r/w	int11_timer0_int_en_lane	Enable Timer1_int For INT11	internal
	1	0	r/w	int11_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT11	internal
	0	0	r/w	int11_pm_chg_int_en_lane	Enable Pm_chg_int For INT11	internal
						
	# addr = 0x2270			mcu_int12_control	MCU INT Control Register 12	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	int12_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	int12_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	int12_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT12	internal
	26	0	r/w	int12_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT12	internal
	25	0	r/w	int12_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT12	internal
	24	0	r/w	int12_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	int12_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT12	internal
	22	0	r/w	int12_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	int12_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT12	internal
	20	0	r/w	int12_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	int12_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For INT12	internal
	18	0	r/w	int12_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT12	internal
	17	0	r/w	int12_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For INT12	internal
	16	0	r/w	int12_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For INT12	internal
	15	0	r/w	int12_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT12	internal
	14	0	r/w	RESERVED		
	13	0	r/w	int12_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT12	internal
	12	0	r/w	int12_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT12	internal
	11	0	r/w	int12_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT12	internal
	10	0	r/w	int12_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT12	internal
	9	0	r/w	int12_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT12	internal
	8	0	r/w	int12_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT12	internal
	7	0	r/w	int12_frame_lock_int_en_lane	Enable Frame_lock_int For INT12	internal
	6	0	r/w	int12_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT12	internal
	5	0	r/w	int12_timer3_int_en_lane	Enable Timer4_int For INT12	internal
	4	0	r/w	int12_timer2_int_en_lane	Enable Timer3_int For INT12	internal
	3	0	r/w	int12_timer1_int_en_lane	Enable Timer2_int For INT12	internal
	2	0	r/w	int12_timer0_int_en_lane	Enable Timer1_int For INT12	internal
	1	0	r/w	int12_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT12	internal
	0	0	r/w	int12_pm_chg_int_en_lane	Enable Pm_chg_int For INT12	internal
						
	# addr = 0x2274			mcu_timer_control	MCU Ext Timer Control Register 0	
	[31:5]	0	r/w	RESERVED		
	4	0	r/w	swd_lane	Start Watchdog Timer	internal
					Setting this register to 1 before MCU is enabled starts the watchdog timer immediately after MCU is enabled	
					1: Enable MCU watchdog timer	
					0: Disable MCU watchdog timer	
	3	0	r/w	timer_3_en_lane	Enable Hardware Timer3	internal
					1: Enable Timer 3	
					0: Disable Timer 3	
	2	0	r/w	timer_2_en_lane	Enable Hardware Timer2	internal
					1: Enable Timer 2	
					0: Disable Timer 2	
	1	0	r/w	timer_1_en_lane	Enable Hardware Timer1	internal
					1: Enable Timer 1	
					0: Disable Timer 1	
	0	0	r/w	timer_0_en_lane	Enable Hardware Timer0	internal
					1: Enable Timer 0	
					0: Disable Timer 0	
						
	# addr = 0x2278			mcu_timer0_control	MCU Ext Timer Control Register 1	
	[31:16]	16'h01	r/w	timer0_lo_cnt_lane[15:0]	Timer 0 Counter Number	internal
	[15:0]	16'h01	r/w	timer0_hi_cnt_lane[15:0]	Timer 0 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x227c			mcu_timer1_control	MCU Ext Timer Control Register 2	
	[31:16]	16'h01	r/w	timer1_lo_cnt_lane[15:0]	Timer 1 Counter Number	internal
	[15:0]	16'h01	r/w	timer1_hi_cnt_lane[15:0]	Timer 1 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x2280			mcu_timer2_control	MCU Ext Timer Control Register 3	
	[31:16]	16'h01	r/w	timer2_lo_cnt_lane[15:0]	Timer 2 Counter Number	internal
	[15:0]	16'h01	r/w	timer2_hi_cnt_lane[15:0]	Timer 2 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x2284			mcu_timer3_control	MCU Ext Timer Control Register 4	
	[31:16]	16'h01	r/w	timer3_lo_cnt_lane[15:0]	Timer 3 Counter Number	internal
	[15:0]	16'h01	r/w	timer3_hi_cnt_lane[15:0]	Timer 3 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x2288			mcu_irq_lane	MCU Ext Timer Control Register 5	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_cmn_isr_lane	INT Form CMN MCU	internal
	4	0	r/w	RESERVED		
	3	0	r/w	int_timer3_isr_lane	Timer3 IRQ ISR	internal
	2	0	r/w	int_timer2_isr_lane	Timer2 IRQ ISR	internal
	1	0	r/w	int_timer1_isr_lane	Timer1 IRQ ISR	internal
	0	0	r/w	int_timer0_isr_lane	Timer0 IRQ ISR	internal
						
	# addr = 0x228c			mcu_irq_mask_lane	MCU Ext Timer Control Register 6	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_cmn_mask_lane	INT Form CMN MCU Mask	internal
	4	0	r/w	RESERVED		
	3	0	r/w	int_timer3_mask_lane	Timer3 IRQ Mask	internal
	2	0	r/w	int_timer2_mask_lane	Timer2 IRQ Mask	internal
	1	0	r/w	int_timer1_mask_lane	Timer1 IRQ Mask	internal
	0	0	r/w	int_timer0_mask_lane	Timer0 IRQ Mask	internal
						
	# addr = 0x2290			mcu_mem_reg1_lane	Lane Memory Control Register 0	
	[31:20]	0	r/w	RESERVED		
	[19:18]	2'h1	r/w	iram_rtsel_lane[1:0]	IRAM Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[17:16]	2'h1	r/w	iram_wtsel_lane[1:0]	IRAM Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
	[15:4]	0	r/w	RESERVED		
	[3:2]	2'h1	r/w	xram_rtsel_lane[1:0]	Data Memory Read Timing Control	internal
					RTC[1:0] is read timing control - Default set to 2'b010. RTC[2] is reserved - Default set to 0. See AC Characteristics table for specific timing information.	
	[1:0]	2'h1	r/w	xram_wtsel_lane[1:0]	Data Memory Write Timing Control	internal
					WTC[1:0] is write timing control - Default set to 2'b010. WTC[2] is reserved. Default set to 0. See AC Characteristics table for specific timing information.	
						
	# addr = 0x2294			mcu_mem_reg2_lane	Lane Memory Control Register 1	
	[31:30]	0	r/w	RESERVED		
	29	0	r	XDATA_MEM_CHECKSUM_PASS_LANE	Reset PHY Xdata Lane Memory Checksum Pass	
	28	0	r/w	XDATA_MEM_CHECKSUM_RESET_LANE	Reset PHY Xdata Lane Memory Checksum Calculation Value	
	27	0	r/w	IRAM_ECC_2ERR_SET_LANE	Set IRAM MEM ECC For 2 Bit Error	
					Rising edge to set error status	
	26	0	r/w	CACHE_ECC_2ERR_SET_LANE	Set Cache Mem ECC For 2 Bit Error	
					Rising edge to set error status	
	25	0	r/w	XDATA_ECC_2ERR_SET_LANE	Set Xdata Mem ECC For 2 Bit Error	
					Rising edge to set error status	
	24	0	r/w	IRAM_ECC_1ERR_SET_LANE	Set IRAM MEM ECC For 1 Bit Error	
					Rising edge to set error status	
	23	0	r/w	CACHE_ECC_1ERR_SET_LANE	Set Cache Mem ECC For 1 Bit Error	
					Rising edge to set error status	
	22	0	r/w	XDATA_ECC_1ERR_SET_LANE	Set Xdata Mem ECC For 1 Bit Error	
					Rising edge to set error status	
	21	0	r/w	IRAM_ECC_2ERR_CLEAR_LANE	IRAM MEM ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	20	0	r/w	CACHE_ECC_2ERR_CLEAR_LANE	Cache Mem ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	19	0	r/w	XDATA_ECC_2ERR_CLEAR_LANE	Xdata Mem ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	18	0	r/w	IRAM_ECC_1ERR_CLEAR_LANE	IRAM MEM ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	17	0	r/w	CACHE_ECC_1ERR_CLEAR_LANE	Cache Mem ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	16	0	r/w	XDATA_ECC_1ERR_CLEAR_LANE	Xdata Mem ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	15	0	r/w	IRAM_ECC_2ERR_ENABLE_LANE	IRAM MEM ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	14	0	r/w	CACHE_ECC_2ERR_ENABLE_LANE	Cache Mem ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	13	0	r/w	XDATA_ECC_2ERR_ENABLE_LANE	Xdata Mem ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	12	0	r/w	IRAM_ECC_1ERR_ENABLE_LANE	IRAM MEM ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	11	0	r/w	CACHE_ECC_1ERR_ENABLE_LANE	Cache Mem ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	10	0	r/w	XDATA_ECC_1ERR_ENABLE_LANE	Xdata Mem ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	9	0	r	IRAM_ECC_2ERR_LANE	IRAM MEM ECC 2 Bits Error Detected	
	8	0	r	CACHE_ECC_2ERR_LANE	Cache Mem ECC 2 Bits Error Detected	
	7	0	r	XDATA_ECC_2ERR_LANE	Xdata Mem ECC 2 Bits Error Detected	
	6	0	r	IRAM_ECC_1ERR_LANE	IRAM MEM ECC 1 Bit Error Detected	
	5	0	r	CACHE_ECC_1ERR_LANE	Cache Mem ECC 1 Bit Error Detected	
	4	0	r	XDATA_ECC_1ERR_LANE	Xdata Mem ECC 1 Bit Error Detected	
	[3:2]	2'h1	r/w	cache_rtsel_lane[1:0]	Cache Memory Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[1:0]	2'h1	r/w	cache_wtsel_lane[1:0]	Cache Memory Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
						
	# addr = 0x2298			mcu_timer_ctrl_1_lane	MCU Ext Timer Control Register 7	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	timer_2ex_sel_lane[1:0]	MCU Timer T2EX Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[5:4]	2'h0	r/w	timer_2_sel_lane[1:0]	MCU Timer T2 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[3:2]	2'h0	r/w	timer_1_sel_lane[1:0]	MCU Timer T1 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[1:0]	2'h0	r/w	timer_0_sel_lane[1:0]	MCU Timer T0 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
						
	# addr = 0x229c			mcu_timer_ctrl_2_lane	MCU Ext Timer Control Register 8	
	31	0	r/w	pwm0_en_lane	Enable Timer Clock Generation Function0 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm0_counter_lane[30:0]	Timer Clock Block 0 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm0_counter[30:0])	
						
	# addr = 0x22a0			mcu_timer_ctrl_3_lane	MCU Ext Timer Control Register 9	
	31	0	r/w	pwm1_en_lane	Enable Timer Clock Generation Function1 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm1_counter_lane[30:0]	Timer Clock Block 1 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm1_counter[30:0])	
						
	# addr = 0x22a4			mcu_timer_ctrl_4_lane	MCU Ext Timer Control Register 10	
	31	0	r/w	pwm2_en_lane	Enable Timer Clock Generation Function2 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm2_counter_lane[30:0]	Timer Clock Block 2 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm2_counter[30:0])	
						
	# addr = 0x22a8			mcu_timer_ctrl_5_lane	MCU Ext Timer Control Register 11	
	31	0	r/w	pwm3_en_lane	Enable Timer Clock Generation Function3 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm3_counter_lane[30:0]	Timer Clock Block 3 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm3_counter[30:0])	
						
	# addr = 0x22ac			mcu_timer_ctrl_6_lane	MCU Ext Timer Control Register 12	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	pwm3_clk_sel_lane[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[5:4]	2'h0	r/w	pwm2_clk_sel_lane[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[3:2]	2'h0	r/w	pwm1_clk_sel_lane[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[1:0]	2'h0	r/w	pwm0_clk_sel_lane[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
						
	# addr = 0x22b0			mcu_timer_ctrl_7_lane	MCU Ext Timer Control Register 13	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	timer3_clk_sel_lane[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[5:4]	2'h0	r/w	timer2_clk_sel_lane[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[3:2]	2'h0	r/w	timer1_clk_sel_lane[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[1:0]	2'h0	r/w	timer0_clk_sel_lane[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
						
	# addr = 0x22b4			mcu_debug0_lane	Lane MCU Debug Register 0	
	[31:24]	8'h0	r/w	mcu_debug3_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debug2_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug1_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug0_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22b8			mcu_debug1_lane	Lane MCU Debug Register 1	
	[31:24]	8'h0	r/w	mcu_debug7_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debug6_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug5_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug4_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22bc			mcu_debug2_lane	Lane MCU Debug Register 2	
	[31:24]	8'h0	r/w	mcu_debugb_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debuga_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug9_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug8_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22c0			mcu_debug3_lane	Lane MCU Debug Register 3	
	[31:24]	8'h0	r/w	mcu_debugf_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debuge_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debugd_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debugc_lane[7:0]	For Debug Only	internal
						
	# addr = 0x22c4			mcu_debug_lane	Lane MCU Debug Register 4	
	[31:0]	32'h0	r/w	mcu_debug_lane[31:0]	For Debug Only	internal
						
	# addr = 0x22c8			ext_int_control	Ext INT Control	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	extint_an_receive_idle_int_en_lane	Enable Auto Neg IDLE INT	internal
	28	0	r/w	extint_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	27	0	r/w	extint_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For EXT_INT	internal
	26	0	r/w	extint_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For EXT_INT	internal
	25	0	r/w	extint_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for EXT_INT	internal
	24	0	r/w	extint_int_pu_pll_or_chg_int_en_lane	Enable Int_pu_pll_or_chg_int_lane	internal
	23	0	r/w	extint_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For EXT_INT	internal
	22	0	r/w	extint_an_en_int_en_lane	Auto Neg Enable Interrupt	internal
	21	0	r/w	extint_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For EXT_INT	internal
	20	0	r/w	extint_an_spd_chg_int_en_lane	Auto Neg Speed Change Interrupt	internal
	19	0	r/w	extint_int_refclk_dis_chg_int_en_lane	Enable Refclk_dis_chg_int For  EXT_INT	internal
	18	0	r/w	extint_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For  EXT_INT	internal
	17	0	r/w	extint_int_power_state_valid_rise_int_en_lane	Enable Power_state_valid_rise_int For  EXT_INT	internal
	16	0	r/w	extint_int_rx_init_rise_int_en_lane	Enable Int_rx_init_rise_int For  EXT_INT	internal
	15	0	r/w	extint_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For  EXT_INT	internal
	14	0	r/w	RESERVED		
	13	0	r/w	extint_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For  EXT_INT	internal
	12	0	r/w	extint_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For EXT_INT	internal
	11	0	r/w	extint_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For EXT_INT	internal
	10	0	r/w	extint_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For EXT_INT	internal
	9	0	r/w	extint_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For  EXT_INT	internal
	8	0	r/w	extint_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For  EXT_INT	internal
	7	0	r/w	extint_frame_lock_int_en_lane	Enable Frame_lock_int For  EXT_INT	internal
	6	0	r/w	extint_frame_unlock_int_en_lane	Enable Frame_unlock_int For  EXT_INT	internal
	5	0	r/w	extint_timer3_int_en_lane	Enable Timer4_int For  EXT_INT	internal
	4	0	r/w	extint_timer2_int_en_lane	Enable Timer3_int For  EXT_INT	internal
	3	0	r/w	extint_timer1_int_en_lane	Enable Timer2_int For  EXT_INT	internal
	2	0	r/w	extint_timer0_int_en_lane	Enable Timer1_int For  EXT_INT	internal
	1	0	r/w	extint_spd_int_gen_en_lane	Enable Spd_int_gen_lane For  EXT_INT	internal
	0	0	r/w	extint_pm_chg_int_en_lane	Enable Pm_chg_int For  EXT_INT	internal
						
	# addr = 0x22cc			ana_if_trx_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_trx_wd_lane[7:0]	Force TRX Analog Register WD PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	[23:16]	0	r	ana_reg_trx_rd_out_lane[7:0]	TRX Analog Register RD_OUT Output	internal
	[15:13]	0	r/w	RESERVED		
	12	0	r/w	ana_reg_trx_rst_lane	Force TRX Analog Register RST PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	11	0	r/w	ana_reg_trx_we_lane	Force TRX Analog Register WE PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	10	0	r/w	ana_reg_trx_re_lane	Force TRX Analog Register RE PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	9	0	r/w	ana_reg_trx_force_lane	TRX Analog Register Force	internal
					Force Analog TRX Lane Register PIN Control	
					1: Enable	
					0: Disable	
	[8:0]	0	r/w	ana_reg_trx_addr_lane[8:0]	Force TRX Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
						
	# addr = 0x22d0			ana_if_dfe_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_dfe_addr_lane[7:0]	Force DFE Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_DFE_force_lane is 1	
	[23:16]	0	r/w	ana_reg_dfe_wd_lane[7:0]	Force DFE Analog Register WD PIN	internal
					This register is valid when register ana_reg_DFE_force_lane is 1	
	[15:8]	0	r	ana_reg_dfe_rd_out_lane[7:0]	DFE Analog Register RD_OUT Output	internal
					This register is valid when register ana_reg_DFE_force_lane is 1	
	7	0	r/w	ana_reg_dfe_rst_lane	Force DFE Analog Register RST PIN	internal
					This register is valid when register ana_reg_DFE_force_lane is 1	
	6	0	r/w	ana_reg_dfe_we_lane	Force DFE Analog Register WE PIN	internal
					This register is valid when register ana_reg_DFE_force_lane is 1	
	5	0	r/w	ana_reg_dfe_re_lane	Force DFE Analog Register RE PIN	internal
					This register is valid when register ana_reg_DFE_force_lane is 1	
	4	0	r/w	RESERVED		
	[3:0]	0	r/w	ana_reg_dfe_force_lane[3:0]	Force DFE Analog Register Force	internal
					[3]: Force P4	
					[2]: Force P3	
					[1]: Force P2	
					[0]: Force P1	
						
	# addr = 0x22d4			ana_if_trx_cal_reg0	Analog Interface TRX CAL Register 0	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	ana_reg_trx_cal_force_lane	TRX CAL Analog Register Force	internal
	[7:0]	0	r	ana_reg_trx_cal_rd_out_lane[7:0]	TRX CAL Analog Register RD_OUT Output	internal
						
	# addr = 0x22d8			mcu_irq_isr_lane	MCU Ext Timer ISR Clear Control Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_cmn_isr_clear_lane	INT Form CMN MCU Clear	internal
	4	0	r/w	RESERVED		
	3	0	r/w	int_timer3_isr_clear_lane	Timer3 IRQ ISR Clear	internal
	2	0	r/w	int_timer2_isr_clear_lane	Timer2 IRQ ISR Clear	internal
	1	0	r/w	int_timer1_isr_clear_lane	Timer1 IRQ ISR Clear	internal
	0	0	r/w	int_timer0_isr_clear_lane	Timer0 IRQ ISR Clear	internal
						
	# addr = 0x22dc			mcu_sdt_lane	MCU Watch Dong Timer Control Register 1	
	31	0	r/w	mcu_wdt_reset_lane	MCU Watch Dog Timer RESET.	internal
	[30:16]	0	r/w	RESERVED		
	15	0	r/w	mcu_wdt_en_lane	MCU Watch Dog Timer Enable	internal
	[14:0]	15'h400	r/w	mcu_wdt_cnt_hi_lane[14:0]	MCU Watch Dog Timer counter	internal
						
	# addr = 0x22e0			mem_ecc_err_address0	MEMORY LANE ECC ERROR ADDR	
	[31:26]	0	r/w	RESERVED		
	[25:18]	0	r	CACHE_ECC_ERR_ADDR_LANE[7:0]	Cache LANE ECC Error Address	
	[17:10]	0	r	IRAM_ECC_ERR_ADDR_LANE[7:0]	Iram LANE ECC Error Address	
	[9:0]	0	r	XDATA_ECC_ERR_ADDR_LANE[9:0]	Xdata LANE ECC Error Address	
						
	# addr = 0x22e4			xdata_mem_checksum_lane0	XDATA MEMORY LANE CHECKSUM Registers 0	
	[31:0]	32'hffffffff	r/w	XDATA_MEM_CHECKSUM_EXP_LANE[31:0]	Xdata Memory Checksum Expected Value	
						
	# addr = 0x22e8			xdata_mem_checksum_lane1	XDATA MEMORY LANE CHECKSUM Registers 1	
	[31:0]	32'h0	r	XDATA_MEM_CHECKSUM_LANE[31:0]	Xdata Memory Checksum Readback	
						
	# addr = 0x2300			pt_control0	Main Control Register	
	31	0	r/w	PT_EN_LANE	PHY Test Enable	
					0: PHY Test disable	
					1: PHY Test enable	
					Pattern should be selected while PT_EN = 0. When set to 1, this signal clears the pattern and error counts and begins looking for pattern lock. When set to zero this stops the testing and freeze the error and pattern counts.	
	[30:29]	2'h0	r/w	PT_EN_MODE_LANE[1:0]	PHY Test Enable Mode	
					2'b00: enable PT after pt_en = 1	
					2'b01: enable PT after pt_en = 1 and normal_state_ready = 1	
					2'b10: enable PT after pt_en = 1 and pt_phyready_force = 1	
					Others: Reserved	
	28	0	r/w	PT_PHYREADY_FORCE_LANE	PHY Test PHY Ready Force	
					0: Not force	
					1: Force PHY ready in PHY Test with 1	
	[27:22]	6'h10	r/w	PT_TX_PATTERN_SEL_LANE[5:0]	PHY Test TX Pattern Select	
					6'h01: User Pattern 80Bit	
					6'h08: Jitter Pattern K28.5	
					6'h09: Jitter Pattern 1T	
					6'h0a: Jitter Pattern 2T	
					6'h0b: Jitter Pattern 4T	
					6'h0c: Jitter Pattern 5T	
					6'h0d: Jitter Pattern 8T	
					6'h0e: Jitter Pattern 10T	
					6'h10: PRBS 7	
					6'h11: PRBS 9	
					6'h12: PRBS 11	
					6'h13: PRBS 11_0	
					6'h14: PRBS 11_1	
					6'h15: PRBS 11_2	
					6'h16: PRBS 11_3	
					6'h17: PRBS 15	
					6'h18: PRBS 16	
					6'h19: PRBS 23	
					6'h1a: PRBS 31	
					6'h1b: PRBS 32	
					Others: Reserved	
					Refer design spec for detail pattern selection	
	[21:16]	6'h10	r/w	PT_RX_PATTERN_SEL_LANE[5:0]	PHY Test RX Pattern Select	
					6'h01: User Pattern 80Bit	
					6'h08: Jitter Pattern K28.5	
					6'h09: Jitter Pattern 1T	
					6'h0a: Jitter Pattern 2T	
					6'h0b: Jitter Pattern 4T	
					6'h0c: Jitter Pattern 5T	
					6'h0d: Jitter Pattern 8T	
					6'h0e: Jitter Pattern 10T	
					6'h10: PRBS 7	
					6'h11: PRBS 9	
					6'h12: PRBS 11	
					6'h13: PRBS 11_0	
					6'h14: PRBS 11_1	
					6'h15: PRBS 11_2	
					6'h16: PRBS 11_3	
					6'h17: PRBS 15	
					6'h18: PRBS 16	
					6'h19: PRBS 23	
					6'h1a: PRBS 31	
					6'h1b: PRBS 32	
					Others: Reserved	
					Refer design spec for detail pattern selection	
	[15:8]	8'h40	r/w	PT_LOCK_CNT_LANE[7:0]	PHY Test Pattern Lock Count Thershold	
					PHY Test comparator begins after pt_lock_cnt cycle's lock	
	7	0	r/w	PT_CNT_RST_LANE	PHY Test Pattern Counter Reset	
					0: not reset	
					1: reset	
	6	0	r/w	TX_TRAIN_POLY_SEL_FM_PIN_LANE	Tx training LFSR Pattern Polynomial Select	
					0: Fixed LFSR polynomial selection. LANE 0 always uses first LFSR. LANE3 always uses latest LFSR.	
					1: Control from PIN PIN_TX_TRAIN_POLY_SEL	
	[5:4]	0	r/w	TX_TRAIN_PAT_SEL_LANE[1:0]	TX Training Pattern Select	
					2'b00: Scrambler0(LFSR16)	
					2'b01: LFSR11, each lane with same formula and seed for 10G-KR	
					2'b10: LFSR11, each lane with different formula and seed for 100G	
					2'b11: LFSR13, each lane with different formula and seed for 200G	
					Others: Reserved	
	3	0	r/w	tx_train_pat_force_lane	TX Training Pattern Force	internal
					0: TX pattern is selected by tx_train_pat_sel	
					1: TX pattern is selected by pt_tx_pattern_sel	
					This bit is only valid when tx_train_en = 1.	
	2	0	r/w	pt_cnt_pause_lane	PHY Test Pattern Counter Pause	internal
					PT_CNT and PT_ERR_CNT is paused when this register is set	
	1	0	r/w	pt_tx_mode2_rst_dis_lane	Disable Tx Pattern Reset When PHY Test Enable Mode 2	internal
					0: not disable	
					1: disable	
	0	0	r/w	PT_RST_LANE	PHY Test Reset	
					0: Not reset mode	
					1: This is a reset signal to PHY Test. Once its set to 1, all registers in PHY Test are cleared.	
						
	# addr = 0x2304			pt_control1	Detail Control Register1	
	31	0	r/w	pt_relock_lane	PHY Test Relock Enable	internal
					0: Disable relock	
					1: Enable relock,	
					This bit is only valid for SAS, USER_80B and JITP. Reset state machine for SAS and USER_80B. And enable 40bit sync detection for JITP.	
	30	0	r/w	pt_sync_mode_lane	PHY Test Sync Mode Select	internal
					For USER 80B Pattern	
					0: No Sync, just check if received pattern is repeat	
					1: sync with 283 pattern at beginning and check if received pattern is exactly reg_pt_user_patter[79:0]	
	[29:26]	0	r/w	RESERVED		
	25	1	r/w	pt_prbs_load_lane	PRBS Input Select	internal
					0: use previous data to calculate next	
					1: use input rxdata to calculate next	
	24	1	r/w	pt_lock_mode_lane	Lock Mode Selection	internal
					0: PRBS and Jitter pattern lock after total reg_pt_lock_cnt cycles match	
					1: PRBS and Jitter pattern lock after continuous reg_pt_lock_cnt cycles match	
					This bit is only valid for PRBS and Jitter pattern. Other patterns don't have continuous lock.	
	23	0	r/w	pt_prbs_inv_lane	PRBS Pattern Inversion	internal
					0: normal output	
					1: inverted output	
	22	0	r/w	pt_prbs_gray_en_lane	PRBS PAM4 Gray Code Enable	internal
					0: normal PRBS data	
					1: Enable 2 bit gray code for PAM4 PRBS13Q and PRBS31Q	
	21	0	r/w	pt_prbs_inv_rx_lane	PRBS Pattern Inversion in PHY RX	internal
					0: normal output	
					1: inverted output	
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	force_pt_lock_lane	Force PT Lock Indicator	internal
	8	0	r/w	pt_lock_set_lane	Force PT Lock Indicator Value	internal
	7	0	r/w	force_prbs_data_set_lane	Force PHY PRBS Data Selection In TX Train	internal
	[6:5]	0	r/w	prbs_data_set_lane[1:0]	PHY PRBS Data Selection In TX Train	internal
	[4:3]	0	r	prbs_data_detected_lane[1:0]	PHY PRBS Detected In TX Train	internal
					2'b00 : PRBS11, PRBS_11_0, PRBS_13_0	
					2'b01 : PRBS_11_1, PRBS_13_1	
					2'b10 : PRBS_11_2, PRBS_13_2	
					2'b11 : PRBS_11_3, PRBS_13_3	
	2	0	r/w	tx_train_pat_lock_mode_lane	TX Training Pattern Lock Mode	internal
					1: Lock and select PRBS pattern for every training packet	
					0: Only lock and select PRBS once for TX training	
	[1:0]	0	r/w	TX_TRAIN_PAT_SEL_RX_LANE[1:0]	TX Training Pattern Select For RX PRBS Control	
					2'b00: No use	
					2'b01: LFSR11, each lane with same formula and seed for 10G-KR	
					2'b10: LFSR11, each lane with different formula and seed for 100G	
					2'b11: LFSR13, each lane with different formula and seed for 200G	
						
	# addr = 0x2308			pt_user_pattern0	User Defined Pattern0	
	[31:0]	32'h0	r/w	PT_USER_PATTERN_LANE[79:48]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
						
	# addr = 0x230c			pt_user_pattern1	User Defined Pattern1	
	[31:0]	32'h0	r/w	PT_USER_PATTERN_LANE[47:16]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
						
	# addr = 0x2310			pt_user_pattern2	User Defined Pattern2	
	[31:16]	16'h0	r/w	PT_USER_PATTERN_LANE[15:0]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r	PT_CNT_READY_LANE	PHY TEST Pattern Count Ready	
					PHY Test Pattern Counter PT_CNT_LANE Reach Maximum Pattern Counter MAX_PT_CNT_LANE	
	1	0	r	PT_PASS_LANE	PHY Test Pass Flag	
					0: 1 or more errors is found or the pattern is not locked	
					1: the pattern is locked and no error is detected	
	0	0	r	PT_LOCK_LANE	PHY Test Pattern Lock Flag	
					0: Pattern detector is not locked onto the pattern	
					1: Pattern detector is locked onto the pattern	
					If the pattern doesn't lock then either the signal quality is low or the pattern provided to the receiver doesn't match the programmed pattern.	
						
	# addr = 0x2314			pt_control2	Detail Control Register2	
	[31:0]	32'hffffffff	r/w	pt_prbs_seed_lane[31:0]	PRBS Seed	internal
						
	# addr = 0x2318			pt_counter0	Pattern Counter0	
	[31:16]	0	r	PT_CNT_LANE[47:32]	PHY Test Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x231c			pt_counter1	Pattern Counter1	
	[31:0]	0	r	PT_CNT_LANE[31:0]	PHY Test Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
						
	# addr = 0x2320			pt_counter2	Pattern Counter2	
	[31:16]	0	r	PT_ERR_CNT_LANE[47:32]	PHY Test Error Count	
					The number of error bits encountered after obtaining pattern lock	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2324			pt_counter3	Pattern Counter3	
	[31:0]	0	r	PT_ERR_CNT_LANE[31:0]	PHY Test Error Count	
					The number of error bits encountered after obtaining pattern lock	
						
	# addr = 0x2328			pt_counter4	Pattern Counter4	
	[31:16]	16'hffff	r/w	PT_CNT_MAX_LANE[47:32]	PHY Test Maximum Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x232c			pt_counter5	Pattern Counter5	
	[31:0]	32'hffffffff	r/w	PT_CNT_MAX_LANE[31:0]	PHY Test Maximum Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
						
	# addr = 0x2400			dfe_ctrl_reg0	DFE Control	
	31	0	r/w	dfe_ec_mode_lane	DFE Eye Check Mode	internal
	30	0	r/w	dfe_ee_mode_lane	DFE Edge Equalizer Mode	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:26]	2'h1	r/w	dfe_vref_mode_lane[1:0]	VREF Adaptation Mode Select	internal
					0: Track Mode	
					1: Init1 Mode	
					2: Init2 Mode	
	25	0	r/w	dfe_tap_refresh_lane	DFE Tap Refresh 	internal
	24	0	r/w	dfe_tap_restore_lane	DFE Tap Restore	internal
	23	0	r/w	RESERVED		
	22	0	r/w	dfe_pam2_mode_lane	DFE PAM2 Mode	internal
	21	0	r/w	dfe_pam2_lp_mode_lane	DFE PAM2 Low Power Mode	internal
	20	0	r/w	dfe_adapt_adj_vref_dc_en_lane	Vref/Voff Adjustment Logic Enable	internal
					0: Disable	
					1: Enable	
	19	0	r/w	dfe_adapt_adj_vref_dc_mid_en_lane	Vref/Voff Adjustment Logic For Mid Enable	internal
					0: Disable	
					1: Enable	
	18	0	r/w	RESERVED		
	17	0	r	dfe_done_lane	DFE Done Flag	internal
					0: DFE adapting	
					1: DFE adaptation Done	
	16	0	r/w	dfe_start_lane	DFE Start	internal
					Positive edge trigger DFE Adaptation	
					Negative  edge clear DFE DONE	
	15	0	r/w	dfe_f0x_mode_lane	DFE F0X Mode	internal
					0: DFE Adaptation not in F0X Mode	
					1: DFE Adaptation in F0X Mode	
	14	0	r/w	dfe_adapt_abort_lane	Abort DFE Adaptation	internal
					0: No effect	
					1: Exit Adaptation.	
	13	0	r/w	dfe_adapt_cont_lane	DFE Continuous Adaptation Mode	internal
					0: DFE Adaptation time controlled by dfe_adapt_lpnum_lane	
					1: DFE Adaptation in continuous mode	
	12	1	r/w	dfe_f0a_mode_lane	DFE F0A Mode	internal
					0: DFE Adaptation not in F0A Mode	
					1: DFE Adaptation in F0A Mode	
	11	0	r/w	dfe_f0k_mode_lane	DFE F0 Peak Mode	internal
					0: DFE Adaptation not in F0D Mode	
					1: DFE Adaptation in F0 Peak Mode	
	10	1	r/w	dfe_mmse_mode_lane	DFE Adaptation Algorithm	internal
					0: MAXEO Mode	
					1: MMSE Mode 	
	9	0	r/w	dfe_f0b_mode_lane	DFE F0B Mode	internal
					0: DFE Adaptation not in F0B Mode	
					1: DFE Adaptation in F0B Mode	
	8	0	r/w	dfe_f0d_mode_lane	DFE F0D Mode	internal
					0: DFE Adaptation not in F0D Mode	
					1: DFE Adaptation in F0D Mode	
	[7:0]	8'hff	r/w	dfe_adapt_splr_en_lane[7:0]	DFE Adaptation Sampler Selection	internal
					1: Enable This Sampler	
					0: Disable This Sampler	
					[0]: DP1 sampler	
					[1]: DP2 sampler	
					[2]: DP3 sampler	
					[3]: DP4 sampler	
					[4]: SP1 sampler	
					[5]: SP2 sampler	
					[6]: SP3 sampler	
					[7]: SP4 sampler	
						
	# addr = 0x2404			dfe_ctrl_reg1	DFE Control	
	31	0	r/w	dfe_fir_adapt_hp1_en_lane	FIR HP1 Close Loop Adapt Enable	internal
	30	0	r/w	dfe_fir_adapt_hn1_en_lane	FIR HN1 Close Loop Adapt Enable	internal
	29	0	r/w	dfe_edge_all_tran_en_lane	Edge All Transition Enable	internal
	28	0	r/w	dfe_fir_dn1_msb_tran_adapt_en_lane	Dn1 MSB Transition Adapt Enable For FIR	internal
	27	0	r/w	dfe_fir_dn1_no_tran_adapt_en_lane	DN1 No Transition Adapt Enable For FIR	internal
	26	0	r/w	dfe_dn1_msb_tran_adapt_en_lane	Dn1 MSB Transition Adapt Enable	internal
	25	0	r/w	dfe_dn1_no_tran_adapt_en_lane	DN1 No Transition Adapt Enable	internal
	24	0	r/w	dfe_f0b_dn1_msb_atran_adapt_en_lane	Dn1 MSB Transition Adapt Enable For F0B	internal
	23	1	r/w	dfe_f0b_dn1_no_tran_adapt_en_lane	DN1 No Transition Adapt Enable For F0B	internal
	22	0	r/w	dfe_f0d_dn1_msb_tran_adapt_en_lane	Dn1 MSB Transition Adapt Enable For F0D	internal
	21	1	r/w	dfe_f0d_dn1_no_tran_adapt_en_lane	DN1 No Transition Adapt Enable For F0D	internal
	20	0	r/w	dfe_cmn_mode_tmb_lane	Common Mode Top Mid Bot	internal
					0: Top Mid Bot adapt independent	
					1: Top Mid Bot adapt to common mode	
	19	0	r/w	dfe_cmn_mode_mlsb_lane	Common Mode MSB LSB	
					0: MSB LSB adapt independent	
					1: MSB LSB adapt to common mode	
	18	0	r/w	dfe_tmb_vld_mode_dc_lane	Top Mid Bot Valid Mode For DC	internal
	17	0	r/w	dfe_tmb_vld_mode_vref_lane	Top Mid Bot Valid Mode For VREF	internal
	16	0	r/w	dfe_tmb_vld_mode_f0d_lane	Top Mid Bot Valid Mode For F0D	internal
	15	0	r/w	dfe_tmb_vld_mode_f4_lane	Top Mid Bot Valid Mode For F4	internal
	14	0	r/w	dfe_tmb_vld_mode_f3_lane	Top Mid Bot Valid Mode For F3	internal
	13	0	r/w	dfe_tmb_vld_mode_f2_lane	Top Mid Bot Valid Mode For F2	internal
	12	0	r/w	dfe_tmb_vld_mode_f0_lane	Top Mid Bot Valid Mode For F0	internal
	11	1	r/w	dfe_upper_eo_en_lane	F0D Upper Eye Enable	internal
	10	1	r/w	dfe_lower_eo_en_lane	F0D Lower Eye Enable	internal
	9	0	r/w	dfe_fbmd_vref_lane	VREF Adaptation Feedback Mode	internal
					0: Feedback to self	
					1: Feedback to both even and odd	
	8	0	r/w	dfe_fbmd_f0_lane	DFE F0 Feedback Mode	internal
					0: Feedback F0 Based On Dfe_fmbd_f1pn And Dfe_fbmd_dataslicer	
					1: Feedback F0 to all 4 sampler in even and odd	
	7	0	r/w	dfe_fbmd_ds_lane	Data/Slicer Feedback Mode	internal
					0: feedback value to self	
					1: feedback value to both Data and Slicer	
	6	0	r/w	dfe_fbmd_eo_lane	Even/Odd Feedback Mode	internal
					0: feedback to self	
					1: feedback to both Even and Odd	
	5	0	r/w	dfe_fbmd_p12p34_lane	P12P34 Feedback Mode	internal
					Feedback between P1 and P2; P3 and P4.	
	4	0	r/w	dfe_fbmd_p14p23_lane	P14P23 Feedback Mode	internal
					Feedback between P1 and P4; P2 and P3.	
	3	0	r/w	dfe_fbmd_f0d_lane	F0 Feedback Mode During F0D Adaptation	internal
					0: Feedback to self	
					1: Feedback to all sampler clusters	
	2	1	r/w	dfe_fbmd_f0k_lane	F0 Feedback Mode During F0K Adaptation	internal
					0: Feedback to self	
					1: Feedback to all sampler clusters	
	1	0	r/w	dfe_fbmd_dc_lane	DC Feedback Mode	internal
					0: Feedback to self	
					1: Feedback to all sampler clusters	
	0	0	r/w	dfe_fbmd_dce_lane	Edge DC Feedback Mode	internal
					0: Feedback to self	
					1: feedback to both Even and Odd	
						
	# addr = 0x2408			dfe_ctrl_reg2	DFE Control	
						internal
	31	0	r	dfe_updated_lane	DFE Updated	
					0: DFE is still updating.	
					1: DFE update finished for all taps, both analog and digital.	
	[30:0]	31'h0	r/w	DFE_UPDATE_EN_LANE[30:0]	DFE Tap Adaptation Enable. 	
					Each bit corresponding to one fix tap.	
					[0]: F0	
					[1]: Reserved	
					[2]: F2	
					. . .	
					[30]: F30	
						
	# addr = 0x240c			dfe_ctrl_reg3	DFE Control	
	31	0	r/w	RESERVED		
	30	1'h0	r/w	dfe_update_vref_mid_en_lane	VREF Middle Update Enable	internal
	29	1'h0	r/w	dfe_update_ut_en_lane	F2 Tune Top Update Enable	internal
	28	1'h0	r/w	dfe_update_ub_en_lane	F2 Tune Bot Update Enable	internal
	27	1'h0	r/w	dfe_update_hp1_en_lane	FIR HP1 Update Enable	internal
	26	1'h0	r/w	dfe_update_hn1_en_lane	FIR HN1 Update Enable	internal
	25	1'h0	r/w	dfe_update_vref_en_lane	VREF Update Enable	internal
	24	1'h0	r/w	RESERVED		
	23	1'h0	r/w	dfe_update_dce_en_lane	Edge DC Update Enable	internal
	22	1'h0	r/w	DFE_UPDATE_DC_EN_LANE	DFE Update Enable For DC	
					0: Disable	
					1: Enable	
	[21:19]	3'h7	r/w	dfe_tmb_err_en_fir_lane[2:0]	Top Mid Bot Error Enable For FIR	internal
	[18:16]	3'h7	r/w	dfe_tmb_err_en_lane[2:0]	Top Mid Bot Error Enable	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	dfe_dce_ds_sel_lane	Edge DC Select From Data Or Slicer	internal
					Used when dfe_fbmd_dce = 1	
					0: Select Data	
					1: Select Slicer	
	7	1	r/w	dfe_vote_top_bot_outer_lane	Vote Top Bot On Outer Eye Only	internal
	[6:5]	2'h1	r/w	dfe_clr_frac_en_lane[1:0]	Enable Freg_frac Clear When Switching Sampler	internal
					0: Disable	
					1: Enable	
					[0]: F0,F2,F2,F4,DC,VREF	
					[1]: Other taps	
	4	1	r/w	dfe_data_f0_sel_lane	Set F0 To Be The Following Value When Sampler Selected As Data Path	internal
					0: 0	
					1: Average of F1P and F1N divided by 2	
	[3:0]	4'h1	r/w	dfe_float_sel_lane[3:0]	DFE Floating Tap Select	internal
					Valid range is 1,2  ... 11	
						
	# addr = 0x2410			dfe_ctrl_reg4	DFE Control	
	31	0	r/w	dfe_track_mode_lane	DFE Tracking Mode	internal
					0: Eq Training Mode	
					1: Data Tracking Mode 	
	30	0	r	dfe_dly_sat_f0_lane	Delayed Saturation Status, Active High	internal
					0: Not saturated	
					1: Saturated	
	29	0	r	dfe_dly_sat_vref_lane	Delayed Saturation Status, Active High	internal
					0: Not saturated	
					1: Saturated	
	28	0	r	dfe_lock_lane	DFE Lock Indicator	internal
					0: Not locked	
					1: Locked	
	27	0	r/w	dfe_lock_clr_lane	Clear The Lock Flag To 1	internal
					0: Not clear	
					1: Clear	
	26	0	r	dfe_rt_sat_f0_lane	DFE Realtime F0 Saturation Flag	internal
	25	0	r	dfe_rt_sat_vref_lane	DFE Realtime VREF Saturation Flag	internal
	[24:23]	0	r/w	dfe_tap_settle_scale_lane[1:0]	Select Tap Settling Time Scale Factor	internal
					0: No Scaleing	
					1: 1/2	
					2: 1/4	
					3: 1/8	
	22	0	r/w	cdr_edge_path_sel_lane	Select Which Path To Use For Edge (even) Samplers In Full Rate Mode	internal
					0: Data path	
					1: Slicer path	
	21	0	r/w	dfe_coarse_step_en_lane	DFE Coarse Step Enable	internal
	20	0	r/w	dfe_fine_step_en_lane	DFE Fine Step Enable	internal
	19	0	r/w	dfe_dc_coarse_step_en_lane	DC Coarse Step Enable	internal
	18	0	r/w	dfe_dc_fine_step_en_lane	DC Fine Step Enable	internal
	17	0	r/w	dfe_vref_coarse_step_en_lane	VREF Coarse Step Enable	internal
	16	0	r/w	dfe_vref_fine_step_en_lane	VREF Fine Step Enable	internal
	15	0	r/w	dfe_f0_coarse_step_en_lane	DFE F0 Coarse Step Enable	internal
	14	0	r/w	dfe_f0_fine_step_en_lane	DFE F0 Fine Step Enable	internal
	13	0	r/w	dfe_f0b_coarse_step_en_lane	DFE F0B Coarse Step Enable	internal
	12	0	r/w	dfe_f0b_fine_step_en_lane	DFE F0B Fine Step Enable	internal
	11	0	r/w	dfe_f0d_coarse_step_en_lane	DFE F0D Coarse Step Enable	internal
	10	0	r/w	dfe_f0k_coarse_step_en_lane	DFE F0K Coarse Step Enable	internal
	[9:8]	0	r/w	dfe_rate_mode_lane[1:0]	DFE Full Rate Mode	internal
					0: Half Rate Mode	
					1: Full Rate Mode	
					2: Quarter Rate Mode	
	7	1	r/w	ana_rx_sel_mu_f_lane	CDR Mu Select	internal
					0: Initial value	
					1: Final value	
	6	0	r/w	dfe_dis_lane	Disable DFE From Speed Table	internal
					0: Not disabled	
					1: Disabled	
	[5:0]	0	r/w	eye_open_lane[5:0]	Eye Open To PIPE	internal
						
	# addr = 0x2414			dfe_ctrl_reg5	Dfe_ctrl Output Override	
	31	0	r/w	RESERVED		
	30	0	r	dfe_fsm_debug_pause_lane	DFE FSM Debug Pause Flag	internal
					0: Not in SWPP state	
					1: In SWPP State	
	29	0	r/w	dfe_fsm_debug_next_lane	DFE FSM Debug Mode Next Step Trigger	internal
					Positive Edge Active, Indicates Software Post-processing Is Done	
	28	0	r/w	dfe_fsm_debug_mode_lane	DFE FSM Debug Mode	internal
					0: Non-debug Mode	
					1: DFE FSM Debug Mode, DFE Adaptation FSM Pauses At Post-processing Stage	
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	[23:16]	8'h0	r/w	dfe_ctrl_fb_sel_lane[7:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	[15:13]	3'h0	r/w	dfe_ctrl_splr_lane[2:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	[12:10]	3'h0	r/w	dfe_ctrl_pol4_lane[2:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	9	0	r/w	RESERVED		
	[8:6]	3'h0	r/w	dfe_ctrl_pol3_lane[2:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	[5:3]	3'h0	r/w	dfe_ctrl_pol2_lane[2:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	2	0	r/w	dfe_ctrl_pol0_lane	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	1	0	r/w	dfe_ctrl_adapt_lane	Used When DFE_CTRL_BYPASS_LANE = 1	internal
					0: Hold	
					1: Adapt	
	0	0	r/w	dfe_ctrl_bypass_lane	DFE Control Bypass	internal
					0: No override	
					1: Override DFE_CTRL Output To DFE HSL	
						
	# addr = 0x2418			dfe_ctrl_reg6	DFE Timing Control	
	[31:30]	0	r/w	RESERVED		
	[29:20]	10'h3f	r/w	dfe_switch_time_lane[9:0]	DFE Switch Time	internal
					Only during this time DFE adapts	
					Typically 31 63 127 255, unit is frame	
					Actual frame# = register value + 1	
	[19:10]	10'h1	r/w	dfe_pol_lpnum_lane[9:0]	Polarity Table Loop Number	internal
					Controls how many polarity table round for each sampler.	
					Loop number = register value + 1	
	[9:0]	10'h1	r/w	dfe_adapt_lpnum_lane[9:0]	DFE Adapt FSM Loop Number	internal
					Controls how many round of sampler sweeping for each DFE call.	
					Loop number = register value + 1	
						
	# addr = 0x241c			rx_eq_clk_ctrl	Dfe And Eom Clock Reset Control	
	31	0	r/w	dfe_en_fm_reg_lane	Select DFE_EN From Reg	internal
	30	0	r/w	dfe_pat_dis_fm_reg_lane	Select DFE_PAT_DIS From Reg	internal
	29	0	r/w	dfe_update_dis_fm_reg_lane	Select DFE_UPDATE_DIS From Reg	internal
	[28:19]	0	r/w	RESERVED		
	18	1	r/w	dfe_f0x_full_tran_adapt_en_lane	F0X Full Transition Adapt Enable	internal
	17	0	r/w	dfe_f0x_part_tran_adapt_en_lane	F0X Part Transition Adapt Enable	internal
	16	0	r/w	dfe_f0x_full_atran_adapt_en_lane	F0X Full Anti-Transition Adapt Enable	internal
	15	0	r/w	dfe_f0x_part_atran_adapt_en_lane	F0X Part Anti-Transition Adapt Enable	internal
	[14:10]	5'h1	r/w	dfe_f0x_sel_lane[4:0]	DFE F0X Select	internal
					10101 :  Fn5	
					10100 :  Fn4	
					10011 :  Fn3	
					10010 :  Fn2	
					10001 :  Fn1	
					00000 :  Reserved	
					00001 :  F1	
	9	0	r	int_dfe_en_lane	DFE_EN From PIN Readback	internal
	8	0	r/w	dfe_clk_on_lane	DFE Clock On	internal
					Debug use only, force on DFE clock	
					0: Normal	
					1: Force enable	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1	r/w	DFE_PAT_DIS_LANE	DFE Pattern Protection Disable	
					0: Pattern Protection enabled	
					1: pattern protection disabled	
	4	1	r/w	DFE_EN_LANE	DFE Enable	
					Gate DFE High Speed Logic When Dfe Adaptation Is Not Needed	
					0: DFE won't be used for this link	
					1: DFE may be used for this link	
	3	0	r/w	DFE_UPDATE_DIS_LANE	Disable DFE Update	
					0: Disable	
					1: Not disable	
	2	1	r/w	reset_dfe_lane	Reset DFE Functio	internal
					Controlled By Firmware Function	
					0: No reset	
					1: Reset	
	1	0	r/w	dfe_mcu_clk_en_lane	DFE Use MCU Clock	internal
					0: Don't Use MCU_CLK As DFE_CLK	
					1: Use MCU_CLK as DFE_CLK	
	0	1	r/w	dfe_clk_off_lane	Gate DFE Clock When RX_CLK Is Not Valid	internal
						
	# addr = 0x2420			dfe_ana_reg0	DFE To Analog Force	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	ana_rx_adapt_p1p3_en_force_lane	Analog Control Force Value	internal
	26	0	r/w	ana_rx_pam2_lp_en_force_lane	Analog Control Force Value	internal
	25	0	r/w	ana_rx_dfe_f4_pol_s_force_lane	Analog Control Force Value	internal
	24	0	r/w	ana_rx_dfe_f4_pol_d_force_lane	Analog Control Force Value	internal
	23	0	r/w	ana_rx_dfe_f2_pol_s_p2p4_force_lane	Analog Control Force Value	internal
	22	0	r/w	ana_rx_dfe_f2_pol_d_p2p4_force_lane	Analog Control Force Value	internal
	21	0	r/w	ana_rx_dfe_f2_pol_s_p1p3_force_lane	Analog Control Force Value	internal
	20	0	r/w	ana_rx_dfe_f2_pol_d_p1p3_force_lane	Analog Control Force Value	internal
	19	0	r/w	ana_rx_dfe_f0_pol_s_force_lane	Analog Control Force Value	internal
	18	0	r/w	ana_rx_dfe_f0_pol_d_force_lane	Analog Control Force Value	internal
	17	0	r/w	ana_rx_dfe_f4_pol_en_s_force_lane	Analog Control Force Value	internal
	16	0	r/w	ana_rx_dfe_f4_pol_en_d_force_lane	Analog Control Force Value	internal
	15	0	r/w	ana_rx_dfe_f2_pol_en_s_p4_force_lane	Analog Control Force Value	internal
	14	0	r/w	ana_rx_dfe_f2_pol_en_s_p3_force_lane	Analog Control Force Value	internal
	13	0	r/w	ana_rx_dfe_f2_pol_en_s_p2_force_lane	Analog Control Force Value	internal
	12	0	r/w	ana_rx_dfe_f2_pol_en_s_p1_force_lane	Analog Control Force Value	internal
	11	0	r/w	ana_rx_dfe_f2_pol_en_d_p4_force_lane	Analog Control Force Value	internal
	10	0	r/w	ana_rx_dfe_f2_pol_en_d_p3_force_lane	Analog Control Force Value	internal
	9	0	r/w	ana_rx_dfe_f2_pol_en_d_p2_force_lane	Analog Control Force Value	internal
	8	0	r/w	ana_rx_dfe_f2_pol_en_d_p1_force_lane	Analog Control Force Value	internal
	7	0	r/w	ana_rx_dfe_f0_pol_en_s_force_lane	Analog Control Force Value	internal
	6	0	r/w	ana_rx_dfe_f0_pol_en_d_force_lane	Analog Control Force Value	internal
	5	0	r/w	ana_rx_data_slicer_path_switch_p4_force_lane	Analog Control Force Value	internal
	4	0	r/w	ana_rx_data_slicer_path_switch_p3_force_lane	Analog Control Force Value	internal
	3	0	r/w	ana_rx_data_slicer_path_switch_p2_force_lane	Analog Control Force Value	internal
	2	0	r/w	ana_rx_data_slicer_path_switch_p1_force_lane	Analog Control Force Value	internal
	1	0	r/w	ana_rx_dfe_floating_sel_force_lane	Analog Control Force Value	internal
	0	0	r/w	dfe_ctrl_ana_bypass_lane	DFE Control To ANA Bypass	internal
					0: No override	
					1: Override dfe_ctrl outputs to Analog	
						
	# addr = 0x2424			dfe_ana_reg1	DFE To Analog Override 0	
	31	1	r/w	ana_pu_dfe_lane	Control Analog PU DFE	internal
	30	0	r/w	ana_rx_pam2_lp_en_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	29	0	r/w	ana_rx_dfe_f4_pol_en_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	28	0	r/w	ana_rx_dfe_f4_pol_en_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	27	0	r/w	ana_rx_dfe_f0_pol_en_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	26	0	r/w	ana_rx_dfe_f0_pol_en_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[25:23]	0	r/w	ana_rx_dfe_f4_pol_s_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[22:20]	0	r/w	ana_rx_dfe_f4_pol_d_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[19:17]	0	r/w	ana_rx_dfe_f2_pol_s_p2p4_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[16:14]	0	r/w	ana_rx_dfe_f2_pol_d_p2p4_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[13:11]	0	r/w	ana_rx_dfe_f2_pol_s_p1p3_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[10:8]	0	r/w	ana_rx_dfe_f2_pol_d_p1p3_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	7	0	r/w	ana_rx_data_slicer_path_switch_p4_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	6	0	r/w	ana_rx_data_slicer_path_switch_p3_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	5	0	r/w	ana_rx_data_slicer_path_switch_p2_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	4	0	r/w	ana_rx_data_slicer_path_switch_p1_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[3:0]	4'h1	r/w	ana_rx_dfe_floating_sel_lane[3:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
						
	# addr = 0x2428			dfe_ana_reg2	DFE To Analog Override 2	
	31	0	r/w	RESERVED		
	30	0	r/w	ana_rx_adapt_p1p3_en_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[29:27]	0	r/w	ana_rx_dfe_f0_pol_s_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[26:24]	0	r/w	ana_rx_dfe_f0_pol_d_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[23:21]	0	r/w	ana_rx_dfe_f2_pol_en_s_p4_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[20:18]	0	r/w	ana_rx_dfe_f2_pol_en_s_p3_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[17:15]	0	r/w	ana_rx_dfe_f2_pol_en_s_p2_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[14:12]	0	r/w	ana_rx_dfe_f2_pol_en_s_p1_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[11:9]	0	r/w	ana_rx_dfe_f2_pol_en_d_p4_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[8:6]	0	r/w	ana_rx_dfe_f2_pol_en_d_p3_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[5:3]	0	r/w	ana_rx_dfe_f2_pol_en_d_p2_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[2:0]	0	r/w	ana_rx_dfe_f2_pol_en_d_p1_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
						
	# addr = 0x242c			dfe_step_reg0	DFE Step Size	
	[31:28]	4'h6	r/w	dfe_step_fine_dc_lane[3:0]	DC Adaptation Fine Step Size. 	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[27:24]	4'h8	r/w	dfe_step_accu_dc_lane[3:0]	DC Adaptation Accurate Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[23:20]	4'h2	r/w	dfe_step_coarse_dc_lane[3:0]	DC Adaptation Coarse Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[19:16]	4'h2	r/w	dfe_step_coarse_f0_lane[3:0]	DFE F0 Adaptation Coarse Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[15:12]	4'h2	r/w	dfe_step_coarse_fx1_lane[3:0]	DFE Fix Tap Adaptation Coarse Step Size.	internal
					X = 1 to 15	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[11:8]	4'h2	r/w	dfe_step_coarse_fx2_lane[3:0]	DFE Floating Tap Adaptation Coarse Step Size.	internal
					X = 0 to 5	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[7:4]	4'h9	r/w	dfe_step_coarse_eo_up_lane[3:0]	Eye Open Adaptation Coarse Step Size For Up.	internal
					Used when dfe_f0d_en = 1	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[3:0]	4'h1	r/w	dfe_step_coarse_eo_dn_lane[3:0]	Eye Open Adaptation Coarse Step Size For Dn.	internal
					Used when dfe_f0d_en = 1	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
						
	# addr = 0x2430			dfe_step_reg1	DFE Step Size	
	[31:28]	4'h6	r/w	dfe_step_fine_f0_lane[3:0]	DFE F0 Adaptation Fine Step Size.	internal
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[27:24]	4'h6	r/w	dfe_step_fine_fx1_lane[3:0]	DFE Fix Tap Adaptation Fine Step Size.	internal
					X = 1 to 15	
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[23:20]	4'h6	r/w	dfe_step_fine_fx2_lane[3:0]	DFE Floating Tap Adaptation Fine Step Size.	internal
					X = 0 to 5	
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[19:16]	4'ha	r/w	dfe_step_fine_eo_up_lane[3:0]	Eye Open Adaptation Fine Step Size For Up.	internal
					Used when dfe_f0d_en = 1 and dfe_step_coarse_en = 0	
	[15:12]	4'h6	r/w	dfe_step_fine_eo_dn_lane[3:0]	Eye Open Adaptation Fine Step Size For Dn.	internal
					Used when dfe_f0d_en = 1 and dfe_step_coarse_en = 0	
	[11:8]	4'h8	r/w	dfe_step_accu_f0_lane[3:0]	DFE F0 Adaptation Accurate Step Size.	internal
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
	[7:4]	4'h8	r/w	dfe_step_accu_fx1_lane[3:0]	DFE Fix Tap Adaptation Accurate Step Size.	internal
					X = 1 to 15	
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
	[3:0]	4'h8	r/w	dfe_step_accu_fx2_lane[3:0]	DFE Floating Tap Adaptation Accurate Step Size.	internal
					X = 0 to 5	
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
						
	# addr = 0x2434			dfe_step_reg2	DFE Step Size	
	[31:28]	4'h2	r/w	dfe_step_coarse_f0b_lane[3:0]	F0B Coarse Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[27:24]	4'h4	r/w	dfe_step_fine_f0b_lane[3:0]	F0B Fine Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[23:20]	4'h6	r/w	dfe_step_accu_f0b_lane[3:0]	F0B Accurate Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[19:16]	4'h9	r/w	dfe_step_coarse_peak_dn_lane[3:0]	F0K Down Coarse Step Size	internal
	[15:12]	4'ha	r/w	dfe_step_fine_peak_dn_lane[3:0]	F0K Down Fine Step Size	internal
	[11:8]	4'h1	r/w	dfe_step_coarse_peak_up_lane[3:0]	F0K Up Coarse Step Size	internal
	[7:4]	4'h6	r/w	dfe_step_fine_peak_up_lane[3:0]	F0K up Fine Step Size	internal
	[3:0]	4'h2	r/w	dfe_step_coarse_fx3_lane[3:0]	TBD	internal
						
	# addr = 0x2438			dfe_step_reg3	DFE Step Size	
	[31:28]	4'h2	r/w	dfe_step_coarse_ee_lane[3:0]	Edge Equalizer Coarse Step Size	internal
	[27:24]	4'h4	r/w	dfe_step_fine_ee_lane[3:0]	Edge Equalizer Fine Step Size	internal
	[23:20]	4'h6	r/w	dfe_step_accu_ee_lane[3:0]	Edge Equalizer Accurate Step Size	internal
	[19:16]	4'h2	r/w	dfe_step_coarse_f2_tune_lane[3:0]	F2 Tune Coarse Step Size	internal
	[15:12]	4'h4	r/w	dfe_step_fine_f2_tune_lane[3:0]	F2 Tune Fine Step Size	internal
	[11:8]	4'h6	r/w	dfe_step_accu_f2_tune_lane[3:0]	F2 Tune Accurate Step Size	internal
	[7:4]	4'h6	r/w	dfe_step_fine_fx3_lane[3:0]	TBD	internal
	[3:0]	4'h8	r/w	dfe_step_accu_fx3_lane[3:0]	TBD	internal
						
	# addr = 0x243c			dfe_step_reg4	DFE Step Size	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_f2_thresh_tune_lane[5:0]	DFE F2 TUNE Thresh	internal
					0:2:64	
	[23:20]	4'h2	r/w	dfe_step_coarse_fir_lane[3:0]	FIR Coarse Step Size	internal
	[19:16]	4'h4	r/w	dfe_step_fine_fir_lane[3:0]	FIR Fine Step Size	internal
	[15:12]	4'h4	r/w	dfe_step_accu_fir_lane[3:0]	FIR Accurate Step Size	internal
	[11:8]	4'h2	r/w	dfe_step_coarse_vref_lane[3:0]	VREF Coarse Step Size	internal
	[7:4]	4'h4	r/w	dfe_step_fine_vref_lane[3:0]	VREF Fine Step Size	internal
	[3:0]	4'h6	r/w	dfe_step_accu_vref_lane[3:0]	VREF Accurate Step Size	internal
						
	# addr = 0x2440			dfe_static_reg0		
	[31:30]	2'h3	r/w	dfe_sat_en_lane[1:0]	DFE Saturate Protection Enable	internal
					0: Disable Saturation Protection Function	
					1: Enable saturation protection function	
					[0] F0	
					[1] VREF	
	29	1	r/w	dfe_sq_en_lane	DFE SQ Enable	internal
					0: DFE runs regardless of sq_detected value	
					1: DFE Freezes Adapt When Sq_detected Is 1	
	[28:24]	5'h6	r/w	dfe_adapt_adj_vref_dc_thresh_1_lane[4:0]	VREF DC Adjustment Threshold1	internal
					Valid range is 0 to 14	
	23	0	r/w	dfe_sat_hold_lane	DFE F0 Saturate Hold	internal
					0: F0 Keeps Update After F0 Is Saturated	
					1: F0 update is disabled when F0 is saturated.	
	22	0	r/w	dfe_couple_tap_mode_lane	DFE Couple Tap Mode	internal
					0: No couple	
					1: Couple certain tap's settling timer	
	[21:16]	6'h12	r/w	dfe_adapt_adj_vref_dc_thresh_2_lane[5:0]	VREF DC Adjustment Threshold2	internal
					Valid range is 0 to 30	
	[15:14]	2'h0	r/w	dfe_adapt_adj_vref_dc_swap_lane[1:0]	Swap Inc Dec Adjustment	internal
					[0]: Swap DC direction if high	
					[1]: Swap VREF direction if high	
	13	1	r/w	dfe_f2_thresh_tune_en_lane	F2 Thresh Tune Enable	internal
					0: F2 tune adaptation is not gated by F2 condition.	
					1: F2 tune adaptation is gated by F2 condition.	
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	1	r/w	dfe_fr_even_sel_lane	DFE Full Rate Even Select	Internal
					0: Use odd data in full rate	
					1: Use even data in full rate	
	[9:5]	5'h4	r/w	dfe_eo_up_thre_fine_lane[4:0]	Fine UP/DN Voting Threshold In Eye Open Mode For F0	internal
	[4:0]	5'h3	r/w	dfe_eo_up_thre_coarse_lane[4:0]	Coarse UP/DN Voting Threshold In Eye Open Mode For F0	internal
						
	# addr = 0x2444			dfe_static_reg1		
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	dfe_fast_settle_lane	DFE Fast Settle	internal
					For Simulation Only, Select Short Dfe Settling Time	
					0: use short dfe tap settling time	
					1: use actual dfe tap settling time	
	[27:24]	4'h8	r/w	dfe_ana_settle_pathoff_lane[3:0]	DFE Analog Settling Time Path Off	internal
					Settling Time When Turn Off DFE Mode For Selected Path	
	[23:20]	4'h8	r/w	dfe_ana_settle_pathon_lane[3:0]	DFE Analog Settling Time Path On	internal
					Settling Time When Turn On DFE Mode For Selected Path	
	[19:16]	4'h8	r/w	dfe_ana_settle_pathswitch_lane[3:0]	DFE Analog Settling Time Path Switch	internal
					Settling Time When Switching Between D And S Paths	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:12]	2'h2	r/w	dfe_ana_settle_f0to4_lane[1:0]	DFE F0-F4 Settle Time	internal
					0: 100ns	
					1: 200ns	
					2: 300ns	
					3: 400ns	
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	dfe_ana_settle_fir_lane[1:0]	DFE FIR Tap Settling Time	internal
					0: 1us	
					1: 2us	
					2: 4us	
					3: 8us	
	[5:4]	2'h2	r/w	dfe_ana_settle_f5to30_lane[1:0]	DFE F5-F30 Settling Time	internal
					0: 5ns	
					1: 10ns	
					2: 15ns	
					3: 20ns	
	[3:2]	2'h2	r/w	dfe_ana_settle_f2_tune_lane[1:0]	DFE F2_TUNE Tap Settling Time	internal
					0: 1ns	
					1: 2ns	
					2: 4ns	
					3: 8ns	
	[1:0]	2'h2	r/w	dfe_ana_settle_dc_lane[1:0]	DFE DC Settling Time	internal
					0: 100ns	
					1: 200ns	
					2: 300ns	
					3: 400ns	
						
	# addr = 0x2448			dfe_static_reg3	Polarity Flip Registers	
	31	0	r/w	ana_rx_adapt_p1p3_en_xor_lane	ANA_RX_ADAPT_P1P3_EN XOR	internal
	30	0	r/w	dfe_vref_sign_xor_lane	DFE VREF Sign XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	29	0	r/w	dfe_dc_e_sign_xor_lane	DFE DC Edge Sign XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	28	0	r/w	dfe_dc_sign_xor_lane	DFE DC Sign XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[27:25]	3'h0	r/w	ana_rx_dfe_f2_pol_d_p2p4_xor_lane[2:0]	ANA_RX_DFE_F2_POL_D_P2P4 XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[24:22]	3'h0	r/w	ana_rx_dfe_f2_pol_s_p2p4_xor_lane[2:0]	ANA_RX_DFE_F2_POL_S_P2P4 XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[21:19]	3'h0	r/w	ana_rx_dfe_f2_pol_d_p1p3_xor_lane[2:0]	ANA_RX_DFE_F2_POL_D_P1P3 XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[18:16]	3'h0	r/w	ana_rx_dfe_f2_pol_s_p1p3_xor_lane[2:0]	ANA_RX_DFE_F2_POL_S_P1P3 XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[15:13]	3'h0	r/w	ana_rx_dfe_f4_pol_d_xor_lane[2:0]	ANA_RX_DFE_F4_POL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[12:10]	3'h0	r/w	ana_rx_dfe_f4_pol_s_xor_lane[2:0]	ANA_RX_DFE_F4_POL_S XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[9:7]	3'h0	r/w	ana_rx_dfe_f0_pol_s_xor_lane[2:0]	ANA_RX_DFE_F0_POL_S XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[6:4]	3'h0	r/w	ana_rx_dfe_f0_pol_d_xor_lane[2:0]	ANA_RX_DFE_F0_POL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	3	0	r/w	ana_rx_data_slicer_path_switch_p4_xor_lane	ANA_RX_DATA_SLICER_PATH_SWITCH_P4 XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	2	0	r/w	ana_rx_data_slicer_path_switch_p3_xor_lane	ANA_RX_DATA_SLICER_PATH_SWITCH_P3 XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	1	0	r/w	ana_rx_data_slicer_path_switch_p2_xor_lane	ANA_RX_DATA_SLICER_PATH_SWITCH_P2 XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	0	0	r/w	ana_rx_data_slicer_path_switch_p1_xor_lane	ANA_RX_DATA_SLICER_PATH_SWITCH_P1 XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
						
	# addr = 0x244c			dfe_static_reg4	DFE tap dac settlement counter	
	[31:24]	8'hf	r/w	dfe_ana_settle_20ns_lane[7:0]	20 NS In Number Of DFE Clock	internal
	[23:16]	8'hb	r/w	dfe_ana_settle_15ns_lane[7:0]	15 NS In Number Of DFE Clock	internal
	[15:8]	8'h8	r/w	dfe_ana_settle_10ns_lane[7:0]	10 NS In Number Of DFE Clock	internal
	[7:0]	8'h4	r/w	dfe_ana_settle_5ns_lane[7:0]	5 NS In Number Of DFE Clock	internal
						
	# addr = 0x2450			dfe_static_reg5	DFE tap dac settlement counter	
	[31:24]	8'hff	r/w	dfe_ana_settle_400ns_lane[7:0]	400 NS In Number Of DFE Clock	internal
	[23:16]	8'hd3	r/w	dfe_ana_settle_300ns_lane[7:0]	300 NS In Number Of DFE Clock	internal
	[15:8]	8'h8d	r/w	dfe_ana_settle_200ns_lane[7:0]	200 NS In Number Of DFE Clock	internal
	[7:0]	8'h47	r/w	dfe_ana_settle_100ns_lane[7:0]	100 NS In Number Of DFE Clock	internal
						
	# addr = 0x2454			dfe_static_reg6	DFE tap dac settlement counter	
	[31:28]	0	r/w	RESERVED		
	[27:16]	12'h21	r/w	dfe_ana_settle_vref_track_lane[11:0]	DFE VREF Settling Time During Tracking	internal
	[15:12]	0	r/w	RESERVED		
	[11:0]	12'h21	r/w	dfe_ana_settle_vref_train_lane[11:0]	DFE VREF Settling Time During Training	internal
						
	# addr = 0x2458			dfe_static_reg7	DFE Peak Threshold	
	[31:20]	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	[17:10]	8'h1	r/w	dfe_ana_settle_1ns_lane[7:0]	1 NS In Number Of DFE Clock	internal
	[9:5]	5'h4	r/w	dfe_peak_dn_thre_fine_lane[4:0]	Fine UP/DN Voting Threshold In F0 Peak Mode	internal
	[4:0]	5'h3	r/w	dfe_peak_dn_thre_coarse_lane[4:0]	Coarse UP/DN Voting Threshold In F0 Peak Mode	internal
						
	# addr = 0x245c			dfe_static_reg8	DFE tap dac settlement counter	
	[31:22]	10'h2c3	r/w	dfe_ana_settle_1us_lane[9:0]	1 US In Number Of DFE Clock	internal
	[21:10]	12'h21	r/w	dfe_ana_settle_dce_lane[11:0]	DFE Edge Sampler Offset Settling Time	internal
	[9:6]	0	r/w	RESERVED		
	[5:3]	3'h0	r/w	ud_vref_flip_lane[2:0]	UP DOWN FLIP FOR TAP VREF	internal
	[2:0]	3'h0	r/w	ud_dc_flip_lane[2:0]	UP DOWN FLIP FOR TAP DC	internal
						
	# addr = 0x2460			dfe_static_reg9	DFE tap dac settlement counter	
	31	0	r/w	RESERVED		
	30	0	r/w	ud_30_flip_lane	UP DOWN FLIP FOR TAP F30	internal
	29	0	r/w	ud_29_flip_lane	UP DOWN FLIP FOR TAP F29	internal
	28	0	r/w	ud_28_flip_lane	UP DOWN FLIP FOR TAP F28	internal
	27	0	r/w	ud_27_flip_lane	UP DOWN FLIP FOR TAP F27	internal
	26	0	r/w	ud_26_flip_lane	UP DOWN FLIP FOR TAP F26	internal
	25	0	r/w	ud_25_flip_lane	UP DOWN FLIP FOR TAP F25	internal
	24	0	r/w	ud_24_flip_lane	UP DOWN FLIP FOR TAP F24	internal
	23	0	r/w	ud_23_flip_lane	UP DOWN FLIP FOR TAP F23	internal
	22	0	r/w	ud_22_flip_lane	UP DOWN FLIP FOR TAP F22	internal
	21	0	r/w	ud_21_flip_lane	UP DOWN FLIP FOR TAP F21	internal
	[20:19]	0	r/w	ud_20_flip_lane[1:0]	UP DOWN FLIP FOR TAP F20	internal
	18	0	r/w	ud_19_flip_lane	UP DOWN FLIP FOR TAP F19	internal
	[17:16]	0	r/w	ud_18_flip_lane[1:0]	UP DOWN FLIP FOR TAP F18	internal
	15	0	r/w	ud_17_flip_lane	UP DOWN FLIP FOR TAP F17	internal
	[14:13]	0	r/w	ud_16_flip_lane[1:0]	UP DOWN FLIP FOR TAP F16	internal
	12	0	r/w	ud_15_flip_lane	UP DOWN FLIP FOR TAP F15	internal
	[11:10]	0	r/w	ud_14_flip_lane[1:0]	UP DOWN FLIP FOR TAP F14	internal
	9	0	r/w	ud_13_flip_lane	UP DOWN FLIP FOR TAP F13	internal
	8	0	r/w	ud_11_flip_lane	UP DOWN FLIP FOR TAP F11	internal
	[7:6]	0	r/w	ud_12_flip_lane[1:0]	UP DOWN FLIP FOR TAP F12	internal
	[5:4]	0	r/w	ud_10_flip_lane[1:0]	UP DOWN FLIP FOR TAP F10	internal
	[3:2]	0	r/w	ud_9_flip_lane[1:0]	UP DOWN FLIP FOR TAP F9	internal
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x2464			dfe_static_reg10	DFE tap dac settlement counter	
	31	0	r/w	ud_2ub_flip_lane	UP DOWN FLIP FOR TAP F2_TUNE	internal
	30	0	r/w	ud_2ut_flip_lane	UP DOWN FLIP FOR TAP F2_TUNE	internal
	29	0	r/w	ud_hn1_flip_lane	UP DOWN FLIP FOR TAP HN1	internal
	28	0	r/w	ud_hp1_flip_lane	UP DOWN FLIP FOR TAP HP1	internal
	27	0	r/w	ud_dce_flip_lane	UP DOWN FLIP FOR TAP DCE	internal
	[26:24]	0	r/w	ud_8_flip_lane[2:0]	UP DOWN FLIP FOR TAP F8	internal
	[23:21]	0	r/w	ud_7_flip_lane[2:0]	UP DOWN FLIP FOR TAP F7	internal
	[20:18]	0	r/w	ud_6_flip_lane[2:0]	UP DOWN FLIP FOR TAP F6	internal
	[17:15]	0	r/w	ud_5_flip_lane[2:0]	UP DOWN FLIP FOR TAP F5	internal
	[14:12]	0	r/w	ud_4_flip_lane[2:0]	UP DOWN FLIP FOR TAP F4	internal
	[11:9]	0	r/w	ud_3_flip_lane[2:0]	UP DOWN FLIP FOR TAP F3	internal
	[8:6]	0	r/w	ud_2_flip_lane[2:0]	UP DOWN FLIP FOR TAP F2	internal
	[5:3]	0	r/w	RESERVED		
	[2:0]	0	r/w	ud_0_flip_lane[2:0]	UP DOWN FLIP FOR TAP F0	internal
						
	# addr = 0x2468			dfe_static_reg11	DFE tap dac settlement counter	
	[31:13]	0	r/w	RESERVED		
	[12:11]	2'h0	r/w	dfe_sat_vref_trig_on_lane[1:0]	VREF Saturation On Threshold	internal
					2'b00: 60	
					2'b01: 61	
					2'b10: 62	
					2'b11: 63	
	[10:9]	2'h0	r/w	dfe_sat_vref_trig_off_lane[1:0]	VREF Saturation Off Threshold	internal
					2'b00: 58	
					2'b01: 59	
					2'b10: 60	
					2'b11: 61	
	[8:7]	2'h0	r/w	dfe_sat_f0_trig_on_lane[1:0]	F0 Saturation On Threshold	internal
					2'b00: 60	
					2'b01: 61	
					2'b10: 62	
					2'b11: 63	
	[6:5]	2'h0	r/w	dfe_sat_f0_trig_off_lane[1:0]	F0 Saturation Off Threshold	internal
					2'b00: 58	
					2'b01: 59	
					2'b10: 60	
					2'b11: 61	
	[4:0]	5'h4	r/w	dfe_hold_time_lane[4:0]	DFE Hold Time	internal
					During this time DFE does not adapt	
					Typically 2 4 6 8 16, unit is frame	
					Actual frame# = register value + 1	
						
	# addr = 0x2470			dfe_fir_reg0	DFE FIR REG	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	dfe_fenhp1_lane	FIR HP1 Load	internal
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h0	r/w	dfe_fexthp1_lane[3:0]	FIR HP1 External Value	internal
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r	DFE_HP1_SM_LANE[3:0]	FIR HP1 Read Back In Sign-Magnitude Format	
	[7:0]	8'h0	r	DFE_HP1_2C_LANE[7:0]	FIR HP1 Read Back In 2's Complement Format	
						
	# addr = 0x2474			dfe_fir_reg1	DFE FIR REG	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	dfe_fenhn1_lane	FIR HN1 Load	internal
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h0	r/w	dfe_fexthn1_lane[3:0]	FIR HN1 External Value	internal
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r	DFE_HN1_SM_LANE[3:0]	FIR HN1 Read Back In Sign-Magnitude Format	
	[7:0]	8'h0	r	DFE_HN1_2C_LANE[7:0]	FIR HN1 Read Back In 2's Complement Format	
						
	# addr = 0x2478			dfe_step_reg5	DFE Step Size	
	31	0	r/w	dfe_f0x_coarse_step_en_lane	DFE F0X Coarse Step Enable	internal
	30	0	r/w	dfe_f0x_fine_step_en_lane	DFE F0X Fine Step Enable	internal
	[29:25]	0	r/w	RESERVED		internal
	24	0	r/w	dfe_mon_read_en_lane	DFE Monitor Value Readback Enable	internal
	[23:20]	4'h2	r/w	dfe_step_coarse_f0x_lane[3:0]	F0X Coarse Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[19:16]	4'h4	r/w	dfe_step_fine_f0x_lane[3:0]	F0X Fine Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[15:12]	4'h6	r/w	dfe_step_accu_f0x_lane[3:0]	F0X Accurate Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[11:8]	4'h2	r/w	dfe_step_coarse_fx4_lane[3:0]	TBD	internal
	[7:4]	4'h6	r/w	dfe_step_fine_fx4_lane[3:0]	TBD	internal
	[3:0]	4'h8	r/w	dfe_step_accu_fx4_lane[3:0]	TBD	internal
						
	# addr = 0x247c			dfe_mon_reg0	DFE Monitor Bus	
	[31:16]	0	r	dfe_mon_read_hsl_lane[15:0]	DFE HSL Monitor Value Readback	internal
	[15:0]	0	r	dfe_mon_read_ctrl_lane[15:0]	DFE CTRL Monitor Value Readback	internal
						
	#addr=0x2480			dfe_fen_reg0_p1	DFE FEN REG0 Path1	
	[31:29]	3'h0	r/w	dfe_fen3_s_p1_lane[2:0]	DFE Value External Load For Slicer Path1 Sampler Tap 3	internal
	[28:26]	3'h0	r/w	dfe_fen3_d_p1_lane[2:0]	DFE Value External Load For Data Path1 Sampler Tap 3	internal
	25	1'b0	r/w	dfe_fen2_tune1_s_p1_lane	DFE Value External Load For Slicer Bot Path1 Sampler Tap 2 Tune	internal
	24	1'b0	r/w	dfe_fen2_tune1_d_p1_lane	DFE Value External Load For Data Bot Path1 Sampler Tap 2 Tune	internal
	23	1'b0	r/w	dfe_fen2_tune3_s_p1_lane	DFE Value External Load For Slicer Top Path1 Sampler Tap 2 Tune	internal
	22	1'b0	r/w	dfe_fen2_tune3_d_p1_lane	DFE Value External Load For Data Top Path1 Sampler Tap 2 Tune	internal
	[21:19]	3'h0	r/w	dfe_fen2_s_p1_lane[2:0]	DFE Value External Load For Slicer Path1 Sampler Tap 2	internal
	[18:16]	3'h0	r/w	dfe_fen2_d_p1_lane[2:0]	DFE Value External Load For Data Path1 Sampler Tap 2	internal
	[15:13]	3'h0	r/w	dfe_fen0_s_p1_lane[2:0]	DFE Value External Load For Slicer Path1 Sampler Tap 0	internal
	[12:10]	3'h0	r/w	dfe_fen0_d_p1_lane[2:0]	DFE Value External Load For Data Path1 Sampler Tap 0	internal
	[9:7]	3'h0	r/w	dfe_fenvref_p1_lane[2:0]	DFE Value External Load For Path1 Sampler Tap VREF	internal
	6	1'b0	r/w	dfe_fendc_e_p1_lane	DFE Value External Load For Edge Path1 Sampler Tap DC	internal
	[5:3]	3'h0	r/w	dfe_fendc_s_p1_lane[2:0]	DFE Value External Load For Slicer Path1 Sampler Tap DC	internal
	[2:0]	3'h0	r/w	dfe_fendc_d_p1_lane[2:0]	DFE Value External Load For Data Path1 Sampler Tap DC	internal
						
	#addr=0x2484			dfe_fen_reg1_p1	DFE FEN REG1 Path1	
	31	1'b0	r/w	dfe_fen17_p1_lane	DFE Value External Load For Path1 Sampler Tap 17	internal
	[30:29]	2'h0	r/w	dfe_fen16_p1_lane[1:0]	DFE Value External Load For Path1 Sampler Tap 16	internal
	28	1'b0	r/w	dfe_fen15_p1_lane	DFE Value External Load For Path1 Sampler Tap 15	internal
	[27:26]	2'h0	r/w	dfe_fen14_p1_lane[1:0]	DFE Value External Load For Path1 Sampler Tap 14	internal
	25	1'b0	r/w	dfe_fen13_p1_lane	DFE Value External Load For Path1 Sampler Tap 13	internal
	[24:23]	2'h0	r/w	dfe_fen12_p1_lane[1:0]	DFE Value External Load For Path1 Sampler Tap 12	internal
	22	1'b0	r/w	dfe_fen11_p1_lane	DFE Value External Load For Path1 Sampler Tap 11	internal
	[21:20]	2'h0	r/w	dfe_fen10_p1_lane[1:0]	DFE Value External Load For Path1 Sampler Tap 10	internal
	[19:18]	2'h0	r/w	dfe_fen9_p1_lane[1:0]	DFE Value External Load For Path1 Sampler Tap 9	internal
	[17:15]	3'h0	r/w	dfe_fen8_p1_lane[2:0]	DFE Value External Load For Path1 Sampler Tap 8	internal
	[14:12]	3'h0	r/w	dfe_fen7_p1_lane[2:0]	DFE Value External Load For Path1 Sampler Tap 7	internal
	[11:9]	3'h0	r/w	dfe_fen6_p1_lane[2:0]	DFE Value External Load For Path1 Sampler Tap 6	internal
	[8:6]	3'h0	r/w	dfe_fen5_p1_lane[2:0]	DFE Value External Load For Path1 Sampler Tap 5	internal
	[5:3]	3'h0	r/w	dfe_fen4_s_p1_lane[2:0]	DFE Value External Load For Slicer Path1 Sampler Tap 4	internal
	[2:0]	3'h0	r/w	dfe_fen4_d_p1_lane[2:0]	DFE Value External Load For Data Path1 Sampler Tap 4	internal
						
	#addr=0x2488			dfe_fen_reg2_p1	DFE FEN REG2 Path1	
	[31:15]	17'h0	r/w	RESERVED		
	14	1'b0	r/w	dfe_fen30_p1_lane	DFE Value External Load For Path1 Sampler Tap 30	internal
	13	1'b0	r/w	dfe_fen29_p1_lane	DFE Value External Load For Path1 Sampler Tap 29	internal
	12	1'b0	r/w	dfe_fen28_p1_lane	DFE Value External Load For Path1 Sampler Tap 28	internal
	11	1'b0	r/w	dfe_fen27_p1_lane	DFE Value External Load For Path1 Sampler Tap 27	internal
	10	1'b0	r/w	dfe_fen26_p1_lane	DFE Value External Load For Path1 Sampler Tap 26	internal
	9	1'b0	r/w	dfe_fen25_p1_lane	DFE Value External Load For Path1 Sampler Tap 25	internal
	8	1'b0	r/w	dfe_fen24_p1_lane	DFE Value External Load For Path1 Sampler Tap 24	internal
	7	1'b0	r/w	dfe_fen23_p1_lane	DFE Value External Load For Path1 Sampler Tap 23	internal
	6	1'b0	r/w	dfe_fen22_p1_lane	DFE Value External Load For Path1 Sampler Tap 22	internal
	5	1'b0	r/w	dfe_fen21_p1_lane	DFE Value External Load For Path1 Sampler Tap 21	internal
	[4:3]	2'h0	r/w	dfe_fen20_p1_lane[1:0]	DFE Value External Load For Path1 Sampler Tap 20	internal
	2	1'b0	r/w	dfe_fen19_p1_lane	DFE Value External Load For Path1 Sampler Tap 19	internal
	[1:0]	2'h0	r/w	dfe_fen18_p1_lane[1:0]	DFE Value External Load For Path1 Sampler Tap 18	internal
						
	#addr=0x248c			dfe_fen_reg0_p2	DFE FEN REG0 Path2	
	[31:29]	3'h0	r/w	dfe_fen3_s_p2_lane[2:0]	DFE Value External Load For Slicer Path2 Sampler Tap 3	internal
	[28:26]	3'h0	r/w	dfe_fen3_d_p2_lane[2:0]	DFE Value External Load For Data Path2 Sampler Tap 3	internal
	25	1'b0	r/w	dfe_fen2_tune1_s_p2_lane	DFE Value External Load For Slicer Bot Path2 Sampler Tap 2 Tune	internal
	24	1'b0	r/w	dfe_fen2_tune1_d_p2_lane	DFE Value External Load For Data Bot Path2 Sampler Tap 2 Tune	internal
	23	1'b0	r/w	dfe_fen2_tune3_s_p2_lane	DFE Value External Load For Slicer Top Path2 Sampler Tap 2 Tune	internal
	22	1'b0	r/w	dfe_fen2_tune3_d_p2_lane	DFE Value External Load For Data Top Path2 Sampler Tap 2 Tune	internal
	[21:19]	3'h0	r/w	dfe_fen2_s_p2_lane[2:0]	DFE Value External Load For Slicer Path2 Sampler Tap 2	internal
	[18:16]	3'h0	r/w	dfe_fen2_d_p2_lane[2:0]	DFE Value External Load For Data Path2 Sampler Tap 2	internal
	[15:13]	3'h0	r/w	dfe_fen0_s_p2_lane[2:0]	DFE Value External Load For Slicer Path2 Sampler Tap 0	internal
	[12:10]	3'h0	r/w	dfe_fen0_d_p2_lane[2:0]	DFE Value External Load For Data Path2 Sampler Tap 0	internal
	[9:7]	3'h0	r/w	dfe_fenvref_p2_lane[2:0]	DFE Value External Load For Path2 Sampler Tap VREF	internal
	6	1'b0	r/w	dfe_fendc_e_p2_lane	DFE Value External Load For Edge Path2 Sampler Tap DC	internal
	[5:3]	3'h0	r/w	dfe_fendc_s_p2_lane[2:0]	DFE Value External Load For Slicer Path2 Sampler Tap DC	internal
	[2:0]	3'h0	r/w	dfe_fendc_d_p2_lane[2:0]	DFE Value External Load For Data Path2 Sampler Tap DC	internal
						
	#addr=0x2490			dfe_fen_reg1_p2	DFE FEN REG1 Path2	
	31	1'b0	r/w	dfe_fen17_p2_lane	DFE Value External Load For Path2 Sampler Tap 17	internal
	[30:29]	2'h0	r/w	dfe_fen16_p2_lane[1:0]	DFE Value External Load For Path2 Sampler Tap 16	internal
	28	1'b0	r/w	dfe_fen15_p2_lane	DFE Value External Load For Path2 Sampler Tap 15	internal
	[27:26]	2'h0	r/w	dfe_fen14_p2_lane[1:0]	DFE Value External Load For Path2 Sampler Tap 14	internal
	25	1'b0	r/w	dfe_fen13_p2_lane	DFE Value External Load For Path2 Sampler Tap 13	internal
	[24:23]	2'h0	r/w	dfe_fen12_p2_lane[1:0]	DFE Value External Load For Path2 Sampler Tap 12	internal
	22	1'b0	r/w	dfe_fen11_p2_lane	DFE Value External Load For Path2 Sampler Tap 11	internal
	[21:20]	2'h0	r/w	dfe_fen10_p2_lane[1:0]	DFE Value External Load For Path2 Sampler Tap 10	internal
	[19:18]	2'h0	r/w	dfe_fen9_p2_lane[1:0]	DFE Value External Load For Path2 Sampler Tap 9	internal
	[17:15]	3'h0	r/w	dfe_fen8_p2_lane[2:0]	DFE Value External Load For Path2 Sampler Tap 8	internal
	[14:12]	3'h0	r/w	dfe_fen7_p2_lane[2:0]	DFE Value External Load For Path2 Sampler Tap 7	internal
	[11:9]	3'h0	r/w	dfe_fen6_p2_lane[2:0]	DFE Value External Load For Path2 Sampler Tap 6	internal
	[8:6]	3'h0	r/w	dfe_fen5_p2_lane[2:0]	DFE Value External Load For Path2 Sampler Tap 5	internal
	[5:3]	3'h0	r/w	dfe_fen4_s_p2_lane[2:0]	DFE Value External Load For Slicer Path2 Sampler Tap 4	internal
	[2:0]	3'h0	r/w	dfe_fen4_d_p2_lane[2:0]	DFE Value External Load For Data Path2 Sampler Tap 4	internal
						
	#addr=0x2494			dfe_fen_reg2_p2	DFE FEN REG2 Path2	
	[31:15]	17'h0	r/w	RESERVED		
	14	1'b0	r/w	dfe_fen30_p2_lane	DFE Value External Load For Path2 Sampler Tap 30	internal
	13	1'b0	r/w	dfe_fen29_p2_lane	DFE Value External Load For Path2 Sampler Tap 29	internal
	12	1'b0	r/w	dfe_fen28_p2_lane	DFE Value External Load For Path2 Sampler Tap 28	internal
	11	1'b0	r/w	dfe_fen27_p2_lane	DFE Value External Load For Path2 Sampler Tap 27	internal
	10	1'b0	r/w	dfe_fen26_p2_lane	DFE Value External Load For Path2 Sampler Tap 26	internal
	9	1'b0	r/w	dfe_fen25_p2_lane	DFE Value External Load For Path2 Sampler Tap 25	internal
	8	1'b0	r/w	dfe_fen24_p2_lane	DFE Value External Load For Path2 Sampler Tap 24	internal
	7	1'b0	r/w	dfe_fen23_p2_lane	DFE Value External Load For Path2 Sampler Tap 23	internal
	6	1'b0	r/w	dfe_fen22_p2_lane	DFE Value External Load For Path2 Sampler Tap 22	internal
	5	1'b0	r/w	dfe_fen21_p2_lane	DFE Value External Load For Path2 Sampler Tap 21	internal
	[4:3]	2'h0	r/w	dfe_fen20_p2_lane[1:0]	DFE Value External Load For Path2 Sampler Tap 20	internal
	2	1'b0	r/w	dfe_fen19_p2_lane	DFE Value External Load For Path2 Sampler Tap 19	internal
	[1:0]	2'h0	r/w	dfe_fen18_p2_lane[1:0]	DFE Value External Load For Path2 Sampler Tap 18	internal
						
	#addr=0x2498			dfe_fen_reg0_p3	DFE FEN REG0 Path3	
	[31:29]	3'h0	r/w	dfe_fen3_s_p3_lane[2:0]	DFE Value External Load For Slicer Path3 Sampler Tap 3	internal
	[28:26]	3'h0	r/w	dfe_fen3_d_p3_lane[2:0]	DFE Value External Load For Data Path3 Sampler Tap 3	internal
	25	1'b0	r/w	dfe_fen2_tune1_s_p3_lane	DFE Value External Load For Slicer Bot Path3 Sampler Tap 2 Tune	internal
	24	1'b0	r/w	dfe_fen2_tune1_d_p3_lane	DFE Value External Load For Data Bot Path3 Sampler Tap 2 Tune	internal
	23	1'b0	r/w	dfe_fen2_tune3_s_p3_lane	DFE Value External Load For Slicer Top Path3 Sampler Tap 2 Tune	internal
	22	1'b0	r/w	dfe_fen2_tune3_d_p3_lane	DFE Value External Load For Data Top Path3 Sampler Tap 2 Tune	internal
	[21:19]	3'h0	r/w	dfe_fen2_s_p3_lane[2:0]	DFE Value External Load For Slicer Path3 Sampler Tap 2	internal
	[18:16]	3'h0	r/w	dfe_fen2_d_p3_lane[2:0]	DFE Value External Load For Data Path3 Sampler Tap 2	internal
	[15:13]	3'h0	r/w	dfe_fen0_s_p3_lane[2:0]	DFE Value External Load For Slicer Path3 Sampler Tap 0	internal
	[12:10]	3'h0	r/w	dfe_fen0_d_p3_lane[2:0]	DFE Value External Load For Data Path3 Sampler Tap 0	internal
	[9:7]	3'h0	r/w	dfe_fenvref_p3_lane[2:0]	DFE Value External Load For Path3 Sampler Tap VREF	internal
	6	1'b0	r/w	dfe_fendc_e_p3_lane	DFE Value External Load For Edge Path3 Sampler Tap DC	internal
	[5:3]	3'h0	r/w	dfe_fendc_s_p3_lane[2:0]	DFE Value External Load For Slicer Path3 Sampler Tap DC	internal
	[2:0]	3'h0	r/w	dfe_fendc_d_p3_lane[2:0]	DFE Value External Load For Data Path3 Sampler Tap DC	internal
						
	#addr=0x249c			dfe_fen_reg1_p3	DFE FEN REG1 Path3	
	31	1'b0	r/w	dfe_fen17_p3_lane	DFE Value External Load For Path3 Sampler Tap 17	internal
	[30:29]	2'h0	r/w	dfe_fen16_p3_lane[1:0]	DFE Value External Load For Path3 Sampler Tap 16	internal
	28	1'b0	r/w	dfe_fen15_p3_lane	DFE Value External Load For Path3 Sampler Tap 15	internal
	[27:26]	2'h0	r/w	dfe_fen14_p3_lane[1:0]	DFE Value External Load For Path3 Sampler Tap 14	internal
	25	1'b0	r/w	dfe_fen13_p3_lane	DFE Value External Load For Path3 Sampler Tap 13	internal
	[24:23]	2'h0	r/w	dfe_fen12_p3_lane[1:0]	DFE Value External Load For Path3 Sampler Tap 12	internal
	22	1'b0	r/w	dfe_fen11_p3_lane	DFE Value External Load For Path3 Sampler Tap 11	internal
	[21:20]	2'h0	r/w	dfe_fen10_p3_lane[1:0]	DFE Value External Load For Path3 Sampler Tap 10	internal
	[19:18]	2'h0	r/w	dfe_fen9_p3_lane[1:0]	DFE Value External Load For Path3 Sampler Tap 9	internal
	[17:15]	3'h0	r/w	dfe_fen8_p3_lane[2:0]	DFE Value External Load For Path3 Sampler Tap 8	internal
	[14:12]	3'h0	r/w	dfe_fen7_p3_lane[2:0]	DFE Value External Load For Path3 Sampler Tap 7	internal
	[11:9]	3'h0	r/w	dfe_fen6_p3_lane[2:0]	DFE Value External Load For Path3 Sampler Tap 6	internal
	[8:6]	3'h0	r/w	dfe_fen5_p3_lane[2:0]	DFE Value External Load For Path3 Sampler Tap 5	internal
	[5:3]	3'h0	r/w	dfe_fen4_s_p3_lane[2:0]	DFE Value External Load For Slicer Path3 Sampler Tap 4	internal
	[2:0]	3'h0	r/w	dfe_fen4_d_p3_lane[2:0]	DFE Value External Load For Data Path3 Sampler Tap 4	internal
						
	#addr=0x24a0			dfe_fen_reg2_p3	DFE FEN REG2 Path3	
	[31:15]	17'h0	r/w	RESERVED		
	14	1'b0	r/w	dfe_fen30_p3_lane	DFE Value External Load For Path3 Sampler Tap 30	internal
	13	1'b0	r/w	dfe_fen29_p3_lane	DFE Value External Load For Path3 Sampler Tap 29	internal
	12	1'b0	r/w	dfe_fen28_p3_lane	DFE Value External Load For Path3 Sampler Tap 28	internal
	11	1'b0	r/w	dfe_fen27_p3_lane	DFE Value External Load For Path3 Sampler Tap 27	internal
	10	1'b0	r/w	dfe_fen26_p3_lane	DFE Value External Load For Path3 Sampler Tap 26	internal
	9	1'b0	r/w	dfe_fen25_p3_lane	DFE Value External Load For Path3 Sampler Tap 25	internal
	8	1'b0	r/w	dfe_fen24_p3_lane	DFE Value External Load For Path3 Sampler Tap 24	internal
	7	1'b0	r/w	dfe_fen23_p3_lane	DFE Value External Load For Path3 Sampler Tap 23	internal
	6	1'b0	r/w	dfe_fen22_p3_lane	DFE Value External Load For Path3 Sampler Tap 22	internal
	5	1'b0	r/w	dfe_fen21_p3_lane	DFE Value External Load For Path3 Sampler Tap 21	internal
	[4:3]	2'h0	r/w	dfe_fen20_p3_lane[1:0]	DFE Value External Load For Path3 Sampler Tap 20	internal
	2	1'b0	r/w	dfe_fen19_p3_lane	DFE Value External Load For Path3 Sampler Tap 19	internal
	[1:0]	2'h0	r/w	dfe_fen18_p3_lane[1:0]	DFE Value External Load For Path3 Sampler Tap 18	internal
						
	#addr=0x24a4			dfe_fen_reg0_p4	DFE FEN REG0 Path4	
	[31:29]	3'h0	r/w	dfe_fen3_s_p4_lane[2:0]	DFE Value External Load For Slicer Path4 Sampler Tap 3	internal
	[28:26]	3'h0	r/w	dfe_fen3_d_p4_lane[2:0]	DFE Value External Load For Data Path4 Sampler Tap 3	internal
	25	1'b0	r/w	dfe_fen2_tune1_s_p4_lane	DFE Value External Load For Slicer Bot Path4 Sampler Tap 2 Tune	internal
	24	1'b0	r/w	dfe_fen2_tune1_d_p4_lane	DFE Value External Load For Data Bot Path4 Sampler Tap 2 Tune	internal
	23	1'b0	r/w	dfe_fen2_tune3_s_p4_lane	DFE Value External Load For Slicer Top Path4 Sampler Tap 2 Tune	internal
	22	1'b0	r/w	dfe_fen2_tune3_d_p4_lane	DFE Value External Load For Data Top Path4 Sampler Tap 2 Tune	internal
	[21:19]	3'h0	r/w	dfe_fen2_s_p4_lane[2:0]	DFE Value External Load For Slicer Path4 Sampler Tap 2	internal
	[18:16]	3'h0	r/w	dfe_fen2_d_p4_lane[2:0]	DFE Value External Load For Data Path4 Sampler Tap 2	internal
	[15:13]	3'h0	r/w	dfe_fen0_s_p4_lane[2:0]	DFE Value External Load For Slicer Path4 Sampler Tap 0	internal
	[12:10]	3'h0	r/w	dfe_fen0_d_p4_lane[2:0]	DFE Value External Load For Data Path4 Sampler Tap 0	internal
	[9:7]	3'h0	r/w	dfe_fenvref_p4_lane[2:0]	DFE Value External Load For Path4 Sampler Tap VREF	internal
	6	1'b0	r/w	dfe_fendc_e_p4_lane	DFE Value External Load For Edge Path4 Sampler Tap DC	internal
	[5:3]	3'h0	r/w	dfe_fendc_s_p4_lane[2:0]	DFE Value External Load For Slicer Path4 Sampler Tap DC	internal
	[2:0]	3'h0	r/w	dfe_fendc_d_p4_lane[2:0]	DFE Value External Load For Data Path4 Sampler Tap DC	internal
						
	#addr=0x24a8			dfe_fen_reg1_p4	DFE FEN REG1 Path4	
	31	1'b0	r/w	dfe_fen17_p4_lane	DFE Value External Load For Path4 Sampler Tap 17	internal
	[30:29]	2'h0	r/w	dfe_fen16_p4_lane[1:0]	DFE Value External Load For Path4 Sampler Tap 16	internal
	28	1'b0	r/w	dfe_fen15_p4_lane	DFE Value External Load For Path4 Sampler Tap 15	internal
	[27:26]	2'h0	r/w	dfe_fen14_p4_lane[1:0]	DFE Value External Load For Path4 Sampler Tap 14	internal
	25	1'b0	r/w	dfe_fen13_p4_lane	DFE Value External Load For Path4 Sampler Tap 13	internal
	[24:23]	2'h0	r/w	dfe_fen12_p4_lane[1:0]	DFE Value External Load For Path4 Sampler Tap 12	internal
	22	1'b0	r/w	dfe_fen11_p4_lane	DFE Value External Load For Path4 Sampler Tap 11	internal
	[21:20]	2'h0	r/w	dfe_fen10_p4_lane[1:0]	DFE Value External Load For Path4 Sampler Tap 10	internal
	[19:18]	2'h0	r/w	dfe_fen9_p4_lane[1:0]	DFE Value External Load For Path4 Sampler Tap 9	internal
	[17:15]	3'h0	r/w	dfe_fen8_p4_lane[2:0]	DFE Value External Load For Path4 Sampler Tap 8	internal
	[14:12]	3'h0	r/w	dfe_fen7_p4_lane[2:0]	DFE Value External Load For Path4 Sampler Tap 7	internal
	[11:9]	3'h0	r/w	dfe_fen6_p4_lane[2:0]	DFE Value External Load For Path4 Sampler Tap 6	internal
	[8:6]	3'h0	r/w	dfe_fen5_p4_lane[2:0]	DFE Value External Load For Path4 Sampler Tap 5	internal
	[5:3]	3'h0	r/w	dfe_fen4_s_p4_lane[2:0]	DFE Value External Load For Slicer Path4 Sampler Tap 4	internal
	[2:0]	3'h0	r/w	dfe_fen4_d_p4_lane[2:0]	DFE Value External Load For Data Path4 Sampler Tap 4	internal
						
	#addr=0x24ac			dfe_fen_reg2_p4	DFE FEN REG2 Path4	
	[31:15]	17'h0	r/w	RESERVED		
	14	1'b0	r/w	dfe_fen30_p4_lane	DFE Value External Load For Path4 Sampler Tap 30	internal
	13	1'b0	r/w	dfe_fen29_p4_lane	DFE Value External Load For Path4 Sampler Tap 29	internal
	12	1'b0	r/w	dfe_fen28_p4_lane	DFE Value External Load For Path4 Sampler Tap 28	internal
	11	1'b0	r/w	dfe_fen27_p4_lane	DFE Value External Load For Path4 Sampler Tap 27	internal
	10	1'b0	r/w	dfe_fen26_p4_lane	DFE Value External Load For Path4 Sampler Tap 26	internal
	9	1'b0	r/w	dfe_fen25_p4_lane	DFE Value External Load For Path4 Sampler Tap 25	internal
	8	1'b0	r/w	dfe_fen24_p4_lane	DFE Value External Load For Path4 Sampler Tap 24	internal
	7	1'b0	r/w	dfe_fen23_p4_lane	DFE Value External Load For Path4 Sampler Tap 23	internal
	6	1'b0	r/w	dfe_fen22_p4_lane	DFE Value External Load For Path4 Sampler Tap 22	internal
	5	1'b0	r/w	dfe_fen21_p4_lane	DFE Value External Load For Path4 Sampler Tap 21	internal
	[4:3]	2'h0	r/w	dfe_fen20_p4_lane[1:0]	DFE Value External Load For Path4 Sampler Tap 20	internal
	2	1'b0	r/w	dfe_fen19_p4_lane	DFE Value External Load For Path4 Sampler Tap 19	internal
	[1:0]	2'h0	r/w	dfe_fen18_p4_lane[1:0]	DFE Value External Load For Path4 Sampler Tap 18	internal
						
	#addr=0x24b0			dfe_fext_reg0_p1	DFE FEXT REG0 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextdc_s_bot_p1_lane[5:0]	DFE External Value For Slicer Bot Path1 Sampler Tap DC	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextdc_d_top_p1_lane[5:0]	DFE External Value For Data Top Path1 Sampler Tap DC	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextdc_d_mid_p1_lane[5:0]	DFE External Value For Data Mid Path1 Sampler Tap DC	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextdc_d_bot_p1_lane[5:0]	DFE External Value For Data Bot Path1 Sampler Tap DC	internal
						
	#addr=0x24b4			dfe_fext_reg1_p1	DFE FEXT REG1 Path1	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fextvref_bot_p1_lane[6:0]	DFE External Value For Bot Path1 Sampler Tap VREF	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fextdc_e_p1_lane[6:0]	DFE External Value For Edge Path1 Sampler Tap DC	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextdc_s_top_p1_lane[5:0]	DFE External Value For Slicer Top Path1 Sampler Tap DC	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextdc_s_mid_p1_lane[5:0]	DFE External Value For Slicer Mid Path1 Sampler Tap DC	internal
						
	#addr=0x24b8			dfe_fext_reg2_p1	DFE FEXT REG2 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_d_mid_p1_lane[5:0]	DFE External Value For Data Mid Path1 Sampler Tap 0	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_d_bot_p1_lane[5:0]	DFE External Value For Data Bot Path1 Sampler Tap 0	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fextvref_top_p1_lane[6:0]	DFE External Value For Top Path1 Sampler Tap VREF	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fextvref_mid_p1_lane[6:0]	DFE External Value For Mid Path1 Sampler Tap VREF	internal
						
	#addr=0x24bc			dfe_fext_reg3_p1	DFE FEXT REG3 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_s_top_p1_lane[5:0]	DFE External Value For Slicer Top Path1 Sampler Tap 0	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_s_mid_p1_lane[5:0]	DFE External Value For Slicer Mid Path1 Sampler Tap 0	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_s_bot_p1_lane[5:0]	DFE External Value For Slicer Bot Path1 Sampler Tap 0	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_d_top_p1_lane[5:0]	DFE External Value For Data Top Path1 Sampler Tap 0	internal
						
	#addr=0x24c0			dfe_fext_reg4_p1	DFE FEXT REG4 Path1	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext2_s_bot_p1_lane[6:0]	DFE External Value For Slicer Bot Path1 Sampler Tap 2	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext2_d_top_p1_lane[6:0]	DFE External Value For Data Top Path1 Sampler Tap 2	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext2_d_mid_p1_lane[6:0]	DFE External Value For Data Mid Path1 Sampler Tap 2	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext2_d_bot_p1_lane[6:0]	DFE External Value For Data Bot Path1 Sampler Tap 2	internal
						
	#addr=0x24c4			dfe_fext_reg5_p1	DFE FEXT REG5 Path1	
	[31:28]	4'h0	r/w	RESERVED		
	[27:24]	4'h6	r/w	dfe_fext2_tune3_s_p1_lane[3:0]	DFE External Value For Slicer Top Path1 Sampler Tap 2 Tune	internal
	[23:20]	4'h0	r/w	RESERVED		
	[19:16]	4'h6	r/w	dfe_fext2_tune3_d_p1_lane[3:0]	DFE External Value For Data Top Path1 Sampler Tap 2 Tune	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext2_s_top_p1_lane[6:0]	DFE External Value For Slicer Top Path1 Sampler Tap 2	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext2_s_mid_p1_lane[6:0]	DFE External Value For Slicer Mid Path1 Sampler Tap 2	internal
						
	#addr=0x24c8			dfe_fext_reg6_p1	DFE FEXT REG6 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext3_d_mid_p1_lane[5:0]	DFE External Value For Data Mid Path1 Sampler Tap 3	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext3_d_bot_p1_lane[5:0]	DFE External Value For Data Bot Path1 Sampler Tap 3	internal
	[15:12]	4'h0	r/w	RESERVED		
	[11:8]	4'h6	r/w	dfe_fext2_tune1_s_p1_lane[3:0]	DFE External Value For Slicer Bot Path1 Sampler Tap 2 Tune	internal
	[7:4]	4'h0	r/w	RESERVED		
	[3:0]	4'h6	r/w	dfe_fext2_tune1_d_p1_lane[3:0]	DFE External Value For Data Bot Path1 Sampler Tap 2 Tune	internal
						
	#addr=0x24cc			dfe_fext_reg7_p1	DFE FEXT REG7 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext3_s_top_p1_lane[5:0]	DFE External Value For Slicer Top Path1 Sampler Tap 3	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext3_s_mid_p1_lane[5:0]	DFE External Value For Slicer Mid Path1 Sampler Tap 3	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext3_s_bot_p1_lane[5:0]	DFE External Value For Slicer Bot Path1 Sampler Tap 3	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext3_d_top_p1_lane[5:0]	DFE External Value For Data Top Path1 Sampler Tap 3	internal
						
	#addr=0x24d0			dfe_fext_reg8_p1	DFE FEXT REG8 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext4_s_bot_p1_lane[5:0]	DFE External Value For Slicer Bot Path1 Sampler Tap 4	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext4_d_top_p1_lane[5:0]	DFE External Value For Data Top Path1 Sampler Tap 4	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext4_d_mid_p1_lane[5:0]	DFE External Value For Data Mid Path1 Sampler Tap 4	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext4_d_bot_p1_lane[5:0]	DFE External Value For Data Bot Path1 Sampler Tap 4	internal
						
	#addr=0x24d4			dfe_fext_reg9_p1	DFE FEXT REG9 Path1	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext5_mid_p1_lane[6:0]	DFE External Value For Mid Path1 Sampler Tap 5	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext5_bot_p1_lane[6:0]	DFE External Value For Bot Path1 Sampler Tap 5	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext4_s_top_p1_lane[5:0]	DFE External Value For Slicer Top Path1 Sampler Tap 4	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext4_s_mid_p1_lane[5:0]	DFE External Value For Slicer Mid Path1 Sampler Tap 4	internal
						
	#addr=0x24d8			dfe_fext_reg10_p1	DFE FEXT REG10 Path1	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext6_top_p1_lane[6:0]	DFE External Value For Top Path1 Sampler Tap 6	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext6_mid_p1_lane[6:0]	DFE External Value For Mid Path1 Sampler Tap 6	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext6_bot_p1_lane[6:0]	DFE External Value For Bot Path1 Sampler Tap 6	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext5_top_p1_lane[6:0]	DFE External Value For Top Path1 Sampler Tap 5	internal
						
	#addr=0x24dc			dfe_fext_reg11_p1	DFE FEXT REG11 Path1	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext8_bot_p1_lane[6:0]	DFE External Value For Bot Path1 Sampler Tap 8	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext7_top_p1_lane[6:0]	DFE External Value For Top Path1 Sampler Tap 7	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext7_mid_p1_lane[6:0]	DFE External Value For Mid Path1 Sampler Tap 7	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext7_bot_p1_lane[6:0]	DFE External Value For Bot Path1 Sampler Tap 7	internal
						
	#addr=0x24e0			dfe_fext_reg12_p1	DFE FEXT REG12 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext9_msb_p1_lane[5:0]	DFE External Value For MSB Path1 Sampler Tap 9	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext9_lsb_p1_lane[5:0]	DFE External Value For LSB Path1 Sampler Tap 9	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext8_top_p1_lane[6:0]	DFE External Value For Top Path1 Sampler Tap 8	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext8_mid_p1_lane[6:0]	DFE External Value For Mid Path1 Sampler Tap 8	internal
						
	#addr=0x24e4			dfe_fext_reg13_p1	DFE FEXT REG13 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext12_lsb_p1_lane[5:0]	DFE External Value For LSB Path1 Sampler Tap 12	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext11_p1_lane[5:0]	DFE External Value For Path1 Sampler Tap 11	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext10_msb_p1_lane[5:0]	DFE External Value For MSB Path1 Sampler Tap 10	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext10_lsb_p1_lane[5:0]	DFE External Value For LSB Path1 Sampler Tap 10	internal
						
	#addr=0x24e8			dfe_fext_reg14_p1	DFE FEXT REG14 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext14_msb_p1_lane[5:0]	DFE External Value For MSB Path1 Sampler Tap 14	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext14_lsb_p1_lane[5:0]	DFE External Value For LSB Path1 Sampler Tap 14	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext13_p1_lane[5:0]	DFE External Value For Path1 Sampler Tap 13	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext12_msb_p1_lane[5:0]	DFE External Value For MSB Path1 Sampler Tap 12	internal
						
	#addr=0x24ec			dfe_fext_reg15_p1	DFE FEXT REG15 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext17_p1_lane[5:0]	DFE External Value For Path1 Sampler Tap 17	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext16_msb_p1_lane[5:0]	DFE External Value For MSB Path1 Sampler Tap 16	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext16_lsb_p1_lane[5:0]	DFE External Value For LSB Path1 Sampler Tap 16	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext15_p1_lane[5:0]	DFE External Value For Path1 Sampler Tap 15	internal
						
	#addr=0x24f0			dfe_fext_reg16_p1	DFE FEXT REG16 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext20_lsb_p1_lane[5:0]	DFE External Value For LSB Path1 Sampler Tap 20	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext19_p1_lane[5:0]	DFE External Value For Path1 Sampler Tap 19	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext18_msb_p1_lane[5:0]	DFE External Value For MSB Path1 Sampler Tap 18	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext18_lsb_p1_lane[5:0]	DFE External Value For LSB Path1 Sampler Tap 18	internal
						
	#addr=0x24f4			dfe_fext_reg17_p1	DFE FEXT REG17 Path1	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext23_p1_lane[4:0]	DFE External Value For Path1 Sampler Tap 23	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext22_p1_lane[5:0]	DFE External Value For Path1 Sampler Tap 22	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext21_p1_lane[5:0]	DFE External Value For Path1 Sampler Tap 21	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext20_msb_p1_lane[5:0]	DFE External Value For MSB Path1 Sampler Tap 20	internal
						
	#addr=0x24f8			dfe_fext_reg18_p1	DFE FEXT REG18 Path1	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext27_p1_lane[4:0]	DFE External Value For Path1 Sampler Tap 27	internal
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext26_p1_lane[4:0]	DFE External Value For Path1 Sampler Tap 26	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext25_p1_lane[4:0]	DFE External Value For Path1 Sampler Tap 25	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext24_p1_lane[4:0]	DFE External Value For Path1 Sampler Tap 24	internal
						
	#addr=0x24fc			dfe_fext_reg19_p1	DFE FEXT REG19 Path1	
	[31:24]	8'h0	r/w	RESERVED		
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext30_p1_lane[4:0]	DFE External Value For Path1 Sampler Tap 30	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext29_p1_lane[4:0]	DFE External Value For Path1 Sampler Tap 29	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext28_p1_lane[4:0]	DFE External Value For Path1 Sampler Tap 28	internal
						
	#addr=0x2500			dfe_fext_reg0_p2	DFE FEXT REG0 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextdc_s_bot_p2_lane[5:0]	DFE External Value For Slicer Bot Path2 Sampler Tap DC	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextdc_d_top_p2_lane[5:0]	DFE External Value For Data Top Path2 Sampler Tap DC	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextdc_d_mid_p2_lane[5:0]	DFE External Value For Data Mid Path2 Sampler Tap DC	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextdc_d_bot_p2_lane[5:0]	DFE External Value For Data Bot Path2 Sampler Tap DC	internal
						
	#addr=0x2504			dfe_fext_reg1_p2	DFE FEXT REG1 Path2	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fextvref_bot_p2_lane[6:0]	DFE External Value For Bot Path2 Sampler Tap VREF	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fextdc_e_p2_lane[6:0]	DFE External Value For Edge Path2 Sampler Tap DC	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextdc_s_top_p2_lane[5:0]	DFE External Value For Slicer Top Path2 Sampler Tap DC	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextdc_s_mid_p2_lane[5:0]	DFE External Value For Slicer Mid Path2 Sampler Tap DC	internal
						
	#addr=0x2508			dfe_fext_reg2_p2	DFE FEXT REG2 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_d_mid_p2_lane[5:0]	DFE External Value For Data Mid Path2 Sampler Tap 0	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_d_bot_p2_lane[5:0]	DFE External Value For Data Bot Path2 Sampler Tap 0	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fextvref_top_p2_lane[6:0]	DFE External Value For Top Path2 Sampler Tap VREF	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fextvref_mid_p2_lane[6:0]	DFE External Value For Mid Path2 Sampler Tap VREF	internal
						
	#addr=0x250c			dfe_fext_reg3_p2	DFE FEXT REG3 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_s_top_p2_lane[5:0]	DFE External Value For Slicer Top Path2 Sampler Tap 0	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_s_mid_p2_lane[5:0]	DFE External Value For Slicer Mid Path2 Sampler Tap 0	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_s_bot_p2_lane[5:0]	DFE External Value For Slicer Bot Path2 Sampler Tap 0	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_d_top_p2_lane[5:0]	DFE External Value For Data Top Path2 Sampler Tap 0	internal
						
	#addr=0x2510			dfe_fext_reg4_p2	DFE FEXT REG4 Path2	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext2_s_bot_p2_lane[6:0]	DFE External Value For Slicer Bot Path2 Sampler Tap 2	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext2_d_top_p2_lane[6:0]	DFE External Value For Data Top Path2 Sampler Tap 2	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext2_d_mid_p2_lane[6:0]	DFE External Value For Data Mid Path2 Sampler Tap 2	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext2_d_bot_p2_lane[6:0]	DFE External Value For Data Bot Path2 Sampler Tap 2	internal
						
	#addr=0x2514			dfe_fext_reg5_p2	DFE FEXT REG5 Path2	
	[31:28]	4'h0	r/w	RESERVED		
	[27:24]	4'h6	r/w	dfe_fext2_tune3_s_p2_lane[3:0]	DFE External Value For Slicer Top Path2 Sampler Tap 2 Tune	internal
	[23:20]	4'h0	r/w	RESERVED		
	[19:16]	4'h6	r/w	dfe_fext2_tune3_d_p2_lane[3:0]	DFE External Value For Data Top Path2 Sampler Tap 2 Tune	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext2_s_top_p2_lane[6:0]	DFE External Value For Slicer Top Path2 Sampler Tap 2	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext2_s_mid_p2_lane[6:0]	DFE External Value For Slicer Mid Path2 Sampler Tap 2	internal
						
	#addr=0x2518			dfe_fext_reg6_p2	DFE FEXT REG6 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext3_d_mid_p2_lane[5:0]	DFE External Value For Data Mid Path2 Sampler Tap 3	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext3_d_bot_p2_lane[5:0]	DFE External Value For Data Bot Path2 Sampler Tap 3	internal
	[15:12]	4'h0	r/w	RESERVED		
	[11:8]	4'h6	r/w	dfe_fext2_tune1_s_p2_lane[3:0]	DFE External Value For Slicer Bot Path2 Sampler Tap 2 Tune	internal
	[7:4]	4'h0	r/w	RESERVED		
	[3:0]	4'h6	r/w	dfe_fext2_tune1_d_p2_lane[3:0]	DFE External Value For Data Bot Path2 Sampler Tap 2 Tune	internal
						
	#addr=0x251c			dfe_fext_reg7_p2	DFE FEXT REG7 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext3_s_top_p2_lane[5:0]	DFE External Value For Slicer Top Path2 Sampler Tap 3	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext3_s_mid_p2_lane[5:0]	DFE External Value For Slicer Mid Path2 Sampler Tap 3	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext3_s_bot_p2_lane[5:0]	DFE External Value For Slicer Bot Path2 Sampler Tap 3	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext3_d_top_p2_lane[5:0]	DFE External Value For Data Top Path2 Sampler Tap 3	internal
						
	#addr=0x2520			dfe_fext_reg8_p2	DFE FEXT REG8 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext4_s_bot_p2_lane[5:0]	DFE External Value For Slicer Bot Path2 Sampler Tap 4	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext4_d_top_p2_lane[5:0]	DFE External Value For Data Top Path2 Sampler Tap 4	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext4_d_mid_p2_lane[5:0]	DFE External Value For Data Mid Path2 Sampler Tap 4	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext4_d_bot_p2_lane[5:0]	DFE External Value For Data Bot Path2 Sampler Tap 4	internal
						
	#addr=0x2524			dfe_fext_reg9_p2	DFE FEXT REG9 Path2	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext5_mid_p2_lane[6:0]	DFE External Value For Mid Path2 Sampler Tap 5	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext5_bot_p2_lane[6:0]	DFE External Value For Bot Path2 Sampler Tap 5	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext4_s_top_p2_lane[5:0]	DFE External Value For Slicer Top Path2 Sampler Tap 4	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext4_s_mid_p2_lane[5:0]	DFE External Value For Slicer Mid Path2 Sampler Tap 4	internal
						
	#addr=0x2528			dfe_fext_reg10_p2	DFE FEXT REG10 Path2	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext6_top_p2_lane[6:0]	DFE External Value For Top Path2 Sampler Tap 6	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext6_mid_p2_lane[6:0]	DFE External Value For Mid Path2 Sampler Tap 6	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext6_bot_p2_lane[6:0]	DFE External Value For Bot Path2 Sampler Tap 6	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext5_top_p2_lane[6:0]	DFE External Value For Top Path2 Sampler Tap 5	internal
						
	#addr=0x252c			dfe_fext_reg11_p2	DFE FEXT REG11 Path2	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext8_bot_p2_lane[6:0]	DFE External Value For Bot Path2 Sampler Tap 8	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext7_top_p2_lane[6:0]	DFE External Value For Top Path2 Sampler Tap 7	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext7_mid_p2_lane[6:0]	DFE External Value For Mid Path2 Sampler Tap 7	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext7_bot_p2_lane[6:0]	DFE External Value For Bot Path2 Sampler Tap 7	internal
						
	#addr=0x2530			dfe_fext_reg12_p2	DFE FEXT REG12 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext9_msb_p2_lane[5:0]	DFE External Value For MSB Path2 Sampler Tap 9	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext9_lsb_p2_lane[5:0]	DFE External Value For LSB Path2 Sampler Tap 9	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext8_top_p2_lane[6:0]	DFE External Value For Top Path2 Sampler Tap 8	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext8_mid_p2_lane[6:0]	DFE External Value For Mid Path2 Sampler Tap 8	internal
						
	#addr=0x2534			dfe_fext_reg13_p2	DFE FEXT REG13 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext12_lsb_p2_lane[5:0]	DFE External Value For LSB Path2 Sampler Tap 12	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext11_p2_lane[5:0]	DFE External Value For Path2 Sampler Tap 11	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext10_msb_p2_lane[5:0]	DFE External Value For MSB Path2 Sampler Tap 10	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext10_lsb_p2_lane[5:0]	DFE External Value For LSB Path2 Sampler Tap 10	internal
						
	#addr=0x2538			dfe_fext_reg14_p2	DFE FEXT REG14 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext14_msb_p2_lane[5:0]	DFE External Value For MSB Path2 Sampler Tap 14	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext14_lsb_p2_lane[5:0]	DFE External Value For LSB Path2 Sampler Tap 14	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext13_p2_lane[5:0]	DFE External Value For Path2 Sampler Tap 13	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext12_msb_p2_lane[5:0]	DFE External Value For MSB Path2 Sampler Tap 12	internal
						
	#addr=0x253c			dfe_fext_reg15_p2	DFE FEXT REG15 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext17_p2_lane[5:0]	DFE External Value For Path2 Sampler Tap 17	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext16_msb_p2_lane[5:0]	DFE External Value For MSB Path2 Sampler Tap 16	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext16_lsb_p2_lane[5:0]	DFE External Value For LSB Path2 Sampler Tap 16	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext15_p2_lane[5:0]	DFE External Value For Path2 Sampler Tap 15	internal
						
	#addr=0x2540			dfe_fext_reg16_p2	DFE FEXT REG16 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext20_lsb_p2_lane[5:0]	DFE External Value For LSB Path2 Sampler Tap 20	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext19_p2_lane[5:0]	DFE External Value For Path2 Sampler Tap 19	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext18_msb_p2_lane[5:0]	DFE External Value For MSB Path2 Sampler Tap 18	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext18_lsb_p2_lane[5:0]	DFE External Value For LSB Path2 Sampler Tap 18	internal
						
	#addr=0x2544			dfe_fext_reg17_p2	DFE FEXT REG17 Path2	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext23_p2_lane[4:0]	DFE External Value For Path2 Sampler Tap 23	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext22_p2_lane[5:0]	DFE External Value For Path2 Sampler Tap 22	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext21_p2_lane[5:0]	DFE External Value For Path2 Sampler Tap 21	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext20_msb_p2_lane[5:0]	DFE External Value For MSB Path2 Sampler Tap 20	internal
						
	#addr=0x2548			dfe_fext_reg18_p2	DFE FEXT REG18 Path2	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext27_p2_lane[4:0]	DFE External Value For Path2 Sampler Tap 27	internal
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext26_p2_lane[4:0]	DFE External Value For Path2 Sampler Tap 26	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext25_p2_lane[4:0]	DFE External Value For Path2 Sampler Tap 25	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext24_p2_lane[4:0]	DFE External Value For Path2 Sampler Tap 24	internal
						
	#addr=0x254c			dfe_fext_reg19_p2	DFE FEXT REG19 Path2	
	[31:24]	8'h0	r/w	RESERVED		
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext30_p2_lane[4:0]	DFE External Value For Path2 Sampler Tap 30	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext29_p2_lane[4:0]	DFE External Value For Path2 Sampler Tap 29	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext28_p2_lane[4:0]	DFE External Value For Path2 Sampler Tap 28	internal
						
	#addr=0x2550			dfe_fext_reg0_p3	DFE FEXT REG0 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextdc_s_bot_p3_lane[5:0]	DFE External Value For Slicer Bot Path3 Sampler Tap DC	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextdc_d_top_p3_lane[5:0]	DFE External Value For Data Top Path3 Sampler Tap DC	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextdc_d_mid_p3_lane[5:0]	DFE External Value For Data Mid Path3 Sampler Tap DC	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextdc_d_bot_p3_lane[5:0]	DFE External Value For Data Bot Path3 Sampler Tap DC	internal
						
	#addr=0x2554			dfe_fext_reg1_p3	DFE FEXT REG1 Path3	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fextvref_bot_p3_lane[6:0]	DFE External Value For Bot Path3 Sampler Tap VREF	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fextdc_e_p3_lane[6:0]	DFE External Value For Edge Path3 Sampler Tap DC	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextdc_s_top_p3_lane[5:0]	DFE External Value For Slicer Top Path3 Sampler Tap DC	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextdc_s_mid_p3_lane[5:0]	DFE External Value For Slicer Mid Path3 Sampler Tap DC	internal
						
	#addr=0x2558			dfe_fext_reg2_p3	DFE FEXT REG2 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_d_mid_p3_lane[5:0]	DFE External Value For Data Mid Path3 Sampler Tap 0	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_d_bot_p3_lane[5:0]	DFE External Value For Data Bot Path3 Sampler Tap 0	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fextvref_top_p3_lane[6:0]	DFE External Value For Top Path3 Sampler Tap VREF	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fextvref_mid_p3_lane[6:0]	DFE External Value For Mid Path3 Sampler Tap VREF	internal
						
	#addr=0x255c			dfe_fext_reg3_p3	DFE FEXT REG3 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_s_top_p3_lane[5:0]	DFE External Value For Slicer Top Path3 Sampler Tap 0	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_s_mid_p3_lane[5:0]	DFE External Value For Slicer Mid Path3 Sampler Tap 0	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_s_bot_p3_lane[5:0]	DFE External Value For Slicer Bot Path3 Sampler Tap 0	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_d_top_p3_lane[5:0]	DFE External Value For Data Top Path3 Sampler Tap 0	internal
						
	#addr=0x2560			dfe_fext_reg4_p3	DFE FEXT REG4 Path3	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext2_s_bot_p3_lane[6:0]	DFE External Value For Slicer Bot Path3 Sampler Tap 2	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext2_d_top_p3_lane[6:0]	DFE External Value For Data Top Path3 Sampler Tap 2	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext2_d_mid_p3_lane[6:0]	DFE External Value For Data Mid Path3 Sampler Tap 2	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext2_d_bot_p3_lane[6:0]	DFE External Value For Data Bot Path3 Sampler Tap 2	internal
						
	#addr=0x2564			dfe_fext_reg5_p3	DFE FEXT REG5 Path3	
	[31:28]	4'h0	r/w	RESERVED		
	[27:24]	4'h6	r/w	dfe_fext2_tune3_s_p3_lane[3:0]	DFE External Value For Slicer Top Path3 Sampler Tap 2 Tune	internal
	[23:20]	4'h0	r/w	RESERVED		
	[19:16]	4'h6	r/w	dfe_fext2_tune3_d_p3_lane[3:0]	DFE External Value For Data Top Path3 Sampler Tap 2 Tune	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext2_s_top_p3_lane[6:0]	DFE External Value For Slicer Top Path3 Sampler Tap 2	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext2_s_mid_p3_lane[6:0]	DFE External Value For Slicer Mid Path3 Sampler Tap 2	internal
						
	#addr=0x2568			dfe_fext_reg6_p3	DFE FEXT REG6 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext3_d_mid_p3_lane[5:0]	DFE External Value For Data Mid Path3 Sampler Tap 3	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext3_d_bot_p3_lane[5:0]	DFE External Value For Data Bot Path3 Sampler Tap 3	internal
	[15:12]	4'h0	r/w	RESERVED		
	[11:8]	4'h6	r/w	dfe_fext2_tune1_s_p3_lane[3:0]	DFE External Value For Slicer Bot Path3 Sampler Tap 2 Tune	internal
	[7:4]	4'h0	r/w	RESERVED		
	[3:0]	4'h6	r/w	dfe_fext2_tune1_d_p3_lane[3:0]	DFE External Value For Data Bot Path3 Sampler Tap 2 Tune	internal
						
	#addr=0x256c			dfe_fext_reg7_p3	DFE FEXT REG7 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext3_s_top_p3_lane[5:0]	DFE External Value For Slicer Top Path3 Sampler Tap 3	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext3_s_mid_p3_lane[5:0]	DFE External Value For Slicer Mid Path3 Sampler Tap 3	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext3_s_bot_p3_lane[5:0]	DFE External Value For Slicer Bot Path3 Sampler Tap 3	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext3_d_top_p3_lane[5:0]	DFE External Value For Data Top Path3 Sampler Tap 3	internal
						
	#addr=0x2570			dfe_fext_reg8_p3	DFE FEXT REG8 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext4_s_bot_p3_lane[5:0]	DFE External Value For Slicer Bot Path3 Sampler Tap 4	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext4_d_top_p3_lane[5:0]	DFE External Value For Data Top Path3 Sampler Tap 4	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext4_d_mid_p3_lane[5:0]	DFE External Value For Data Mid Path3 Sampler Tap 4	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext4_d_bot_p3_lane[5:0]	DFE External Value For Data Bot Path3 Sampler Tap 4	internal
						
	#addr=0x2574			dfe_fext_reg9_p3	DFE FEXT REG9 Path3	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext5_mid_p3_lane[6:0]	DFE External Value For Mid Path3 Sampler Tap 5	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext5_bot_p3_lane[6:0]	DFE External Value For Bot Path3 Sampler Tap 5	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext4_s_top_p3_lane[5:0]	DFE External Value For Slicer Top Path3 Sampler Tap 4	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext4_s_mid_p3_lane[5:0]	DFE External Value For Slicer Mid Path3 Sampler Tap 4	internal
						
	#addr=0x2578			dfe_fext_reg10_p3	DFE FEXT REG10 Path3	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext6_top_p3_lane[6:0]	DFE External Value For Top Path3 Sampler Tap 6	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext6_mid_p3_lane[6:0]	DFE External Value For Mid Path3 Sampler Tap 6	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext6_bot_p3_lane[6:0]	DFE External Value For Bot Path3 Sampler Tap 6	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext5_top_p3_lane[6:0]	DFE External Value For Top Path3 Sampler Tap 5	internal
						
	#addr=0x257c			dfe_fext_reg11_p3	DFE FEXT REG11 Path3	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext8_bot_p3_lane[6:0]	DFE External Value For Bot Path3 Sampler Tap 8	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext7_top_p3_lane[6:0]	DFE External Value For Top Path3 Sampler Tap 7	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext7_mid_p3_lane[6:0]	DFE External Value For Mid Path3 Sampler Tap 7	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext7_bot_p3_lane[6:0]	DFE External Value For Bot Path3 Sampler Tap 7	internal
						
	#addr=0x2580			dfe_fext_reg12_p3	DFE FEXT REG12 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext9_msb_p3_lane[5:0]	DFE External Value For MSB Path3 Sampler Tap 9	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext9_lsb_p3_lane[5:0]	DFE External Value For LSB Path3 Sampler Tap 9	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext8_top_p3_lane[6:0]	DFE External Value For Top Path3 Sampler Tap 8	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext8_mid_p3_lane[6:0]	DFE External Value For Mid Path3 Sampler Tap 8	internal
						
	#addr=0x2584			dfe_fext_reg13_p3	DFE FEXT REG13 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext12_lsb_p3_lane[5:0]	DFE External Value For LSB Path3 Sampler Tap 12	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext11_p3_lane[5:0]	DFE External Value For Path3 Sampler Tap 11	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext10_msb_p3_lane[5:0]	DFE External Value For MSB Path3 Sampler Tap 10	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext10_lsb_p3_lane[5:0]	DFE External Value For LSB Path3 Sampler Tap 10	internal
						
	#addr=0x2588			dfe_fext_reg14_p3	DFE FEXT REG14 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext14_msb_p3_lane[5:0]	DFE External Value For MSB Path3 Sampler Tap 14	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext14_lsb_p3_lane[5:0]	DFE External Value For LSB Path3 Sampler Tap 14	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext13_p3_lane[5:0]	DFE External Value For Path3 Sampler Tap 13	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext12_msb_p3_lane[5:0]	DFE External Value For MSB Path3 Sampler Tap 12	internal
						
	#addr=0x258c			dfe_fext_reg15_p3	DFE FEXT REG15 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext17_p3_lane[5:0]	DFE External Value For Path3 Sampler Tap 17	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext16_msb_p3_lane[5:0]	DFE External Value For MSB Path3 Sampler Tap 16	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext16_lsb_p3_lane[5:0]	DFE External Value For LSB Path3 Sampler Tap 16	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext15_p3_lane[5:0]	DFE External Value For Path3 Sampler Tap 15	internal
						
	#addr=0x2590			dfe_fext_reg16_p3	DFE FEXT REG16 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext20_lsb_p3_lane[5:0]	DFE External Value For LSB Path3 Sampler Tap 20	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext19_p3_lane[5:0]	DFE External Value For Path3 Sampler Tap 19	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext18_msb_p3_lane[5:0]	DFE External Value For MSB Path3 Sampler Tap 18	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext18_lsb_p3_lane[5:0]	DFE External Value For LSB Path3 Sampler Tap 18	internal
						
	#addr=0x2594			dfe_fext_reg17_p3	DFE FEXT REG17 Path3	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext23_p3_lane[4:0]	DFE External Value For Path3 Sampler Tap 23	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext22_p3_lane[5:0]	DFE External Value For Path3 Sampler Tap 22	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext21_p3_lane[5:0]	DFE External Value For Path3 Sampler Tap 21	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext20_msb_p3_lane[5:0]	DFE External Value For MSB Path3 Sampler Tap 20	internal
						
	#addr=0x2598			dfe_fext_reg18_p3	DFE FEXT REG18 Path3	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext27_p3_lane[4:0]	DFE External Value For Path3 Sampler Tap 27	internal
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext26_p3_lane[4:0]	DFE External Value For Path3 Sampler Tap 26	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext25_p3_lane[4:0]	DFE External Value For Path3 Sampler Tap 25	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext24_p3_lane[4:0]	DFE External Value For Path3 Sampler Tap 24	internal
						
	#addr=0x259c			dfe_fext_reg19_p3	DFE FEXT REG19 Path3	
	[31:24]	8'h0	r/w	RESERVED		
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext30_p3_lane[4:0]	DFE External Value For Path3 Sampler Tap 30	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext29_p3_lane[4:0]	DFE External Value For Path3 Sampler Tap 29	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext28_p3_lane[4:0]	DFE External Value For Path3 Sampler Tap 28	internal
						
	#addr=0x25a0			dfe_fext_reg0_p4	DFE FEXT REG0 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextdc_s_bot_p4_lane[5:0]	DFE External Value For Slicer Bot Path4 Sampler Tap DC	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextdc_d_top_p4_lane[5:0]	DFE External Value For Data Top Path4 Sampler Tap DC	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextdc_d_mid_p4_lane[5:0]	DFE External Value For Data Mid Path4 Sampler Tap DC	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextdc_d_bot_p4_lane[5:0]	DFE External Value For Data Bot Path4 Sampler Tap DC	internal
						
	#addr=0x25a4			dfe_fext_reg1_p4	DFE FEXT REG1 Path4	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fextvref_bot_p4_lane[6:0]	DFE External Value For Bot Path4 Sampler Tap VREF	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fextdc_e_p4_lane[6:0]	DFE External Value For Edge Path4 Sampler Tap DC	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextdc_s_top_p4_lane[5:0]	DFE External Value For Slicer Top Path4 Sampler Tap DC	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextdc_s_mid_p4_lane[5:0]	DFE External Value For Slicer Mid Path4 Sampler Tap DC	internal
						
	#addr=0x25a8			dfe_fext_reg2_p4	DFE FEXT REG2 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_d_mid_p4_lane[5:0]	DFE External Value For Data Mid Path4 Sampler Tap 0	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_d_bot_p4_lane[5:0]	DFE External Value For Data Bot Path4 Sampler Tap 0	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fextvref_top_p4_lane[6:0]	DFE External Value For Top Path4 Sampler Tap VREF	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fextvref_mid_p4_lane[6:0]	DFE External Value For Mid Path4 Sampler Tap VREF	internal
						
	#addr=0x25ac			dfe_fext_reg3_p4	DFE FEXT REG3 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_s_top_p4_lane[5:0]	DFE External Value For Slicer Top Path4 Sampler Tap 0	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_s_mid_p4_lane[5:0]	DFE External Value For Slicer Mid Path4 Sampler Tap 0	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_s_bot_p4_lane[5:0]	DFE External Value For Slicer Bot Path4 Sampler Tap 0	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_d_top_p4_lane[5:0]	DFE External Value For Data Top Path4 Sampler Tap 0	internal
						
	#addr=0x25b0			dfe_fext_reg4_p4	DFE FEXT REG4 Path4	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext2_s_bot_p4_lane[6:0]	DFE External Value For Slicer Bot Path4 Sampler Tap 2	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext2_d_top_p4_lane[6:0]	DFE External Value For Data Top Path4 Sampler Tap 2	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext2_d_mid_p4_lane[6:0]	DFE External Value For Data Mid Path4 Sampler Tap 2	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext2_d_bot_p4_lane[6:0]	DFE External Value For Data Bot Path4 Sampler Tap 2	internal
						
	#addr=0x25b4			dfe_fext_reg5_p4	DFE FEXT REG5 Path4	
	[31:28]	4'h0	r/w	RESERVED		
	[27:24]	4'h6	r/w	dfe_fext2_tune3_s_p4_lane[3:0]	DFE External Value For Slicer Top Path4 Sampler Tap 2 Tune	internal
	[23:20]	4'h0	r/w	RESERVED		
	[19:16]	4'h6	r/w	dfe_fext2_tune3_d_p4_lane[3:0]	DFE External Value For Data Top Path4 Sampler Tap 2 Tune	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext2_s_top_p4_lane[6:0]	DFE External Value For Slicer Top Path4 Sampler Tap 2	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext2_s_mid_p4_lane[6:0]	DFE External Value For Slicer Mid Path4 Sampler Tap 2	internal
						
	#addr=0x25b8			dfe_fext_reg6_p4	DFE FEXT REG6 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext3_d_mid_p4_lane[5:0]	DFE External Value For Data Mid Path4 Sampler Tap 3	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext3_d_bot_p4_lane[5:0]	DFE External Value For Data Bot Path4 Sampler Tap 3	internal
	[15:12]	4'h0	r/w	RESERVED		
	[11:8]	4'h6	r/w	dfe_fext2_tune1_s_p4_lane[3:0]	DFE External Value For Slicer Bot Path4 Sampler Tap 2 Tune	internal
	[7:4]	4'h0	r/w	RESERVED		
	[3:0]	4'h6	r/w	dfe_fext2_tune1_d_p4_lane[3:0]	DFE External Value For Data Bot Path4 Sampler Tap 2 Tune	internal
						
	#addr=0x25bc			dfe_fext_reg7_p4	DFE FEXT REG7 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext3_s_top_p4_lane[5:0]	DFE External Value For Slicer Top Path4 Sampler Tap 3	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext3_s_mid_p4_lane[5:0]	DFE External Value For Slicer Mid Path4 Sampler Tap 3	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext3_s_bot_p4_lane[5:0]	DFE External Value For Slicer Bot Path4 Sampler Tap 3	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext3_d_top_p4_lane[5:0]	DFE External Value For Data Top Path4 Sampler Tap 3	internal
						
	#addr=0x25c0			dfe_fext_reg8_p4	DFE FEXT REG8 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext4_s_bot_p4_lane[5:0]	DFE External Value For Slicer Bot Path4 Sampler Tap 4	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext4_d_top_p4_lane[5:0]	DFE External Value For Data Top Path4 Sampler Tap 4	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext4_d_mid_p4_lane[5:0]	DFE External Value For Data Mid Path4 Sampler Tap 4	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext4_d_bot_p4_lane[5:0]	DFE External Value For Data Bot Path4 Sampler Tap 4	internal
						
	#addr=0x25c4			dfe_fext_reg9_p4	DFE FEXT REG9 Path4	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext5_mid_p4_lane[6:0]	DFE External Value For Mid Path4 Sampler Tap 5	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext5_bot_p4_lane[6:0]	DFE External Value For Bot Path4 Sampler Tap 5	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext4_s_top_p4_lane[5:0]	DFE External Value For Slicer Top Path4 Sampler Tap 4	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext4_s_mid_p4_lane[5:0]	DFE External Value For Slicer Mid Path4 Sampler Tap 4	internal
						
	#addr=0x25c8			dfe_fext_reg10_p4	DFE FEXT REG10 Path4	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext6_top_p4_lane[6:0]	DFE External Value For Top Path4 Sampler Tap 6	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext6_mid_p4_lane[6:0]	DFE External Value For Mid Path4 Sampler Tap 6	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext6_bot_p4_lane[6:0]	DFE External Value For Bot Path4 Sampler Tap 6	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext5_top_p4_lane[6:0]	DFE External Value For Top Path4 Sampler Tap 5	internal
						
	#addr=0x25cc			dfe_fext_reg11_p4	DFE FEXT REG11 Path4	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext8_bot_p4_lane[6:0]	DFE External Value For Bot Path4 Sampler Tap 8	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext7_top_p4_lane[6:0]	DFE External Value For Top Path4 Sampler Tap 7	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext7_mid_p4_lane[6:0]	DFE External Value For Mid Path4 Sampler Tap 7	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext7_bot_p4_lane[6:0]	DFE External Value For Bot Path4 Sampler Tap 7	internal
						
	#addr=0x25d0			dfe_fext_reg12_p4	DFE FEXT REG12 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext9_msb_p4_lane[5:0]	DFE External Value For MSB Path4 Sampler Tap 9	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext9_lsb_p4_lane[5:0]	DFE External Value For LSB Path4 Sampler Tap 9	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext8_top_p4_lane[6:0]	DFE External Value For Top Path4 Sampler Tap 8	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext8_mid_p4_lane[6:0]	DFE External Value For Mid Path4 Sampler Tap 8	internal
						
	#addr=0x25d4			dfe_fext_reg13_p4	DFE FEXT REG13 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext12_lsb_p4_lane[5:0]	DFE External Value For LSB Path4 Sampler Tap 12	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext11_p4_lane[5:0]	DFE External Value For Path4 Sampler Tap 11	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext10_msb_p4_lane[5:0]	DFE External Value For MSB Path4 Sampler Tap 10	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext10_lsb_p4_lane[5:0]	DFE External Value For LSB Path4 Sampler Tap 10	internal
						
	#addr=0x25d8			dfe_fext_reg14_p4	DFE FEXT REG14 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext14_msb_p4_lane[5:0]	DFE External Value For MSB Path4 Sampler Tap 14	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext14_lsb_p4_lane[5:0]	DFE External Value For LSB Path4 Sampler Tap 14	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext13_p4_lane[5:0]	DFE External Value For Path4 Sampler Tap 13	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext12_msb_p4_lane[5:0]	DFE External Value For MSB Path4 Sampler Tap 12	internal
						
	#addr=0x25dc			dfe_fext_reg15_p4	DFE FEXT REG15 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext17_p4_lane[5:0]	DFE External Value For Path4 Sampler Tap 17	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext16_msb_p4_lane[5:0]	DFE External Value For MSB Path4 Sampler Tap 16	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext16_lsb_p4_lane[5:0]	DFE External Value For LSB Path4 Sampler Tap 16	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext15_p4_lane[5:0]	DFE External Value For Path4 Sampler Tap 15	internal
						
	#addr=0x25e0			dfe_fext_reg16_p4	DFE FEXT REG16 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext20_lsb_p4_lane[5:0]	DFE External Value For LSB Path4 Sampler Tap 20	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext19_p4_lane[5:0]	DFE External Value For Path4 Sampler Tap 19	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext18_msb_p4_lane[5:0]	DFE External Value For MSB Path4 Sampler Tap 18	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext18_lsb_p4_lane[5:0]	DFE External Value For LSB Path4 Sampler Tap 18	internal
						
	#addr=0x25e4			dfe_fext_reg17_p4	DFE FEXT REG17 Path4	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext23_p4_lane[4:0]	DFE External Value For Path4 Sampler Tap 23	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext22_p4_lane[5:0]	DFE External Value For Path4 Sampler Tap 22	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext21_p4_lane[5:0]	DFE External Value For Path4 Sampler Tap 21	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext20_msb_p4_lane[5:0]	DFE External Value For MSB Path4 Sampler Tap 20	internal
						
	#addr=0x25e8			dfe_fext_reg18_p4	DFE FEXT REG18 Path4	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext27_p4_lane[4:0]	DFE External Value For Path4 Sampler Tap 27	internal
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext26_p4_lane[4:0]	DFE External Value For Path4 Sampler Tap 26	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext25_p4_lane[4:0]	DFE External Value For Path4 Sampler Tap 25	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext24_p4_lane[4:0]	DFE External Value For Path4 Sampler Tap 24	internal
						
	#addr=0x25ec			dfe_fext_reg19_p4	DFE FEXT REG19 Path4	
	[31:24]	8'h0	r/w	RESERVED		
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext30_p4_lane[4:0]	DFE External Value For Path4 Sampler Tap 30	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext29_p4_lane[4:0]	DFE External Value For Path4 Sampler Tap 29	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext28_p4_lane[4:0]	DFE External Value For Path4 Sampler Tap 28	internal
						
	#addr=0x25f0			dfe_read_sm_reg0_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_dc_s_bot_p1_sm_lane[5:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap DC In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_dc_d_top_p1_sm_lane[5:0]	DFE Read Back For Data Top Path1 Sampler Tap DC In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_dc_d_mid_p1_sm_lane[5:0]	DFE Read Back For Data Mid Path1 Sampler Tap DC In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_dc_d_bot_p1_sm_lane[5:0]	DFE Read Back For Data Bot Path1 Sampler Tap DC In Sign-magnitude Format	internal
						
	#addr=0x25f4			dfe_read_sm_reg1_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path1	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_vref_bot_p1_sm_lane[6:0]	DFE Read Back For Bot Path1 Sampler Tap VREF In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_dc_e_p1_sm_lane[6:0]	DFE Read Back For Edge Path1 Sampler Tap DC In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_dc_s_top_p1_sm_lane[5:0]	DFE Read Back For Slicer Top Path1 Sampler Tap DC In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_dc_s_mid_p1_sm_lane[5:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap DC In Sign-magnitude Format	internal
						
	#addr=0x25f8			dfe_read_sm_reg2_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f0_d_mid_p1_sm_lane[5:0]	DFE Read Back For Data Mid Path1 Sampler Tap F0 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f0_d_bot_p1_sm_lane[5:0]	DFE Read Back For Data Bot Path1 Sampler Tap F0 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_vref_top_p1_sm_lane[6:0]	DFE Read Back For Top Path1 Sampler Tap VREF In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_vref_mid_p1_sm_lane[6:0]	DFE Read Back For Mid Path1 Sampler Tap VREF In Sign-magnitude Format	internal
						
	#addr=0x25fc			dfe_read_sm_reg3_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f0_s_top_p1_sm_lane[5:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F0 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f0_s_mid_p1_sm_lane[5:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap F0 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f0_s_bot_p1_sm_lane[5:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F0 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f0_d_top_p1_sm_lane[5:0]	DFE Read Back For Data Top Path1 Sampler Tap F0 In Sign-magnitude Format	internal
						
	#addr=0x2600			dfe_read_sm_reg4_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path1	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f2_s_bot_p1_sm_lane[6:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F2 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f2_d_top_p1_sm_lane[6:0]	DFE Read Back For Data Top Path1 Sampler Tap F2 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f2_d_mid_p1_sm_lane[6:0]	DFE Read Back For Data Mid Path1 Sampler Tap F2 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f2_d_bot_p1_sm_lane[6:0]	DFE Read Back For Data Bot Path1 Sampler Tap F2 In Sign-magnitude Format	internal
						
	#addr=0x2604			dfe_read_sm_reg5_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path1	
	[31:28]	4'h0	r/w	RESERVED		
	[27:24]	4'h0	r	dfe_f2_tune3_s_p1_sm_lane[3:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F2 Tune In Sign-magnitude Format	internal
	[23:20]	4'h0	r/w	RESERVED		
	[19:16]	4'h0	r	dfe_f2_tune3_d_p1_sm_lane[3:0]	DFE Read Back For Data Top Path1 Sampler Tap F2 Tune In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f2_s_top_p1_sm_lane[6:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F2 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f2_s_mid_p1_sm_lane[6:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap F2 In Sign-magnitude Format	internal
						
	#addr=0x2608			dfe_read_sm_reg6_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f3_d_mid_p1_sm_lane[5:0]	DFE Read Back For Data Mid Path1 Sampler Tap F3 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f3_d_bot_p1_sm_lane[5:0]	DFE Read Back For Data Bot Path1 Sampler Tap F3 In Sign-magnitude Format	internal
	[15:12]	4'h0	r/w	RESERVED		
	[11:8]	4'h0	r	dfe_f2_tune1_s_p1_sm_lane[3:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F2 Tune In Sign-magnitude Format	internal
	[7:4]	4'h0	r/w	RESERVED		
	[3:0]	4'h0	r	dfe_f2_tune1_d_p1_sm_lane[3:0]	DFE Read Back For Data Bot Path1 Sampler Tap F2 Tune In Sign-magnitude Format	internal
						
	#addr=0x260c			dfe_read_sm_reg7_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f3_s_top_p1_sm_lane[5:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F3 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f3_s_mid_p1_sm_lane[5:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap F3 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f3_s_bot_p1_sm_lane[5:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F3 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f3_d_top_p1_sm_lane[5:0]	DFE Read Back For Data Top Path1 Sampler Tap F3 In Sign-magnitude Format	internal
						
	#addr=0x2610			dfe_read_sm_reg8_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f4_s_bot_p1_sm_lane[5:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F4 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f4_d_top_p1_sm_lane[5:0]	DFE Read Back For Data Top Path1 Sampler Tap F4 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f4_d_mid_p1_sm_lane[5:0]	DFE Read Back For Data Mid Path1 Sampler Tap F4 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f4_d_bot_p1_sm_lane[5:0]	DFE Read Back For Data Bot Path1 Sampler Tap F4 In Sign-magnitude Format	internal
						
	#addr=0x2614			dfe_read_sm_reg9_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path1	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f5_mid_p1_sm_lane[6:0]	DFE Read Back For Mid Path1 Sampler Tap F5 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f5_bot_p1_sm_lane[6:0]	DFE Read Back For Bot Path1 Sampler Tap F5 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f4_s_top_p1_sm_lane[5:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F4 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f4_s_mid_p1_sm_lane[5:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap F4 In Sign-magnitude Format	internal
						
	#addr=0x2618			dfe_read_sm_reg10_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path1	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f6_top_p1_sm_lane[6:0]	DFE Read Back For Top Path1 Sampler Tap F6 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f6_mid_p1_sm_lane[6:0]	DFE Read Back For Mid Path1 Sampler Tap F6 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f6_bot_p1_sm_lane[6:0]	DFE Read Back For Bot Path1 Sampler Tap F6 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f5_top_p1_sm_lane[6:0]	DFE Read Back For Top Path1 Sampler Tap F5 In Sign-magnitude Format	internal
						
	#addr=0x261c			dfe_read_sm_reg11_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path1	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f8_bot_p1_sm_lane[6:0]	DFE Read Back For Bot Path1 Sampler Tap F8 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f7_top_p1_sm_lane[6:0]	DFE Read Back For Top Path1 Sampler Tap F7 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f7_mid_p1_sm_lane[6:0]	DFE Read Back For Mid Path1 Sampler Tap F7 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f7_bot_p1_sm_lane[6:0]	DFE Read Back For Bot Path1 Sampler Tap F7 In Sign-magnitude Format	internal
						
	#addr=0x2620			dfe_read_sm_reg12_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f9_msb_p1_sm_lane[5:0]	DFE Read Back For MSB Path1 Sampler Tap F9 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f9_lsb_p1_sm_lane[5:0]	DFE Read Back For LSB Path1 Sampler Tap F9 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f8_top_p1_sm_lane[6:0]	DFE Read Back For Top Path1 Sampler Tap F8 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f8_mid_p1_sm_lane[6:0]	DFE Read Back For Mid Path1 Sampler Tap F8 In Sign-magnitude Format	internal
						
	#addr=0x2624			dfe_read_sm_reg13_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f12_lsb_p1_sm_lane[5:0]	DFE Read Back For LSB Path1 Sampler Tap F12 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f11_p1_sm_lane[5:0]	DFE Read Back For Path1 Sampler Tap F11 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f10_msb_p1_sm_lane[5:0]	DFE Read Back For MSB Path1 Sampler Tap F10 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f10_lsb_p1_sm_lane[5:0]	DFE Read Back For LSB Path1 Sampler Tap F10 In Sign-magnitude Format	internal
						
	#addr=0x2628			dfe_read_sm_reg14_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f14_msb_p1_sm_lane[5:0]	DFE Read Back For MSB Path1 Sampler Tap F14 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f14_lsb_p1_sm_lane[5:0]	DFE Read Back For LSB Path1 Sampler Tap F14 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f13_p1_sm_lane[5:0]	DFE Read Back For Path1 Sampler Tap F13 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f12_msb_p1_sm_lane[5:0]	DFE Read Back For MSB Path1 Sampler Tap F12 In Sign-magnitude Format	internal
						
	#addr=0x262c			dfe_read_sm_reg15_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f17_p1_sm_lane[5:0]	DFE Read Back For Path1 Sampler Tap F17 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f16_msb_p1_sm_lane[5:0]	DFE Read Back For MSB Path1 Sampler Tap F16 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f16_lsb_p1_sm_lane[5:0]	DFE Read Back For LSB Path1 Sampler Tap F16 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f15_p1_sm_lane[5:0]	DFE Read Back For Path1 Sampler Tap F15 In Sign-magnitude Format	internal
						
	#addr=0x2630			dfe_read_sm_reg16_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path1	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f20_lsb_p1_sm_lane[5:0]	DFE Read Back For LSB Path1 Sampler Tap F20 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f19_p1_sm_lane[5:0]	DFE Read Back For Path1 Sampler Tap F19 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f18_msb_p1_sm_lane[5:0]	DFE Read Back For MSB Path1 Sampler Tap F18 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f18_lsb_p1_sm_lane[5:0]	DFE Read Back For LSB Path1 Sampler Tap F18 In Sign-magnitude Format	internal
						
	#addr=0x2634			dfe_read_sm_reg17_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path1	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r	dfe_f23_p1_sm_lane[4:0]	DFE Read Back For Path1 Sampler Tap F23 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f22_p1_sm_lane[5:0]	DFE Read Back For Path1 Sampler Tap F22 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f21_p1_sm_lane[5:0]	DFE Read Back For Path1 Sampler Tap F21 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f20_msb_p1_sm_lane[5:0]	DFE Read Back For MSB Path1 Sampler Tap F20 In Sign-magnitude Format	internal
						
	#addr=0x2638			dfe_read_sm_reg18_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path1	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r	dfe_f27_p1_sm_lane[4:0]	DFE Read Back For Path1 Sampler Tap F27 In Sign-magnitude Format	internal
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r	dfe_f26_p1_sm_lane[4:0]	DFE Read Back For Path1 Sampler Tap F26 In Sign-magnitude Format	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r	dfe_f25_p1_sm_lane[4:0]	DFE Read Back For Path1 Sampler Tap F25 In Sign-magnitude Format	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r	dfe_f24_p1_sm_lane[4:0]	DFE Read Back For Path1 Sampler Tap F24 In Sign-magnitude Format	internal
						
	#addr=0x263c			dfe_read_sm_reg19_p1	DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path1	
	[31:24]	8'h0	r/w	RESERVED		
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r	dfe_f30_p1_sm_lane[4:0]	DFE Read Back For Path1 Sampler Tap F30 In Sign-magnitude Format	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r	dfe_f29_p1_sm_lane[4:0]	DFE Read Back For Path1 Sampler Tap F29 In Sign-magnitude Format	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r	dfe_f28_p1_sm_lane[4:0]	DFE Read Back For Path1 Sampler Tap F28 In Sign-magnitude Format	internal
						
	#addr=0x2640			dfe_read_sm_reg0_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_dc_s_bot_p2_sm_lane[5:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap DC In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_dc_d_top_p2_sm_lane[5:0]	DFE Read Back For Data Top Path2 Sampler Tap DC In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_dc_d_mid_p2_sm_lane[5:0]	DFE Read Back For Data Mid Path2 Sampler Tap DC In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_dc_d_bot_p2_sm_lane[5:0]	DFE Read Back For Data Bot Path2 Sampler Tap DC In Sign-magnitude Format	internal
						
	#addr=0x2644			dfe_read_sm_reg1_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path2	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_vref_bot_p2_sm_lane[6:0]	DFE Read Back For Bot Path2 Sampler Tap VREF In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_dc_e_p2_sm_lane[6:0]	DFE Read Back For Edge Path2 Sampler Tap DC In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_dc_s_top_p2_sm_lane[5:0]	DFE Read Back For Slicer Top Path2 Sampler Tap DC In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_dc_s_mid_p2_sm_lane[5:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap DC In Sign-magnitude Format	internal
						
	#addr=0x2648			dfe_read_sm_reg2_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f0_d_mid_p2_sm_lane[5:0]	DFE Read Back For Data Mid Path2 Sampler Tap F0 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f0_d_bot_p2_sm_lane[5:0]	DFE Read Back For Data Bot Path2 Sampler Tap F0 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_vref_top_p2_sm_lane[6:0]	DFE Read Back For Top Path2 Sampler Tap VREF In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_vref_mid_p2_sm_lane[6:0]	DFE Read Back For Mid Path2 Sampler Tap VREF In Sign-magnitude Format	internal
						
	#addr=0x264c			dfe_read_sm_reg3_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f0_s_top_p2_sm_lane[5:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F0 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f0_s_mid_p2_sm_lane[5:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap F0 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f0_s_bot_p2_sm_lane[5:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F0 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f0_d_top_p2_sm_lane[5:0]	DFE Read Back For Data Top Path2 Sampler Tap F0 In Sign-magnitude Format	internal
						
	#addr=0x2650			dfe_read_sm_reg4_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path2	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f2_s_bot_p2_sm_lane[6:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F2 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f2_d_top_p2_sm_lane[6:0]	DFE Read Back For Data Top Path2 Sampler Tap F2 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f2_d_mid_p2_sm_lane[6:0]	DFE Read Back For Data Mid Path2 Sampler Tap F2 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f2_d_bot_p2_sm_lane[6:0]	DFE Read Back For Data Bot Path2 Sampler Tap F2 In Sign-magnitude Format	internal
						
	#addr=0x2654			dfe_read_sm_reg5_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path2	
	[31:28]	4'h0	r/w	RESERVED		
	[27:24]	4'h0	r	dfe_f2_tune3_s_p2_sm_lane[3:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F2 Tune In Sign-magnitude Format	internal
	[23:20]	4'h0	r/w	RESERVED		
	[19:16]	4'h0	r	dfe_f2_tune3_d_p2_sm_lane[3:0]	DFE Read Back For Data Top Path2 Sampler Tap F2 Tune In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f2_s_top_p2_sm_lane[6:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F2 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f2_s_mid_p2_sm_lane[6:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap F2 In Sign-magnitude Format	internal
						
	#addr=0x2658			dfe_read_sm_reg6_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f3_d_mid_p2_sm_lane[5:0]	DFE Read Back For Data Mid Path2 Sampler Tap F3 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f3_d_bot_p2_sm_lane[5:0]	DFE Read Back For Data Bot Path2 Sampler Tap F3 In Sign-magnitude Format	internal
	[15:12]	4'h0	r/w	RESERVED		
	[11:8]	4'h0	r	dfe_f2_tune1_s_p2_sm_lane[3:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F2 Tune In Sign-magnitude Format	internal
	[7:4]	4'h0	r/w	RESERVED		
	[3:0]	4'h0	r	dfe_f2_tune1_d_p2_sm_lane[3:0]	DFE Read Back For Data Bot Path2 Sampler Tap F2 Tune In Sign-magnitude Format	internal
						
	#addr=0x265c			dfe_read_sm_reg7_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f3_s_top_p2_sm_lane[5:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F3 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f3_s_mid_p2_sm_lane[5:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap F3 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f3_s_bot_p2_sm_lane[5:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F3 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f3_d_top_p2_sm_lane[5:0]	DFE Read Back For Data Top Path2 Sampler Tap F3 In Sign-magnitude Format	internal
						
	#addr=0x2660			dfe_read_sm_reg8_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f4_s_bot_p2_sm_lane[5:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F4 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f4_d_top_p2_sm_lane[5:0]	DFE Read Back For Data Top Path2 Sampler Tap F4 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f4_d_mid_p2_sm_lane[5:0]	DFE Read Back For Data Mid Path2 Sampler Tap F4 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f4_d_bot_p2_sm_lane[5:0]	DFE Read Back For Data Bot Path2 Sampler Tap F4 In Sign-magnitude Format	internal
						
	#addr=0x2664			dfe_read_sm_reg9_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path2	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f5_mid_p2_sm_lane[6:0]	DFE Read Back For Mid Path2 Sampler Tap F5 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f5_bot_p2_sm_lane[6:0]	DFE Read Back For Bot Path2 Sampler Tap F5 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f4_s_top_p2_sm_lane[5:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F4 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f4_s_mid_p2_sm_lane[5:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap F4 In Sign-magnitude Format	internal
						
	#addr=0x2668			dfe_read_sm_reg10_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path2	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f6_top_p2_sm_lane[6:0]	DFE Read Back For Top Path2 Sampler Tap F6 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f6_mid_p2_sm_lane[6:0]	DFE Read Back For Mid Path2 Sampler Tap F6 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f6_bot_p2_sm_lane[6:0]	DFE Read Back For Bot Path2 Sampler Tap F6 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f5_top_p2_sm_lane[6:0]	DFE Read Back For Top Path2 Sampler Tap F5 In Sign-magnitude Format	internal
						
	#addr=0x266c			dfe_read_sm_reg11_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path2	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f8_bot_p2_sm_lane[6:0]	DFE Read Back For Bot Path2 Sampler Tap F8 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f7_top_p2_sm_lane[6:0]	DFE Read Back For Top Path2 Sampler Tap F7 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f7_mid_p2_sm_lane[6:0]	DFE Read Back For Mid Path2 Sampler Tap F7 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f7_bot_p2_sm_lane[6:0]	DFE Read Back For Bot Path2 Sampler Tap F7 In Sign-magnitude Format	internal
						
	#addr=0x2670			dfe_read_sm_reg12_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f9_msb_p2_sm_lane[5:0]	DFE Read Back For MSB Path2 Sampler Tap F9 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f9_lsb_p2_sm_lane[5:0]	DFE Read Back For LSB Path2 Sampler Tap F9 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f8_top_p2_sm_lane[6:0]	DFE Read Back For Top Path2 Sampler Tap F8 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f8_mid_p2_sm_lane[6:0]	DFE Read Back For Mid Path2 Sampler Tap F8 In Sign-magnitude Format	internal
						
	#addr=0x2674			dfe_read_sm_reg13_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f12_lsb_p2_sm_lane[5:0]	DFE Read Back For LSB Path2 Sampler Tap F12 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f11_p2_sm_lane[5:0]	DFE Read Back For Path2 Sampler Tap F11 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f10_msb_p2_sm_lane[5:0]	DFE Read Back For MSB Path2 Sampler Tap F10 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f10_lsb_p2_sm_lane[5:0]	DFE Read Back For LSB Path2 Sampler Tap F10 In Sign-magnitude Format	internal
						
	#addr=0x2678			dfe_read_sm_reg14_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f14_msb_p2_sm_lane[5:0]	DFE Read Back For MSB Path2 Sampler Tap F14 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f14_lsb_p2_sm_lane[5:0]	DFE Read Back For LSB Path2 Sampler Tap F14 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f13_p2_sm_lane[5:0]	DFE Read Back For Path2 Sampler Tap F13 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f12_msb_p2_sm_lane[5:0]	DFE Read Back For MSB Path2 Sampler Tap F12 In Sign-magnitude Format	internal
						
	#addr=0x267c			dfe_read_sm_reg15_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f17_p2_sm_lane[5:0]	DFE Read Back For Path2 Sampler Tap F17 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f16_msb_p2_sm_lane[5:0]	DFE Read Back For MSB Path2 Sampler Tap F16 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f16_lsb_p2_sm_lane[5:0]	DFE Read Back For LSB Path2 Sampler Tap F16 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f15_p2_sm_lane[5:0]	DFE Read Back For Path2 Sampler Tap F15 In Sign-magnitude Format	internal
						
	#addr=0x2680			dfe_read_sm_reg16_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path2	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f20_lsb_p2_sm_lane[5:0]	DFE Read Back For LSB Path2 Sampler Tap F20 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f19_p2_sm_lane[5:0]	DFE Read Back For Path2 Sampler Tap F19 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f18_msb_p2_sm_lane[5:0]	DFE Read Back For MSB Path2 Sampler Tap F18 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f18_lsb_p2_sm_lane[5:0]	DFE Read Back For LSB Path2 Sampler Tap F18 In Sign-magnitude Format	internal
						
	#addr=0x2684			dfe_read_sm_reg17_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path2	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r	dfe_f23_p2_sm_lane[4:0]	DFE Read Back For Path2 Sampler Tap F23 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f22_p2_sm_lane[5:0]	DFE Read Back For Path2 Sampler Tap F22 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f21_p2_sm_lane[5:0]	DFE Read Back For Path2 Sampler Tap F21 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f20_msb_p2_sm_lane[5:0]	DFE Read Back For MSB Path2 Sampler Tap F20 In Sign-magnitude Format	internal
						
	#addr=0x2688			dfe_read_sm_reg18_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path2	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r	dfe_f27_p2_sm_lane[4:0]	DFE Read Back For Path2 Sampler Tap F27 In Sign-magnitude Format	internal
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r	dfe_f26_p2_sm_lane[4:0]	DFE Read Back For Path2 Sampler Tap F26 In Sign-magnitude Format	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r	dfe_f25_p2_sm_lane[4:0]	DFE Read Back For Path2 Sampler Tap F25 In Sign-magnitude Format	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r	dfe_f24_p2_sm_lane[4:0]	DFE Read Back For Path2 Sampler Tap F24 In Sign-magnitude Format	internal
						
	#addr=0x268c			dfe_read_sm_reg19_p2	DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path2	
	[31:24]	8'h0	r/w	RESERVED		
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r	dfe_f30_p2_sm_lane[4:0]	DFE Read Back For Path2 Sampler Tap F30 In Sign-magnitude Format	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r	dfe_f29_p2_sm_lane[4:0]	DFE Read Back For Path2 Sampler Tap F29 In Sign-magnitude Format	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r	dfe_f28_p2_sm_lane[4:0]	DFE Read Back For Path2 Sampler Tap F28 In Sign-magnitude Format	internal
						
	#addr=0x2690			dfe_read_sm_reg0_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_dc_s_bot_p3_sm_lane[5:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap DC In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_dc_d_top_p3_sm_lane[5:0]	DFE Read Back For Data Top Path3 Sampler Tap DC In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_dc_d_mid_p3_sm_lane[5:0]	DFE Read Back For Data Mid Path3 Sampler Tap DC In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_dc_d_bot_p3_sm_lane[5:0]	DFE Read Back For Data Bot Path3 Sampler Tap DC In Sign-magnitude Format	internal
						
	#addr=0x2694			dfe_read_sm_reg1_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path3	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_vref_bot_p3_sm_lane[6:0]	DFE Read Back For Bot Path3 Sampler Tap VREF In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_dc_e_p3_sm_lane[6:0]	DFE Read Back For Edge Path3 Sampler Tap DC In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_dc_s_top_p3_sm_lane[5:0]	DFE Read Back For Slicer Top Path3 Sampler Tap DC In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_dc_s_mid_p3_sm_lane[5:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap DC In Sign-magnitude Format	internal
						
	#addr=0x2698			dfe_read_sm_reg2_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f0_d_mid_p3_sm_lane[5:0]	DFE Read Back For Data Mid Path3 Sampler Tap F0 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f0_d_bot_p3_sm_lane[5:0]	DFE Read Back For Data Bot Path3 Sampler Tap F0 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_vref_top_p3_sm_lane[6:0]	DFE Read Back For Top Path3 Sampler Tap VREF In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_vref_mid_p3_sm_lane[6:0]	DFE Read Back For Mid Path3 Sampler Tap VREF In Sign-magnitude Format	internal
						
	#addr=0x269c			dfe_read_sm_reg3_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f0_s_top_p3_sm_lane[5:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F0 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f0_s_mid_p3_sm_lane[5:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap F0 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f0_s_bot_p3_sm_lane[5:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F0 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f0_d_top_p3_sm_lane[5:0]	DFE Read Back For Data Top Path3 Sampler Tap F0 In Sign-magnitude Format	internal
						
	#addr=0x26a0			dfe_read_sm_reg4_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path3	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f2_s_bot_p3_sm_lane[6:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F2 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f2_d_top_p3_sm_lane[6:0]	DFE Read Back For Data Top Path3 Sampler Tap F2 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f2_d_mid_p3_sm_lane[6:0]	DFE Read Back For Data Mid Path3 Sampler Tap F2 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f2_d_bot_p3_sm_lane[6:0]	DFE Read Back For Data Bot Path3 Sampler Tap F2 In Sign-magnitude Format	internal
						
	#addr=0x26a4			dfe_read_sm_reg5_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path3	
	[31:28]	4'h0	r/w	RESERVED		
	[27:24]	4'h0	r	dfe_f2_tune3_s_p3_sm_lane[3:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F2 Tune In Sign-magnitude Format	internal
	[23:20]	4'h0	r/w	RESERVED		
	[19:16]	4'h0	r	dfe_f2_tune3_d_p3_sm_lane[3:0]	DFE Read Back For Data Top Path3 Sampler Tap F2 Tune In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f2_s_top_p3_sm_lane[6:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F2 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f2_s_mid_p3_sm_lane[6:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap F2 In Sign-magnitude Format	internal
						
	#addr=0x26a8			dfe_read_sm_reg6_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f3_d_mid_p3_sm_lane[5:0]	DFE Read Back For Data Mid Path3 Sampler Tap F3 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f3_d_bot_p3_sm_lane[5:0]	DFE Read Back For Data Bot Path3 Sampler Tap F3 In Sign-magnitude Format	internal
	[15:12]	4'h0	r/w	RESERVED		
	[11:8]	4'h0	r	dfe_f2_tune1_s_p3_sm_lane[3:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F2 Tune In Sign-magnitude Format	internal
	[7:4]	4'h0	r/w	RESERVED		
	[3:0]	4'h0	r	dfe_f2_tune1_d_p3_sm_lane[3:0]	DFE Read Back For Data Bot Path3 Sampler Tap F2 Tune In Sign-magnitude Format	internal
						
	#addr=0x26ac			dfe_read_sm_reg7_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f3_s_top_p3_sm_lane[5:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F3 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f3_s_mid_p3_sm_lane[5:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap F3 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f3_s_bot_p3_sm_lane[5:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F3 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f3_d_top_p3_sm_lane[5:0]	DFE Read Back For Data Top Path3 Sampler Tap F3 In Sign-magnitude Format	internal
						
	#addr=0x26b0			dfe_read_sm_reg8_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f4_s_bot_p3_sm_lane[5:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F4 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f4_d_top_p3_sm_lane[5:0]	DFE Read Back For Data Top Path3 Sampler Tap F4 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f4_d_mid_p3_sm_lane[5:0]	DFE Read Back For Data Mid Path3 Sampler Tap F4 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f4_d_bot_p3_sm_lane[5:0]	DFE Read Back For Data Bot Path3 Sampler Tap F4 In Sign-magnitude Format	internal
						
	#addr=0x26b4			dfe_read_sm_reg9_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path3	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f5_mid_p3_sm_lane[6:0]	DFE Read Back For Mid Path3 Sampler Tap F5 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f5_bot_p3_sm_lane[6:0]	DFE Read Back For Bot Path3 Sampler Tap F5 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f4_s_top_p3_sm_lane[5:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F4 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f4_s_mid_p3_sm_lane[5:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap F4 In Sign-magnitude Format	internal
						
	#addr=0x26b8			dfe_read_sm_reg10_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path3	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f6_top_p3_sm_lane[6:0]	DFE Read Back For Top Path3 Sampler Tap F6 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f6_mid_p3_sm_lane[6:0]	DFE Read Back For Mid Path3 Sampler Tap F6 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f6_bot_p3_sm_lane[6:0]	DFE Read Back For Bot Path3 Sampler Tap F6 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f5_top_p3_sm_lane[6:0]	DFE Read Back For Top Path3 Sampler Tap F5 In Sign-magnitude Format	internal
						
	#addr=0x26bc			dfe_read_sm_reg11_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path3	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f8_bot_p3_sm_lane[6:0]	DFE Read Back For Bot Path3 Sampler Tap F8 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f7_top_p3_sm_lane[6:0]	DFE Read Back For Top Path3 Sampler Tap F7 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f7_mid_p3_sm_lane[6:0]	DFE Read Back For Mid Path3 Sampler Tap F7 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f7_bot_p3_sm_lane[6:0]	DFE Read Back For Bot Path3 Sampler Tap F7 In Sign-magnitude Format	internal
						
	#addr=0x26c0			dfe_read_sm_reg12_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f9_msb_p3_sm_lane[5:0]	DFE Read Back For MSB Path3 Sampler Tap F9 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f9_lsb_p3_sm_lane[5:0]	DFE Read Back For LSB Path3 Sampler Tap F9 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f8_top_p3_sm_lane[6:0]	DFE Read Back For Top Path3 Sampler Tap F8 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f8_mid_p3_sm_lane[6:0]	DFE Read Back For Mid Path3 Sampler Tap F8 In Sign-magnitude Format	internal
						
	#addr=0x26c4			dfe_read_sm_reg13_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f12_lsb_p3_sm_lane[5:0]	DFE Read Back For LSB Path3 Sampler Tap F12 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f11_p3_sm_lane[5:0]	DFE Read Back For Path3 Sampler Tap F11 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f10_msb_p3_sm_lane[5:0]	DFE Read Back For MSB Path3 Sampler Tap F10 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f10_lsb_p3_sm_lane[5:0]	DFE Read Back For LSB Path3 Sampler Tap F10 In Sign-magnitude Format	internal
						
	#addr=0x26c8			dfe_read_sm_reg14_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f14_msb_p3_sm_lane[5:0]	DFE Read Back For MSB Path3 Sampler Tap F14 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f14_lsb_p3_sm_lane[5:0]	DFE Read Back For LSB Path3 Sampler Tap F14 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f13_p3_sm_lane[5:0]	DFE Read Back For Path3 Sampler Tap F13 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f12_msb_p3_sm_lane[5:0]	DFE Read Back For MSB Path3 Sampler Tap F12 In Sign-magnitude Format	internal
						
	#addr=0x26cc			dfe_read_sm_reg15_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f17_p3_sm_lane[5:0]	DFE Read Back For Path3 Sampler Tap F17 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f16_msb_p3_sm_lane[5:0]	DFE Read Back For MSB Path3 Sampler Tap F16 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f16_lsb_p3_sm_lane[5:0]	DFE Read Back For LSB Path3 Sampler Tap F16 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f15_p3_sm_lane[5:0]	DFE Read Back For Path3 Sampler Tap F15 In Sign-magnitude Format	internal
						
	#addr=0x26d0			dfe_read_sm_reg16_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path3	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f20_lsb_p3_sm_lane[5:0]	DFE Read Back For LSB Path3 Sampler Tap F20 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f19_p3_sm_lane[5:0]	DFE Read Back For Path3 Sampler Tap F19 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f18_msb_p3_sm_lane[5:0]	DFE Read Back For MSB Path3 Sampler Tap F18 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f18_lsb_p3_sm_lane[5:0]	DFE Read Back For LSB Path3 Sampler Tap F18 In Sign-magnitude Format	internal
						
	#addr=0x26d4			dfe_read_sm_reg17_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path3	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r	dfe_f23_p3_sm_lane[4:0]	DFE Read Back For Path3 Sampler Tap F23 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f22_p3_sm_lane[5:0]	DFE Read Back For Path3 Sampler Tap F22 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f21_p3_sm_lane[5:0]	DFE Read Back For Path3 Sampler Tap F21 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f20_msb_p3_sm_lane[5:0]	DFE Read Back For MSB Path3 Sampler Tap F20 In Sign-magnitude Format	internal
						
	#addr=0x26d8			dfe_read_sm_reg18_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path3	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r	dfe_f27_p3_sm_lane[4:0]	DFE Read Back For Path3 Sampler Tap F27 In Sign-magnitude Format	internal
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r	dfe_f26_p3_sm_lane[4:0]	DFE Read Back For Path3 Sampler Tap F26 In Sign-magnitude Format	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r	dfe_f25_p3_sm_lane[4:0]	DFE Read Back For Path3 Sampler Tap F25 In Sign-magnitude Format	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r	dfe_f24_p3_sm_lane[4:0]	DFE Read Back For Path3 Sampler Tap F24 In Sign-magnitude Format	internal
						
	#addr=0x26dc			dfe_read_sm_reg19_p3	DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path3	
	[31:24]	8'h0	r/w	RESERVED		
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r	dfe_f30_p3_sm_lane[4:0]	DFE Read Back For Path3 Sampler Tap F30 In Sign-magnitude Format	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r	dfe_f29_p3_sm_lane[4:0]	DFE Read Back For Path3 Sampler Tap F29 In Sign-magnitude Format	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r	dfe_f28_p3_sm_lane[4:0]	DFE Read Back For Path3 Sampler Tap F28 In Sign-magnitude Format	internal
						
	#addr=0x26e0			dfe_read_sm_reg0_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG0 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_dc_s_bot_p4_sm_lane[5:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap DC In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_dc_d_top_p4_sm_lane[5:0]	DFE Read Back For Data Top Path4 Sampler Tap DC In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_dc_d_mid_p4_sm_lane[5:0]	DFE Read Back For Data Mid Path4 Sampler Tap DC In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_dc_d_bot_p4_sm_lane[5:0]	DFE Read Back For Data Bot Path4 Sampler Tap DC In Sign-magnitude Format	internal
						
	#addr=0x26e4			dfe_read_sm_reg1_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG1 Path4	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_vref_bot_p4_sm_lane[6:0]	DFE Read Back For Bot Path4 Sampler Tap VREF In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_dc_e_p4_sm_lane[6:0]	DFE Read Back For Edge Path4 Sampler Tap DC In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_dc_s_top_p4_sm_lane[5:0]	DFE Read Back For Slicer Top Path4 Sampler Tap DC In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_dc_s_mid_p4_sm_lane[5:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap DC In Sign-magnitude Format	internal
						
	#addr=0x26e8			dfe_read_sm_reg2_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG2 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f0_d_mid_p4_sm_lane[5:0]	DFE Read Back For Data Mid Path4 Sampler Tap F0 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f0_d_bot_p4_sm_lane[5:0]	DFE Read Back For Data Bot Path4 Sampler Tap F0 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_vref_top_p4_sm_lane[6:0]	DFE Read Back For Top Path4 Sampler Tap VREF In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_vref_mid_p4_sm_lane[6:0]	DFE Read Back For Mid Path4 Sampler Tap VREF In Sign-magnitude Format	internal
						
	#addr=0x26ec			dfe_read_sm_reg3_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG3 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f0_s_top_p4_sm_lane[5:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F0 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f0_s_mid_p4_sm_lane[5:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap F0 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f0_s_bot_p4_sm_lane[5:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F0 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f0_d_top_p4_sm_lane[5:0]	DFE Read Back For Data Top Path4 Sampler Tap F0 In Sign-magnitude Format	internal
						
	#addr=0x26f0			dfe_read_sm_reg4_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG4 Path4	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f2_s_bot_p4_sm_lane[6:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F2 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f2_d_top_p4_sm_lane[6:0]	DFE Read Back For Data Top Path4 Sampler Tap F2 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f2_d_mid_p4_sm_lane[6:0]	DFE Read Back For Data Mid Path4 Sampler Tap F2 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f2_d_bot_p4_sm_lane[6:0]	DFE Read Back For Data Bot Path4 Sampler Tap F2 In Sign-magnitude Format	internal
						
	#addr=0x26f4			dfe_read_sm_reg5_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG5 Path4	
	[31:28]	4'h0	r/w	RESERVED		
	[27:24]	4'h0	r	dfe_f2_tune3_s_p4_sm_lane[3:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F2 Tune In Sign-magnitude Format	internal
	[23:20]	4'h0	r/w	RESERVED		
	[19:16]	4'h0	r	dfe_f2_tune3_d_p4_sm_lane[3:0]	DFE Read Back For Data Top Path4 Sampler Tap F2 Tune In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f2_s_top_p4_sm_lane[6:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F2 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f2_s_mid_p4_sm_lane[6:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap F2 In Sign-magnitude Format	internal
						
	#addr=0x26f8			dfe_read_sm_reg6_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG6 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f3_d_mid_p4_sm_lane[5:0]	DFE Read Back For Data Mid Path4 Sampler Tap F3 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f3_d_bot_p4_sm_lane[5:0]	DFE Read Back For Data Bot Path4 Sampler Tap F3 In Sign-magnitude Format	internal
	[15:12]	4'h0	r/w	RESERVED		
	[11:8]	4'h0	r	dfe_f2_tune1_s_p4_sm_lane[3:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F2 Tune In Sign-magnitude Format	internal
	[7:4]	4'h0	r/w	RESERVED		
	[3:0]	4'h0	r	dfe_f2_tune1_d_p4_sm_lane[3:0]	DFE Read Back For Data Bot Path4 Sampler Tap F2 Tune In Sign-magnitude Format	internal
						
	#addr=0x26fc			dfe_read_sm_reg7_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG7 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f3_s_top_p4_sm_lane[5:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F3 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f3_s_mid_p4_sm_lane[5:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap F3 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f3_s_bot_p4_sm_lane[5:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F3 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f3_d_top_p4_sm_lane[5:0]	DFE Read Back For Data Top Path4 Sampler Tap F3 In Sign-magnitude Format	internal
						
	#addr=0x2700			dfe_read_sm_reg8_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG8 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f4_s_bot_p4_sm_lane[5:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F4 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f4_d_top_p4_sm_lane[5:0]	DFE Read Back For Data Top Path4 Sampler Tap F4 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f4_d_mid_p4_sm_lane[5:0]	DFE Read Back For Data Mid Path4 Sampler Tap F4 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f4_d_bot_p4_sm_lane[5:0]	DFE Read Back For Data Bot Path4 Sampler Tap F4 In Sign-magnitude Format	internal
						
	#addr=0x2704			dfe_read_sm_reg9_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG9 Path4	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f5_mid_p4_sm_lane[6:0]	DFE Read Back For Mid Path4 Sampler Tap F5 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f5_bot_p4_sm_lane[6:0]	DFE Read Back For Bot Path4 Sampler Tap F5 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f4_s_top_p4_sm_lane[5:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F4 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f4_s_mid_p4_sm_lane[5:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap F4 In Sign-magnitude Format	internal
						
	#addr=0x2708			dfe_read_sm_reg10_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG10 Path4	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f6_top_p4_sm_lane[6:0]	DFE Read Back For Top Path4 Sampler Tap F6 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f6_mid_p4_sm_lane[6:0]	DFE Read Back For Mid Path4 Sampler Tap F6 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f6_bot_p4_sm_lane[6:0]	DFE Read Back For Bot Path4 Sampler Tap F6 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f5_top_p4_sm_lane[6:0]	DFE Read Back For Top Path4 Sampler Tap F5 In Sign-magnitude Format	internal
						
	#addr=0x270c			dfe_read_sm_reg11_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG11 Path4	
	31	1'b0	r/w	RESERVED		
	[30:24]	7'h0	r	dfe_f8_bot_p4_sm_lane[6:0]	DFE Read Back For Bot Path4 Sampler Tap F8 In Sign-magnitude Format	internal
	23	1'b0	r/w	RESERVED		
	[22:16]	7'h0	r	dfe_f7_top_p4_sm_lane[6:0]	DFE Read Back For Top Path4 Sampler Tap F7 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f7_mid_p4_sm_lane[6:0]	DFE Read Back For Mid Path4 Sampler Tap F7 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f7_bot_p4_sm_lane[6:0]	DFE Read Back For Bot Path4 Sampler Tap F7 In Sign-magnitude Format	internal
						
	#addr=0x2710			dfe_read_sm_reg12_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG12 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f9_msb_p4_sm_lane[5:0]	DFE Read Back For MSB Path4 Sampler Tap F9 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f9_lsb_p4_sm_lane[5:0]	DFE Read Back For LSB Path4 Sampler Tap F9 In Sign-magnitude Format	internal
	15	1'b0	r/w	RESERVED		
	[14:8]	7'h0	r	dfe_f8_top_p4_sm_lane[6:0]	DFE Read Back For Top Path4 Sampler Tap F8 In Sign-magnitude Format	internal
	7	1'b0	r/w	RESERVED		
	[6:0]	7'h0	r	dfe_f8_mid_p4_sm_lane[6:0]	DFE Read Back For Mid Path4 Sampler Tap F8 In Sign-magnitude Format	internal
						
	#addr=0x2714			dfe_read_sm_reg13_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG13 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f12_lsb_p4_sm_lane[5:0]	DFE Read Back For LSB Path4 Sampler Tap F12 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f11_p4_sm_lane[5:0]	DFE Read Back For Path4 Sampler Tap F11 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f10_msb_p4_sm_lane[5:0]	DFE Read Back For MSB Path4 Sampler Tap F10 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f10_lsb_p4_sm_lane[5:0]	DFE Read Back For LSB Path4 Sampler Tap F10 In Sign-magnitude Format	internal
						
	#addr=0x2718			dfe_read_sm_reg14_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG14 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f14_msb_p4_sm_lane[5:0]	DFE Read Back For MSB Path4 Sampler Tap F14 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f14_lsb_p4_sm_lane[5:0]	DFE Read Back For LSB Path4 Sampler Tap F14 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f13_p4_sm_lane[5:0]	DFE Read Back For Path4 Sampler Tap F13 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f12_msb_p4_sm_lane[5:0]	DFE Read Back For MSB Path4 Sampler Tap F12 In Sign-magnitude Format	internal
						
	#addr=0x271c			dfe_read_sm_reg15_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG15 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f17_p4_sm_lane[5:0]	DFE Read Back For Path4 Sampler Tap F17 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f16_msb_p4_sm_lane[5:0]	DFE Read Back For MSB Path4 Sampler Tap F16 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f16_lsb_p4_sm_lane[5:0]	DFE Read Back For LSB Path4 Sampler Tap F16 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f15_p4_sm_lane[5:0]	DFE Read Back For Path4 Sampler Tap F15 In Sign-magnitude Format	internal
						
	#addr=0x2720			dfe_read_sm_reg16_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG16 Path4	
	[31:30]	2'h0	r/w	RESERVED		
	[29:24]	6'h0	r	dfe_f20_lsb_p4_sm_lane[5:0]	DFE Read Back For LSB Path4 Sampler Tap F20 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f19_p4_sm_lane[5:0]	DFE Read Back For Path4 Sampler Tap F19 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f18_msb_p4_sm_lane[5:0]	DFE Read Back For MSB Path4 Sampler Tap F18 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f18_lsb_p4_sm_lane[5:0]	DFE Read Back For LSB Path4 Sampler Tap F18 In Sign-magnitude Format	internal
						
	#addr=0x2724			dfe_read_sm_reg17_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG17 Path4	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r	dfe_f23_p4_sm_lane[4:0]	DFE Read Back For Path4 Sampler Tap F23 In Sign-magnitude Format	internal
	[23:22]	2'h0	r/w	RESERVED		
	[21:16]	6'h0	r	dfe_f22_p4_sm_lane[5:0]	DFE Read Back For Path4 Sampler Tap F22 In Sign-magnitude Format	internal
	[15:14]	2'h0	r/w	RESERVED		
	[13:8]	6'h0	r	dfe_f21_p4_sm_lane[5:0]	DFE Read Back For Path4 Sampler Tap F21 In Sign-magnitude Format	internal
	[7:6]	2'h0	r/w	RESERVED		
	[5:0]	6'h0	r	dfe_f20_msb_p4_sm_lane[5:0]	DFE Read Back For MSB Path4 Sampler Tap F20 In Sign-magnitude Format	internal
						
	#addr=0x2728			dfe_read_sm_reg18_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG18 Path4	
	[31:29]	3'h0	r/w	RESERVED		
	[28:24]	5'h0	r	dfe_f27_p4_sm_lane[4:0]	DFE Read Back For Path4 Sampler Tap F27 In Sign-magnitude Format	internal
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r	dfe_f26_p4_sm_lane[4:0]	DFE Read Back For Path4 Sampler Tap F26 In Sign-magnitude Format	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r	dfe_f25_p4_sm_lane[4:0]	DFE Read Back For Path4 Sampler Tap F25 In Sign-magnitude Format	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r	dfe_f24_p4_sm_lane[4:0]	DFE Read Back For Path4 Sampler Tap F24 In Sign-magnitude Format	internal
						
	#addr=0x272c			dfe_read_sm_reg19_p4	DFE TAP SIGN_MAGNITUDE READ BACK REG19 Path4	
	[31:24]	8'h0	r/w	RESERVED		
	[23:21]	3'h0	r/w	RESERVED		
	[20:16]	5'h0	r	dfe_f30_p4_sm_lane[4:0]	DFE Read Back For Path4 Sampler Tap F30 In Sign-magnitude Format	internal
	[15:13]	3'h0	r/w	RESERVED		
	[12:8]	5'h0	r	dfe_f29_p4_sm_lane[4:0]	DFE Read Back For Path4 Sampler Tap F29 In Sign-magnitude Format	internal
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h0	r	dfe_f28_p4_sm_lane[4:0]	DFE Read Back For Path4 Sampler Tap F28 In Sign-magnitude Format	internal
						
	#addr=0x2730			dfe_read_2c_reg0_p1	DFE TAP 2'S COMPLIMENT READ BACK REG0 Path1	
	[31:24]	8'h0	r	dfe_dc_s_bot_p1_2c_lane[7:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap DC In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_dc_d_top_p1_2c_lane[7:0]	DFE Read Back For Data Top Path1 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_dc_d_mid_p1_2c_lane[7:0]	DFE Read Back For Data Mid Path1 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_dc_d_bot_p1_2c_lane[7:0]	DFE Read Back For Data Bot Path1 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x2734			dfe_read_2c_reg1_p1	DFE TAP 2'S COMPLIMENT READ BACK REG1 Path1	
	[31:24]	8'h0	r	dfe_vref_bot_p1_2c_lane[7:0]	DFE Read Back For Bot Path1 Sampler Tap VREF In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_dc_e_p1_2c_lane[7:0]	DFE Read Back For Edge Path1 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_dc_s_top_p1_2c_lane[7:0]	DFE Read Back For Slicer Top Path1 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_dc_s_mid_p1_2c_lane[7:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x2738			dfe_read_2c_reg2_p1	DFE TAP 2'S COMPLIMENT READ BACK REG2 Path1	
	[31:24]	8'h0	r	dfe_f0_d_mid_p1_2c_lane[7:0]	DFE Read Back For Data Mid Path1 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f0_d_bot_p1_2c_lane[7:0]	DFE Read Back For Data Bot Path1 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_vref_top_p1_2c_lane[7:0]	DFE Read Back For Top Path1 Sampler Tap VREF In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_vref_mid_p1_2c_lane[7:0]	DFE Read Back For Mid Path1 Sampler Tap VREF In 2's Complement Format	internal
						
	#addr=0x273c			dfe_read_2c_reg3_p1	DFE TAP 2'S COMPLIMENT READ BACK REG3 Path1	
	[31:24]	8'h0	r	dfe_f0_s_top_p1_2c_lane[7:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f0_s_mid_p1_2c_lane[7:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f0_s_bot_p1_2c_lane[7:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F0 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f0_d_top_p1_2c_lane[7:0]	DFE Read Back For Data Top Path1 Sampler Tap F0 In 2's Complement Format	internal
						
	#addr=0x2740			dfe_read_2c_reg4_p1	DFE TAP 2'S COMPLIMENT READ BACK REG4 Path1	
	[31:24]	8'h0	r	dfe_f2_s_bot_p1_2c_lane[7:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F2 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f2_d_top_p1_2c_lane[7:0]	DFE Read Back For Data Top Path1 Sampler Tap F2 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f2_d_mid_p1_2c_lane[7:0]	DFE Read Back For Data Mid Path1 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f2_d_bot_p1_2c_lane[7:0]	DFE Read Back For Data Bot Path1 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x2744			dfe_read_2c_reg5_p1	DFE TAP 2'S COMPLIMENT READ BACK REG5 Path1	
	[31:24]	8'h0	r	dfe_f3_d_mid_p1_2c_lane[7:0]	DFE Read Back For Data Mid Path1 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f3_d_bot_p1_2c_lane[7:0]	DFE Read Back For Data Bot Path1 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f2_s_top_p1_2c_lane[7:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f2_s_mid_p1_2c_lane[7:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x2748			dfe_read_2c_reg6_p1	DFE TAP 2'S COMPLIMENT READ BACK REG6 Path1	
	[31:24]	8'h0	r	dfe_f3_s_top_p1_2c_lane[7:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f3_s_mid_p1_2c_lane[7:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f3_s_bot_p1_2c_lane[7:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F3 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f3_d_top_p1_2c_lane[7:0]	DFE Read Back For Data Top Path1 Sampler Tap F3 In 2's Complement Format	internal
						
	#addr=0x274c			dfe_read_2c_reg7_p1	DFE TAP 2'S COMPLIMENT READ BACK REG7 Path1	
	[31:24]	8'h0	r	dfe_f4_s_bot_p1_2c_lane[7:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F4 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f4_d_top_p1_2c_lane[7:0]	DFE Read Back For Data Top Path1 Sampler Tap F4 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f4_d_mid_p1_2c_lane[7:0]	DFE Read Back For Data Mid Path1 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f4_d_bot_p1_2c_lane[7:0]	DFE Read Back For Data Bot Path1 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x2750			dfe_read_2c_reg8_p1	DFE TAP 2'S COMPLIMENT READ BACK REG8 Path1	
	[31:24]	8'h0	r	dfe_f5_mid_p1_2c_lane[7:0]	DFE Read Back For Mid Path1 Sampler Tap F5 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f5_bot_p1_2c_lane[7:0]	DFE Read Back For Bot Path1 Sampler Tap F5 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f4_s_top_p1_2c_lane[7:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f4_s_mid_p1_2c_lane[7:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x2754			dfe_read_2c_reg9_p1	DFE TAP 2'S COMPLIMENT READ BACK REG9 Path1	
	[31:24]	8'h0	r	dfe_f6_top_p1_2c_lane[7:0]	DFE Read Back For Top Path1 Sampler Tap F6 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f6_mid_p1_2c_lane[7:0]	DFE Read Back For Mid Path1 Sampler Tap F6 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f6_bot_p1_2c_lane[7:0]	DFE Read Back For Bot Path1 Sampler Tap F6 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f5_top_p1_2c_lane[7:0]	DFE Read Back For Top Path1 Sampler Tap F5 In 2's Complement Format	internal
						
	#addr=0x2758			dfe_read_2c_reg10_p1	DFE TAP 2'S COMPLIMENT READ BACK REG10 Path1	
	[31:24]	8'h0	r	dfe_f8_bot_p1_2c_lane[7:0]	DFE Read Back For Bot Path1 Sampler Tap F8 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f7_top_p1_2c_lane[7:0]	DFE Read Back For Top Path1 Sampler Tap F7 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f7_mid_p1_2c_lane[7:0]	DFE Read Back For Mid Path1 Sampler Tap F7 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f7_bot_p1_2c_lane[7:0]	DFE Read Back For Bot Path1 Sampler Tap F7 In 2's Complement Format	internal
						
	#addr=0x275c			dfe_read_2c_reg11_p1	DFE TAP 2'S COMPLIMENT READ BACK REG11 Path1	
	[31:24]	8'h0	r	dfe_f9_msb_p1_2c_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F9 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f9_lsb_p1_2c_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F9 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f8_top_p1_2c_lane[7:0]	DFE Read Back For Top Path1 Sampler Tap F8 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f8_mid_p1_2c_lane[7:0]	DFE Read Back For Mid Path1 Sampler Tap F8 In 2's Complement Format	internal
						
	#addr=0x2760			dfe_read_2c_reg12_p1	DFE TAP 2'S COMPLIMENT READ BACK REG12 Path1	
	[31:24]	8'h0	r	dfe_f12_lsb_p1_2c_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F12 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f11_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F11 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f10_msb_p1_2c_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F10 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f10_lsb_p1_2c_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F10 In 2's Complement Format	internal
						
	#addr=0x2764			dfe_read_2c_reg13_p1	DFE TAP 2'S COMPLIMENT READ BACK REG13 Path1	
	[31:24]	8'h0	r	dfe_f14_msb_p1_2c_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F14 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f14_lsb_p1_2c_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F14 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f13_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F13 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f12_msb_p1_2c_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F12 In 2's Complement Format	internal
						
	#addr=0x2768			dfe_read_2c_reg14_p1	DFE TAP 2'S COMPLIMENT READ BACK REG14 Path1	
	[31:24]	8'h0	r	dfe_f17_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F17 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f16_msb_p1_2c_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F16 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f16_lsb_p1_2c_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F16 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f15_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F15 In 2's Complement Format	internal
						
	#addr=0x276c			dfe_read_2c_reg15_p1	DFE TAP 2'S COMPLIMENT READ BACK REG15 Path1	
	[31:24]	8'h0	r	dfe_f20_lsb_p1_2c_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F20 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f19_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F19 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f18_msb_p1_2c_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F18 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f18_lsb_p1_2c_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F18 In 2's Complement Format	internal
						
	#addr=0x2770			dfe_read_2c_reg16_p1	DFE TAP 2'S COMPLIMENT READ BACK REG16 Path1	
	[31:24]	8'h0	r	dfe_f23_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F23 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f22_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F22 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f21_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F21 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f20_msb_p1_2c_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F20 In 2's Complement Format	internal
						
	#addr=0x2774			dfe_read_2c_reg17_p1	DFE TAP 2'S COMPLIMENT READ BACK REG17 Path1	
	[31:24]	8'h0	r	dfe_f27_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F27 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f26_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F26 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f25_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F25 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f24_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F24 In 2's Complement Format	internal
						
	#addr=0x2778			dfe_read_2c_reg18_p1	DFE TAP 2'S COMPLIMENT READ BACK REG18 Path1	
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r	dfe_f30_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F30 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f29_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F29 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f28_p1_2c_lane[7:0]	DFE Read Back For Path1 Sampler Tap F28 In 2's Complement Format	internal
						
	#addr=0x277c			dfe_read_2c_reg0_p2	DFE TAP 2'S COMPLIMENT READ BACK REG0 Path2	
	[31:24]	8'h0	r	dfe_dc_s_bot_p2_2c_lane[7:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap DC In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_dc_d_top_p2_2c_lane[7:0]	DFE Read Back For Data Top Path2 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_dc_d_mid_p2_2c_lane[7:0]	DFE Read Back For Data Mid Path2 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_dc_d_bot_p2_2c_lane[7:0]	DFE Read Back For Data Bot Path2 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x2780			dfe_read_2c_reg1_p2	DFE TAP 2'S COMPLIMENT READ BACK REG1 Path2	
	[31:24]	8'h0	r	dfe_vref_bot_p2_2c_lane[7:0]	DFE Read Back For Bot Path2 Sampler Tap VREF In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_dc_e_p2_2c_lane[7:0]	DFE Read Back For Edge Path2 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_dc_s_top_p2_2c_lane[7:0]	DFE Read Back For Slicer Top Path2 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_dc_s_mid_p2_2c_lane[7:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x2784			dfe_read_2c_reg2_p2	DFE TAP 2'S COMPLIMENT READ BACK REG2 Path2	
	[31:24]	8'h0	r	dfe_f0_d_mid_p2_2c_lane[7:0]	DFE Read Back For Data Mid Path2 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f0_d_bot_p2_2c_lane[7:0]	DFE Read Back For Data Bot Path2 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_vref_top_p2_2c_lane[7:0]	DFE Read Back For Top Path2 Sampler Tap VREF In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_vref_mid_p2_2c_lane[7:0]	DFE Read Back For Mid Path2 Sampler Tap VREF In 2's Complement Format	internal
						
	#addr=0x2788			dfe_read_2c_reg3_p2	DFE TAP 2'S COMPLIMENT READ BACK REG3 Path2	
	[31:24]	8'h0	r	dfe_f0_s_top_p2_2c_lane[7:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f0_s_mid_p2_2c_lane[7:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f0_s_bot_p2_2c_lane[7:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F0 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f0_d_top_p2_2c_lane[7:0]	DFE Read Back For Data Top Path2 Sampler Tap F0 In 2's Complement Format	internal
						
	#addr=0x278c			dfe_read_2c_reg4_p2	DFE TAP 2'S COMPLIMENT READ BACK REG4 Path2	
	[31:24]	8'h0	r	dfe_f2_s_bot_p2_2c_lane[7:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F2 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f2_d_top_p2_2c_lane[7:0]	DFE Read Back For Data Top Path2 Sampler Tap F2 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f2_d_mid_p2_2c_lane[7:0]	DFE Read Back For Data Mid Path2 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f2_d_bot_p2_2c_lane[7:0]	DFE Read Back For Data Bot Path2 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x2790			dfe_read_2c_reg5_p2	DFE TAP 2'S COMPLIMENT READ BACK REG5 Path2	
	[31:24]	8'h0	r	dfe_f3_d_mid_p2_2c_lane[7:0]	DFE Read Back For Data Mid Path2 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f3_d_bot_p2_2c_lane[7:0]	DFE Read Back For Data Bot Path2 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f2_s_top_p2_2c_lane[7:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f2_s_mid_p2_2c_lane[7:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x2794			dfe_read_2c_reg6_p2	DFE TAP 2'S COMPLIMENT READ BACK REG6 Path2	
	[31:24]	8'h0	r	dfe_f3_s_top_p2_2c_lane[7:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f3_s_mid_p2_2c_lane[7:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f3_s_bot_p2_2c_lane[7:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F3 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f3_d_top_p2_2c_lane[7:0]	DFE Read Back For Data Top Path2 Sampler Tap F3 In 2's Complement Format	internal
						
	#addr=0x2798			dfe_read_2c_reg7_p2	DFE TAP 2'S COMPLIMENT READ BACK REG7 Path2	
	[31:24]	8'h0	r	dfe_f4_s_bot_p2_2c_lane[7:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F4 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f4_d_top_p2_2c_lane[7:0]	DFE Read Back For Data Top Path2 Sampler Tap F4 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f4_d_mid_p2_2c_lane[7:0]	DFE Read Back For Data Mid Path2 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f4_d_bot_p2_2c_lane[7:0]	DFE Read Back For Data Bot Path2 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x279c			dfe_read_2c_reg8_p2	DFE TAP 2'S COMPLIMENT READ BACK REG8 Path2	
	[31:24]	8'h0	r	dfe_f5_mid_p2_2c_lane[7:0]	DFE Read Back For Mid Path2 Sampler Tap F5 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f5_bot_p2_2c_lane[7:0]	DFE Read Back For Bot Path2 Sampler Tap F5 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f4_s_top_p2_2c_lane[7:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f4_s_mid_p2_2c_lane[7:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x27a0			dfe_read_2c_reg9_p2	DFE TAP 2'S COMPLIMENT READ BACK REG9 Path2	
	[31:24]	8'h0	r	dfe_f6_top_p2_2c_lane[7:0]	DFE Read Back For Top Path2 Sampler Tap F6 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f6_mid_p2_2c_lane[7:0]	DFE Read Back For Mid Path2 Sampler Tap F6 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f6_bot_p2_2c_lane[7:0]	DFE Read Back For Bot Path2 Sampler Tap F6 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f5_top_p2_2c_lane[7:0]	DFE Read Back For Top Path2 Sampler Tap F5 In 2's Complement Format	internal
						
	#addr=0x27a4			dfe_read_2c_reg10_p2	DFE TAP 2'S COMPLIMENT READ BACK REG10 Path2	
	[31:24]	8'h0	r	dfe_f8_bot_p2_2c_lane[7:0]	DFE Read Back For Bot Path2 Sampler Tap F8 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f7_top_p2_2c_lane[7:0]	DFE Read Back For Top Path2 Sampler Tap F7 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f7_mid_p2_2c_lane[7:0]	DFE Read Back For Mid Path2 Sampler Tap F7 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f7_bot_p2_2c_lane[7:0]	DFE Read Back For Bot Path2 Sampler Tap F7 In 2's Complement Format	internal
						
	#addr=0x27a8			dfe_read_2c_reg11_p2	DFE TAP 2'S COMPLIMENT READ BACK REG11 Path2	
	[31:24]	8'h0	r	dfe_f9_msb_p2_2c_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F9 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f9_lsb_p2_2c_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F9 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f8_top_p2_2c_lane[7:0]	DFE Read Back For Top Path2 Sampler Tap F8 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f8_mid_p2_2c_lane[7:0]	DFE Read Back For Mid Path2 Sampler Tap F8 In 2's Complement Format	internal
						
	#addr=0x27ac			dfe_read_2c_reg12_p2	DFE TAP 2'S COMPLIMENT READ BACK REG12 Path2	
	[31:24]	8'h0	r	dfe_f12_lsb_p2_2c_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F12 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f11_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F11 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f10_msb_p2_2c_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F10 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f10_lsb_p2_2c_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F10 In 2's Complement Format	internal
						
	#addr=0x27b0			dfe_read_2c_reg13_p2	DFE TAP 2'S COMPLIMENT READ BACK REG13 Path2	
	[31:24]	8'h0	r	dfe_f14_msb_p2_2c_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F14 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f14_lsb_p2_2c_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F14 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f13_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F13 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f12_msb_p2_2c_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F12 In 2's Complement Format	internal
						
	#addr=0x27b4			dfe_read_2c_reg14_p2	DFE TAP 2'S COMPLIMENT READ BACK REG14 Path2	
	[31:24]	8'h0	r	dfe_f17_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F17 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f16_msb_p2_2c_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F16 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f16_lsb_p2_2c_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F16 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f15_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F15 In 2's Complement Format	internal
						
	#addr=0x27b8			dfe_read_2c_reg15_p2	DFE TAP 2'S COMPLIMENT READ BACK REG15 Path2	
	[31:24]	8'h0	r	dfe_f20_lsb_p2_2c_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F20 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f19_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F19 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f18_msb_p2_2c_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F18 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f18_lsb_p2_2c_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F18 In 2's Complement Format	internal
						
	#addr=0x27bc			dfe_read_2c_reg16_p2	DFE TAP 2'S COMPLIMENT READ BACK REG16 Path2	
	[31:24]	8'h0	r	dfe_f23_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F23 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f22_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F22 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f21_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F21 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f20_msb_p2_2c_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F20 In 2's Complement Format	internal
						
	#addr=0x27c0			dfe_read_2c_reg17_p2	DFE TAP 2'S COMPLIMENT READ BACK REG17 Path2	
	[31:24]	8'h0	r	dfe_f27_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F27 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f26_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F26 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f25_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F25 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f24_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F24 In 2's Complement Format	internal
						
	#addr=0x27c4			dfe_read_2c_reg18_p2	DFE TAP 2'S COMPLIMENT READ BACK REG18 Path2	
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r	dfe_f30_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F30 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f29_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F29 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f28_p2_2c_lane[7:0]	DFE Read Back For Path2 Sampler Tap F28 In 2's Complement Format	internal
						
	#addr=0x27c8			dfe_read_2c_reg0_p3	DFE TAP 2'S COMPLIMENT READ BACK REG0 Path3	
	[31:24]	8'h0	r	dfe_dc_s_bot_p3_2c_lane[7:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap DC In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_dc_d_top_p3_2c_lane[7:0]	DFE Read Back For Data Top Path3 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_dc_d_mid_p3_2c_lane[7:0]	DFE Read Back For Data Mid Path3 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_dc_d_bot_p3_2c_lane[7:0]	DFE Read Back For Data Bot Path3 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x27cc			dfe_read_2c_reg1_p3	DFE TAP 2'S COMPLIMENT READ BACK REG1 Path3	
	[31:24]	8'h0	r	dfe_vref_bot_p3_2c_lane[7:0]	DFE Read Back For Bot Path3 Sampler Tap VREF In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_dc_e_p3_2c_lane[7:0]	DFE Read Back For Edge Path3 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_dc_s_top_p3_2c_lane[7:0]	DFE Read Back For Slicer Top Path3 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_dc_s_mid_p3_2c_lane[7:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x27d0			dfe_read_2c_reg2_p3	DFE TAP 2'S COMPLIMENT READ BACK REG2 Path3	
	[31:24]	8'h0	r	dfe_f0_d_mid_p3_2c_lane[7:0]	DFE Read Back For Data Mid Path3 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f0_d_bot_p3_2c_lane[7:0]	DFE Read Back For Data Bot Path3 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_vref_top_p3_2c_lane[7:0]	DFE Read Back For Top Path3 Sampler Tap VREF In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_vref_mid_p3_2c_lane[7:0]	DFE Read Back For Mid Path3 Sampler Tap VREF In 2's Complement Format	internal
						
	#addr=0x27d4			dfe_read_2c_reg3_p3	DFE TAP 2'S COMPLIMENT READ BACK REG3 Path3	
	[31:24]	8'h0	r	dfe_f0_s_top_p3_2c_lane[7:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f0_s_mid_p3_2c_lane[7:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f0_s_bot_p3_2c_lane[7:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F0 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f0_d_top_p3_2c_lane[7:0]	DFE Read Back For Data Top Path3 Sampler Tap F0 In 2's Complement Format	internal
						
	#addr=0x27d8			dfe_read_2c_reg4_p3	DFE TAP 2'S COMPLIMENT READ BACK REG4 Path3	
	[31:24]	8'h0	r	dfe_f2_s_bot_p3_2c_lane[7:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F2 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f2_d_top_p3_2c_lane[7:0]	DFE Read Back For Data Top Path3 Sampler Tap F2 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f2_d_mid_p3_2c_lane[7:0]	DFE Read Back For Data Mid Path3 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f2_d_bot_p3_2c_lane[7:0]	DFE Read Back For Data Bot Path3 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x27dc			dfe_read_2c_reg5_p3	DFE TAP 2'S COMPLIMENT READ BACK REG5 Path3	
	[31:24]	8'h0	r	dfe_f3_d_mid_p3_2c_lane[7:0]	DFE Read Back For Data Mid Path3 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f3_d_bot_p3_2c_lane[7:0]	DFE Read Back For Data Bot Path3 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f2_s_top_p3_2c_lane[7:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f2_s_mid_p3_2c_lane[7:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x27e0			dfe_read_2c_reg6_p3	DFE TAP 2'S COMPLIMENT READ BACK REG6 Path3	
	[31:24]	8'h0	r	dfe_f3_s_top_p3_2c_lane[7:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f3_s_mid_p3_2c_lane[7:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f3_s_bot_p3_2c_lane[7:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F3 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f3_d_top_p3_2c_lane[7:0]	DFE Read Back For Data Top Path3 Sampler Tap F3 In 2's Complement Format	internal
						
	#addr=0x27e4			dfe_read_2c_reg7_p3	DFE TAP 2'S COMPLIMENT READ BACK REG7 Path3	
	[31:24]	8'h0	r	dfe_f4_s_bot_p3_2c_lane[7:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F4 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f4_d_top_p3_2c_lane[7:0]	DFE Read Back For Data Top Path3 Sampler Tap F4 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f4_d_mid_p3_2c_lane[7:0]	DFE Read Back For Data Mid Path3 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f4_d_bot_p3_2c_lane[7:0]	DFE Read Back For Data Bot Path3 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x27e8			dfe_read_2c_reg8_p3	DFE TAP 2'S COMPLIMENT READ BACK REG8 Path3	
	[31:24]	8'h0	r	dfe_f5_mid_p3_2c_lane[7:0]	DFE Read Back For Mid Path3 Sampler Tap F5 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f5_bot_p3_2c_lane[7:0]	DFE Read Back For Bot Path3 Sampler Tap F5 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f4_s_top_p3_2c_lane[7:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f4_s_mid_p3_2c_lane[7:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x27ec			dfe_read_2c_reg9_p3	DFE TAP 2'S COMPLIMENT READ BACK REG9 Path3	
	[31:24]	8'h0	r	dfe_f6_top_p3_2c_lane[7:0]	DFE Read Back For Top Path3 Sampler Tap F6 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f6_mid_p3_2c_lane[7:0]	DFE Read Back For Mid Path3 Sampler Tap F6 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f6_bot_p3_2c_lane[7:0]	DFE Read Back For Bot Path3 Sampler Tap F6 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f5_top_p3_2c_lane[7:0]	DFE Read Back For Top Path3 Sampler Tap F5 In 2's Complement Format	internal
						
	#addr=0x27f0			dfe_read_2c_reg10_p3	DFE TAP 2'S COMPLIMENT READ BACK REG10 Path3	
	[31:24]	8'h0	r	dfe_f8_bot_p3_2c_lane[7:0]	DFE Read Back For Bot Path3 Sampler Tap F8 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f7_top_p3_2c_lane[7:0]	DFE Read Back For Top Path3 Sampler Tap F7 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f7_mid_p3_2c_lane[7:0]	DFE Read Back For Mid Path3 Sampler Tap F7 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f7_bot_p3_2c_lane[7:0]	DFE Read Back For Bot Path3 Sampler Tap F7 In 2's Complement Format	internal
						
	#addr=0x27f4			dfe_read_2c_reg11_p3	DFE TAP 2'S COMPLIMENT READ BACK REG11 Path3	
	[31:24]	8'h0	r	dfe_f9_msb_p3_2c_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F9 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f9_lsb_p3_2c_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F9 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f8_top_p3_2c_lane[7:0]	DFE Read Back For Top Path3 Sampler Tap F8 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f8_mid_p3_2c_lane[7:0]	DFE Read Back For Mid Path3 Sampler Tap F8 In 2's Complement Format	internal
						
	#addr=0x27f8			dfe_read_2c_reg12_p3	DFE TAP 2'S COMPLIMENT READ BACK REG12 Path3	
	[31:24]	8'h0	r	dfe_f12_lsb_p3_2c_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F12 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f11_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F11 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f10_msb_p3_2c_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F10 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f10_lsb_p3_2c_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F10 In 2's Complement Format	internal
						
	#addr=0x27fc			dfe_read_2c_reg13_p3	DFE TAP 2'S COMPLIMENT READ BACK REG13 Path3	
	[31:24]	8'h0	r	dfe_f14_msb_p3_2c_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F14 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f14_lsb_p3_2c_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F14 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f13_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F13 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f12_msb_p3_2c_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F12 In 2's Complement Format	internal
						
	#addr=0x2800			dfe_read_2c_reg14_p3	DFE TAP 2'S COMPLIMENT READ BACK REG14 Path3	
	[31:24]	8'h0	r	dfe_f17_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F17 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f16_msb_p3_2c_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F16 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f16_lsb_p3_2c_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F16 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f15_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F15 In 2's Complement Format	internal
						
	#addr=0x2804			dfe_read_2c_reg15_p3	DFE TAP 2'S COMPLIMENT READ BACK REG15 Path3	
	[31:24]	8'h0	r	dfe_f20_lsb_p3_2c_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F20 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f19_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F19 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f18_msb_p3_2c_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F18 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f18_lsb_p3_2c_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F18 In 2's Complement Format	internal
						
	#addr=0x2808			dfe_read_2c_reg16_p3	DFE TAP 2'S COMPLIMENT READ BACK REG16 Path3	
	[31:24]	8'h0	r	dfe_f23_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F23 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f22_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F22 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f21_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F21 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f20_msb_p3_2c_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F20 In 2's Complement Format	internal
						
	#addr=0x280c			dfe_read_2c_reg17_p3	DFE TAP 2'S COMPLIMENT READ BACK REG17 Path3	
	[31:24]	8'h0	r	dfe_f27_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F27 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f26_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F26 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f25_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F25 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f24_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F24 In 2's Complement Format	internal
						
	#addr=0x2810			dfe_read_2c_reg18_p3	DFE TAP 2'S COMPLIMENT READ BACK REG18 Path3	
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r	dfe_f30_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F30 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f29_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F29 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f28_p3_2c_lane[7:0]	DFE Read Back For Path3 Sampler Tap F28 In 2's Complement Format	internal
						
	#addr=0x2814			dfe_read_2c_reg0_p4	DFE TAP 2'S COMPLIMENT READ BACK REG0 Path4	
	[31:24]	8'h0	r	dfe_dc_s_bot_p4_2c_lane[7:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap DC In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_dc_d_top_p4_2c_lane[7:0]	DFE Read Back For Data Top Path4 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_dc_d_mid_p4_2c_lane[7:0]	DFE Read Back For Data Mid Path4 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_dc_d_bot_p4_2c_lane[7:0]	DFE Read Back For Data Bot Path4 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x2818			dfe_read_2c_reg1_p4	DFE TAP 2'S COMPLIMENT READ BACK REG1 Path4	
	[31:24]	8'h0	r	dfe_vref_bot_p4_2c_lane[7:0]	DFE Read Back For Bot Path4 Sampler Tap VREF In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_dc_e_p4_2c_lane[7:0]	DFE Read Back For Edge Path4 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_dc_s_top_p4_2c_lane[7:0]	DFE Read Back For Slicer Top Path4 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_dc_s_mid_p4_2c_lane[7:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x281c			dfe_read_2c_reg2_p4	DFE TAP 2'S COMPLIMENT READ BACK REG2 Path4	
	[31:24]	8'h0	r	dfe_f0_d_mid_p4_2c_lane[7:0]	DFE Read Back For Data Mid Path4 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f0_d_bot_p4_2c_lane[7:0]	DFE Read Back For Data Bot Path4 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_vref_top_p4_2c_lane[7:0]	DFE Read Back For Top Path4 Sampler Tap VREF In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_vref_mid_p4_2c_lane[7:0]	DFE Read Back For Mid Path4 Sampler Tap VREF In 2's Complement Format	internal
						
	#addr=0x2820			dfe_read_2c_reg3_p4	DFE TAP 2'S COMPLIMENT READ BACK REG3 Path4	
	[31:24]	8'h0	r	dfe_f0_s_top_p4_2c_lane[7:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f0_s_mid_p4_2c_lane[7:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f0_s_bot_p4_2c_lane[7:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F0 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f0_d_top_p4_2c_lane[7:0]	DFE Read Back For Data Top Path4 Sampler Tap F0 In 2's Complement Format	internal
						
	#addr=0x2824			dfe_read_2c_reg4_p4	DFE TAP 2'S COMPLIMENT READ BACK REG4 Path4	
	[31:24]	8'h0	r	dfe_f2_s_bot_p4_2c_lane[7:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F2 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f2_d_top_p4_2c_lane[7:0]	DFE Read Back For Data Top Path4 Sampler Tap F2 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f2_d_mid_p4_2c_lane[7:0]	DFE Read Back For Data Mid Path4 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f2_d_bot_p4_2c_lane[7:0]	DFE Read Back For Data Bot Path4 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x2828			dfe_read_2c_reg5_p4	DFE TAP 2'S COMPLIMENT READ BACK REG5 Path4	
	[31:24]	8'h0	r	dfe_f3_d_mid_p4_2c_lane[7:0]	DFE Read Back For Data Mid Path4 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f3_d_bot_p4_2c_lane[7:0]	DFE Read Back For Data Bot Path4 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f2_s_top_p4_2c_lane[7:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f2_s_mid_p4_2c_lane[7:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x282c			dfe_read_2c_reg6_p4	DFE TAP 2'S COMPLIMENT READ BACK REG6 Path4	
	[31:24]	8'h0	r	dfe_f3_s_top_p4_2c_lane[7:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f3_s_mid_p4_2c_lane[7:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f3_s_bot_p4_2c_lane[7:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F3 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f3_d_top_p4_2c_lane[7:0]	DFE Read Back For Data Top Path4 Sampler Tap F3 In 2's Complement Format	internal
						
	#addr=0x2830			dfe_read_2c_reg7_p4	DFE TAP 2'S COMPLIMENT READ BACK REG7 Path4	
	[31:24]	8'h0	r	dfe_f4_s_bot_p4_2c_lane[7:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F4 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f4_d_top_p4_2c_lane[7:0]	DFE Read Back For Data Top Path4 Sampler Tap F4 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f4_d_mid_p4_2c_lane[7:0]	DFE Read Back For Data Mid Path4 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f4_d_bot_p4_2c_lane[7:0]	DFE Read Back For Data Bot Path4 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x2834			dfe_read_2c_reg8_p4	DFE TAP 2'S COMPLIMENT READ BACK REG8 Path4	
	[31:24]	8'h0	r	dfe_f5_mid_p4_2c_lane[7:0]	DFE Read Back For Mid Path4 Sampler Tap F5 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f5_bot_p4_2c_lane[7:0]	DFE Read Back For Bot Path4 Sampler Tap F5 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f4_s_top_p4_2c_lane[7:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f4_s_mid_p4_2c_lane[7:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x2838			dfe_read_2c_reg9_p4	DFE TAP 2'S COMPLIMENT READ BACK REG9 Path4	
	[31:24]	8'h0	r	dfe_f6_top_p4_2c_lane[7:0]	DFE Read Back For Top Path4 Sampler Tap F6 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f6_mid_p4_2c_lane[7:0]	DFE Read Back For Mid Path4 Sampler Tap F6 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f6_bot_p4_2c_lane[7:0]	DFE Read Back For Bot Path4 Sampler Tap F6 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f5_top_p4_2c_lane[7:0]	DFE Read Back For Top Path4 Sampler Tap F5 In 2's Complement Format	internal
						
	#addr=0x283c			dfe_read_2c_reg10_p4	DFE TAP 2'S COMPLIMENT READ BACK REG10 Path4	
	[31:24]	8'h0	r	dfe_f8_bot_p4_2c_lane[7:0]	DFE Read Back For Bot Path4 Sampler Tap F8 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f7_top_p4_2c_lane[7:0]	DFE Read Back For Top Path4 Sampler Tap F7 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f7_mid_p4_2c_lane[7:0]	DFE Read Back For Mid Path4 Sampler Tap F7 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f7_bot_p4_2c_lane[7:0]	DFE Read Back For Bot Path4 Sampler Tap F7 In 2's Complement Format	internal
						
	#addr=0x2840			dfe_read_2c_reg11_p4	DFE TAP 2'S COMPLIMENT READ BACK REG11 Path4	
	[31:24]	8'h0	r	dfe_f9_msb_p4_2c_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F9 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f9_lsb_p4_2c_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F9 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f8_top_p4_2c_lane[7:0]	DFE Read Back For Top Path4 Sampler Tap F8 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f8_mid_p4_2c_lane[7:0]	DFE Read Back For Mid Path4 Sampler Tap F8 In 2's Complement Format	internal
						
	#addr=0x2844			dfe_read_2c_reg12_p4	DFE TAP 2'S COMPLIMENT READ BACK REG12 Path4	
	[31:24]	8'h0	r	dfe_f12_lsb_p4_2c_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F12 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f11_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F11 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f10_msb_p4_2c_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F10 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f10_lsb_p4_2c_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F10 In 2's Complement Format	internal
						
	#addr=0x2848			dfe_read_2c_reg13_p4	DFE TAP 2'S COMPLIMENT READ BACK REG13 Path4	
	[31:24]	8'h0	r	dfe_f14_msb_p4_2c_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F14 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f14_lsb_p4_2c_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F14 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f13_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F13 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f12_msb_p4_2c_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F12 In 2's Complement Format	internal
						
	#addr=0x284c			dfe_read_2c_reg14_p4	DFE TAP 2'S COMPLIMENT READ BACK REG14 Path4	
	[31:24]	8'h0	r	dfe_f17_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F17 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f16_msb_p4_2c_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F16 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f16_lsb_p4_2c_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F16 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f15_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F15 In 2's Complement Format	internal
						
	#addr=0x2850			dfe_read_2c_reg15_p4	DFE TAP 2'S COMPLIMENT READ BACK REG15 Path4	
	[31:24]	8'h0	r	dfe_f20_lsb_p4_2c_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F20 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f19_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F19 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f18_msb_p4_2c_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F18 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f18_lsb_p4_2c_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F18 In 2's Complement Format	internal
						
	#addr=0x2854			dfe_read_2c_reg16_p4	DFE TAP 2'S COMPLIMENT READ BACK REG16 Path4	
	[31:24]	8'h0	r	dfe_f23_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F23 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f22_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F22 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f21_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F21 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f20_msb_p4_2c_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F20 In 2's Complement Format	internal
						
	#addr=0x2858			dfe_read_2c_reg17_p4	DFE TAP 2'S COMPLIMENT READ BACK REG17 Path4	
	[31:24]	8'h0	r	dfe_f27_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F27 In 2's Complement Format	internal
	[23:16]	8'h0	r	dfe_f26_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F26 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f25_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F25 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f24_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F24 In 2's Complement Format	internal
						
	#addr=0x285c			dfe_read_2c_reg18_p4	DFE TAP 2'S COMPLIMENT READ BACK REG18 Path4	
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r	dfe_f30_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F30 In 2's Complement Format	internal
	[15:8]	8'h0	r	dfe_f29_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F29 In 2's Complement Format	internal
	[7:0]	8'h0	r	dfe_f28_p4_2c_lane[7:0]	DFE Read Back For Path4 Sampler Tap F28 In 2's Complement Format	internal
						
	# addr = 0x2900			eom_err_reg00	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_TOP_P_LANE[31:0]	Error Count For Top Positive Eye	
						
	# addr = 0x2904			eom_err_reg01	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_MID_P_LANE[31:0]	Error Count For Mid Positive Eye	
						
	# addr = 0x2908			eom_err_reg02	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_BOT_P_LANE[31:0]	Error Count For Bot Positive Eye	
						
	# addr = 0x290c			eom_err_reg10	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_TOP_N_LANE[31:0]	Error Count For Top Negative Eye	
						
	# addr = 0x2910			eom_err_reg11	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_MID_N_LANE[31:0]	Error Count For Mid Negative Eye	
						
	# addr = 0x2914			eom_err_reg12	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_BOT_N_LANE[31:0]	Error Count For Bot Negative Eye	
						
	# addr = 0x2920			eom_vld_reg00	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_TOP_P_LANE[31:0]	Valid Count For Top Positive Eye	
						
	# addr = 0x2924			eom_vld_reg01	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_MID_P_LANE[31:0]	Valid Count For Mid Positive Eye	
						
	# addr = 0x2928			eom_vld_reg02	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_BOT_P_LANE[31:0]	Valid Count For Bot Positive Eye	
						
	# addr = 0x292c			eom_vld_reg10	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_TOP_N_LANE[31:0]	Valid Count For Top Negative Eye	
						
	# addr = 0x2930			eom_vld_reg11	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_MID_N_LANE[31:0]	Valid Count For Mid Negative Eye	
						
	# addr = 0x2934			eom_vld_reg12	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_BOT_N_LANE[31:0]	Valid Count For Bot Negative Eye	
						
	# addr = 0x2938			eom_vld_msb_reg0	EOM VALID COUNT MSB	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r	EOM_VLD_CNT_TOP_P_LANE[39:32]	Valid Count For Top Positive Eye	
	[15:8]	0	r	EOM_VLD_CNT_MID_P_LANE[39:32]	Valid Count For Mid Positive Eye	
	[7:0]	0	r	EOM_VLD_CNT_BOT_P_LANE[39:32]	Valid Count For Bot Positive Eye	
						
	# addr = 0x293c			eom_vld_msb_reg1	EOM VALID COUNT MSB	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r	EOM_VLD_CNT_TOP_N_LANE[39:32]	Valid Count For Top Negative Eye	
	[15:8]	0	r	EOM_VLD_CNT_MID_N_LANE[39:32]	Valid Count For Mid Negative Eye	
	[7:0]	0	r	EOM_VLD_CNT_BOT_N_LANE[39:32]	Valid Count For Bot Negative Eye	
						
	# addr = 0x2940			eom_ctrl_reg0	EOM CONTROL REG	
	[31:10]	0	r/w	RESERVED		
	9	0	r/w	eom_pol_force_lane	EOM Polarity Force.	internal
					0: DFE control polarity	
					1: User force polarity	
	8	0	r/w	eom_cnt_clr_lane	EOM Counter Clear.	internal
					0: Not clear	
					1: Clear ALL EOM Error counter and EOM Valid Counter	
	[7:0]	8'hff	r/w	dfe_eom_sel_lane[7:0]	Select Samplers Used In EOM	internal
					Each bit corresponds to one sampler	
						
	# addr = 0x2c00			dme_enc_reg0	DME Encoder Register 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	LOCAL_FIELD_FORCE_LANE	Force All 32 Local PHY Control And Status Bits To Use Register Value.	
					0: use hardware value	
					1: use register value	
	25	0	r/w	LOCAL_TX_INIT_FORCE_LANE	Force Tx_init Status Bit To Use Register Value.	
					0: use hardware value	
					1: use register value	
	24	0	r/w	LOCAL_TRAIN_COMP_FORCE_LANE	Force Train_comp Status Bit To Use Register Value.	
					0: use hardware value	
					1: use register value	
	23	0	r/w	LOCAL_ERROR_FIELD_FORCE_LANE	Force All Error Response Field To Use Register Value.	
					0: use hardware value	
					1: use register value	
	22	0	r/w	LOCAL_STATUS_FIELD_FORCE_LANE	Force 6 Bits Local Status Field To Use Register Value.	
					0: use hardware value	
					1: use register value	
	21	0	r/w	LOCAL_CTRL_FIELD_FORCE_LANE	Force 6 Bits Local Control Field And 2 Bit Local Control Field Reset To Use Register Value.	
					0: use hardware value	
					1: use register value	
	20	0	r/w	dme_enc_balance_inv_lane	DME Encoder Balance Inverter.	internal
					0: the number of ones are even	
					1: the number of ones are odd	
	[19:18]	2'h0	r/w	dme_enc_mode_lane[1:0]	Differential Manchester Encoding Mode	internal
					2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans	
					2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans	
					2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans	
					2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans	
	17	0	r/w	DME_ENC_EN_LANE	DME Encoder Enable.	
					tx_train_enable and dme_enc_en both enables DME encoder.	
					0: Not enabled	
					1: Enabled	
	16	0	r/w	RESERVED		
	[15:14]	2'h0	r/w	ETHERNET_MODE_LANE[1:0]	Ethernet Mode Enable	
					00: SAS mode	
					01: Ethernet pam2 mode	
					10: Ethernet pam4 mode	
					11: Reserved	
	13	0	r/w	RESERVED		
	[12:10]	3'h2	r/w	error_frame_num_lane[2:0]	Error Response TTIU Frame Numbers To Be Sent	internal
					When local PHY needs to send error response TTIU to remote PHY, (error_frame_num+1) frames error response TTIU and (error_frame_num+1) normal TTIU are sent out continuously	
	9	0	r/w	disable_reset_status_lane	Disable Reset Status When Errors Received	internal
					0: When local PHY receives error from remote PHY, local PHY resets local status bits.	
					1: When local PHY receives error from remote PHY, local PHY does NOT reset local status bits.	
	8	0	r/w	LOCAL_RD_REQ_LANE	Update Local_ctrl_bits_rd And Local_status_bits_rd	
					0: hold	
					1: update	
	7	0	r/w	LOCAL_BALANCE_CAL_EN_LANE	DME Encoder Balance Bit Hardware Calculation Enable.	
					It is only used when local_field_force is high.	
					0: balance bit is from register	
					1: balance bit is from register	
	6	1	r/w	LOCAL_ERROR_EN_LANE	Enable Error Response TTIU.	
					It is only used in SAS-3 mode.	
					0: does not send error response TTIU	
					1: send error response TTIU	
	5	0	r/w	LOCAL_FIELD_VALID_LANE	Local Field Valid	
					All 32 local PHY control and status bits is written to remote PHY at the rising edge of this register.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	4	0	r/w	LOCAL_TX_INIT_VALID_LANE	Local TX Init Valid	
					tx_init status bit is written to remote PHY at the rising edge of this register. 	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	3	0	r/w	LOCAL_TRAIN_COMP_VALID_LANE	Local Train Complete Valid	
					train_comp status bit is written to remote PHY at the rising edge of this signal.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	2	0	r/w	LOCAL_ERROR_FIELD_VALID_LANE	Local Error Field Valid	
					All error response bits is written to remote PHY at the rising edge of this register.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	1	0	r/w	LOCAL_STATUS_FIELD_VALID_LANE	Local Status Field Valid	
					A 6-bit status field is written to remote PHY at the rising edge of this register.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	0	0	r/w	LOCAL_CTRL_FIELD_VALID_LANE	Local Control Field Valid	
					A 6-bit control field and 2-bit control field reset is written to remote PHY at the rising edge of this register	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
						
	# addr = 0x2c04			dme_enc_reg1	DME Encoder Register 1	
	[31:16]	16'h0	r/w	LOCAL_CTRL_BITS_LANE[15:0]	Local Control Bits To Be Sent To Remote PHY. 	
					It is only used when firmware wants to write control bits to remote PHY.	
	[15:0]	16'h0	r/w	LOCAL_STATUS_BITS_LANE[15:0]	Local Status Bits To Be Sent To Remote PHY.	
					 It is only used when firmware wants to write status bits to remote PHY.	
						
	# addr = 0x2c08			dme_enc_reg2	DME Encoder Register 2	
	[31:16]	0	r	local_ctrl_bits_rd_lane[15:0]	Local Control Bits To Be Sent To Remote PHY	internal
	[15:0]	0	r	local_status_bits_rd_lane[15:0]	Local Status Bits To Be Sent To Remote PHY.	internal
						
	# addr = 0x2c0c			dme_dec_reg0	DME Decoder Register 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	error_dec_rpt_en_lane	DME Decoder Repeat Check For Error Resopnse TTIU. 	internal
					0: The first new control or status bit is considered as error response TTIU.	
					1: Only second same control bits or status bits are considered. The first new control or status bit are not considered as error response TTIU.	
	28	0	r/w	always_check_coe_req_lane	Coefficient Request Check Always On	internal
					0: Only check the coefficient 1/2/3 request when the coefficient setting is 0 and the TRAIN COMP bit is 0.	
					1: Always check the coefficient 1/2/3 request regardless of the coefficient setting and the TRAIN COMP bit.	
	27	1	r/w	remote_train_comp_chk3_lane	Check Remote TX Train Complete Status Three Times	internal
					0: check remote_train_comp 1 time or 2 time depends on reg_dme_dec_rpt_en	
					1: check remote_train_comp 3 times	
	26	1	r/w	remote_error_en_lane	Remote Error Detect Enable.	internal
					It is used in TX training SAS3 mode.	
					0: Local PHY takes all the commands from remote PHY.	
					1: When remote control field has error, the command is not sent to local PHY	
	25	0	r/w	no_comb_error_lane	No Coefficient Request Combination Error	internal
					It is used in TX training SAS3 mode.	
					When reserved coefficient request combination is received, local PHY sends out error response code 1A	
					0: send error response	
					1: don't send error response	
	24	0	r/w	dme_dec_balance_inv_lane	DME Decoder Balance Bit Inverter	internal
					0: the number of ones are even	
					1: the number of ones are odd	
	23	0	r/w	REMOTE_RD_REQ_LANE	Update Remote_ctrl_bits And Remote_status Bits	
					0: Hold	
					1: Update	
					Set to 1 to update status registers, set to 0 to hold status registers and read out the register values	
	22	1	r/w	dme_dec_rpt_en_lane	DME Decoder Repeat Check.	internal
					0: New control and status are sent out	
					1: only second same control bits or status bits are output. The first new control or status are not sent out.	
	21	1	r/w	dec_err_chk_en_lane	DME Decoder Error Check Enable	internal
					0: ignore DME decoder error	
					1: if DME decoder has error, control bits and status bits are ignored 	
	20	1	r/w	balance_chk_en_lane	DME Decoder Balance Bit Check Enable.	internal
					0: ignore balance bit	
					1: check balance bit. If balance bit is wrong, control bits and status bits are ignored	
	[19:18]	2'h0	r/w	ctrl_bit_pos_lane[1:0]	During Dme Decoder, This Register Tells Which Bit In 5/4 Bits Are Used For Control/status Bits	internal
					2'b00: center (20bit), left (16bit)	
					2'b01: center (20bit), right (16bit)	
					2'b10: left (20bit), left (16bit)	
					2'b11: right (20bit), right (16bit)	
	[17:16]	2'h0	r/w	dme_dec_mode_lane[1:0]	Differential Manchester Decoding Mode	internal
					2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans	
					2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans	
					2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans	
					2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	no_rsvd_ctrl_field_error_lane	No Reserved Control Field Error	internal
					0: When local PHY receives "3" in control 1/2/3 request, it sends error response TTIU to remote PHY.	
					1: When local PHY receives "3" in control 1/2/3 request, it does not send error response TTIU to remote PHY.	
	2	0	r/w	no_rsvd_bit_error_in_error_lane	No Reserved Bit Error In Error Response TTIU	internal
					0: When local PHY receives "1" in reserved bit in error response TTIU, it sends error response TTIU to remote PHY.	
					1: When local PHY receives "1" in reserved bit in error response TTIU, it does not send error response TTIU to remote PHY.	
	1	0	r/w	no_rsvd_bit_error_in_normal_lane	No Reserved Bit Error In Normal TTIU	internal
					0: When local PHY receives "1" in reserved bit in control/status TTIU, it sends error response TTIU to remote PHY.	
					1: When local PHY receives "1" in reserved bit in control/status TTIU, it does not send error response TTIU to remote PHY.	
	0	0	r/w	no_rsvd_pt_type_error_lane	No Reserved Pattern Type Error	internal
					0: When local PHY receives 1/2/3/4/5/6 in pattern type, it sends error response TTIU to remote PHY	
					1: When local PHY receives 1/2/3/4/5/6 in pattern type, it does not send error response TTIU to remote PHY	
						
	# addr = 0x2c10			dme_dec_reg1	DME Decoder Register 1	
	[31:16]	0	r	REMOTE_CTRL_BITS_LANE[15:0]	Remote Control Bits Value	
	[15:0]	0	r	REMOTE_STATUS_BITS_LANE[15:0]	Remote Status Bits Value	
						
	# addr = 0x2c14			tx_train_if_reg0	TX Training Interface Register 0	
	31	0	r	tx_train_enable_rd_lane	Tx Training Enable Read Out	internal
	30	0	r	rx_train_enable_rd_lane	Rx Training Enable Read Out	internal
	29	1	r/w	update_then_hold_lane	TX Train Command Sequence	internal
					This bit is used to determine how to send command to remote PHY. It is only used in PHY layer training mode	
					0: send hold first and then send increase/decrease/reset command	
					1: send increase/decrease/reset command and then send hold command	
	28	0	r/w	PIN_TRAIN_COMPLETE_TYPE_LANE	PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type	
					0: de-assert PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE, PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_FAILED when tx_train_enable is low	
					1: PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE,  PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_COMPLETE only have one clock cycle	
	27	0	r/w	REMOTE_STATUS_RECHK_EN_LANE	Re-check Remote PHY Status	
					0: Don't send additional control command to re-check remote PHY status	
					1: When remote PHY's status is maximum or minimum, re-check its status by sending additional control command	
	26	1	r/w	remote_status_check_en_lane	Remote Status Check Enable.	internal
					0: Use loose rule to check	
					1: Use restrict rule to check	
	25	1	r/w	TX_TRAIN_CHK_INIT_LANE	Tx Train INIT Bit Check Enable	
					0: Starts the Tx training regardless of the local and remote TX INIT bits.	
					1: Starts the Tx training only when both the local and remote TX INIT bits are 0.	
	24	1	r/w	PATTERN_LOCK_LOST_TIMEOUT_EN_LANE	Pattern Lock Lost Timeout Enable	
					0: Timeout is not enabled	
					1: when pattern lock lost time is more than frame_det_max_time(default is 1ms), TX training completes and fails	
	[23:20]	4'h1	r/w	FRAME_DET_MAX_TIME_LANE[3:0]	Maximum Wait Time For Frame Detection	
					unit is 0.5ms, timeout duration is (n+1)*0.5ms	
	19	0	r/w	link_train_mode_lpbk_lane	Loop Back Mode When Link_train_mode Is High	internal
					0: Controlled by internal logic	
					1: All TX training related pins are connected accordingly inside phy for loopback, this is only for test purpose	
	18	0	r/w	RESERVED		
	17	0	r/w	link_train_if_mode_lane	TX Train Interface Mode	internal
					0: every command in interface are valid	
					1: commands in interfaces are directly from control and status fields	
					This bit is only used when link_train_mode is enabled	
	16	0	r/w	LINK_TRAIN_MODE_LANE	Special TX Training Mode	
					0: TX training control pins are not used; COMPHY takes care of TX training protocol.	
					1: TX training control pins are used by link layer	
	[15:13]	3'h3	r/w	tx_train_comp_wait_frame_lane[2:0]	Wait Time For PIN_TX_TRAIN_COMPLETE	internal
					The wait time is 2*tx_train_comp_wait_frame[2:0] training frames.	
	[12:11]	2'h0	r/w	TX_TRAIN_START_WAIT_TIME_LANE[1:0]	TX Training Start Wait Time	
					When TX training is enabled, wait a certain time to start training.	
					0: 0.5ms	
					1: 1ms	
					2: 1.5ms	
					3: 2ms	
	10	1	r/w	TRX_TRAIN_TIMEOUT_EN_LANE	TX/RX Training Timeout Enable	
					0: Disable timeout	
					1: TX/RX training triggers timeout when training time is more than TRX_TRAIN_TIMER or RX_TRAIN_TIMER. If timeout, TX/RX_TRAIN_FAILED is set to high.	
	9	0	r/w	RESERVED		
	8	1	r/w	status_det_timeout_en_lane	Status Detection Timeout Enable	internal
					0: Timeout is disabled	
					1: Timeout is enabled	
	[7:0]	8'h03	r/w	status_det_timeout_lane[7:0]	Status Detection Maximum Time, Unit Is 0.5ms, Use (n+1)/2 Ms	internal
						
	# addr = 0x2c18			tx_train_if_reg1	TX Training Interface Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:16]	13'h0bb7	r/w	TRX_TRAIN_TIMER_LANE[12:0]	TX Training Maximum Time	
					unit is 1ms	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r	tx_train_start_wait_time_done_lane	TX Training Start Wait Time Done	internal
					When TX training is enabled, wait a certain time to start training.	
	[12:0]	13'h0013	r/w	RX_TRAIN_TIMER_LANE[12:0]	RX Train Maximum Timer	
					unit is 1ms	
						
	# addr = 0x2c1c			tx_train_if_reg2	TX Training Interface Register 2	
	31	0	r/w	LOCAL_CTRL_FM_REG_EN_LANE	Local Control From Register Enable.	
					0: From pin	
					1: From register	
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:27]	2'h0	r/w	local_ctrl_field_pat_lane[1:0]	Local Control Field Pattern.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
	[26:23]	4'h0	r/w	local_ctrl_field_reset_lane[3:0]	Local Control Field Reset.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
	[22:17]	6'h0	r/w	local_ctrl_field_lane[5:0]	Local Control Field	internal
					It is only used when local_ctrl_fm_reg_en is set to high	
	16	0	r/w	local_status_fm_reg_en_lane	Local Status From Register Enable.	internal
					0: Not enabled	
					1: Enabled	
	15	0	r/w	remote_ctrl_field_ready_high_lane	Remote_ctrl_field_ready Always Asserted.	internal
					0: Use logic result	
					1: Force remote_ctrl_field_ready = 1	
	[14:13]	2'h0	r/w	PIN_TX_TRAIN_ERROR_LANE[1:0]	PIN_TX_TRAIN_ERROR	
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: No error	
					1: Error happened	
	12	0	r/w	pin_tx_train_failed_lane	Tx Train Fail Flag.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: passed	
					1: Failed	
	11	0	r/w	pin_tx_train_complete_lane	Tx Train Complete Flag.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: Not complete	
					1: Complete	
	10	0	r/w	local_train_comp_lane	Local Train Complete Flag.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: Not complete	
					1: Complete	
	9	0	r/w	remote_ctrl_field_ready_lane	Remote Control Field Ready.	internal
					This bit is only used when LOCAL_STATUS_FM_REG_EN is set to high	
					0: Not ready	
					1: Ready	
	8	0	r/w	local_status_field_reset_lane	Local Status Field Reset	internal
	[7:6]	2'h0	r/w	local_status_field_pat_lane[1:0]	Local Status Field Pattern	internal
	[5:0]	6'h0	r/w	local_status_field_lane[5:0]	Local Status Field	internal
						
	# addr = 0x2c20			tx_train_if_reg3	TX Training Interface Register 3	
	31	0	r/w	remote_fm_reg_en_lane	Remote Signal From Register Enable.	internal
					0: The signals  local_ctrl_field_ready, remote_status_field_valid, remote_status_field, remote_ctrl_field_valid, remote_ctrl_field, remote_ctrl_field_reset are obtained from pins.	
					1: The signals local_ctrl_field_ready, remote_status_field_valid, remote_status_field, remote_ctrl_field_valid, remote_ctrl_field, remote_ctrl_field_reset are obtained from registers.	
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	local_ctrl_field_ready_high_lane	Local_ctrl_field_ready Signal Always Asserted.	internal
					0:Local_ctrl_field_ready is controlled by logic	
					1: force local_ctrl_field_ready = 1	
	17	0	r/w	remote_train_comp_lane	Remote Train Complete	internal
					It is only used when remote_fm_reg_en is set to high	
					0: Not complete	
					1: Complete	
	16	1	r/w	remote_tx_init_lane	Remote TX Initialization	internal
					It is only used when remote_fm_reg_en is set to high	
					0: don't initialize	
					1: Initialize	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r	frame_det_timeout_lane	Frame Detect Timeout Flag	internal
	8	0	r	REMOTE_TRAIN_COMP_RD_LANE	Remote PHY Train Complete Status	
					0: Not complete	
					1: Complete	
	7	0	r	LOCAL_TRAIN_COMP_RD_LANE	Local PHY Train Complete Status	
					0: Not complete	
					1: Complete	
	6	0	r	TX_TRAIN_COMPLETE_LANE	TX Training Complete Status	
					0: Not complete	
					1: Complete	
	5	0	r	TX_TRAIN_FAILED_LANE	TX Training Failed Status	
					It is in TXCLK domain	
					0: passed	
					1: Failed	
	4	0	r	RX_TRAIN_COMPLETE_LANE	RX Training Complete Status	
					0: Not complete	
					1: Complete	
	3	0	r	RX_TRAIN_FAILED_LANE	RX Training Falied Status	
					It is in TXCLK domain	
					0: passed	
					1: Failed	
	[2:1]	0	r	TX_TRAIN_ERROR_LANE[1:0]	TX Train Error Information	
					2'b00: pattern lock lost timer expires(only in auto mode)	
					2'b01: there are no additional, untried, commonly supported settings for local PHY	
					2'b10: MTTT timer expires for local PHY	
					2'b11: does not get remote PHY's complete status within MTTT timer	
	0	0	r	TRX_TRAIN_TIMEOUT_LANE	TX/RX Training Timeout Flag	
					0: No timeout	
					1: Timeout	
						
	# addr = 0x2c24			tx_train_patttern_reg0	TX Training Pattern Register 0	
	[31:30]	0	r/w	RESERVED		
	[29:28]	2'h0	r/w	tx_train_pat_coding_sel_rx_lane[1:0]	Tx Train Pattern Coding Selection In Rx	internal
					Default Tx pattern coding selection	
					2'b00: No use	
					2'b01: No use	
					2'b10: gray encoder	
					2'b11: with precoding	
	[27:18]	10'h42	r/w	TRAIN_PAT_NUM_RX_LANE[9:0]	Training Patten Number Including Frame Marker In RX	
					The unit is 32bit in 8/16/32 bit mode or 40bit in 10/20/40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet PAM2 mode, n=4384, train_pat_num=0x88. For Ethernet PAM4 mode, n=16672, train_pat_num=0x208. 	
	[17:16]	2'h1	r/w	tx_train_pat_coding_sel_lane[1:0]	Tx Train Pattern Coding Selection	internal
					Default Tx pattern coding selection	
					2'b00: PAM2 encoder	
					2'b01: No encoder	
					2'b10: PAM4 gray encoder	
					2'b11: PAM4 with precoding	
	15	0	r/w	RESERVED		
	14	0	r/w	tx_train_pat_coding_sel_force_lane	Force Tx Train Pattern Coding Selection	internal
					0: Disable	
					1: Force Tx train pattern with tx_train_pat_coding_sel	
	13	0	r/w	TX_TRAIN_PAT_EN_LANE	Tx Train Pattern Enable.	
					0: Only when PIN_Tx_TRAIN_ENABLE is high or  tx_train_enable is high and link_train_mode is  Tx data is from the PHY generated pattern.	
					1: Tx data is from PHY generated pattern if link_train_mode is 0.	
	12	0	r/w	TX_TRAIN_PAT_TWO_ZERO_LANE	Enable To Set Last Two Bits Of TX Training Pattern To 0	
					0: Not set	
					1: Set last two bits of TX training pattern to 0	
	11	1	r/w	tx_train_pat_mode_lane	TX Training Pattern Mode	internal
					0: reset tx training pattern in each training frame, and inverted between each frame if tx_train_pat_toggle is 1	
					1: freeze tx training pattern during frame marker and control field	
	10	0	r/w	TX_TRAIN_PAT_TOGGLE_LANE	Toggle TX Training Pattern In Each Training Frame	
					It is used when tx_train_pat_mode is 0	
					0: Not toggle	
					1: Toggle	
	[9:0]	10'h42	r/w	TRAIN_PAT_NUM_LANE[9:0]	Training Patten Number Including Frame Marker.	
					The unit is 32bit in 8/16/32 bit mode or 40bit in 10/20/40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet PAM2 mode, n=4384, train_pat_num=0x88. For Ethernet PAM4 mode, n=16672, train_pat_num=0x208. 	
						
	# addr = 0x2c28			tx_train_driver_reg0	TX Training Driver Register 0	
	31	1	r/w	TX_POWER_PROTECT_EN_LANE	Tx Power Protection Enable	
					0: disable	
					1: when local PHY receives coefficient request with single argument, if TX power reaches TX_POWER_MAX[6:0], this coefficient keeps unchanged and returns max/min status.	
	[30:24]	7'h3f	r/w	TX_POWER_MAX_LANE[6:0]	Tx Maximum Power	
					It is used when TX_POWER_PROTECT_EN is set to high.	
	23	0	r/w	tx_amp_clamp_en_lane	Tx Main-cursor Emphasis Clamp Enable	internal
					0: disable	
					1: enable	
					When this register is set to 1, Tx main-cursor emphasis is clamped so that the Tx peak-to-peak maximum voltage is smaller than the register tx_p2p_vmax_lane.	
	[22:16]	7'h3f	r/w	tx_p2p_vmax_lane[6:0]	Tx Peak To Peak Maximum Voltage	internal
					It is used when tx_amp_clamp_en is set to high.	
	15	1	r/w	dual_arg_protect_en_lane	Dual Argument Protection Enable	internal
					0: disable	
					1: when local PHY receives coefficient request with dual arguments, if one coefficient can not be adjusted and the other one can be adjusted, both two coefficients keep unchanged. One coefficient status is max/min. The other coefficient status is updated.	
	[14:8]	7'h25	r/w	TX_AMP_MIN_LANE[6:0]	TX Amplitude Minimum Index Used For TX Training	
	7	0	r/w	RESERVED		
	[6:0]	7'h3f	r/w	TX_AMP_MAX_LANE[6:0]	TX Amplitude Maximum Index Used For TX Training	
						
	# addr = 0x2c2c			tx_train_driver_reg1	TX Training Driver Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	TX_EMPH1_MIN_LANE[4:0]	TX Emphasis 1 Minimum Index Used For TX Training	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	[20:16]	5'h0f	r/w	TX_EMPH1_MAX_LANE[4:0]	TX Emphasis 1 Maximum Index Used For TX Training	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH0_MIN_LANE[4:0]	TX Emphasis 0 Minimum Index Used For TX Training	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0f	r/w	TX_EMPH0_MAX_LANE[4:0]	TX Emphasis 0 Maximum Index Used For TX Training	
						
	# addr = 0x2c30			tx_train_driver_reg2	TX Training Driver Register 2	
	[31:23]	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	1	r/w	TX_VMA_PROTECT_EN_LANE	TX Voltage Modulation Amplitude Protection Enable	
					If this register is set to 1, the TX VMA can't be smaller than the register value of TX_VMA_MIN_LANE[4:0].	
					0: disable TX VMA protection	
					1: enable TX VMA protection	
	[20:16]	5'h6	r/w	TX_VMA_MIN_LANE[4:0]	TX Minimum Voltage Modulation Amplitude	
					During TX training, the TX VMA can't be smaller than this register value when the register TX_VMA_PROTECT_EN_LANE is set to 1.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH2_MIN_LANE[4:0]	TX Emphasis 2 Minimum Index Used For TX Training	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h06	r/w	TX_EMPH2_MAX_LANE[4:0]	TX Emphasis 2 Maximum Index Used For TX Training	
						
	# addr = 0x2c34			tx_train_driver_reg3	TX Training Driver Register 3	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	tx_emph2_index_valid_lane	Tx Second Pre-cursor Emphasis Index Valid	internal
					It is only used when the register tx_emph2_index_force_lane is set to 1.	
					The register tx_emph2_default1 is sampled at its rising edge.	
	22	0	r/w	tx_emph2_index_force_lane	Tx Second Pre-cursor Emphasis Index Force	internal
					0: use internal logic	
					1: use register tx_emph2_default1	
	21	0	r/w	tx_emph1_index_valid_lane	Tx Post-cursor Emphasis Index Valid	internal
					It is only used when the register tx_emph1_index_force_lane is set to 1.	
					The register tx_emph1_default1 is sampled at its rising edge.	
	20	0	r/w	tx_emph1_index_force_lane	Tx Post-cursor Emphasis Index Force	internal
					0: use internal logic	
					1: use register tx_emph1_default1	
	19	0	r/w	tx_emph0_index_valid_lane	Tx First Pre-cursor Emphasis Index Valid	internal
					It is only used when the register tx_emph0_index_force_lane is set to 1.	
					The register tx_emph0_default1 is sampled at its rising edge.	
	18	0	r/w	tx_emph0_index_force_lane	Tx First Pre-cursor Emphasis Index Force	internal
					0: use internal logic	
					1: use register tx_emph0_default1	
	17	0	r/w	tx_amp_index_valid_lane	Tx Main-cursor Emphasis Index Valid	internal
					It is only used when the register tx_amp_index_force_lane is set to 1.	
					The register tx_amp_default1 is sampled at its rising edge.	
	16	0	r/w	tx_amp_index_force_lane	Tx Main-cursor Emphasis Index Force	internal
					0: use internal logic	
					1: use register tx_amp_default1	
	15	0	r/w	RESERVED		
	[14:8]	0	r/w	tx_amp_offset_lane[6:0]	TX Amplitude Offset For PCIE GEN3	internal
	[7:4]	4'h2	r/w	LOCAL_TX_PRESET_INDEX_LANE[3:0]	Local TX Coefficient Preset Index 	
					When TX train begin, local TX set it's TX coefficient to different preset value	
					4'h1: default 1	
					4'h2: default 2	
					4'h3: default 3	
					4'h4: default 4	
					4'h5: default 5	
					4'h6: default 6	
					4'h7: default 7	
					4'h8: default 8	
					4'h9: default 9	
					4'ha: default 10	
					4'hb: default 11	
					Other: reserved	
	3	0	r/w	tx_coe_fm_tx_train_dis_lane	Disable Tx Coefficient From Tx Training	internal
					This bit disables the Tx coefficient from Tx training	
					0: Save Tx coefficient to Gen table.	
					1: Gen table not updated by Tx training.	
	2	1	r/w	TX_COE_FM_PIN_PCIE3_EN_LANE	Tx Coefficient From Pin Enable For PCIE3 Mode.	
					This field is used in the PCIE3 mode.	
					0: Tx coefficient is from tx_margin tx_deemph	
					1: Tx coefficient is from PIN_RESERVED_INPUT_P[17:0]	
	1	1	r/w	local_tx_preset_en_lane	Enable Local TX Coefficient Preset In The Beginning Of TX Training	internal
					0: local TX coefficient doesn't preset in the beginning of TX training	
					1: local TX coefficient presets in the beginning of TX training	
	0	0	r/w	tx_train_coe_update_en_lane	Tx Training Coefficients Update Enable.	internal
					0: Only when Tx training or frame lock detection enable is high, Tx coefficients can be updated by the remote PHY.	
					1: When this bit =1  or Tx training is high or frame lock detection enable are 1, Tx coefficients can be updated by the remote PHY.	
						
	# addr = 0x2c38			tx_train_driver_reg4	TX Training Driver Register 4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	0	r	FM_TRAIN_TX_EMPH2_LANE[4:0]	TX Pre 2 Emphasis During TX Training	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	[20:16]	0	r	FM_TRAIN_TX_EMPH1_LANE[4:0]	TX Post Emphasis During TX Training	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	0	r	FM_TRAIN_TX_EMPH0_LANE[4:0]	TX Pre Emphasis During TX Training	
	7	0	r/w	RESERVED		
	[6:0]	0	r	FM_TRAIN_TX_AMP_LANE[6:0]	TX Amplitude Duing TX Training	
						
	# addr = 0x2c3c			tx_train_default1	TX Training Default 1	
	[31:23]	0	r/w	RESERVED		
	[22:16]	7'h2f	r/w	TX_AMP_DEFAULT3_LANE[6:0]	TX Main Cursor	
	15	0	r/w	RESERVED		
	[14:8]	7'h2f	r/w	TX_AMP_DEFAULT2_LANE[6:0]	TX Main Cursor	
	7	0	r/w	RESERVED		
	[6:0]	7'h3f	r/w	TX_AMP_DEFAULT1_LANE[6:0]	TX Main Cursor	
						
	# addr = 0x2c40			tx_train_default2	TX Training Default 2	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0F	r/w	TX_EMPH0_DEFAULT3_LANE[4:0]	TX Pre Cursor	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h09	r/w	TX_EMPH0_DEFAULT2_LANE[4:0]	TX Pre Cursor	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	TX_EMPH0_DEFAULT1_LANE[4:0]	TX Pre Cursor	
						
	# addr = 0x2c44			tx_train_default3	TX Training Default 3	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	TX_EMPH1_DEFAULT3_LANE[4:0]	TX Post Cursor	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h06	r/w	TX_EMPH1_DEFAULT2_LANE[4:0]	TX Post Cursor	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	TX_EMPH1_DEFAULT1_LANE[4:0]	TX Post Cursor	
						
	# addr = 0x2c48			tx_train_default4	TX Training Default 4	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	TX_EMPH2_DEFAULT3_LANE[4:0]	TX Pre 2 Cursor	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH2_DEFAULT2_LANE[4:0]	TX Pre 2 Cursor	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	TX_EMPH2_DEFAULT1_LANE[4:0]	TX Pre 2 Cursor	
						
	#addr = 0x2c4c			prbs_train0	PRBS Train Control	
	[31:16]	0	r/w	RESERVED		
	[15:12]	4'h7	r/w	train_prbs_data_window_offset_end_lane[3:0]	PRBS Train Data Window Offset End	internal
					Skip the last number of PRBS data to check in a frame	
	[11:8]	4'h7	r/w	train_prbs_data_window_offset_start_lane[3:0]	PRBS Train Data Window Offset Start	internal
					Skip the first number of PRBS data to check in a frame	
	[7:4]	0	r/w	RESERVED		
	3	0	r/w	TRAIN_PRBS_CHECK_EN_LANE	PRBS Train Check Data Enable	
					0 : Disable	
					1 : Enable	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x2c54			trx_train0	TRX Training Result0	
	31	0	r/w	RESERVED		
	[30:29]	2'h0	r/w	int_local_ctrl_g_lane[1:0]	Internal Local Ctrl Coefficient Control For PAM4	internal
	[28:26]	3'h0	r/w	int_local_ctrl_sel_lane[2:0]	Internal Local Ctrl Coefficient Selection For PAM4	internal
	[25:24]	2'h0	r/w	int_local_ctrl_pat_lane[1:0]	Internal Local Ctrl Pattern Selection For PAM4	internal
	23	0	r/w	int_local_ctrl_reset_lane	Internal Local Ctrl Reset	internal
	[22:21]	2'h0	r/w	int_local_ctrl_gn1_lane[1:0]	Internal Local Ctrl GN1 Value	internal
	[20:19]	2'h0	r/w	int_local_ctrl_g1_lane[1:0]	Internal Local Ctrl G1 Value	internal
	[18:17]	2'h0	r/w	int_local_ctrl_g0_lane[1:0]	Internal Local Ctrl G0 Value	internal
	16	0	r/w	int_local_ctrl_req_lane	Internal Local Ctrl Request	internal
	[15:8]	0	r/w	RESERVED		
	[7:4]	4'h2	r/w	int_tx_preset_index_lane[3:0]	Internal Remote TX Coefficient Preset Index 	internal
	3	0	r/w	int_tx_train_complete_lane	Internal TX Training Complete Status	internal
					0: Not complete	
					1: Complete	
	2	0	r/w	int_tx_train_failed_lane	Internal TX Training Failed Status	internal
					It is in TXCLK domain	
					0: passed	
					1: Failed	
	1	0	r/w	int_rx_train_complete_lane	Internal RX Training Complete Status	internal
					0: Not complete	
					1: Complete	
	0	0	r/w	int_rx_train_failed_lane	Internal RX Training Falied Status	internal
					It is in TXCLK domain	
					0: passed	
					1: Failed	
						
	# addr = 0x2c58			trx_train1	TRX Training Result1	
	[31:16]	0	r/w	RESERVED		
	[15:13]	3'h0	r	int_remote_status_g_lane[2:0]	Internal Remote Status Coefficient Control For PAM4	internal
	[12:10]	3'h0	r	int_remote_status_sel_lane[2:0]	Internal Remote Status Coefficient Selection For PAM4	internal
	[9:8]	2'h0	r	int_remote_status_pat_lane[1:0]	Internal Remote Status Pattern Selection For PAM4	internal
	7	0	r	int_remote_status_reset_lane	Internal Remote Status Reset Updated For PAM4	internal
	[6:5]	2'h0	r	int_remote_status_gn1_lane[1:0]	Internal Remote Status GN1 Value	internal
	[4:3]	2'h0	r	int_remote_status_g1_lane[1:0]	Internal Remote Status G1 Value	internal
	[2:1]	2'h0	r	int_remote_status_g0_lane[1:0]	Internal Remote Status G0 Value	internal
	0	0	r	int_remote_status_ack_lane	Internal Remote Status Acknowledge	internal
						
	# addr = 0x2c5c			clk_gen	Clock Enable And Reset	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	rst_dme_dec_clk_lane	Reset For Differential Manchester Decoding Clock	internal
	4	0	r/w	dme_dec_clk_en_lane	Turn On Differential Manchester Decoding Clock	internal
					0: clock gate is controlled by internal logic	
					1: clock is on.	
	3	0	r/w	rst_dme_enc_clk_lane	Reset For Differential Manchester Encoding Clock	internal
	2	0	r/w	dme_enc_clk_en_lane	Turn On Differential Manchester Encoding Clock	internal
					0: clock gate is controlled by internal logic	
					1: clock is on.	
	1	0	r/w	rst_tx_train_if_clk_lane	Reset For TX Training Interface Clock	internal
	0	0	r/w	tx_train_if_clk_en_lane	Turn On TX Training Interface Clock	internal
					0: clock gate is controlled by internal logic	
					1: clock is on.	
						
	# addr = 0x2c60			interrupt_reg0	Interrupt 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	rx_train_disable_isr_lane	Rx Train Disable Interrupt.	
					0: RX training is not disable.	
					1: RX training is disable.	
	23	0	r/w	tx_train_disable_isr_lane	Tx Train Disable Interrupt.	
					0: Tx training is not disable.	
					1: Tx training is disable.	
	22	0	r/w	remote_status_field_valid_mux_isr_lane	Remote Status Field Valid Interrupt.	
					0: There is no new status bits from remote PHY.	
					1: There is new status bits from remote PHY.	
	21	0	r/w	remote_ctrl_field_valid_mux_isr_lane	Remote Control Field Valid Interrupt. 	
					0: There is no new control bits from remote PHY.	
					1: There is new control bits from remote PHY.	
	20	0	r/w	trx_train_stop_isr_lane	TRx Train Stop Interrupt.	
					0: TRX training is not stop.	
					1: TRX training is stop.	
	19	0	r/w	rx_train_enable_isr_lane	Rx Train Enable Interrupt.	
					0: RX training is not enable.	
					1: RX training is enable.	
	18	0	r/w	tx_train_enable_isr_lane	Tx Train Enable Interrupt.	
					0: Tx training is not enable.	
					1: Tx training is enable.	
	17	0	r/w	RX_TRAIN_COMPLETE_ISR_LANE	Rx Train Complete Interrupt. 	
					0: RX training is not done	
					1: RX training is done. 	
	16	0	r/w	TX_TRAIN_COMPLETE_ISR_LANE	Tx Train Complete Interrupt.	
					0: TX training is not done	
					1: TX training is done. If TX training is failed, this interrupt is also asserted.	
	15	0	r/w	LOCAL_FIELD_DONE_ISR_LANE	Local Field Done Interrupt	
					Firmware can use this bit to determine if a new command has been sent out or not.	
					0: Local PHY does not sent out new command yet.	
					1: Local PHY sends out new commands after local_field_valid is high. 	
	14	0	r/w	LOCAL_CTRL_VALID_ISR_LANE	Local Control Field Valid Interrupt.	
					0: There is no control fields from local PHY TX training engine.	
					1: There is control fields from local PHY TX training engine.	
	13	0	r/w	LOCAL_STATUS_VALID_ISR_LANE	Local Status Field Valid Interrupt.	
					0: There is no status fields from local PHY TX training engine.	
					1: There is status fields from local PHY TX training engine.	
	12	0	r/w	LOCAL_ERROR_VALID_ISR_LANE	Local Error Response Field Valid Interrupt.	
					0: There is no unsupported control fields from remote PHY.	
					1: There is unsupported control fields from remote PHY. Local PHY sends error response to remote PHY.	
	11	0	r/w	LOCAL_TRAIN_COMP_ISR_LANE	Local Phy Tx Train Complete Interrupt.	
					0: Local PHY has not completed TX training or TX training has failed	
					1: Local PHY has completed TX training. If TX training is failed, this interrupt is not asserted.	
	10	0	r/w	LOCAL_TX_INIT_ISR_LANE	Local Phy Tx Train Initialization Done Interrupt.	
					0: Local PHY is not ready to do TX training.	
					1: Local PHY is ready to do TX training.	
	9	0	r/w	REMOTE_TRAIN_COMP_ISR_LANE	Remote Phy Tx Train Complete Interrupt. 	
					0: Remote PHY has not completed TX training.	
					1: Remote PHY has completed TX training.	
	8	0	r/w	REMOTE_TX_INIT_ISR_LANE	Remote Phy Tx Train Initializating Done Interrupt.	
					0: Remote PHY is not ready to do TX training.	
					1: Remote PHY is ready to do TX training.	
	7	0	r/w	REMOTE_ERROR_VALID_ISR_LANE	Remote Error Response Field Valide Interrupt. 	
					0: There is no new error response bits from remote PHY	
					1: There is new error response bits from remote PHY. It is only applied to SAS-3 protocol.	
	6	0	r/w	REMOTE_STATUS_VALID_ISR_LANE	Remote Status Field Valid Interrupt.	
					0: There is no new status bits from remote PHY.	
					1: There is new status bits from remote PHY.	
	5	0	r/w	REMOTE_CTRL_VALID_ISR_LANE	Remote Control Field Valid Interrupt. 	
					0: There is no new control bits from remote PHY.	
					1: There is new control bits from remote PHY.	
	4	0	r/w	REMOTE_BALANCE_ERR_ISR_LANE	Remote Ttiu Balance Bit Error Interrupt. 	
					It is only applied to SAS-3 protocol.	
					0: Balance bit is correct	
					1: Balance bit is wrong.	
	3	0	r/w	DME_DEC_ERROR_ISR_LANE	Dme Decoder Error Interrupt. 	
					0: Differential Manchester decoding is correct	
					1: There is something wrong with differential Manchester decoding	
	2	0	r/w	FRAME_DET_TIMEOUT_ISR_LANE	Frame Detection Timeout Interrupt.	
					0: No timeout	
					1: Frame detection timeout.	
	1	0	r/w	TRX_TRAIN_TIMEOUT_ISR_LANE	Tx/Rx Training Timeout Interrupt.	
					0: No timeout	
					1: TX/RX training timeout.	
	0	0	r/w	STATUS_DET_TIMEOUT_ISR_LANE	Status Detection Timeout Interrupt.	
					0: Local PHY can get correct coefficient status from remote PHY.	
					1: Local PHY cannot get correct coefficient status from remote PHY.	
						
	# addr = 0x2c64			interrupt_reg1	Interrupt 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	rx_train_disable_mask_lane	Rx Train Disable Interrupt Mask.	
					0: Enable	
					1: Mask	
	23	0	r/w	tx_train_disable_mask_lane	Tx Train Disable Interrupt Mask.	
					0: Enable	
					1: Mask	
	22	0	r/w	remote_status_field_valid_mux_mask_lane	Remote Status Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	21	0	r/w	remote_ctrl_field_valid_mux_mask_lane	Remote Control Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	20	0	r/w	trx_train_stop_mask_lane	TRx Train Stop Interrupt Mask.	
					0: Enable	
					1: Mask	
	19	0	r/w	rx_train_enable_mask_lane	Rx Train Enable Interrupt Mask.	
					0: Enable	
					1: Mask	
	18	0	r/w	tx_train_enable_mask_lane	Tx Train Enable Interrupt Mask.	
					0: Enable	
					1: Mask	
	17	1	r/w	RX_TRAIN_COMPLETE_MASK_LANE	Rx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	16	1	r/w	TX_TRAIN_COMPLETE_MASK_LANE	Tx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	15	0	r/w	LOCAL_FIELD_DONE_MASK_LANE	Local Field Done Interrupt Mask.	
					0: Enable	
					1: Mask	
	14	0	r/w	LOCAL_CTRL_VALID_MASK_LANE	Local Control Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	13	0	r/w	LOCAL_STATUS_VALID_MASK_LANE	Local Status Field Valid Interrupt Mask	
					0: Enable	
					1: Mask	
	12	0	r/w	LOCAL_ERROR_VALID_MASK_LANE	Local Error Response Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	11	0	r/w	LOCAL_TRAIN_COMP_MASK_LANE	Local Phy Tx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	10	0	r/w	LOCAL_TX_INIT_MASK_LANE	Local Phy Tx Train Initializating Done Interrupt Mask	
					0: Enable	
					1: Mask	
	9	0	r/w	REMOTE_TRAIN_COMP_MASK_LANE	Remote Phy Tx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	8	0	r/w	REMOTE_TX_INIT_MASK_LANE	Remote Phy Tx Train Initializating Done Interrupt Mask	
					0: Enable	
					1: Mask	
	7	0	r/w	REMOTE_ERROR_VALID_MASK_LANE	Remote Error Response Field Valide Interrupt Mask.	
					0: Enable	
					1: Mask	
	6	0	r/w	REMOTE_STATUS_VALID_MASK_LANE	Remote Status Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	5	0	r/w	REMOTE_CTRL_VALID_MASK_LANE	Remote Control Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	4	0	r/w	REMOTE_BALANCE_ERR_MASK_LANE	Remote TTIU Balance Bit Error Interrupt Mask.	
					0: Enable	
					1: Mask	
	3	0	r/w	DME_DEC_ERROR_MASK_LANE	Dme Decoder Error Interrupt Mask.	
					0: Enable	
					1: Mask	
	2	0	r/w	FRAME_DET_TIMEOUT_MASK_LANE	Frame Detection Timeout Interrupt Mask.	
					0: Enable	
					1: Mask	
	1	0	r/w	TRX_TRAIN_TIMEOUT_MASK_LANE	Trx Training Timeout Interrupt Mask.	
					0: Enable	
					1: Mask	
	0	0	r/w	STATUS_DET_TIMEOUT_MASK_LANE	Status Detection Timeout Interrupt Mask. 	
					0: Enable	
					1: Mask	
						
	# addr = 0x2c68			trx_train_if_interrupt_clear_lane	Interrupt 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	rx_train_disable_isr_clear_lane	Rx Train Disable Interrupt Clear	
	23	0	r/w	tx_train_disable_isr_clear_lane	Tx Train Disable Interrupt Clear	
	22	0	r/w	remote_status_field_valid_mux_isr_clear_lane	Remote Status Field Valid Interrupt Clear	
	21	0	r/w	remote_ctrl_field_valid_mux_isr_clear_lane	Remote Control Field Valid Interrupt Clear	
	20	0	r/w	trx_train_stop_isr_clear_lane	TRx Train Stop Interrupt Clear	
	19	0	r/w	rx_train_enable_isr_clear_lane	Rx Train Enable Interrupt Clear	
	18	0	r/w	tx_train_enable_isr_clear_lane	Tx Train Enable Interrupt Clear	
	17	0	r/w	RX_TRAIN_COMPLETE_ISR_CLEAR_LANE	Rx Train Complete Interrupt Clear	
	16	0	r/w	TX_TRAIN_COMPLETE_ISR_CLEAR_LANE	Tx Train Complete Interrupt Clear	
	15	0	r/w	LOCAL_FIELD_DONE_ISR_CLEAR_LANE	Local Field Done Interrupt Clear	
	14	0	r/w	LOCAL_CTRL_VALID_ISR_CLEAR_LANE	Local Control Field Valid Interrupt Clear	
	13	0	r/w	LOCAL_STATUS_VALID_ISR_CLEAR_LANE	Local Status Field Valid Interrupt Clear	
	12	0	r/w	LOCAL_ERROR_VALID_ISR_CLEAR_LANE	Local Error Response Field Valid Interrupt Clear	
	11	0	r/w	LOCAL_TRAIN_COMP_ISR_CLEAR_LANE	Local Phy Tx Train Complete Interrupt Clear	
	10	0	r/w	LOCAL_TX_INIT_ISR_CLEAR_LANE	Local Phy Tx Train Initialization Done Interrupt Clear	
	9	0	r/w	REMOTE_TRAIN_COMP_ISR_CLEAR_LANE	Remote Phy Tx Train Complete Interrupt Clear	
	8	0	r/w	REMOTE_TX_INIT_ISR_CLEAR_LANE	Remote Phy Tx Train Initializating Done Interrupt Clear	
	7	0	r/w	REMOTE_ERROR_VALID_ISR_CLEAR_LANE	Remote Error Response Field Valide Interrupt Clear	
	6	0	r/w	REMOTE_STATUS_VALID_ISR_CLEAR_LANE	Remote Status Field Valid Interrupt Clear	
	5	0	r/w	REMOTE_CTRL_VALID_ISR_CLEAR_LANE	Remote Control Field Valid Interrupt Clear	
	4	0	r/w	REMOTE_BALANCE_ERR_ISR_CLEAR_LANE	Remote Ttiu Balance Bit Error Interrupt Clear	
	3	0	r/w	DME_DEC_ERROR_ISR_CLEAR_LANE	Dme Decoder Error Interrupt Clear	
	2	0	r/w	FRAME_DET_TIMEOUT_ISR_CLEAR_LANE	Frame Detection Timeout Interrupt Clear	
	1	0	r/w	TRX_TRAIN_TIMEOUT_ISR_CLEAR_LANE	Tx/Rx Training Timeout Interrupt Clear	
	0	0	r/w	STATUS_DET_TIMEOUT_ISR_CLEAR_LANE	Status Detection Timeout Interrupt Clear	
						
	# addr = 0x2d00			an_control0	Main Control Register	
	31	0	r/w	AN_ENABLE_LANE	Auto Negotiation Enable	
					0: Auto Negotiation disable	
					1: Auto Negotiation enable	
	30	0	r/w	an_enable_fm_reg_lane	Auto Negotiation Enable From Register	
	29	0	r/w	an_auto_spd_chg_lane	Auto Negotiation Auto Speed Change	
	28	0	r/w	an_link_status_hcd_lane	Auto Negotiation Highest Common Denominator Ready	
	27	0	r/w	an_incompatible_link_lane	Auto Negotiation Incompatible Link	
	[26:15]	0	r/w	RESERVED		
	14	0	r/w	an_link_fail_inhibit_timer_dis_lane	Auto Negotiation Link Fail Inhibit Timer Disable	
	[13:12]	0	r/w	an_link_fail_inhibit_timer_lane[1:0]	Auto Negotiation Link Fail Inhibit Timer Selection	
					2'b00: 50ms	
					2'b01: 510ms	
					2'b10: 1.65s	
					2'b11: 3.2s	
	11	0	r/w	RESERVED		
	[10:8]	0	r/w	an_det_dat_tran_timer_lane[2:0]	Auto Negotiation Data Transition Detection Window	
					3'b000: default	
					3'b001: shift early 2bit	
					3'b010: shift late 2bit	
					3'b011: shift early 4bit	
					3'b100: shift late 4bit	
					3'b101: add extra early 2bit	
					3'b110: add extra late 2bit	
					3'b111: Shrink 2bit on both side	
	7	0	r/w	RESERVED		
	[6:4]	0	r/w	an_det_clk_tran_timer_lane[2:0]	Auto Negotiation Clock Transition Detection Window	
					3'b000: default	
					3'b001: shift early 2bit	
					3'b010: shift late 2bit	
					3'b011: shift early 4bit	
					3'b100: shift late 4bit	
					3'b101: add extra early 2bit	
					3'b110: add extra late 2bit	
					3'b111: Shrink 2bit on both side	
	3	0	r/w	an_nonce_match_dis_lane	Auto Negotiation Nonce Match Disable	
					Set to 1 during self loopback	
	2	0	r/w	an_rst_lane	Auto Negotiation Reset	
	1	0	r/w	an_tx_clk_en_lane	Auto Negotiation Tx Clock Force Enable	
	0	0	r/w	an_rx_clk_en_lane	Auto Negotiation Rx Clock Force Enable	
						
	# addr = 0x2d04			an_control1	Main Control Register	
	[31:0]	32'h0	r/w	AN_TX_BASE_PAGE_LANE[31:0]	TBD	
						
	# addr = 0x2d08			an_control2	Main Control Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r/w	AN_TX_BASE_PAGE_LANE[47:32]	TBD	
						
	# addr = 0x2d0c			an_control3	Main Control Register	
	[31:0]	32'h0	r/w	AN_TX_NEXT_PAGE0_LANE[31:0]	TBD	
						
	# addr = 0x2d10			an_control4	Main Control Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r/w	AN_TX_NEXT_PAGE0_LANE[47:32]	TBD	
						
	# addr = 0x2d14			an_control5	Main Control Register	
	[31:0]	32'h0	r/w	AN_TX_NEXT_PAGE1_LANE[31:0]	TBD	
						
	# addr = 0x2d18			an_control6	Main Control Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r/w	AN_TX_NEXT_PAGE1_LANE[47:32]	TBD	
						
	# addr = 0x2d1c			an_control7	Main Control Register	
	[31:0]	32'h0	r/w	AN_TX_NEXT_PAGE2_LANE[31:0]	TBD	
						
	# addr = 0x2d20			an_control8	Main Control Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r/w	AN_TX_NEXT_PAGE2_LANE[47:32]	TBD	
						
	# addr = 0x2d24			an_result0	Main Result Register	
	31	0	r	an_complete_lane	TBD	
	30	0	r	an_fail_lane	TBD	
	[29:28]	2'h0	r	an_error_lane[1:0]	TBD	
	27	0	r	an_ability_match_lane	TBD	
	26	0	r	an_ack_nonce_match_lane	TBD	
	25	0	r	an_acknowledge_match_lane	TBD	
	24	0	r	an_consistency_match_lane	TBD	
	23	0	r	an_nonce_match_lane	TBD	
	22	0	r	an_receive_idle_lane	TBD	
	[21:1]	0	r/w	RESERVED		
	0	0	r	an_enable_rd_lane	TBD	
						
	# addr = 0x2d28			an_result1	Main Result Register	
	[31:0]	32'h0	r	AN_RX_BASE_PAGE_LANE[31:0]	TBD	
						
	# addr = 0x2d2c			an_result2	Main Result Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r	AN_RX_BASE_PAGE_LANE[47:32]	TBD	
						
	# addr = 0x2d30			an_result3	Main Result Register	
	[31:0]	32'h0	r	AN_RX_NEXT_PAGE0_LANE[31:0]	TBD	
						
	# addr = 0x2d34			an_result4	Main Result Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r	AN_RX_NEXT_PAGE0_LANE[47:32]	TBD	
						
	# addr = 0x2d38			an_result5	Main Result Register	
	[31:0]	32'h0	r	AN_RX_NEXT_PAGE1_LANE[31:0]	TBD	
						
	# addr = 0x2d3c			an_result6	Main Result Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r	AN_RX_NEXT_PAGE1_LANE[47:32]	TBD	
						
	# addr = 0x2d40			an_result7	Main Result Register	
	[31:0]	32'h0	r	AN_RX_NEXT_PAGE2_LANE[31:0]	TBD	
						
	# addr = 0x2d44			an_result8	Main Result Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r	AN_RX_NEXT_PAGE2_LANE[47:32]	TBD	
						
	# addr = 0x2d48			an_ext_control0	External Control Register	
	31	0	r/w	an_ext_ctrl_en_lane	TBD	
	30	0	r/w	an_ext_complete_lane	TBD	
	29	0	r/w	an_ext_fail_lane	TBD	
	[28:27]	0	r/w	an_ext_error_lane[1:0]	TBD	
	26	0	r/w	an_ext_load_page_lane	TBD	
	[25:24]	0	r/w	an_ext_page_sel_lane[1:0]	TBD	
	23	0	r/w	an_ext_rx_page_rd_req_lane	TBD	
	22	0	r/w	an_ext_clear_ability_match_lane	TBD	
	21	0	r/w	an_ext_clear_ack_match_lane	TBD	
	20	0	r/w	an_ext_clear_nonce_match_lane	TBD	
	19	0	r/w	an_ext_transmit_disable_lane	TBD	
	18	0	r/w	an_ext_tx_nonce_freeze_lane	TBD	
	[17:0]	0	r/w	RESERVED		
						
	# addr = 0x2d4c			an_ext_control1	External Control Register	
	[31:0]	32'h0	r/w	an_ext_rx_base_page_lane[31:0]	TBD	
						
	# addr = 0x2d50			an_ext_control2	External Control Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r/w	an_ext_rx_base_page_lane[47:32]	TBD	
						
	# addr = 0x2d54			an_ext_control3	External Control Register	
	[31:0]	32'h0	r/w	an_ext_rx_next_page0_lane[31:0]	TBD	
						
	# addr = 0x2d58			an_ext_control4	External Control Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r/w	an_ext_rx_next_page0_lane[47:32]	TBD	
						
	# addr = 0x2d5c			an_ext_control5	External Control Register	
	[31:0]	32'h0	r/w	an_ext_rx_next_page1_lane[31:0]	TBD	
						
	# addr = 0x2d60			an_ext_control6	External Control Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r/w	an_ext_rx_next_page1_lane[47:32]	TBD	
						
	# addr = 0x2d64			an_ext_control7	External Control Register	
	[31:0]	32'h0	r/w	an_ext_rx_next_page2_lane[31:0]	TBD	
						
	# addr = 0x2d68			an_ext_control8	External Control Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r/w	an_ext_rx_next_page2_lane[47:32]	TBD	
						
	# addr = 0x2d6c			an_ext_control9	External Control Register	
	[31:0]	32'h0	r	an_rx_page_lane[31:0]	TBD	
						
	# addr = 0x2d70			an_ext_control10	External Control Register	
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r	an_rx_page_lane[47:32]	TBD	
						
	# addr = 0x2d74			an_interrupt_isr	Interrupt Register ISR	
	[31:3]	0	r/w	RESERVED		
	2	0	r/w	an_receive_idle_isr_lane	Auto Negotiation Receiver Idle Interrupt	
	1	0	r/w	an_spd_chg_isr_lane	Auto Negotiation Speed Change Interrupt	
	0	0	r/w	an_en_isr_lane	Auto Negotiation Enable Interrupt	
						
	# addr = 0x2d78			an_interrupt_mask	Interrupt Register Mask	
	[31:3]	0	r/w	RESERVED		
	2	0	r/w	an_receive_idle_mask_lane	Auto Negotiation Receiver Idle Interrupt Mask	
	1	0	r/w	an_spd_chg_mask_lane	Auto Negotiation Speed Change Interrupt Mask	
	0	0	r/w	an_en_mask_lane	Auto Negotiation Enable Interrupt Mask	
						
	# addr = 0x2d7c			an_interrupt_clear	Interrupt Register Clear	
	[31:3]	0	r/w	RESERVED		
	2	0	r/w	an_receive_idle_isr_clear_lane	Auto Negotiation Receiver Idle Interrupt Clear	
	1	0	r/w	an_spd_chg_isr_clear_lane	Auto Negotiation Speed Change Interrupt Clear	
	0	0	r/w	an_en_isr_clear_lane	Auto Negotiation Enable Interrupt Clear	
						
	# addr = 0x6000			cal_ctrl1_lane	Calibration Control Lane 1	
	[31:28]	0	r/w	RESERVED		
	27	0	r	cal_done_lane	Calibration Done 	internal
	[26:20]	0	r/w	RESERVED		
	19	0	r	align90_comp_cal_done_lane	Align90 Comparator Calibration Done.	internal
					0: Align90 Comparator Calibration is in progress or has not started. 	
					1: Align90 Comparator Calibration is done. 	
	18	0	r	sq_ofst_cal_done_lane	Squelch Offset Calibration Done.	internal
					0: Squelch offset calibration is in progress or has not started. 	
					1: Squelch offset calibration is done.	
	17	0	r	txdcc_pdiv_cal_done_lane	Tx DCC Post Divider Calibration Done Indicator. 	internal
					0: TX DCC PDIV calibration is in progress or has not started. 	
					1: TX DCC PDIV calibration is done.	
	16	0	r	txdcc_cal_done_lane	Tx DCC Calibration Done Indicator. 	internal
					0: TX DCC calibration is in progress or has not started. 	
					1: TX DCC calibration is done.	
	15	0	r	vdd_cal_done_lane	VDD Calibration Done Indicator. 	internal
					0: VDD calibration is in progress or has not started. 	
					1: VDD calibration is done.	
	14	0	r	rximp_cal_done_lane	Rx Impedance Calibration Done. 	internal
					0: Rx impedance calibration is in progress or has not started. 	
					1: Rx impedance calibration is done.	
	13	0	r	tximp_cal_done_lane	Tx Impedance Calibration Done.	internal
					0: Tx impedance calibration is in progress or has not started. 	
					1: Tx impedance calibration is done.	
	12	0	r	sampler_res_cal_done_lane	Sampler Resolution Calibration Done.	internal
					0: Sampler resolution calibration is in progress or has not started. 	
					1: Sampler resolution calibration is done.	
	11	0	r	sampler_cal_done_lane	Sampler Calibration Done.	internal
					0: Sampler calibration is in progress or has not started. 	
					1: Sampler calibration is done.	
	10	0	r	eom_align_cal_done_lane	Eom Alignment Calibration Done.	internal
					0: EOM alignment calibration is in progress or has not started. 	
					1: EOM alignment calibration is done.	
	9	0	r	rxalign90_cal_done_lane	Rx Align90 Calibration Done.	internal
					0: Rx align90 calibration is in progress or has not started. 	
					1: Rx align90 calibration is done.	
	8	0	r	rx_eom_cal_done_lane	RX EOM Calibration Done.	internal
					0: Rx EOM calibration is in progress or has not started. 	
					1: Rx EOM calibration is done.	
	7	0	r	rxdcc_data_cal_done_lane	Rx DCC Center Calibration Done.	internal
					0: Rx DCC center calibration is in progress or has not started. 	
					1: Rx DCC center calibration is done.	
	6	0	r	rx_clk_cal_done_lane	RX CLK Calibration Done.	internal
					0: Rx CLK calibration is in progress or has not started. 	
					1: Rx CLK calibration is done.	
	5	0	r	txdetect_cal_done_lane	Tx Timing Detect Calibration Done.	internal
					0: Tx timing detect calibration is in progress or has not started. 	
					1: Tx timing detect calibration is done.	
	4	0	r	dll_eom_vdata_cal_done_lane	DLL EOM VDATA Calibration Done.	internal
					0: DLL EOM VDATA calibration is in progress or has not started. 	
					1: DLL EOM VDATA calibration is done.	
	3	0	r	dll_cal_done_lane	DLL Calibration Done.	internal
					0: DLL calibration is in progress or has not started. 	
					1: DLL calibration is done.	
	2	0	r	sq_thresh_cal_done_lane	SQ Threshold Calibration Done.	internal
					0: SQ Threshold calibration is in progress or has not started. 	
					1: SQ Threshold calibration is done.	
	1	0	r	dll_gm_cal_done_lane	DLL Gm Calibration Done.	internal
					0: DLL gm calibration is in progress or has not started. 	
					1: DLL gm calibration is done.	
	0	0	r	dll_comp_cal_done_lane	DLL Comparator Calibration Done.	internal
					0: DLL comparator calibration is in progress or has not started. 	
					1: DLL comparator calibration is done.	
						
	# addr = 0x6004			cal_ctrl2_lane	Calibration Control Lane 2	
	[31:30]	0	r/w	RESERVED		
	29	0	r	txdcc_pdiv_cal_pass_lane	TXDCC Post Divider Calibration Pass Indicator.	internal
	28	0	r	sellv_rxsampler_pass_lane	VDD Calibration Sellv_Rxsampler Pass Indicator.	internal
	27	0	r	sellv_rxeomclk_pass_lane	VDD Calibration Sellv_Rxeomclk Pass Indicator.	internal
	26	0	r	sellv_rxdataclk_pass_lane	VDD Calibration Sellv_Rxdataclk Pass Indicator.	internal
	25	0	r	sellv_rxintp_pass_lane	VDD Calibration Sellv_Rxintp Pass Indicator.	internal
	24	0	r	sellv_txpre_pass_lane	VDD Calibration Sellv_Txpre Pass Indicator.	internal
	23	0	r	sellv_txdata_pass_lane	VDD Calibration Sellv_Txdata Pass Indicator.	internal
	22	0	r	sellv_txclk_pass_lane	VDD Calibration Sellv_Txclk Pass Indicator.	internal
	21	0	r	sq_ofst_cal_pass_lane	Squelch Offset Calibration Pass	internal
	20	0	r	txdcc_cal_pass_lane	Tx DCC Calibration Pass Indicator.	internal
	19	0	r	align90_tracking_pass_lane	Rx Align90 Phaseshifter Tracking Pass Indicator.	internal
	18	0	r	align90_comp_pass_lane	Rx Align90 Comparator Calibration Pass Indicator.	internal
	17	0	r	vdd_cal_pass_lane	VDD Calibration Pass Indicator.	internal
	16	0	r	rximp_cal_pass_lane	Rx Impedance Calibration Pass Indicator.	internal
	15	0	r	tximp_cal_pass_lane	Tx Impedance Calibration Pass Indicator.	internal
	14	0	r	sampler_cal_pass_lane	Sampler Calibration Pass Indicator.	internal
	13	0	r	eom_eomdat_cal_pass_lane	EOM Alignment Data And EOM Clock Phase Calibration Pass Indicator.	internal
	12	0	r	eom_eomedg_fine_cal_pass_lane	EOM Alignment Edge And EOM Clock Phase Fine Calibration Pass Indicator.	internal
	11	0	r	eom_eomedg_coarse_cal_pass_lane	EOM Alignment Edge And EOM Clock Coarse Calibration Pass Indicator.	internal
	10	0	r	eom_dac_cal_pass_lane	EOM Alignment Comparator Offset Calibration Pass Indicator.	internal
	9	0	r	rxalign90_cal_pass_lane	Rx Align90 Calibration Pass Indicator.	internal
	8	0	r	rx_eom_cal_pass_lane	Rx EOM Calibration Pass Indicator.	internal
	7	0	r	rxdcc_data_cal_pass_lane	Rx DCC Center Calibration Pass Indicator.	internal
	6	0	r	rx_clk_cal_pass_lane	Rx CLK Calibration Pass Indicator.	internal
	5	0	r	txdetect_cal_pass_lane	Tx Timing Detect Calibration Pass Indicator.	internal
	4	0	r	dll_eom_vdata_cal_pass_lane	DLL EOM VDATA Calibration Pass Indicator.	internal
	3	0	r	dll_cal_pass_lane	DLL Calibration Pass Indicator.	internal
	2	0	r	sq_thresh_cal_pass_lane	Squelch Threshold Calibration Pass	internal
	1	0	r	dll_gm_cal_pass_lane	DLL Gm Calibration Pass Indicator.	internal
	0	0	r	dll_comp_cal_pass_lane	DLL Comparator Calibration Pass Indicator.	internal
						
	# addr = 0x6008			cal_ctrl3_lane	Calibration Control Lane 3	
	[31:24]	0	r/w	RESERVED		
	23	0	r	rximp_cal_timeout_lane	Rx Impedance Calibration Timeout Indicator.	internal
	22	0	r	tximp_cal_timeout_lane	Tx Impedance Calibration Timeout Indicator.	internal
	21	0	r/w	dll_vdda_tracking_on_lane	DLL VDDA Tracking On.	internal
					0: DLL VDDA tracking off.	
					1: DLL VDDA tracking on.	
	20	0	r/w	txdcc_cal_stop_sel_lane	Tx DCC Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	19	0	r/w	cal_vdd_continuous_mode_en_lane	VDD Calibration Continuous Mode Enable.	internal
					0: VDD calibration continuous mode is disabled.	
					1: VDD calibration continuous mode is enabled. 	
	18	0	r/w	rxdcc_data_cal_stop_sel_lane	Rx DCC Center Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	17	0	r/w	rxdcc_eom_cal_stop_sel_lane	Rx DCC EOM Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	16	0	r/w	rxdcc_dll_cal_stop_sel_lane	Rx DCC DLL Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	[15:8]	8'h0	r	pllcal_on_lane[7:0]	Indicator For PLL Calibration Ongoing For MCU Debug	internal
	[7:0]	8'h0	r	load_cal_on_lane[7:0]	Indicator For Speed Change Ongoing For MCU Debug	internal
						
	# addr = 0x600c			cal_ctrl4_lane	Calibration Control Lane 4	
	[31:24]	8'h0	r	tx_pll_rate_lane[7:0]	Tx PLL Rate For MCU Debug	internal
	[23:16]	8'h0	r	rx_pll_rate_lane[7:0]	Rx PLL Rate For MCU Debug	internal
	[15:8]	8'h3	r/w	sampler_sample_size_lane[7:0]	Sampler Sample Size Option (2^N)	internal
					 0: 2^0	
					 1:  2^1	
					 2:  2^2	
					 3:  2^3	
					 4: 2^4	
					 5: 2^5	
					 6: 2^6	
					All Others : N.A	
	[7:0]	8'h0	r/w	sampler_cal_avg_mode_lane[7:0]	Sampler Cal Result Average Option For Debug.	internal
					0= Average sum of POS values average and NEG  values average.(default:0).	
					1= POS average only.	
					2= NEG average only.	
						
	# addr = 0x6010		`	CAL_SAVE_DATA1_LANE	Calibration Result 1	
	[31:24]	8'h0	r/w	CAL_SQ_THRESH_LANE[7:0]	Squelch Calibration Threshold Result.	
	[23:16]	8'h0	r/w	CAL_SQ_OFFSET_LANE[7:0]	Squelch Calibration Offset Result.	
	[15:8]	8'h0	r/w	CAL_EOM_ALIGN_COMP_OFSTDAC_LANE[7:0]	EOM Alignment Comparator Offset Calibration Result.	
	[7:0]	8'h0	r/w	CAL_DLL_CMP_OFFSET_LANE[7:0]	Rx DLL Comparator Calibration Result.	
						
	# addr = 0x6014			CAL_SAVE_DATA2_LANE	Calibration Result 4	
	[31:24]	8'h37	r/w	cal_tximp_tunep_top_lane[7:0]	Tx Impedance Cal Result For PMOS Side.	internal
	[23:16]	8'h8	r/w	cal_tximp_tunen_top_lane[7:0]	Tx Impedance Cal Result For PMOS Side.	internal
	[15:8]	8'hc	r/w	CAL_RX_IMP_LANE[7:0]	Rx Impedance Calibration Result.	
	[7:0]	8'h0	r/w	CAL_ALIGN90_CMP_OFFSET_LANE[7:0]	ALIGN90 Calibration Compartor Offset Result.	
						
	# addr = 0x6018			CAL_SAVE_DATA3_LANE	Calibration Result 5	
	[31:24]	8'h37	r/w	cal_tximp_tunep_bot_lane[7:0]	Tx Impedance Cal Result For PMOS Side.	internal
	[23:16]	8'h8	r/w	cal_tximp_tunen_bot_lane[7:0]	Tx Impedance Cal Result For NMOS Side.	internal
	[15:8]	8'h37	r/w	cal_tximp_tunep_mid_lane[7:0]	Tx Impedance Cal Result For NMOS Side.	internal
	[7:0]	8'h8	r/w	cal_tximp_tunen_mid_lane[7:0]	Tx Impedance Cal Result For NMOS Side.	internal
						
	# addr = 0x601c			CAL_SAVE_DATA4_LANE	Calibration Result 6	
	[31:24]	8'h0	r/w	CAL_OFST_D_TOP_O_LANE[7:0]	Sampler Cal Result For Odd Top Data Sampler.	
	[23:16]	8'h0	r/w	CAL_OFST_D_BOT_E_LANE[7:0]	Sampler Cal Result For Even Bottom Data Sampler.	
	[15:8]	8'h0	r/w	CAL_OFST_D_MID_E_LANE[7:0]	Sampler Cal Result For Even Middle Data Sampler.	
	[7:0]	8'h0	r/w	CAL_OFST_D_TOP_E_LANE[7:0]	Sampler Cal Result For Even Top Data Sampler.	
						
	# addr = 0x6020			CAL_SAVE_DATA5_LANE	Calibration Result 7	
	[31:24]	8'h0	r/w	CAL_OFST_S_MID_E_LANE[7:0]	Sampler Cal Result For Even Middle Slicer Sampler.	
	[23:16]	8'h0	r/w	CAL_OFST_S_TOP_E_LANE[7:0]	Sampler Cal Result For Even Top Slicer Sampler.	
	[15:8]	8'h0	r/w	CAL_OFST_D_BOT_O_LANE[7:0]	Sampler Cal Result For Odd Bottom Data Sampler.	
	[7:0]	8'h0	r/w	CAL_OFST_D_MID_O_LANE[7:0]	Sampler Cal Result For Odd Middle Data Sampler.	
						
	# addr = 0x6024			CAL_SAVE_DATA6_LANE	Calibration Result 8	
	[31:24]	8'h0	r/w	CAL_OFST_S_BOT_O_LANE[7:0]	Sampler Cal Result For Odd Bottom Slicer Sampler.	
	[23:16]	8'h0	r/w	CAL_OFST_S_MID_O_LANE[7:0]	Sampler Cal Result For Odd Middle Slicer Sampler.	
	[15:8]	8'h0	r/w	CAL_OFST_S_TOP_O_LANE[7:0]	Sampler Cal Result For  Odd Top Slicer Sampler.	
	[7:0]	8'h0	r/w	CAL_OFST_S_BOT_E_LANE[7:0]	Sampler Cal Result For Even Bottom Slicer Sampler.	
						
	# addr = 0x6028			CAL_SAVE_DATA7_LANE	Calibration Result 9	
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r/w	CAL_SAMPLER_RES_LANE[7:0]	Sampler Resolution Result.	
	[15:8]	8'h0	r/w	CAL_OFST_EDGE_O_LANE[7:0]	Sampler Cal Result For Odd Edge Sampler.	
	[7:0]	8'h0	r/w	CAL_OFST_EDGE_E_LANE[7:0]	Sampler Cal Result For Even Edge Sampler.	
						
	# addr = 0x602c			trx_train_if_timers1_lane		
	[31:24]	8'h03	r/w	tx_train_status_det_timer_lane[7:0]	Status Detection Maximum Time.	internal
					Unit is 0.5ms, use (n+1)/2 ms.	
	[23:0]	0	r/w	RESERVED		
						
	# addr = 0x6030			trx_train_if_timers_enable_lane		
	31	1'b1	r/w	tx_train_status_det_timer_enable_lane	Tx Train Status Detection Timeout Enable.	internal
	30	1'b1	r/w	RX_TRAIN_TIMER_ENABLE_LANE	Rx Train Timeout Enable.	
	29	1'b1	r/w	TX_TRAIN_TIMER_ENABLE_LANE	Tx Train Timeout Enable.	
	28	1'b1	r/w	TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE	Tx Train Frame Detection Timeout Enable.	
	27	1'b0	r/w	frame_lock_sel_timeout_lane	Frame Lock Select Timeout Signals.	internal
					0: Use internal generated frame lock signal to start TRx train frame detection timers.	
					1: Use PIN_Tx_TRAIN_ENABLE as frame_lock to start TRx train frame detection timers.	
	26	0	r	tx_train_status_det_timeout_int_lane	Tx Train Status Detect Timeout Out Indicator From MCU	internal
	[25:0]	0	r/w	RESERVED		
						
	# addr = 0x6034			dfe_control_0		
	[31:24]	8'h0	r/w	dfe_dbg_step_mode_lane[7:0]	DFE Debug Step By Step Mode Enable	internal
	[23:16]	8'h0	r/w	dfe_force_zero_lane[7:0]	Firmware Use Only.	internal
	[15:0]	16'h0	r/w	dfe_adapt_lp_num_load1_lane[15:0]	DFE Adapt Loop Number Load Value1 During Training (Value+1).	internal
						
	# addr = 0x6038			dfe_control_1		
	[31:24]	8'hc	r/w	phase_adapt_temp_thr_lane[7:0]	Phase Adapt  Temperature Enable Threshold (5 Degree = 12 Code)	internal
	23	1'b0	r/w	rx_train_only_dfe_lane	Run Rx Train Only DFE Mode For Debug	internal
	22	1'h0	r/w	sq_auto_train_lane	SQ Auto TxTrain Enable	internal
	21	1'h0	r/w	phase_adapt_temp_auto_en_lane	Phase Adapt Auto Eanble By Phase Adapt Temperature Threshold(phase_adapt_temp_thr)	internal
	20	1'h0	r	phase_adapt_sat_detect_lane	Detected F0/F1 Saturation During Phase Adapt	internal
	19	1'h0	r/w	RESERVED		
	18	1'h0	r/w	RESERVED		
	[17:16]	2'h0	r/w	RESERVED		
	[15:8]	8'h0	r/w	ESM_VOLTAGE_LANE[7:0]	Eye Shape Monitor Voltage Value (0 ~ 255)	
	7	1'b0	r	dfe_cal_done_lane	DFE Adaptation Calculation Done Indicator From MCU	internal
	6	1'b0	r/w	RESERVED		
	5	1'b0	r/w	RESERVED		
	4	1'b0	r/w	EOM_DFE_CALL_LANE	DFE Call Enable For Eye Shape Monitor	
	3	1'b0	r/w	EOM_READY_LANE	Eye Monitor Drawing Ready 	
	2	1'b0	r/w	RESERVED		
	[1:0]	2'h0	r/w	RESERVED		
						
	# addr = 0x6040			dfe_control_2		
	[31:16]	16'h0	r/w	RESERVED		
	[15:8]	8'h0	r/w	adapted_phase_offset_data_lane[7:0]	Adapted Phase Offset Data.	internal
	[7:0]	8'h0	r/w	dfe_dbg_step_lane[7:0]	DFE Debug Step By Step	internal
						
	# addr = 0x6044			dfe_control_3		
	[31:24]	8'h0	r/w	opt_phase_offset_normal_lane[7:0]	Optinum Phase Offset Data In Normal Mode.	internal
	[23:16]	8'h0	r/w	cal_phase_lane[7:0]	Align90_Ref Calibration Save For Current PLL Rate.	internal
	[15:8]	8'h0	r/w	cal_eom_dpher_lane[7:0]	EOM Align Calibration Save For Current PLL Rate.	internal
	7	1'h0	r/w	train_use_s_lane	Enable Train Use Slice Clock Path.	internal
	6	1'h0	r/w	train_use_d_lane	Enable Train Use Data Clock Path.	internal
	[5:4]	2'h0	r/w	train_ph_control_mode_lane[1:0]	Train Phase Control Mode.	internal
	3	1'h1	r/w	TX_TRAIN_P2P_HOLD_LANE	TX Train Peak To Peak Hold Enable	
	[2:1]	0	r/w	RESERVED		
	0	1'h0	r/w	final_gain_adjust_en_lane	Enable Final Gain Adjust	internal
						
	# addr = 0x6048			dfe_control_4		
	[31:24]	8'h0	r/w	train_f0b_lane[7:0]	Train F0b	internal
	[23:16]	8'h0	r/w	train_f0a_max_lane[7:0]	Tran_F0a Max.	internal
	[15:8]	8'h0	r/w	train_f0a_lane[7:0]	Train F0a.	internal
	[7:0]	8'h0	r/w	train_f0d_lane[7:0]	Train F0d.	internal
						
	# addr = 0x604c			dfe_control_5		
	31	1'b1	r/w	FAST_DFE_TIMER_EN_LANE	Fast DFE Timer Enable.	
	30	1'b1	r/w	EYE_CHECK_BYPASS_LANE	Eye Check Bypass Enable.	
	[29:24]	6'h3f	r/w	thre_excellent_lane[5:0]	DFE Level Check Threshold For Excellent.	internal
	23	1'b0	r/w	maxeo_adapt_normal_mode_en_lane	Enable MAXEO Mode DFE Algorithm In Normal Mode After RxTrain	internal
	22	1'h0	r/w	pattern_protect_en_lane	Enable Pattern Protection	internal
	21	1'h0	r	eom_phase_ui_align_failed_lane	Debug For During Phase Adapt	internal
	20	1'h0	r/w	RESERVED		
	19	1'h0	r/w	phase_adapt_ui_align_skip_lane	UI Align Skip Enable During Phase Adapt	internal
	[18:16]	3'h1	r/w	thre_poor_lane[2:0]	DFE Level Check Threshold For Poor.	internal
	15	1'b1	r/w	CDRPHASE_OPT_EN_LANE	CDR Phase OPT Enable.	
	14	1'b1	r/w	saturate_disable_lane	DFE Saturate Disable.	internal
	13	1'b1	r/w	edge_sampler_normal_en_lane	1=Enable Edge Sampler Update Normal Mode	internal
	[12:8]	5'h2	r/w	THRE_GOOD_LANE[4:0]	DFE Level Check Threshold For Good.	
	7	1'h0	r/w	f1_align_skip_lane	EOM F1 Aligment Skip	internal
	6	1'b0	r/w	phase_adapt_mode_lane	1=Enable Eye Height Phase Adapt Mode, 0=Enable Eye Width Phase Adapt Mode	internal
	5	1'b0	r/w	phase_adapt_enable_lane	1=Enable Phase Adapt	internal
	4	1'b0	r/w	dfe_adapt_normal_soft_cont_en_lane	1=Enable Software Contious Mode 	internal
	3	1'b0	r/w	dfe_adapt_normal_force_skip_lane	1=Disable DFE Adaptation During Normal Mode	internal
	2	1'b0	r/w	TX_NO_INIT_LANE	No TX Init During TxTrain	
	1	1'b0	r/w	RX_NO_INIT_LANE	No RX Init During RxTrain	
	0	1'b0	r/w	cdr_phase_opt_first_en_lane	Enable Phase Train First	internal
						
	# addr = 0x6050			train_control_0		
	[31:24]	8'h0	r/w	midpoint_large_thres_k_lane[7:0]	MIDPOINT_LARGE_THRES_K	internal
	[23:16]	8'h0	r/w	midpoint_large_thres_c_lane[7:0]	MIDPOINT_LARGE_THRES_C	internal
	[15:8]	8'h0	r/w	midpoint_small_thres_k_lane[7:0]	MIDPOINT_SMALL_THRES_K	internal
	[7:0]	8'h0	r/w	midpoint_small_thres_c_lane[7:0]	MIDPOINT_SMALL_THRES_C	internal
						
	# addr = 0x6054			train_control_1		
	[31:24]	8'h0	r/w	sumf_boost_target_k_lane[7:0]	SUMF_BOOST_TARGET_K	internal
	[23:16]	8'h0	r/w	sumf_boost_target_c_lane[7:0]	SUMF_BOOST_TARGET_C	internal
	[15:8]	8'h0	r/w	midpoint_phase_os_lane[7:0]	MIDPOINT_PHASE_OS	internal
	[7:0]	8'h0	r/w	ini_phase_offset_lane[7:0]	Initial Phase Offset	internal
						
	# addr = 0x6058			train_control_2		
	[31:28]	4'h0	r/w	rx_rxffe_r_ini_lane[3:0]	RX_RXFFE_R_INI	internal
	[27:24]	4'h0	r/w	rxffe_r_gain_train_lane[3:0]	RXFFE_R_GAIN_TRAIN	internal
	23	1'h0	r/w	TX_ADAPT_G0_EN_LANE	1-Enable TX FFE Adapt G0	
	22	1'h0	r/w	TX_ADAPT_GN1_EN_LANE	1-Enable TX FFE Adapt GN1	
	21	1'h0	r/w	TX_ADAPT_G1_EN_LANE	1-Enable TX FFE Adapt G1	
	20	1'h0	r/w	TX_ADAPT_GN2_EN_LANE	1-Enable TX FFE Adapt GN2	
	19	1'h0	r/w	tx_train_alg_sel_lane	TX Train Algorithm Select	internal
					0: Use Direction-based Tx-FFE Train	
					1: Old Train Algorithm	
	18	1'h0	r/w	ESM_EN_LANE	1-Enable EOM, 0-Exit EOM Drawing	
	17	1'h0	r	tx_train_frame_lock_det_fail_int_lane	TX Train Frame Lock Detect Fail Indicator From MCU For Ethernet Mode	internal
	16	1'b0	r/w	ESM_PATH_SEL_LANE	1-Select EOM Slice Path, 0-Select EOM Data Path	
	15	1'b1	r	tx_train_fail_int_lane	TX Train Fail Indicator From MCU	internal
	14	1'b1	r	tx_train_complete_int_lane	TX Train Complete Indicator From MCU	internal
	[13:10]	4'h0	r/w	ESM_DFE_ADAPT_SPLR_EN_LANE[3:0]	DFE Adapt Sampler Enable During EOM Drawing	
					Bit n for sampler n, n=0,1,2,3	
	[9:0]	10'h0	r/w	RESERVED		
						
	# addr = 0x605c			rpta_config_0		
	[31:24]	8'h0	r/w	eom_clk_offset_2c_lane[7:0]	EOM Adapt Initial Offset For Debug	internal
	[23:16]	8'h0	r/w	eom_adapt_step_size_lane[7:0]	EOM Adapt Step Size For EOM Clock Alignment	internal
	[15:0]	16'h0	r/w	eom_conv_num_lane[15:0]	Number Of EOM Converge 	internal
						
	# addr = 0x6060			rpta_config_1		
	[31:24]	8'h0	r/w	ph_conv_num_lane[7:0] 	Number Of Data Clock Phase Converge	internal
	[23:16]	8'h0	r/w	ph_adapt_step_size_lane[7:0] 	Data Path Adapt Step Size	internal
	[15:8]	8'h0	r/w	f0d_thre_lane[7:0]	F0d Threshold For Data Path Adapt	internal
	[7:0]	8'h0	r/w	data_clk_offset_2c_lane[7:0]	Data Path Adapt Initial Offset For Debug	internal
						
	# addr = 0x6064			dll_cal	DLL Calibration	
	[31:24]	0	r/w	fn1_thre_lane[7:0]	TxTrain Fn1 Threshold. 2's Complement	internal
	[23:16]	0	r/w	fn2_thre_lane[7:0]	TxTrain Fn2 Threshold. 2's Complement	internal
	[15:8]	8'h0	r/w	temp_workaround_dfe_lane[7:0]	Temperature work arroud.	internal
	[7:0]	8'h0	r/w	temp_workaround_ph_lane[7:0]	Temperature work arroud.	internal
						
	# addr = 0x6068			cli_arg	CLI Argument	
	[31:16]	16'h0	r/w	cli_return_lane[15:0]	CLI Return Value For Test	internal
	[15:11]	5'h0	r/w	RESERVED		
	10	0	r/w	force_cds_state_lane	CDR DFE SCHEME State Force Control For Test (0=Train, 1=Normal)	internal
	9	0	r/w	force_cds_ctrl_en_lane	CDR DFE SCHEME Step Force Control Enable For Test	internal
	8	0	r/w	cli_start_lane	CLI Start For Test	internal
	[7:0]	8'h0	r/w	cli_cmd_lane[7:0]	CLI Command For Test	internal
						
	# addr = 0x606c			cli_reg1	Command Line Interface	
	[31:0]	32'h0	r/w	cli_args_lane[31:0]	CLI Command Argument	internal
						
	# addr = 0x6070			mcu_command0_lane	Lane MCU Command Register 0	
	[31:0]	32'h0	r/w	mcu_command0_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x6074			cal_status_read	Calibration Status	
	[31:10]	22'h0	r/w	RESERVED		
	9	0	r	plldcc_cal_pass_lane	PLL DCC Calibration Pass Indicator.	internal
	8	0	r	process_cal_pass_lane	Process Calibration Pass Indicator.	internal
	7	0	r	pll_amp_cal_pass_lane	PLL Amplitude Calibration Pass Indicator.  	internal
	6	0	r	pll_temp_cal_pass_lane	PLL Temperature Calibration Pass Indicator.	internal
	5	0	r	pll_cal_pass_lane	PLL Calibration Pass Indicator.	internal
	4	0	r	process_cal_done_lane	Process Calibration Done.	internal
					0: Process calibration is in progress or has not started. 	
					1: Process calibration is done.	
	3	0	r	pll_amp_cal_done_lane	PLL Amplitude Calibration Done Indicator. 	internal
					0: PLL amplitude calibration is in progress or has not started. 	
					1: PLL amplitude calibration is done.	
	2	0	r	pll_temp_cal_done_lane	PLL Temperature Calibration Done.	internal
					0: PLL temperature calibration is in progress or has not started. 	
					1: PLL temperature calibration is done.	
	1	0	r	pll_cal_done_lane	PLL Calibration Done.	internal
					0: PLL calibration is in progress or has not started. 	
					1: PLL calibration is done.	
	0	0	r	plldcc_cal_done_lane	PLL DCC Calibration Done.	internal
					0: PLL DCC calibration is in progress or has not started. 	
					1: PLL DCC calibration is done.	
						
	# addr = 0x6078			esm_reg0	ESM Register 0	
	[31:27]	5'h0	r/w	esm_phase_reserved_lane[4:0]	Eye Shape Monitor Phase Value Reserved	internal
	[26:16]	11'h0	r/w	ESM_PHASE_LANE[10:0]	Eye Shape Monitor Phase Value (-1024 ~ +1023)	
	[15:0]	16'h0	r/w	esm_lpnum_lane[15:0]	Eye Shape Monitor Loop Number	internal
					[15:8] Adaption loop number	
					[7:0] Polarity loop number	
						
	# addr = 0x607c			train_control_3		
	[31:24]	0	r/w	RESERVED		
	[23:16]	8'h0	r/w	train_f0x_lane[7:0]	Train f0x.	internal
	[15:8]	8'h0	r/w	train_f2_lane[7:0]	Train f2.	internal
	[7:0]	8'h0	r/w	train_f1_lane[7:0]	Train f1.	internal
						
	# addr = 0x6080			train_control_4		
	[31:24]	8'h0	r/w	train_f5_lane[7:0]	Train f5.	internal
	[23:16]	8'h0	r/w	train_f6_lane[7:0]	Train f6.	internal
	[15:8]	8'h0	r/w	train_f7_lane[7:0]	Train f7.	internal
	[7:0]	8'h0	r/w	train_fn1_lane[7:0]	Train fn1.	internal
						
	# addr = 0x6084			train_control_5		
	[31:24]	8'h0	r/w	gn1_index_lane[7:0]	Gn1 index.	internal
	[23:16]	8'h0	r/w	g1_index_lane[7:0]	G1 index.	internal
	[15:8]	8'h0	r/w	g0_index_lane[7:0]	G0 index.	internal
	[7:4]	4'h0	r/w	RESERVED		
	3	1'h0	r/w	eye_check_pass_lane	Eye check pass.	internal
	2	1'h0	r/w	tx_reset_lane	Tx reset.	internal
	1	1'h0	r/w	train_pass_lane	Train pass.	internal
	0	1'h0	r/w	train_done_lane	Train done.	internal
						
	# addr = 0x6088			train_control_6		
	[31:24]	8'h0	r/w	train_fn2_lane[7:0]	Train fn2.	internal
	[23:16]	8'h0	r/w	train_f3_lane[7:0]	Train f3.	internal
	[15:8]	8'h0	r/w	train_f4_lane[7:0]	Train f4.	internal
	[7:0]	8'h0	r/w	gn2_index_lane[7:0]	Gn2 index.	internal
						
	# addr = 0x608c			train_control_7		
	[31:16]	16'h0	r/w	RESERVED		
	[15:0]	16'h0	r/w	train_boost_lane[15:0]	Train boost.	internal
						
	# addr = 0x6090			align90ee_control_0	Align90 EE Register 0	
	[31:16]	16'h400	r/w	align90ee_acc_thresh_lane[15:0]	Align90 EE Accumulator Threshold	internal
	15	0	r/w	align90ee_adapt_bypass_lane	Align90 EE Adaptation Bypass, Use align90ee_ref_default_lane	internal
	14	0	r/w	align90ee_adapt_freeze_lane	Align90 EE Adaptation Freeze, use the last updated value	internal
	[13:0]	14'h0	r/w	RESERVED		
						
	# addr = 0x6094			align90ee_control_1	Align90 EE Register 1	
	[31:24]	8'h08	r/w	align90ee_con_pat_window_lane[7:0]	Align90 EE Converge Pattern Window Size	internal
	[23:16]	8'h7e	r/w	align90ee_ref_default_lane[7:0]	Align90 EE Reference Default value	internal
	[15:8]	8'h88	r/w	align90ee_ref_max_lane[7:0]	Align90 EE Reference Max value	internal
	[7:0]	8'h74	r/w	align90ee_ref_min_lane[7:0]	Align90 EE Reference Min value	internal
						
	# addr = 0x6098			test_control_1	test EE Register 1	
	[31:24]	8'h08	r/w	test1_lane[7:0]	Align90 1	internal
	[23:16]	8'h7e	r/w	test2_lane[7:0]	Align90 2	internal
	[15:8]	8'h88	r/w	test3_lane[7:0]	Align90 3	internal
	[7:0]	8'h74	r/w	test4_lane[7:0]	Align90 4	internal
						
	# addr = 0x609c			train_control_8		
	[31:17]	15'h0	r/w	RESERVED		internal
	16	0	r/w	uart_en_lane	UART Enable 	internal
	[15:0]	16'h3e8	r/w	pt_out_time_train_comp_lane[15:0]	Pattern Output Time After Tx_Train_Enable Become Low In Ethernet Mode (Default: 100usec qith MCU_CLK=400MHz)	internal
					pt_out_time_train_comp_lane = 65535 - (33*N). N: desired uSec.	
					For example, if the time is 100usec, 65535 - (33*100) = 62235	
						
	# addr = 0x60a0			dfe_power_saving		
	31	0	r	dfe_power_saving_dfe_off_flag	DFE off flag	internal
	30	0	r	dfe_power_saving_temp_changed_flag	Flag: Temperature change delta reached	internal
	[29:24]	6'h00	r/w	dfe_power_saving_temp_delta[29:24]	Temperature change delta, when reached turn on DFE continuous mode	internal
	[23:16]	8'h00	r	dfe_power_saving_temp_previous[23:16]	Previous Temperature	internal
	[15:8]	8'h00	r/w	dfe_power_saving_clkoff_time[15:8]	DFE power saving clk off time, power saving mode is disabled when = 0	internal
	[7:0]	8'hff	r/w	dfe_power_saving_temp_dfe_on_time[7:0]	DFE continuous mode on time when temperature delta reaches	internal
						
	# addr = 0x60a4			esm_reg1	ESM Register 1	
	[31:16]	16'h0	r/w	esm_debug_lane[15:0]	Eye Shape Monitor Debug	internal
	[15:0]	16'h0	r/w	esm_estimated_width_lane[15:0]	Eye Shape Monitor Estimated Width After UI Alignment (Phase Value)	internal
						
	# addr = 0x60a8			train_debug_0		
	[31:24]	8'h0	r/w	train_debug3_lane[7:0]	Train Debug Register 3	internal
	[23:16]	8'h0	r/w	train_debug2_lane[7:0]	Train Debug Register 2	internal
	[15:8]	8'h0	r/w	train_debug1_lane[7:0]	Train Debug Register 1	internal
	[7:0]	8'h0	r/w	train_debug0_lane[7:0]	Train Debug Register 0	internal
						
	# addr = 0x60ac			train_debug_1		
	[31:24]	8'h0	r/w	train_debug7_lane[7:0]	Train Debug Register 7	internal
	[23:16]	8'h0	r/w	train_debug6_lane[7:0]	Train Debug Register 6	internal
	[15:8]	8'h0	r/w	train_debug5_lane[7:0]	Train Debug Register 5	internal
	[7:0]	8'h0	r/w	train_debug4_lane[7:0]	Train Debug Register 4	internal
						
	# addr = 0x60b0			train_debug_2		
	[31:24]	8'h0	r/w	train_debugb_lane[7:0]	Train Debug Register 11	internal
	[23:16]	8'h0	r/w	train_debuga_lane[7:0]	Train Debug Register 10	internal
	[15:8]	8'h0	r/w	train_debug9_lane[7:0]	Train Debug Register 9	internal
	[7:0]	8'h0	r/w	train_debug8_lane[7:0]	Train Debug Register 8	internal
						
	# addr = 0x60b4			train_debug_3		
	[31:24]	8'h0	r/w	train_debugf_lane[7:0]	Train Debug Register 15	internal
	[23:16]	8'h0	r/w	train_debuge_lane[7:0]	Train Debug Register 14	internal
	[15:8]	8'h0	r/w	train_debugd_lane[7:0]	Train Debug Register 13	internal
	[7:0]	8'h0	r/w	train_debugc_lane[7:0]	Train Debug Register 12	internal
						
	# addr = 0x60b8			ctle_debug_0		
	[31:24]	8'h0	r/w	ctle_debug3_lane[7:0]	CTLE Debug Register 3	internal
	[23:16]	8'h0	r/w	ctle_debug2_lane[7:0]	CTLE Debug Register 2	internal
	[15:8]	8'h0	r/w	ctle_debug1_lane[7:0]	CTLE Debug Register 1	internal
	[7:0]	8'h0	r/w	ctle_debug0_lane[7:0]	CTLE Debug Register 0	internal
						
	# addr = 0x60bc			phase_debug_0		
	[31:24]	8'h0	r/w	phase_debug3_lane[7:0]	Phase Debug Register 3	internal
	[23:16]	8'h0	r/w	phase_debug2_lane[7:0]	Phase Debug Register 2	internal
	[15:8]	8'h0	r/w	phase_debug1_lane[7:0]	Phase Debug Register 1	internal
	[7:0]	8'h0	r/w	phase_debug0_lane[7:0]	Phase Debug Register 0	internal
						
	# addr = 0x60c0			calibration_debug_0		
	[31:24]	8'h0	r/w	calibration_debug3_lane[7:0]	Calibration Debug Register 3	internal
	[23:16]	8'h0	r/w	calibration_debug2_lane[7:0]	Calibration Debug Register 2	internal
	[15:8]	8'h0	r/w	calibration_debug1_lane[7:0]	Calibration Debug Register 1	internal
	[7:0]	8'h0	r/w	calibration_debug0_lane[7:0]	Calibration Debug Register 0	internal
						
	# addr = 0x60c4			speed_change_debug_0		
	[31:24]	8'h0	r/w	speed_change_debug3_lane[7:0]	Speed Change Debug Register 3	internal
	[23:16]	8'h0	r/w	speed_change_debug2_lane[7:0]	Speed Change Debug Register 2	internal
	[15:8]	8'h0	r/w	speed_change_debug1_lane[7:0]	Speed Change Debug Register 1	internal
	[7:0]	8'h0	r/w	speed_change_debug0_lane[7:0]	Speed Change Debug Register 0	internal
						
	# addr = 0x60c8			eom_debug_0		
	[31:24]	8'h0	r/w	eom_debug3_lane[7:0]	EOM Debug Register 3	internal
	[23:16]	8'h0	r/w	eom_debug2_lane[7:0]	EOM Debug Register 2	internal
	[15:8]	8'h0	r/w	eom_debug1_lane[7:0]	EOM Debug Register 1	internal
	[7:0]	8'h0	r/w	eom_debug0_lane[7:0]	EOM Debug Register 0	internal
						
	# addr = 0x60cc			interrupt_debug_0		
	[31:24]	8'h0	r/w	interrupt_debug3_lane[7:0]	Interrupt Debug Register 3	internal
	[23:16]	8'h0	r/w	interrupt_debug2_lane[7:0]	Interrupt Debug Register 2	internal
	[15:8]	8'h0	r/w	interrupt_debug1_lane[7:0]	Interrupt Debug Register 1	internal
	[7:0]	8'h0	r/w	interrupt_debug0_lane[7:0]	Interrupt Debug Register 0	internal
						
	# addr = 0x60d0			cli_debug_0		
	[31:24]	8'h0	r/w	cli_debug3_lane[7:0]	CLI Debug Register 3	internal
	[23:16]	8'h0	r/w	cli_debug2_lane[7:0]	CLI Debug Register 2	internal
	[15:8]	8'h0	r/w	cli_debug1_lane[7:0]	CLI Debug Register 1	internal
	[7:0]	8'h0	r/w	cli_debug0_lane[7:0]	CLI Debug Register 0	internal
						
	# addr = 0x60d4			prbs_debug_0		
	[31:24]	8'h0	r/w	prbs_debug3_lane[7:0]	PRBS Debug Register 3	internal
	[23:16]	8'h0	r/w	prbs_debug2_lane[7:0]	PRBS Debug Register 2	internal
	[15:8]	8'h0	r/w	prbs_debug1_lane[7:0]	PRBS Debug Register 1	internal
	[7:0]	8'h0	r/w	prbs_debug0_lane[7:0]	PRBS Debug Register 0	internal
						
	# addr = 0x60d8			mcu_reserved_0		
	[31:24]	8'h0	r/w	mcu_reservedx03_lane[7:0]	MCU Reserved Register 3	internal
	[23:16]	8'h0	r/w	mcu_reservedx02_lane[7:0]	MCU Reserved Register 2	internal
	[15:8]	8'h0	r/w	mcu_reservedx01_lane[7:0]	MCU Reserved Register 1	internal
	[7:0]	8'h0	r/w	mcu_reservedx00_lane[7:0]	MCU Reserved Register 0	internal
						
	# addr = 0x60dc			mcu_reserved_1		
	[31:24]	8'h0	r/w	mcu_reservedx07_lane[7:0]	MCU Reserved Register 7	internal
	[23:16]	8'h0	r/w	mcu_reservedx06_lane[7:0]	MCU Reserved Register 6	internal
	[15:8]	8'h0	r/w	mcu_reservedx05_lane[7:0]	MCU Reserved Register 5	internal
	[7:0]	8'h0	r/w	mcu_reservedx04_lane[7:0]	MCU Reserved Register 4	internal
						
	# addr = 0x60e0			mcu_reserved_2		
	[31:24]	8'h0	r/w	mcu_reservedx0b_lane[7:0]	MCU Reserved Register 11	internal
	[23:16]	8'h0	r/w	mcu_reservedx0a_lane[7:0]	MCU Reserved Register 10	internal
	[15:8]	8'h0	r/w	mcu_reservedx09_lane[7:0]	MCU Reserved Register 9	internal
	[7:0]	8'h0	r/w	mcu_reservedx08_lane[7:0]	MCU Reserved Register 8	internal
						
	# addr = 0x60e4			mcu_reserved_3		
	[31:24]	8'h0	r/w	mcu_reservedx0f_lane[7:0]	MCU Reserved Register 15	internal
	[23:16]	8'h0	r/w	mcu_reservedx0e_lane[7:0]	MCU Reserved Register 14	internal
	[15:8]	8'h0	r/w	mcu_reservedx0d_lane[7:0]	MCU Reserved Register 13	internal
	[7:0]	8'h0	r/w	mcu_reservedx0c_lane[7:0]	MCU Reserved Register 12	internal
						
	# addr = 0x60e8			mcu_reserved_4		
	[31:24]	8'h0	r/w	mcu_reservedx13_lane[7:0]	MCU Reserved Register 19	internal
	[23:16]	8'h0	r/w	mcu_reservedx12_lane[7:0]	MCU Reserved Register 18	internal
	[15:8]	8'h0	r/w	mcu_reservedx11_lane[7:0]	MCU Reserved Register 17	internal
	[7:0]	8'h0	r/w	mcu_reservedx10_lane[7:0]	MCU Reserved Register 16	internal
						
	# addr = 0x60ec			mcu_reserved_5		
	[31:24]	8'h0	r/w	mcu_reservedx17_lane[7:0]	MCU Reserved Register 23	internal
	[23:16]	8'h0	r/w	mcu_reservedx16_lane[7:0]	MCU Reserved Register 22	internal
	[15:8]	8'h0	r/w	mcu_reservedx15_lane[7:0]	MCU Reserved Register 21	internal
	[7:0]	8'h0	r/w	mcu_reservedx14_lane[7:0]	MCU Reserved Register 20	internal
						
	# addr = 0x60f0			mcu_reserved_6		
	[31:24]	8'h0	r/w	mcu_reservedx1b_lane[7:0]	MCU Reserved Register 27	internal
	[23:16]	8'h0	r/w	mcu_reservedx1a_lane[7:0]	MCU Reserved Register 26	internal
	[15:8]	8'h0	r/w	mcu_reservedx19_lane[7:0]	MCU Reserved Register 25	internal
	[7:0]	8'h0	r/w	mcu_reservedx18_lane[7:0]	MCU Reserved Register 24	internal
						
	# addr = 0x60f4			mcu_reserved_7		
	[31:24]	8'h0	r/w	mcu_reservedx1f_lane[7:0]	MCU Reserved Register 31	internal
	[23:16]	8'h0	r/w	mcu_reservedx1e_lane[7:0]	MCU Reserved Register 30	internal
	[15:8]	8'h0	r/w	mcu_reservedx1d_lane[7:0]	MCU Reserved Register 29	internal
	[7:0]	8'h0	r/w	mcu_reservedx1c_lane[7:0]	MCU Reserved Register 28	internal
						
	# addr = 0x60f8			mcu_reserved_8		
	[31:24]	8'h0	r/w	mcu_reservedx23_lane[7:0]	MCU Reserved Register 35	internal
	[23:16]	8'h0	r/w	mcu_reservedx22_lane[7:0]	MCU Reserved Register 34	internal
	[15:8]	8'h0	r/w	mcu_reservedx21_lane[7:0]	MCU Reserved Register 33	internal
	[7:0]	8'h0	r/w	mcu_reservedx20_lane[7:0]	MCU Reserved Register 32	internal
						
	# addr = 0x60fc			end_xdat_lane		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'haa	r/w	end_xdat_lane[7:0]	End Of XDATA Lane For Firmware Only	internal
						
	#addr=0x6100			cds_read_reg0_p1	DFE TAP 2'S COMPLIMENT READ BACK REG0 Path1	
	[31:24]	8'h0	r	cds_dc_s_bot_p1_lane[7:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap DC In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_d_top_p1_lane[7:0]	DFE Read Back For Data Top Path1 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_dc_d_mid_p1_lane[7:0]	DFE Read Back For Data Mid Path1 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_dc_d_bot_p1_lane[7:0]	DFE Read Back For Data Bot Path1 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x6104			cds_read_reg1_p1	DFE TAP 2'S COMPLIMENT READ BACK REG1 Path1	
	[31:24]	8'h0	r	cds_vref_bot_p1_lane[7:0]	DFE Read Back For Bot Path1 Sampler Tap VREF In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_e_p1_lane[7:0]	DFE Read Back For Edge Path1 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_dc_s_top_p1_lane[7:0]	DFE Read Back For Slicer Top Path1 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_dc_s_mid_p1_lane[7:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x6108			cds_read_reg2_p1	DFE TAP 2'S COMPLIMENT READ BACK REG2 Path1	
	[31:24]	8'h0	r	cds_f0_d_mid_p1_lane[7:0]	DFE Read Back For Data Mid Path1 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f0_d_bot_p1_lane[7:0]	DFE Read Back For Data Bot Path1 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_vref_top_p1_lane[7:0]	DFE Read Back For Top Path1 Sampler Tap VREF In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_vref_mid_p1_lane[7:0]	DFE Read Back For Mid Path1 Sampler Tap VREF In 2's Complement Format	internal
						
	#addr=0x610c			cds_read_reg3_p1	DFE TAP 2'S COMPLIMENT READ BACK REG3 Path1	
	[31:24]	8'h0	r	cds_f0_s_top_p1_lane[7:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f0_s_mid_p1_lane[7:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f0_s_bot_p1_lane[7:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F0 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f0_d_top_p1_lane[7:0]	DFE Read Back For Data Top Path1 Sampler Tap F0 In 2's Complement Format	internal
						
	#addr=0x6110			cds_read_reg4_p1	DFE TAP 2'S COMPLIMENT READ BACK REG4 Path1	
	[31:24]	8'h0	r	cds_f2_s_bot_p1_lane[7:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F2 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f2_d_top_p1_lane[7:0]	DFE Read Back For Data Top Path1 Sampler Tap F2 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f2_d_mid_p1_lane[7:0]	DFE Read Back For Data Mid Path1 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f2_d_bot_p1_lane[7:0]	DFE Read Back For Data Bot Path1 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x6114			cds_read_reg5_p1	DFE TAP 2'S COMPLIMENT READ BACK REG5 Path1	
	[31:24]	8'h0	r	cds_f3_d_mid_p1_lane[7:0]	DFE Read Back For Data Mid Path1 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f3_d_bot_p1_lane[7:0]	DFE Read Back For Data Bot Path1 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f2_s_top_p1_lane[7:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f2_s_mid_p1_lane[7:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x6118			cds_read_reg6_p1	DFE TAP 2'S COMPLIMENT READ BACK REG6 Path1	
	[31:24]	8'h0	r	cds_f3_s_top_p1_lane[7:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f3_s_mid_p1_lane[7:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f3_s_bot_p1_lane[7:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F3 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f3_d_top_p1_lane[7:0]	DFE Read Back For Data Top Path1 Sampler Tap F3 In 2's Complement Format	internal
						
	#addr=0x611c			cds_read_reg7_p1	DFE TAP 2'S COMPLIMENT READ BACK REG7 Path1	
	[31:24]	8'h0	r	cds_f4_s_bot_p1_lane[7:0]	DFE Read Back For Slicer Bot Path1 Sampler Tap F4 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f4_d_top_p1_lane[7:0]	DFE Read Back For Data Top Path1 Sampler Tap F4 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f4_d_mid_p1_lane[7:0]	DFE Read Back For Data Mid Path1 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f4_d_bot_p1_lane[7:0]	DFE Read Back For Data Bot Path1 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x6120			cds_read_reg8_p1	DFE TAP 2'S COMPLIMENT READ BACK REG8 Path1	
	[31:24]	8'h0	r	cds_f5_mid_p1_lane[7:0]	DFE Read Back For Mid Path1 Sampler Tap F5 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f5_bot_p1_lane[7:0]	DFE Read Back For Bot Path1 Sampler Tap F5 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f4_s_top_p1_lane[7:0]	DFE Read Back For Slicer Top Path1 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f4_s_mid_p1_lane[7:0]	DFE Read Back For Slicer Mid Path1 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x6124			cds_read_reg9_p1	DFE TAP 2'S COMPLIMENT READ BACK REG9 Path1	
	[31:24]	8'h0	r	cds_f6_top_p1_lane[7:0]	DFE Read Back For Top Path1 Sampler Tap F6 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f6_mid_p1_lane[7:0]	DFE Read Back For Mid Path1 Sampler Tap F6 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f6_bot_p1_lane[7:0]	DFE Read Back For Bot Path1 Sampler Tap F6 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f5_top_p1_lane[7:0]	DFE Read Back For Top Path1 Sampler Tap F5 In 2's Complement Format	internal
						
	#addr=0x6128			cds_read_reg10_p1	DFE TAP 2'S COMPLIMENT READ BACK REG10 Path1	
	[31:24]	8'h0	r	cds_f8_bot_p1_lane[7:0]	DFE Read Back For Bot Path1 Sampler Tap F8 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f7_top_p1_lane[7:0]	DFE Read Back For Top Path1 Sampler Tap F7 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f7_mid_p1_lane[7:0]	DFE Read Back For Mid Path1 Sampler Tap F7 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f7_bot_p1_lane[7:0]	DFE Read Back For Bot Path1 Sampler Tap F7 In 2's Complement Format	internal
						
	#addr=0x612c			cds_read_reg11_p1	DFE TAP 2'S COMPLIMENT READ BACK REG11 Path1	
	[31:24]	8'h0	r	cds_f9_msb_p1_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F9 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f9_lsb_p1_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F9 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f8_top_p1_lane[7:0]	DFE Read Back For Top Path1 Sampler Tap F8 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f8_mid_p1_lane[7:0]	DFE Read Back For Mid Path1 Sampler Tap F8 In 2's Complement Format	internal
						
	#addr=0x6130			cds_read_reg12_p1	DFE TAP 2'S COMPLIMENT READ BACK REG12 Path1	
	[31:24]	8'h0	r	cds_f12_lsb_p1_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F12 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f11_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F11 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f10_msb_p1_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F10 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f10_lsb_p1_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F10 In 2's Complement Format	internal
						
	#addr=0x6134			cds_read_reg13_p1	DFE TAP 2'S COMPLIMENT READ BACK REG13 Path1	
	[31:24]	8'h0	r	cds_f14_msb_p1_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F14 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f14_lsb_p1_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F14 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f13_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F13 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f12_msb_p1_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F12 In 2's Complement Format	internal
						
	#addr=0x6138			cds_read_reg14_p1	DFE TAP 2'S COMPLIMENT READ BACK REG14 Path1	
	[31:24]	8'h0	r	cds_f17_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F17 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f16_msb_p1_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F16 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f16_lsb_p1_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F16 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f15_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F15 In 2's Complement Format	internal
						
	#addr=0x613c			cds_read_reg15_p1	DFE TAP 2'S COMPLIMENT READ BACK REG15 Path1	
	[31:24]	8'h0	r	cds_f20_lsb_p1_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F20 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f19_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F19 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f18_msb_p1_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F18 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f18_lsb_p1_lane[7:0]	DFE Read Back For LSB Path1 Sampler Tap F18 In 2's Complement Format	internal
						
	#addr=0x6140			cds_read_reg16_p1	DFE TAP 2'S COMPLIMENT READ BACK REG16 Path1	
	[31:24]	8'h0	r	cds_f23_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F23 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f22_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F22 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f21_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F21 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f20_msb_p1_lane[7:0]	DFE Read Back For MSB Path1 Sampler Tap F20 In 2's Complement Format	internal
						
	#addr=0x6144			cds_read_reg17_p1	DFE TAP 2'S COMPLIMENT READ BACK REG17 Path1	
	[31:24]	8'h0	r	cds_f27_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F27 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f26_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F26 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f25_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F25 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f24_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F24 In 2's Complement Format	internal
						
	#addr=0x6148			cds_read_reg18_p1	DFE TAP 2'S COMPLIMENT READ BACK REG18 Path1	
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r	cds_f30_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F30 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f29_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F29 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f28_p1_lane[7:0]	DFE Read Back For Path1 Sampler Tap F28 In 2's Complement Format	internal
						
	#addr=0x614c			cds_read_reg0_p2	DFE TAP 2'S COMPLIMENT READ BACK REG0 Path2	
	[31:24]	8'h0	r	cds_dc_s_bot_p2_lane[7:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap DC In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_d_top_p2_lane[7:0]	DFE Read Back For Data Top Path2 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_dc_d_mid_p2_lane[7:0]	DFE Read Back For Data Mid Path2 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_dc_d_bot_p2_lane[7:0]	DFE Read Back For Data Bot Path2 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x6150			cds_read_reg1_p2	DFE TAP 2'S COMPLIMENT READ BACK REG1 Path2	
	[31:24]	8'h0	r	cds_vref_bot_p2_lane[7:0]	DFE Read Back For Bot Path2 Sampler Tap VREF In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_e_p2_lane[7:0]	DFE Read Back For Edge Path2 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_dc_s_top_p2_lane[7:0]	DFE Read Back For Slicer Top Path2 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_dc_s_mid_p2_lane[7:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x6154			cds_read_reg2_p2	DFE TAP 2'S COMPLIMENT READ BACK REG2 Path2	
	[31:24]	8'h0	r	cds_f0_d_mid_p2_lane[7:0]	DFE Read Back For Data Mid Path2 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f0_d_bot_p2_lane[7:0]	DFE Read Back For Data Bot Path2 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_vref_top_p2_lane[7:0]	DFE Read Back For Top Path2 Sampler Tap VREF In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_vref_mid_p2_lane[7:0]	DFE Read Back For Mid Path2 Sampler Tap VREF In 2's Complement Format	internal
						
	#addr=0x6158			cds_read_reg3_p2	DFE TAP 2'S COMPLIMENT READ BACK REG3 Path2	
	[31:24]	8'h0	r	cds_f0_s_top_p2_lane[7:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f0_s_mid_p2_lane[7:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f0_s_bot_p2_lane[7:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F0 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f0_d_top_p2_lane[7:0]	DFE Read Back For Data Top Path2 Sampler Tap F0 In 2's Complement Format	internal
						
	#addr=0x615c			cds_read_reg4_p2	DFE TAP 2'S COMPLIMENT READ BACK REG4 Path2	
	[31:24]	8'h0	r	cds_f2_s_bot_p2_lane[7:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F2 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f2_d_top_p2_lane[7:0]	DFE Read Back For Data Top Path2 Sampler Tap F2 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f2_d_mid_p2_lane[7:0]	DFE Read Back For Data Mid Path2 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f2_d_bot_p2_lane[7:0]	DFE Read Back For Data Bot Path2 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x6160			cds_read_reg5_p2	DFE TAP 2'S COMPLIMENT READ BACK REG5 Path2	
	[31:24]	8'h0	r	cds_f3_d_mid_p2_lane[7:0]	DFE Read Back For Data Mid Path2 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f3_d_bot_p2_lane[7:0]	DFE Read Back For Data Bot Path2 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f2_s_top_p2_lane[7:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f2_s_mid_p2_lane[7:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x6164			cds_read_reg6_p2	DFE TAP 2'S COMPLIMENT READ BACK REG6 Path2	
	[31:24]	8'h0	r	cds_f3_s_top_p2_lane[7:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f3_s_mid_p2_lane[7:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f3_s_bot_p2_lane[7:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F3 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f3_d_top_p2_lane[7:0]	DFE Read Back For Data Top Path2 Sampler Tap F3 In 2's Complement Format	internal
						
	#addr=0x6168			cds_read_reg7_p2	DFE TAP 2'S COMPLIMENT READ BACK REG7 Path2	
	[31:24]	8'h0	r	cds_f4_s_bot_p2_lane[7:0]	DFE Read Back For Slicer Bot Path2 Sampler Tap F4 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f4_d_top_p2_lane[7:0]	DFE Read Back For Data Top Path2 Sampler Tap F4 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f4_d_mid_p2_lane[7:0]	DFE Read Back For Data Mid Path2 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f4_d_bot_p2_lane[7:0]	DFE Read Back For Data Bot Path2 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x616c			cds_read_reg8_p2	DFE TAP 2'S COMPLIMENT READ BACK REG8 Path2	
	[31:24]	8'h0	r	cds_f5_mid_p2_lane[7:0]	DFE Read Back For Mid Path2 Sampler Tap F5 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f5_bot_p2_lane[7:0]	DFE Read Back For Bot Path2 Sampler Tap F5 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f4_s_top_p2_lane[7:0]	DFE Read Back For Slicer Top Path2 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f4_s_mid_p2_lane[7:0]	DFE Read Back For Slicer Mid Path2 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x6170			cds_read_reg9_p2	DFE TAP 2'S COMPLIMENT READ BACK REG9 Path2	
	[31:24]	8'h0	r	cds_f6_top_p2_lane[7:0]	DFE Read Back For Top Path2 Sampler Tap F6 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f6_mid_p2_lane[7:0]	DFE Read Back For Mid Path2 Sampler Tap F6 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f6_bot_p2_lane[7:0]	DFE Read Back For Bot Path2 Sampler Tap F6 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f5_top_p2_lane[7:0]	DFE Read Back For Top Path2 Sampler Tap F5 In 2's Complement Format	internal
						
	#addr=0x6174			cds_read_reg10_p2	DFE TAP 2'S COMPLIMENT READ BACK REG10 Path2	
	[31:24]	8'h0	r	cds_f8_bot_p2_lane[7:0]	DFE Read Back For Bot Path2 Sampler Tap F8 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f7_top_p2_lane[7:0]	DFE Read Back For Top Path2 Sampler Tap F7 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f7_mid_p2_lane[7:0]	DFE Read Back For Mid Path2 Sampler Tap F7 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f7_bot_p2_lane[7:0]	DFE Read Back For Bot Path2 Sampler Tap F7 In 2's Complement Format	internal
						
	#addr=0x6178			cds_read_reg11_p2	DFE TAP 2'S COMPLIMENT READ BACK REG11 Path2	
	[31:24]	8'h0	r	cds_f9_msb_p2_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F9 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f9_lsb_p2_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F9 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f8_top_p2_lane[7:0]	DFE Read Back For Top Path2 Sampler Tap F8 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f8_mid_p2_lane[7:0]	DFE Read Back For Mid Path2 Sampler Tap F8 In 2's Complement Format	internal
						
	#addr=0x617c			cds_read_reg12_p2	DFE TAP 2'S COMPLIMENT READ BACK REG12 Path2	
	[31:24]	8'h0	r	cds_f12_lsb_p2_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F12 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f11_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F11 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f10_msb_p2_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F10 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f10_lsb_p2_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F10 In 2's Complement Format	internal
						
	#addr=0x6180			cds_read_reg13_p2	DFE TAP 2'S COMPLIMENT READ BACK REG13 Path2	
	[31:24]	8'h0	r	cds_f14_msb_p2_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F14 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f14_lsb_p2_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F14 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f13_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F13 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f12_msb_p2_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F12 In 2's Complement Format	internal
						
	#addr=0x6184			cds_read_reg14_p2	DFE TAP 2'S COMPLIMENT READ BACK REG14 Path2	
	[31:24]	8'h0	r	cds_f17_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F17 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f16_msb_p2_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F16 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f16_lsb_p2_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F16 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f15_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F15 In 2's Complement Format	internal
						
	#addr=0x6188			cds_read_reg15_p2	DFE TAP 2'S COMPLIMENT READ BACK REG15 Path2	
	[31:24]	8'h0	r	cds_f20_lsb_p2_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F20 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f19_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F19 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f18_msb_p2_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F18 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f18_lsb_p2_lane[7:0]	DFE Read Back For LSB Path2 Sampler Tap F18 In 2's Complement Format	internal
						
	#addr=0x618c			cds_read_reg16_p2	DFE TAP 2'S COMPLIMENT READ BACK REG16 Path2	
	[31:24]	8'h0	r	cds_f23_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F23 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f22_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F22 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f21_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F21 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f20_msb_p2_lane[7:0]	DFE Read Back For MSB Path2 Sampler Tap F20 In 2's Complement Format	internal
						
	#addr=0x6190			cds_read_reg17_p2	DFE TAP 2'S COMPLIMENT READ BACK REG17 Path2	
	[31:24]	8'h0	r	cds_f27_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F27 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f26_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F26 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f25_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F25 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f24_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F24 In 2's Complement Format	internal
						
	#addr=0x6194			cds_read_reg18_p2	DFE TAP 2'S COMPLIMENT READ BACK REG18 Path2	
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r	cds_f30_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F30 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f29_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F29 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f28_p2_lane[7:0]	DFE Read Back For Path2 Sampler Tap F28 In 2's Complement Format	internal
						
	#addr=0x6198			cds_read_reg0_p3	DFE TAP 2'S COMPLIMENT READ BACK REG0 Path3	
	[31:24]	8'h0	r	cds_dc_s_bot_p3_lane[7:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap DC In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_d_top_p3_lane[7:0]	DFE Read Back For Data Top Path3 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_dc_d_mid_p3_lane[7:0]	DFE Read Back For Data Mid Path3 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_dc_d_bot_p3_lane[7:0]	DFE Read Back For Data Bot Path3 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x619c			cds_read_reg1_p3	DFE TAP 2'S COMPLIMENT READ BACK REG1 Path3	
	[31:24]	8'h0	r	cds_vref_bot_p3_lane[7:0]	DFE Read Back For Bot Path3 Sampler Tap VREF In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_e_p3_lane[7:0]	DFE Read Back For Edge Path3 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_dc_s_top_p3_lane[7:0]	DFE Read Back For Slicer Top Path3 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_dc_s_mid_p3_lane[7:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x61a0			cds_read_reg2_p3	DFE TAP 2'S COMPLIMENT READ BACK REG2 Path3	
	[31:24]	8'h0	r	cds_f0_d_mid_p3_lane[7:0]	DFE Read Back For Data Mid Path3 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f0_d_bot_p3_lane[7:0]	DFE Read Back For Data Bot Path3 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_vref_top_p3_lane[7:0]	DFE Read Back For Top Path3 Sampler Tap VREF In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_vref_mid_p3_lane[7:0]	DFE Read Back For Mid Path3 Sampler Tap VREF In 2's Complement Format	internal
						
	#addr=0x61a4			cds_read_reg3_p3	DFE TAP 2'S COMPLIMENT READ BACK REG3 Path3	
	[31:24]	8'h0	r	cds_f0_s_top_p3_lane[7:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f0_s_mid_p3_lane[7:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f0_s_bot_p3_lane[7:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F0 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f0_d_top_p3_lane[7:0]	DFE Read Back For Data Top Path3 Sampler Tap F0 In 2's Complement Format	internal
						
	#addr=0x61a8			cds_read_reg4_p3	DFE TAP 2'S COMPLIMENT READ BACK REG4 Path3	
	[31:24]	8'h0	r	cds_f2_s_bot_p3_lane[7:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F2 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f2_d_top_p3_lane[7:0]	DFE Read Back For Data Top Path3 Sampler Tap F2 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f2_d_mid_p3_lane[7:0]	DFE Read Back For Data Mid Path3 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f2_d_bot_p3_lane[7:0]	DFE Read Back For Data Bot Path3 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x61ac			cds_read_reg5_p3	DFE TAP 2'S COMPLIMENT READ BACK REG5 Path3	
	[31:24]	8'h0	r	cds_f3_d_mid_p3_lane[7:0]	DFE Read Back For Data Mid Path3 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f3_d_bot_p3_lane[7:0]	DFE Read Back For Data Bot Path3 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f2_s_top_p3_lane[7:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f2_s_mid_p3_lane[7:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x61b0			cds_read_reg6_p3	DFE TAP 2'S COMPLIMENT READ BACK REG6 Path3	
	[31:24]	8'h0	r	cds_f3_s_top_p3_lane[7:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f3_s_mid_p3_lane[7:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f3_s_bot_p3_lane[7:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F3 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f3_d_top_p3_lane[7:0]	DFE Read Back For Data Top Path3 Sampler Tap F3 In 2's Complement Format	internal
						
	#addr=0x61b4			cds_read_reg7_p3	DFE TAP 2'S COMPLIMENT READ BACK REG7 Path3	
	[31:24]	8'h0	r	cds_f4_s_bot_p3_lane[7:0]	DFE Read Back For Slicer Bot Path3 Sampler Tap F4 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f4_d_top_p3_lane[7:0]	DFE Read Back For Data Top Path3 Sampler Tap F4 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f4_d_mid_p3_lane[7:0]	DFE Read Back For Data Mid Path3 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f4_d_bot_p3_lane[7:0]	DFE Read Back For Data Bot Path3 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x61b8			cds_read_reg8_p3	DFE TAP 2'S COMPLIMENT READ BACK REG8 Path3	
	[31:24]	8'h0	r	cds_f5_mid_p3_lane[7:0]	DFE Read Back For Mid Path3 Sampler Tap F5 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f5_bot_p3_lane[7:0]	DFE Read Back For Bot Path3 Sampler Tap F5 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f4_s_top_p3_lane[7:0]	DFE Read Back For Slicer Top Path3 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f4_s_mid_p3_lane[7:0]	DFE Read Back For Slicer Mid Path3 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x61bc			cds_read_reg9_p3	DFE TAP 2'S COMPLIMENT READ BACK REG9 Path3	
	[31:24]	8'h0	r	cds_f6_top_p3_lane[7:0]	DFE Read Back For Top Path3 Sampler Tap F6 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f6_mid_p3_lane[7:0]	DFE Read Back For Mid Path3 Sampler Tap F6 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f6_bot_p3_lane[7:0]	DFE Read Back For Bot Path3 Sampler Tap F6 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f5_top_p3_lane[7:0]	DFE Read Back For Top Path3 Sampler Tap F5 In 2's Complement Format	internal
						
	#addr=0x61c0			cds_read_reg10_p3	DFE TAP 2'S COMPLIMENT READ BACK REG10 Path3	
	[31:24]	8'h0	r	cds_f8_bot_p3_lane[7:0]	DFE Read Back For Bot Path3 Sampler Tap F8 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f7_top_p3_lane[7:0]	DFE Read Back For Top Path3 Sampler Tap F7 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f7_mid_p3_lane[7:0]	DFE Read Back For Mid Path3 Sampler Tap F7 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f7_bot_p3_lane[7:0]	DFE Read Back For Bot Path3 Sampler Tap F7 In 2's Complement Format	internal
						
	#addr=0x61c4			cds_read_reg11_p3	DFE TAP 2'S COMPLIMENT READ BACK REG11 Path3	
	[31:24]	8'h0	r	cds_f9_msb_p3_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F9 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f9_lsb_p3_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F9 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f8_top_p3_lane[7:0]	DFE Read Back For Top Path3 Sampler Tap F8 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f8_mid_p3_lane[7:0]	DFE Read Back For Mid Path3 Sampler Tap F8 In 2's Complement Format	internal
						
	#addr=0x61c8			cds_read_reg12_p3	DFE TAP 2'S COMPLIMENT READ BACK REG12 Path3	
	[31:24]	8'h0	r	cds_f12_lsb_p3_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F12 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f11_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F11 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f10_msb_p3_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F10 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f10_lsb_p3_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F10 In 2's Complement Format	internal
						
	#addr=0x61cc			cds_read_reg13_p3	DFE TAP 2'S COMPLIMENT READ BACK REG13 Path3	
	[31:24]	8'h0	r	cds_f14_msb_p3_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F14 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f14_lsb_p3_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F14 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f13_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F13 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f12_msb_p3_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F12 In 2's Complement Format	internal
						
	#addr=0x61d0			cds_read_reg14_p3	DFE TAP 2'S COMPLIMENT READ BACK REG14 Path3	
	[31:24]	8'h0	r	cds_f17_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F17 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f16_msb_p3_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F16 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f16_lsb_p3_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F16 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f15_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F15 In 2's Complement Format	internal
						
	#addr=0x61d4			cds_read_reg15_p3	DFE TAP 2'S COMPLIMENT READ BACK REG15 Path3	
	[31:24]	8'h0	r	cds_f20_lsb_p3_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F20 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f19_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F19 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f18_msb_p3_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F18 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f18_lsb_p3_lane[7:0]	DFE Read Back For LSB Path3 Sampler Tap F18 In 2's Complement Format	internal
						
	#addr=0x61d8			cds_read_reg16_p3	DFE TAP 2'S COMPLIMENT READ BACK REG16 Path3	
	[31:24]	8'h0	r	cds_f23_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F23 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f22_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F22 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f21_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F21 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f20_msb_p3_lane[7:0]	DFE Read Back For MSB Path3 Sampler Tap F20 In 2's Complement Format	internal
						
	#addr=0x61dc			cds_read_reg17_p3	DFE TAP 2'S COMPLIMENT READ BACK REG17 Path3	
	[31:24]	8'h0	r	cds_f27_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F27 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f26_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F26 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f25_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F25 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f24_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F24 In 2's Complement Format	internal
						
	#addr=0x61e0			cds_read_reg18_p3	DFE TAP 2'S COMPLIMENT READ BACK REG18 Path3	
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r	cds_f30_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F30 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f29_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F29 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f28_p3_lane[7:0]	DFE Read Back For Path3 Sampler Tap F28 In 2's Complement Format	internal
						
	#addr=0x61e4			cds_read_reg0_p4	DFE TAP 2'S COMPLIMENT READ BACK REG0 Path4	
	[31:24]	8'h0	r	cds_dc_s_bot_p4_lane[7:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap DC In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_d_top_p4_lane[7:0]	DFE Read Back For Data Top Path4 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_dc_d_mid_p4_lane[7:0]	DFE Read Back For Data Mid Path4 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_dc_d_bot_p4_lane[7:0]	DFE Read Back For Data Bot Path4 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x61e8			cds_read_reg1_p4	DFE TAP 2'S COMPLIMENT READ BACK REG1 Path4	
	[31:24]	8'h0	r	cds_vref_bot_p4_lane[7:0]	DFE Read Back For Bot Path4 Sampler Tap VREF In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_e_p4_lane[7:0]	DFE Read Back For Edge Path4 Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_dc_s_top_p4_lane[7:0]	DFE Read Back For Slicer Top Path4 Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_dc_s_mid_p4_lane[7:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x61ec			cds_read_reg2_p4	DFE TAP 2'S COMPLIMENT READ BACK REG2 Path4	
	[31:24]	8'h0	r	cds_f0_d_mid_p4_lane[7:0]	DFE Read Back For Data Mid Path4 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f0_d_bot_p4_lane[7:0]	DFE Read Back For Data Bot Path4 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_vref_top_p4_lane[7:0]	DFE Read Back For Top Path4 Sampler Tap VREF In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_vref_mid_p4_lane[7:0]	DFE Read Back For Mid Path4 Sampler Tap VREF In 2's Complement Format	internal
						
	#addr=0x61f0			cds_read_reg3_p4	DFE TAP 2'S COMPLIMENT READ BACK REG3 Path4	
	[31:24]	8'h0	r	cds_f0_s_top_p4_lane[7:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f0_s_mid_p4_lane[7:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f0_s_bot_p4_lane[7:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F0 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f0_d_top_p4_lane[7:0]	DFE Read Back For Data Top Path4 Sampler Tap F0 In 2's Complement Format	internal
						
	#addr=0x61f4			cds_read_reg4_p4	DFE TAP 2'S COMPLIMENT READ BACK REG4 Path4	
	[31:24]	8'h0	r	cds_f2_s_bot_p4_lane[7:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F2 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f2_d_top_p4_lane[7:0]	DFE Read Back For Data Top Path4 Sampler Tap F2 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f2_d_mid_p4_lane[7:0]	DFE Read Back For Data Mid Path4 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f2_d_bot_p4_lane[7:0]	DFE Read Back For Data Bot Path4 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x61f8			cds_read_reg5_p4	DFE TAP 2'S COMPLIMENT READ BACK REG5 Path4	
	[31:24]	8'h0	r	cds_f3_d_mid_p4_lane[7:0]	DFE Read Back For Data Mid Path4 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f3_d_bot_p4_lane[7:0]	DFE Read Back For Data Bot Path4 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f2_s_top_p4_lane[7:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f2_s_mid_p4_lane[7:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x61fc			cds_read_reg6_p4	DFE TAP 2'S COMPLIMENT READ BACK REG6 Path4	
	[31:24]	8'h0	r	cds_f3_s_top_p4_lane[7:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f3_s_mid_p4_lane[7:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f3_s_bot_p4_lane[7:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F3 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f3_d_top_p4_lane[7:0]	DFE Read Back For Data Top Path4 Sampler Tap F3 In 2's Complement Format	internal
						
	#addr=0x6200			cds_read_reg7_p4	DFE TAP 2'S COMPLIMENT READ BACK REG7 Path4	
	[31:24]	8'h0	r	cds_f4_s_bot_p4_lane[7:0]	DFE Read Back For Slicer Bot Path4 Sampler Tap F4 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f4_d_top_p4_lane[7:0]	DFE Read Back For Data Top Path4 Sampler Tap F4 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f4_d_mid_p4_lane[7:0]	DFE Read Back For Data Mid Path4 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f4_d_bot_p4_lane[7:0]	DFE Read Back For Data Bot Path4 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x6204			cds_read_reg8_p4	DFE TAP 2'S COMPLIMENT READ BACK REG8 Path4	
	[31:24]	8'h0	r	cds_f5_mid_p4_lane[7:0]	DFE Read Back For Mid Path4 Sampler Tap F5 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f5_bot_p4_lane[7:0]	DFE Read Back For Bot Path4 Sampler Tap F5 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f4_s_top_p4_lane[7:0]	DFE Read Back For Slicer Top Path4 Sampler Tap F4 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f4_s_mid_p4_lane[7:0]	DFE Read Back For Slicer Mid Path4 Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x6208			cds_read_reg9_p4	DFE TAP 2'S COMPLIMENT READ BACK REG9 Path4	
	[31:24]	8'h0	r	cds_f6_top_p4_lane[7:0]	DFE Read Back For Top Path4 Sampler Tap F6 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f6_mid_p4_lane[7:0]	DFE Read Back For Mid Path4 Sampler Tap F6 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f6_bot_p4_lane[7:0]	DFE Read Back For Bot Path4 Sampler Tap F6 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f5_top_p4_lane[7:0]	DFE Read Back For Top Path4 Sampler Tap F5 In 2's Complement Format	internal
						
	#addr=0x620c			cds_read_reg10_p4	DFE TAP 2'S COMPLIMENT READ BACK REG10 Path4	
	[31:24]	8'h0	r	cds_f8_bot_p4_lane[7:0]	DFE Read Back For Bot Path4 Sampler Tap F8 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f7_top_p4_lane[7:0]	DFE Read Back For Top Path4 Sampler Tap F7 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f7_mid_p4_lane[7:0]	DFE Read Back For Mid Path4 Sampler Tap F7 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f7_bot_p4_lane[7:0]	DFE Read Back For Bot Path4 Sampler Tap F7 In 2's Complement Format	internal
						
	#addr=0x6210			cds_read_reg11_p4	DFE TAP 2'S COMPLIMENT READ BACK REG11 Path4	
	[31:24]	8'h0	r	cds_f9_msb_p4_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F9 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f9_lsb_p4_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F9 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f8_top_p4_lane[7:0]	DFE Read Back For Top Path4 Sampler Tap F8 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f8_mid_p4_lane[7:0]	DFE Read Back For Mid Path4 Sampler Tap F8 In 2's Complement Format	internal
						
	#addr=0x6214			cds_read_reg12_p4	DFE TAP 2'S COMPLIMENT READ BACK REG12 Path4	
	[31:24]	8'h0	r	cds_f12_lsb_p4_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F12 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f11_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F11 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f10_msb_p4_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F10 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f10_lsb_p4_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F10 In 2's Complement Format	internal
						
	#addr=0x6218			cds_read_reg13_p4	DFE TAP 2'S COMPLIMENT READ BACK REG13 Path4	
	[31:24]	8'h0	r	cds_f14_msb_p4_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F14 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f14_lsb_p4_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F14 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f13_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F13 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f12_msb_p4_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F12 In 2's Complement Format	internal
						
	#addr=0x621c			cds_read_reg14_p4	DFE TAP 2'S COMPLIMENT READ BACK REG14 Path4	
	[31:24]	8'h0	r	cds_f17_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F17 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f16_msb_p4_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F16 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f16_lsb_p4_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F16 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f15_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F15 In 2's Complement Format	internal
						
	#addr=0x6220			cds_read_reg15_p4	DFE TAP 2'S COMPLIMENT READ BACK REG15 Path4	
	[31:24]	8'h0	r	cds_f20_lsb_p4_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F20 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f19_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F19 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f18_msb_p4_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F18 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f18_lsb_p4_lane[7:0]	DFE Read Back For LSB Path4 Sampler Tap F18 In 2's Complement Format	internal
						
	#addr=0x6224			cds_read_reg16_p4	DFE TAP 2'S COMPLIMENT READ BACK REG16 Path4	
	[31:24]	8'h0	r	cds_f23_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F23 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f22_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F22 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f21_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F21 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f20_msb_p4_lane[7:0]	DFE Read Back For MSB Path4 Sampler Tap F20 In 2's Complement Format	internal
						
	#addr=0x6228			cds_read_reg17_p4	DFE TAP 2'S COMPLIMENT READ BACK REG17 Path4	
	[31:24]	8'h0	r	cds_f27_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F27 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f26_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F26 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f25_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F25 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f24_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F24 In 2's Complement Format	internal
						
	#addr=0x622c			cds_read_reg18_p4	DFE TAP 2'S COMPLIMENT READ BACK REG18 Path4	
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r	cds_f30_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F30 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f29_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F29 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f28_p4_lane[7:0]	DFE Read Back For Path4 Sampler Tap F28 In 2's Complement Format	internal
						
	# addr = 0x6230			cds_read_f0a_reg0		
	[31:24]	8'h0	r	cds_f0a_s_top_p1_lane[7:0]	CDS f0a_s_top_p1 Readback	internal
	[23:16]	8'h0	r	cds_f0a_d_bot_p1_lane[7:0]	CDS f0a_d_bot_p1 Readback	internal
	[15:8]	8'h0	r	cds_f0a_d_mid_p1_lane[7:0]	CDS f0a_d_mid_p1 Readback	internal
	[7:0]	8'h0	r	cds_f0a_d_top_p1_lane[7:0]	CDS f0a_d_top_p1 Readback	internal
						
	# addr = 0x6234			cds_read_f0a_reg1		
	[31:24]	8'h0	r	cds_f0a_d_mid_p2_lane[7:0]	CDS f0a_d_mid_p2 Readback	internal
	[23:16]	8'h0	r	cds_f0a_d_top_p2_lane[7:0]	CDS f0a_d_top_p2 Readback	internal
	[15:8]	8'h0	r	cds_f0a_s_bot_p1_lane[7:0]	CDS f0a_s_bot_p1 Readback	internal
	[7:0]	8'h0	r	cds_f0a_s_mid_p1_lane[7:0]	CDS f0a_s_mid_p1 Readback	internal
						
	# addr = 0x6238			cds_read_f0a_reg2		
	[31:24]	8'h0	r	cds_f0a_s_bot_p2_lane[7:0]	CDS f0a_s_bot_p2 Readback	internal
	[23:16]	8'h0	r	cds_f0a_s_mid_p2_lane[7:0]	CDS f0a_s_mid_p2 Readback	internal
	[15:8]	8'h0	r	cds_f0a_s_top_p2_lane[7:0]	CDS f0a_s_top_p2 Readback	internal
	[7:0]	8'h0	r	cds_f0a_d_bot_p2_lane[7:0]	CDS f0a_d_bot_p2 Readback	internal
						
	# addr = 0x623c			cds_read_f0a_reg3		
	[31:24]	8'h0	r	cds_f0a_s_top_p3_lane[7:0]	CDS f0a_s_top_p3 Readback	internal
	[23:16]	8'h0	r	cds_f0a_d_bot_p3_lane[7:0]	CDS f0a_d_bot_p3 Readback	internal
	[15:8]	8'h0	r	cds_f0a_d_mid_p3_lane[7:0]	CDS f0a_d_mid_p3 Readback	internal
	[7:0]	8'h0	r	cds_f0a_d_top_p3_lane[7:0]	CDS f0a_d_top_p3 Readback	internal
						
	# addr = 0x6240			cds_read_f0a_reg4		
	[31:24]	8'h0	r	cds_f0a_d_mid_p4_lane[7:0]	CDS f0a_d_mid_p4 Readback	internal
	[23:16]	8'h0	r	cds_f0a_d_top_p4_lane[7:0]	CDS f0a_d_top_p4 Readback	internal
	[15:8]	8'h0	r	cds_f0a_s_bot_p3_lane[7:0]	CDS f0a_s_bot_p3 Readback	internal
	[7:0]	8'h0	r	cds_f0a_s_mid_p3_lane[7:0]	CDS f0a_s_mid_p3 Readback	internal
						
	# addr = 0x6244			cds_read_f0a_reg5		
	[31:24]	8'h0	r	cds_f0a_s_bot_p4_lane[7:0]	CDS f0a_s_bot_p4 Readback	internal
	[23:16]	8'h0	r	cds_f0a_s_mid_p4_lane[7:0]	CDS f0a_s_mid_p4 Readback	internal
	[15:8]	8'h0	r	cds_f0a_s_top_p4_lane[7:0]	CDS f0a_s_top_p4 Readback	internal
	[7:0]	8'h0	r	cds_f0a_d_bot_p4_lane[7:0]	CDS f0a_d_bot_p4 Readback	internal
						
	# addr = 0x6248			cds_read_f0b_reg0		
	[31:24]	8'h0	r	cds_f0b_s_top_p1_lane[7:0]	CDS f0b_s_top_p1 Readback	internal
	[23:16]	8'h0	r	cds_f0b_d_bot_p1_lane[7:0]	CDS f0b_d_bot_p1 Readback	internal
	[15:8]	8'h0	r	cds_f0b_d_mid_p1_lane[7:0]	CDS f0b_d_mid_p1 Readback	internal
	[7:0]	8'h0	r	cds_f0b_d_top_p1_lane[7:0]	CDS f0b_d_top_p1 Readback	internal
						
	# addr = 0x624c			cds_read_f0b_reg1		
	[31:24]	8'h0	r	cds_f0b_d_mid_p2_lane[7:0]	CDS f0b_d_mid_p2 Readback	internal
	[23:16]	8'h0	r	cds_f0b_d_top_p2_lane[7:0]	CDS f0b_d_top_p2 Readback	internal
	[15:8]	8'h0	r	cds_f0b_s_bot_p1_lane[7:0]	CDS f0b_s_bot_p1 Readback	internal
	[7:0]	8'h0	r	cds_f0b_s_mid_p1_lane[7:0]	CDS f0b_s_mid_p1 Readback	internal
						
	# addr = 0x6250			cds_read_f0b_reg2		
	[31:24]	8'h0	r	cds_f0b_s_bot_p2_lane[7:0]	CDS f0b_s_bot_p2 Readback	internal
	[23:16]	8'h0	r	cds_f0b_s_mid_p2_lane[7:0]	CDS f0b_s_mid_p2 Readback	internal
	[15:8]	8'h0	r	cds_f0b_s_top_p2_lane[7:0]	CDS f0b_s_top_p2 Readback	internal
	[7:0]	8'h0	r	cds_f0b_d_bot_p2_lane[7:0]	CDS f0b_d_bot_p2 Readback	internal
						
	# addr = 0x6254			cds_read_f0b_reg3		
	[31:24]	8'h0	r	cds_f0b_s_top_p3_lane[7:0]	CDS f0b_s_top_p3 Readback	internal
	[23:16]	8'h0	r	cds_f0b_d_bot_p3_lane[7:0]	CDS f0b_d_bot_p3 Readback	internal
	[15:8]	8'h0	r	cds_f0b_d_mid_p3_lane[7:0]	CDS f0b_d_mid_p3 Readback	internal
	[7:0]	8'h0	r	cds_f0b_d_top_p3_lane[7:0]	CDS f0b_d_top_p3 Readback	internal
						
	# addr = 0x6258			cds_read_f0b_reg4		
	[31:24]	8'h0	r	cds_f0b_d_mid_p4_lane[7:0]	CDS f0b_d_mid_p4 Readback	internal
	[23:16]	8'h0	r	cds_f0b_d_top_p4_lane[7:0]	CDS f0b_d_top_p4 Readback	internal
	[15:8]	8'h0	r	cds_f0b_s_bot_p3_lane[7:0]	CDS f0b_s_bot_p3 Readback	internal
	[7:0]	8'h0	r	cds_f0b_s_mid_p3_lane[7:0]	CDS f0b_s_mid_p3 Readback	internal
						
	# addr = 0x625c			cds_read_f0b_reg5		
	[31:24]	8'h0	r	cds_f0b_s_bot_p4_lane[7:0]	CDS f0b_s_bot_p4 Readback	internal
	[23:16]	8'h0	r	cds_f0b_s_mid_p4_lane[7:0]	CDS f0b_s_mid_p4 Readback	internal
	[15:8]	8'h0	r	cds_f0b_s_top_p4_lane[7:0]	CDS f0b_s_top_p4 Readback	internal
	[7:0]	8'h0	r	cds_f0b_d_bot_p4_lane[7:0]	CDS f0b_d_bot_p4 Readback	internal
						
	# addr = 0x6260			cds_read_f0k_reg0		
	[31:24]	8'h0	r	cds_f0k_s_top_p1_lane[7:0]	CDS f0k_s_top_p1 Readback	internal
	[23:16]	8'h0	r	cds_f0k_d_bot_p1_lane[7:0]	CDS f0k_d_bot_p1 Readback	internal
	[15:8]	8'h0	r	cds_f0k_d_mid_p1_lane[7:0]	CDS f0k_d_mid_p1 Readback	internal
	[7:0]	8'h0	r	cds_f0k_d_top_p1_lane[7:0]	CDS f0k_d_top_p1 Readback	internal
						
	# addr = 0x6264			cds_read_f0k_reg1		
	[31:24]	8'h0	r	cds_f0k_d_mid_p2_lane[7:0]	CDS f0k_d_mid_p2 Readback	internal
	[23:16]	8'h0	r	cds_f0k_d_top_p2_lane[7:0]	CDS f0k_d_top_p2 Readback	internal
	[15:8]	8'h0	r	cds_f0k_s_bot_p1_lane[7:0]	CDS f0k_s_bot_p1 Readback	internal
	[7:0]	8'h0	r	cds_f0k_s_mid_p1_lane[7:0]	CDS f0k_s_mid_p1 Readback	internal
						
	# addr = 0x6268			cds_read_f0k_reg2		
	[31:24]	8'h0	r	cds_f0k_s_bot_p2_lane[7:0]	CDS f0k_s_bot_p2 Readback	internal
	[23:16]	8'h0	r	cds_f0k_s_mid_p2_lane[7:0]	CDS f0k_s_mid_p2 Readback	internal
	[15:8]	8'h0	r	cds_f0k_s_top_p2_lane[7:0]	CDS f0k_s_top_p2 Readback	internal
	[7:0]	8'h0	r	cds_f0k_d_bot_p2_lane[7:0]	CDS f0k_d_bot_p2 Readback	internal
						
	# addr = 0x626c			cds_read_f0k_reg3		
	[31:24]	8'h0	r	cds_f0k_s_top_p3_lane[7:0]	CDS f0k_s_top_p3 Readback	internal
	[23:16]	8'h0	r	cds_f0k_d_bot_p3_lane[7:0]	CDS f0k_d_bot_p3 Readback	internal
	[15:8]	8'h0	r	cds_f0k_d_mid_p3_lane[7:0]	CDS f0k_d_mid_p3 Readback	internal
	[7:0]	8'h0	r	cds_f0k_d_top_p3_lane[7:0]	CDS f0k_d_top_p3 Readback	internal
						
	# addr = 0x6270			cds_read_f0k_reg4		
	[31:24]	8'h0	r	cds_f0k_d_mid_p4_lane[7:0]	CDS f0k_d_mid_p4 Readback	internal
	[23:16]	8'h0	r	cds_f0k_d_top_p4_lane[7:0]	CDS f0k_d_top_p4 Readback	internal
	[15:8]	8'h0	r	cds_f0k_s_bot_p3_lane[7:0]	CDS f0k_s_bot_p3 Readback	internal
	[7:0]	8'h0	r	cds_f0k_s_mid_p3_lane[7:0]	CDS f0k_s_mid_p3 Readback	internal
						
	# addr = 0x6274			cds_read_f0k_reg5		
	[31:24]	8'h0	r	cds_f0k_s_bot_p4_lane[7:0]	CDS f0k_s_bot_p4 Readback	internal
	[23:16]	8'h0	r	cds_f0k_s_mid_p4_lane[7:0]	CDS f0k_s_mid_p4 Readback	internal
	[15:8]	8'h0	r	cds_f0k_s_top_p4_lane[7:0]	CDS f0k_s_top_p4 Readback	internal
	[7:0]	8'h0	r	cds_f0k_d_bot_p4_lane[7:0]	CDS f0k_d_bot_p4 Readback	internal
						
	# addr = 0x6278			cds_read_f0x_reg0		
	[31:24]	8'h0	r	cds_f0x_s_top_p1_lane[7:0]	CDS f0x_s_top_p1 Readback	internal
	[23:16]	8'h0	r	cds_f0x_d_bot_p1_lane[7:0]	CDS f0x_d_bot_p1 Readback	internal
	[15:8]	8'h0	r	cds_f0x_d_mid_p1_lane[7:0]	CDS f0x_d_mid_p1 Readback	internal
	[7:0]	8'h0	r	cds_f0x_d_top_p1_lane[7:0]	CDS f0x_d_top_p1 Readback	internal
						
	# addr = 0x627c			cds_read_f0x_reg1		
	[31:24]	8'h0	r	cds_f0x_d_mid_p2_lane[7:0]	CDS f0x_d_mid_p2 Readback	internal
	[23:16]	8'h0	r	cds_f0x_d_top_p2_lane[7:0]	CDS f0x_d_top_p2 Readback	internal
	[15:8]	8'h0	r	cds_f0x_s_bot_p1_lane[7:0]	CDS f0x_s_bot_p1 Readback	internal
	[7:0]	8'h0	r	cds_f0x_s_mid_p1_lane[7:0]	CDS f0x_s_mid_p1 Readback	internal
						
	# addr = 0x6280			cds_read_f0x_reg2		
	[31:24]	8'h0	r	cds_f0x_s_bot_p2_lane[7:0]	CDS f0x_s_bot_p2 Readback	internal
	[23:16]	8'h0	r	cds_f0x_s_mid_p2_lane[7:0]	CDS f0x_s_mid_p2 Readback	internal
	[15:8]	8'h0	r	cds_f0x_s_top_p2_lane[7:0]	CDS f0x_s_top_p2 Readback	internal
	[7:0]	8'h0	r	cds_f0x_d_bot_p2_lane[7:0]	CDS f0x_d_bot_p2 Readback	internal
						
	# addr = 0x6284			cds_read_f0x_reg3		
	[31:24]	8'h0	r	cds_f0x_s_top_p3_lane[7:0]	CDS f0x_s_top_p3 Readback	internal
	[23:16]	8'h0	r	cds_f0x_d_bot_p3_lane[7:0]	CDS f0x_d_bot_p3 Readback	internal
	[15:8]	8'h0	r	cds_f0x_d_mid_p3_lane[7:0]	CDS f0x_d_mid_p3 Readback	internal
	[7:0]	8'h0	r	cds_f0x_d_top_p3_lane[7:0]	CDS f0x_d_top_p3 Readback	internal
						
	# addr = 0x6288			cds_read_f0x_reg4		
	[31:24]	8'h0	r	cds_f0x_d_mid_p4_lane[7:0]	CDS f0x_d_mid_p4 Readback	internal
	[23:16]	8'h0	r	cds_f0x_d_top_p4_lane[7:0]	CDS f0x_d_top_p4 Readback	internal
	[15:8]	8'h0	r	cds_f0x_s_bot_p3_lane[7:0]	CDS f0x_s_bot_p3 Readback	internal
	[7:0]	8'h0	r	cds_f0x_s_mid_p3_lane[7:0]	CDS f0x_s_mid_p3 Readback	internal
						
	# addr = 0x628c			cds_read_f0x_reg5		
	[31:24]	8'h0	r	cds_f0x_s_bot_p4_lane[7:0]	CDS f0x_s_bot_p4 Readback	internal
	[23:16]	8'h0	r	cds_f0x_s_mid_p4_lane[7:0]	CDS f0x_s_mid_p4 Readback	internal
	[15:8]	8'h0	r	cds_f0x_s_top_p4_lane[7:0]	CDS f0x_s_top_p4 Readback	internal
	[7:0]	8'h0	r	cds_f0x_d_bot_p4_lane[7:0]	CDS f0x_d_bot_p4 Readback	internal
						
	# addr = 0x6290			cds_read_f0d_reg0		
	[31:24]	8'h0	r	cds_f0d_s_top_p1_lane[7:0]	CDS f0d_s_top_p1 Readback	internal
	[23:16]	8'h0	r	cds_f0d_d_bot_p1_lane[7:0]	CDS f0d_d_bot_p1 Readback	internal
	[15:8]	8'h0	r	cds_f0d_d_mid_p1_lane[7:0]	CDS f0d_d_mid_p1 Readback	internal
	[7:0]	8'h0	r	cds_f0d_d_top_p1_lane[7:0]	CDS f0d_d_top_p1 Readback	internal
						
	# addr = 0x6294			cds_read_f0d_reg1		
	[31:24]	8'h0	r	cds_f0d_d_mid_p2_lane[7:0]	CDS f0d_d_mid_p2 Readback	internal
	[23:16]	8'h0	r	cds_f0d_d_top_p2_lane[7:0]	CDS f0d_d_top_p2 Readback	internal
	[15:8]	8'h0	r	cds_f0d_s_bot_p1_lane[7:0]	CDS f0d_s_bot_p1 Readback	internal
	[7:0]	8'h0	r	cds_f0d_s_mid_p1_lane[7:0]	CDS f0d_s_mid_p1 Readback	internal
						
	# addr = 0x6298			cds_read_f0d_reg2		
	[31:24]	8'h0	r	cds_f0d_s_bot_p2_lane[7:0]	CDS f0d_s_bot_p2 Readback	internal
	[23:16]	8'h0	r	cds_f0d_s_mid_p2_lane[7:0]	CDS f0d_s_mid_p2 Readback	internal
	[15:8]	8'h0	r	cds_f0d_s_top_p2_lane[7:0]	CDS f0d_s_top_p2 Readback	internal
	[7:0]	8'h0	r	cds_f0d_d_bot_p2_lane[7:0]	CDS f0d_d_bot_p2 Readback	internal
						
	# addr = 0x629c			cds_read_f0d_reg3		
	[31:24]	8'h0	r	cds_f0d_s_top_p3_lane[7:0]	CDS f0d_s_top_p3 Readback	internal
	[23:16]	8'h0	r	cds_f0d_d_bot_p3_lane[7:0]	CDS f0d_d_bot_p3 Readback	internal
	[15:8]	8'h0	r	cds_f0d_d_mid_p3_lane[7:0]	CDS f0d_d_mid_p3 Readback	internal
	[7:0]	8'h0	r	cds_f0d_d_top_p3_lane[7:0]	CDS f0d_d_top_p3 Readback	internal
						
	# addr = 0x62a0			cds_read_f0d_reg4		
	[31:24]	8'h0	r	cds_f0d_d_mid_p4_lane[7:0]	CDS f0d_d_mid_p4 Readback	internal
	[23:16]	8'h0	r	cds_f0d_d_top_p4_lane[7:0]	CDS f0d_d_top_p4 Readback	internal
	[15:8]	8'h0	r	cds_f0d_s_bot_p3_lane[7:0]	CDS f0d_s_bot_p3 Readback	internal
	[7:0]	8'h0	r	cds_f0d_s_mid_p3_lane[7:0]	CDS f0d_s_mid_p3 Readback	internal
						
	# addr = 0x62a4			cds_read_f0d_reg5		
	[31:24]	8'h0	r	cds_f0d_s_bot_p4_lane[7:0]	CDS f0d_s_bot_p4 Readback	internal
	[23:16]	8'h0	r	cds_f0d_s_mid_p4_lane[7:0]	CDS f0d_s_mid_p4 Readback	internal
	[15:8]	8'h0	r	cds_f0d_s_top_p4_lane[7:0]	CDS f0d_s_top_p4 Readback	internal
	[7:0]	8'h0	r	cds_f0d_d_bot_p4_lane[7:0]	CDS f0d_d_bot_p4 Readback	internal
						
	# addr = 0x62a8			cds_read_f0d_left_reg0		
	[31:24]	8'h0	r	cds_f0d_left_s_top_p1_lane[7:0]	CDS f0d_s_top_p1_left Readback	internal
	[23:16]	8'h0	r	cds_f0d_left_d_bot_p1_lane[7:0]	CDS f0d_d_bot_p1_left Readback	internal
	[15:8]	8'h0	r	cds_f0d_left_d_mid_p1_lane[7:0]	CDS f0d_d_mid_p1_left Readback	internal
	[7:0]	8'h0	r	cds_f0d_left_d_top_p1_lane[7:0]	CDS f0d_d_top_p1_left Readback	internal
						
	# addr = 0x62ac			cds_read_f0d_left_reg1		
	[31:24]	8'h0	r	cds_f0d_left_d_mid_p2_lane[7:0]	CDS f0d_d_mid_p2_left Readback	internal
	[23:16]	8'h0	r	cds_f0d_left_d_top_p2_lane[7:0]	CDS f0d_d_top_p2_left Readback	internal
	[15:8]	8'h0	r	cds_f0d_left_s_bot_p1_lane[7:0]	CDS f0d_s_bot_p1_left Readback	internal
	[7:0]	8'h0	r	cds_f0d_left_s_mid_p1_lane[7:0]	CDS f0d_s_mid_p1_left Readback	internal
						
	# addr = 0x62b0			cds_read_f0d_left_reg2		
	[31:24]	8'h0	r	cds_f0d_left_s_bot_p2_lane[7:0]	CDS f0d_s_bot_p2_left Readback	internal
	[23:16]	8'h0	r	cds_f0d_left_s_mid_p2_lane[7:0]	CDS f0d_s_mid_p2_left Readback	internal
	[15:8]	8'h0	r	cds_f0d_left_s_top_p2_lane[7:0]	CDS f0d_s_top_p2_left Readback	internal
	[7:0]	8'h0	r	cds_f0d_left_d_bot_p2_lane[7:0]	CDS f0d_d_bot_p2_left Readback	internal
						
	# addr = 0x62b4			cds_read_f0d_left_reg3		
	[31:24]	8'h0	r	cds_f0d_left_s_top_p3_lane[7:0]	CDS f0d_s_top_p3_left Readback	internal
	[23:16]	8'h0	r	cds_f0d_left_d_bot_p3_lane[7:0]	CDS f0d_d_bot_p3_left Readback	internal
	[15:8]	8'h0	r	cds_f0d_left_d_mid_p3_lane[7:0]	CDS f0d_d_mid_p3_left Readback	internal
	[7:0]	8'h0	r	cds_f0d_left_d_top_p3_lane[7:0]	CDS f0d_d_top_p3_left Readback	internal
						
	# addr = 0x62b8			cds_read_f0d_left_reg4		
	[31:24]	8'h0	r	cds_f0d_left_d_mid_p4_lane[7:0]	CDS f0d_d_mid_p4_left Readback	internal
	[23:16]	8'h0	r	cds_f0d_left_d_top_p4_lane[7:0]	CDS f0d_d_top_p4_left Readback	internal
	[15:8]	8'h0	r	cds_f0d_left_s_bot_p3_lane[7:0]	CDS f0d_s_bot_p3_left Readback	internal
	[7:0]	8'h0	r	cds_f0d_left_s_mid_p3_lane[7:0]	CDS f0d_s_mid_p3_left Readback	internal
						
	# addr = 0x62bc			cds_read_f0d_left_reg5		
	[31:24]	8'h0	r	cds_f0d_left_s_bot_p4_lane[7:0]	CDS f0d_s_bot_p4_left Readback	internal
	[23:16]	8'h0	r	cds_f0d_left_s_mid_p4_lane[7:0]	CDS f0d_s_mid_p4_left Readback	internal
	[15:8]	8'h0	r	cds_f0d_left_s_top_p4_lane[7:0]	CDS f0d_s_top_p4_left Readback	internal
	[7:0]	8'h0	r	cds_f0d_left_d_bot_p4_lane[7:0]	CDS f0d_d_bot_p4_left Readback	internal
						
	# addr = 0x62c0			cds_read_f0d_right_reg0		
	[31:24]	8'h0	r	cds_f0d_right_s_top_p1_lane[7:0]	CDS f0d_s_top_p1_right Readback	internal
	[23:16]	8'h0	r	cds_f0d_right_d_bot_p1_lane[7:0]	CDS f0d_d_bot_p1_right Readback	internal
	[15:8]	8'h0	r	cds_f0d_right_d_mid_p1_lane[7:0]	CDS f0d_d_mid_p1_right Readback	internal
	[7:0]	8'h0	r	cds_f0d_right_d_top_p1_lane[7:0]	CDS f0d_d_top_p1_right Readback	internal
						
	# addr = 0x62c4			cds_read_f0d_right_reg1		
	[31:24]	8'h0	r	cds_f0d_right_d_mid_p2_lane[7:0]	CDS f0d_d_mid_p2_right Readback	internal
	[23:16]	8'h0	r	cds_f0d_right_d_top_p2_lane[7:0]	CDS f0d_d_top_p2_right Readback	internal
	[15:8]	8'h0	r	cds_f0d_right_s_bot_p1_lane[7:0]	CDS f0d_s_bot_p1_right Readback	internal
	[7:0]	8'h0	r	cds_f0d_right_s_mid_p1_lane[7:0]	CDS f0d_s_mid_p1_right Readback	internal
						
	# addr = 0x62c8			cds_read_f0d_right_reg2		
	[31:24]	8'h0	r	cds_f0d_right_s_bot_p2_lane[7:0]	CDS f0d_s_bot_p2_right Readback	internal
	[23:16]	8'h0	r	cds_f0d_right_s_mid_p2_lane[7:0]	CDS f0d_s_mid_p2_right Readback	internal
	[15:8]	8'h0	r	cds_f0d_right_s_top_p2_lane[7:0]	CDS f0d_s_top_p2_right Readback	internal
	[7:0]	8'h0	r	cds_f0d_right_d_bot_p2_lane[7:0]	CDS f0d_d_bot_p2_right Readback	internal
						
	# addr = 0x62cc			cds_read_f0d_right_reg3		
	[31:24]	8'h0	r	cds_f0d_right_s_top_p3_lane[7:0]	CDS f0d_s_top_p3_right Readback	internal
	[23:16]	8'h0	r	cds_f0d_right_d_bot_p3_lane[7:0]	CDS f0d_d_bot_p3_right Readback	internal
	[15:8]	8'h0	r	cds_f0d_right_d_mid_p3_lane[7:0]	CDS f0d_d_mid_p3_right Readback	internal
	[7:0]	8'h0	r	cds_f0d_right_d_top_p3_lane[7:0]	CDS f0d_d_top_p3_right Readback	internal
						
	# addr = 0x62d0			cds_read_f0d_right_reg4		
	[31:24]	8'h0	r	cds_f0d_right_d_mid_p4_lane[7:0]	CDS f0d_d_mid_p4_right Readback	internal
	[23:16]	8'h0	r	cds_f0d_right_d_top_p4_lane[7:0]	CDS f0d_d_top_p4_right Readback	internal
	[15:8]	8'h0	r	cds_f0d_right_s_bot_p3_lane[7:0]	CDS f0d_s_bot_p3_right Readback	internal
	[7:0]	8'h0	r	cds_f0d_right_s_mid_p3_lane[7:0]	CDS f0d_s_mid_p3_right Readback	internal
						
	# addr = 0x62d4			cds_read_f0d_right_reg5		
	[31:24]	8'h0	r	cds_f0d_right_s_bot_p4_lane[7:0]	CDS f0d_s_bot_p4_right Readback	internal
	[23:16]	8'h0	r	cds_f0d_right_s_mid_p4_lane[7:0]	CDS f0d_s_mid_p4_right Readback	internal
	[15:8]	8'h0	r	cds_f0d_right_s_top_p4_lane[7:0]	CDS f0d_s_top_p4_right Readback	internal
	[7:0]	8'h0	r	cds_f0d_right_d_bot_p4_lane[7:0]	CDS f0d_d_bot_p4_right Readback	internal
						
	# addr = 0x62d8			cds_read_misc0		
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r	cds_vref_saturate_lane[7:0]	CDS Vref Staturate Readback	internal
	[15:8]	8'h0	r	cds_f0a_saturate_lane[7:0]	CDS F0A Saturate Readback	internal
	[7:0]	8'h0	r	cds_eye_check_pass_lane[7:0]	CDS Eye Check Pass Readback	internal
						
	# addr = 0x6300			cds_ctrl_reg0		
	[31:24]	0	r/w	cds_err_code_lane[7:0]	CDS Error Code	internal
	[23:16]	0	r/w	cds_state_lane[7:0]	CDS State	internal
	15	1	r/w	dfe_load_en_lane	TBD	internal
	14	0	r/w	cds_f0d_avg_mode_lane	CDS Measure Average F0D	internal
	13	0	r/w	eye_chk_dis_lane	TBD	internal
	12	1	r/w	eo_based_lane	TBD	internal
	11	0	r/w	vh_eo_mode_lane	TBD	internal
	10	0	r/w	lock_dfe_on_lane	TBD	internal
	9	1	r/w	dfe_save_en_lane	TBD	internal
	8	1	r/w	reset_ph_en_dtl_lane	TBD	internal
	[7:0]	8'h0	r/w	cds_adapt_splr_dis_lane[7:0]	DFE Sampler Adapt Disable	internal
						
	# addr = 0x6304			cds_ctrl_reg1		
	[31:22]	0	r/w	RESERVED		
	21	0	r/w	reset_dfe_tap_mode_lane	Reset DFE Tap Mode	internal
					0: Reset to default values.	
					1: Reset to previously saved values.	
	20	1	r/w	cds_f2t_val_force_lane	F2TUNE Value Force	internal
	[19:16]	4'h6	r/w	cds_f2t_val_lane[3:0]	F2TUNE Value.	internal
	15	0	r/w	RESERVED		
	14	0	r/w	cds_vref_val_force_lane	VREF Value Force	internal
	[13:8]	6'h32	r/w	cds_vref_val_lane[5:0]	VREF Value.	internal
					VREF value. Valid when vref_val_force = 1.	
	[7:6]	2'h0	r/w	RESERVED		
	[5:4]	2'h0	r/w	cds_f0d_res_custom_lane[1:0]	Used in F0D measurements. Set the customized resolution for F0D.	internal
	[3:2]	2'h2	r/w	cds_f0k_res_custom_lane[1:0]	Used in F0K measurements. Set the customized resolution for F0K.	internal
	1	0	r/w	cds_f0dk_res_custom_en_lane	Used in F0D and F0K measurements. Enable the customized resolution for F0D and F0K.	internal
	0	1	r/w	cds_update_f_dis_lane	TBD	internal
						
	# addr = 0x6308			cds_ctrl_reg2		
	[31:16]	16'h3ff	r/w	eye_chk_thresh_err_lane[15:0]	Eye Check Threshold For Error Count	internal
	[15:8]	8'hff	r/w	eye_chk_thresh_vld_lane[7:0]	Eye Check Threshold For Valid Count	internal
	[7:4]	4'h1	r/w	eye_chk_thresh_k_lane[3:0]	Eye Check Threshold K	internal
	[3:0]	4'h2	r/w	eye_chk_thresh_c_lane[3:0]	Eye Check Threshold C	internal
						
	# addr = 0x630c			ph_ctrl_reg0		
	[31:16]	0	r/w	cur_ph_os_dat_lane[15:0]	Current DAT Phase Offset	internal
	[15:0]	0	r/w	ph_os_dat_lane[15:0]	Current DAT Phase Offset	internal
						
	# addr = 0x6310			ph_ctrl_reg1		
	[31:24]	0	r/w	cur_eom_dpher_msb_lane[7:0]	EOM Dpher MSB	internal
	[23:16]	0	r/w	cur_eom_dpher_lsb_lane[7:0]	EOM Dpher LSB	internal
	[15:8]	0	r/w	cur_ph_os_esm_lane[7:0]	Current ESM Phase Offset	internal
	[7:0]	0	r/w	ph_os_esm_lane[7:0]	Current ESM Phase Offset	internal
						
	# addr = 0x6314			drive_reg0		
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r/w	rxtrain_c_idx_lane[7:0]	RX Train C Index	internal
	[15:14]	0	r/w	cur_ph_mode_lane[1:0]	Current Phase Control Mode	internal
	[13:12]	0	r/w	ph_mode_lane[1:0]	Current Phase Control Mode	internal
	11	1	r/w	adapt_slicer_en_lane	Adapt Data Enable	internal
	10	1	r/w	adapt_data_en_lane	Adapt Slicer Enable	internal
	9	1	r/w	adapt_odd_en_lane	Adapt Odd Enable	internal
	8	1	r/w	adapt_even_en_lane	Adapt Even Enable	internal
	[7:4]	0	r/w	RESERVED		
	[3:0]	0	r/w	rxtrain_r_idx_lane[3:0]	RX Train R Index	internal
						
	# addr = 0x6318			txtrain_if_reg0		
	31	0	r/w	RESERVED		
	30	0	r/w	txtrain_status_valid_lane	Remote Status Valid	internal
					0: Not valid, remote never reply or reply with wrong TTIU.	
					1: Valid	
	[29:27]	3'h0	r/w	txtrain_status_c1_lane[2:0]	Remote Post Tx Coefficient Status	internal
					0: Not updated	
					1: Updated	
					2: Minimum (PAM2), Coe limit (PAM4)	
					3: Maximum (PAM2), Coe not support(PAM4)	
					4: EQ limit (PAM4)	
					5: Revered	
					6: EQ and Coe limit (PAM4)	
					7: Revered	
	[26:24]	3'h0	r/w	txtrain_status_c0_lane[2:0]	Remote Main Tx Coefficient Status	internal
					0: Not updated	
					1: Updated	
					2: Minimum (PAM2), Coe limit (PAM4)	
					3: Maximum (PAM2), Coe not support(PAM4)	
					4: EQ limit (PAM4)	
					5: Revered	
					6: EQ and Coe limit (PAM4)	
					7: Revered	
	[23:22]	0	r/w	RESERVED		
	[21:19]	3'h0	r/w	txtrain_status_cn1_lane[2:0]	Remote Pre Tx Coefficient Status	internal
					0: Not updated	
					1: Updated	
					2: Minimum (PAM2), Coe limit (PAM4)	
					3: Maximum (PAM2), Coe not support(PAM4)	
					4: EQ limit (PAM4)	
					5: Revered	
					6: EQ and Coe limit (PAM4)	
					7: Revered	
	[18:16]	3'h0	r/w	txtrain_status_cn2_lane[2:0]	Remote Pre2 Tx Coefficient Status	internal
					0: Not updated	
					1: Updated	
					2: Minimum (PAM2), Coe limit (PAM4)	
					3: Maximum (PAM2), Coe not support(PAM4)	
					4: EQ limit (PAM4)	
					5: Revered	
					6: EQ and Coe limit (PAM4)	
					7: Revered	
	15	0	r/w	RESERVED		
	14	0	r/w	txtrain_fail_lane	Tx Training Fail	internal
					0: Eye open	
					1: Eye not open	
	[13:10]	4'h0	r/w	txtrain_ctrl_preset_lane[3:0]	Remote Tx Coefficient Preset Index	internal
					0: Independent coe control	
					1: No coefficient	
					2: Pre COE -15%, Post COE -10%, Main COE 75%	
					3: Pre COE -25%, Post COE -25%, Main COE 60%	
					Others: invalid	
	[9:8]	2'h0	r/w	txtrain_ctrl_c1_lane[1:0]	Remote Post Tx Coefficient Control	internal
					0: Hold	
					1: Increment	
					2: Decrement	
					3: No EQ (only for PAM4 training)	
	[7:6]	2'h0	r/w	txtrain_ctrl_c0_lane[1:0]	Remote Main Tx Coefficient Control	internal
					0: Hold	
					1: Increment	
					2: Decrement	
					3: No EQ (only for PAM4 training)	
	[5:4]	2'h0	r/w	txtrain_ctrl_cn1_lane[1:0]	Remote Pre Tx Coefficient Control	internal
					0: Hold	
					1: Increment	
					2: Decrement	
					3: No EQ (only for PAM4 training)	
	[3:2]	2'h0	r/w	txtrain_ctrl_cn2_lane[1:0]	Remote Pre2 Tx Coefficient Control	internal
					0: Hold	
					1: Increment	
					2: Decrement	
					3: No EQ (only for PAM4 training)	
	[1:0]	2'h0	r/w	txtrain_ctrl_pat_lane[1:0]	Remote Tx Training Data Encoder Control	internal
					(only for PAM4 training)	
					0: PAM2 encoder	
					1: Revered	
					2: Gray coding	
					3: Pre coding (include Gray coding)	
						
	# addr = 0x6320			cds_timer0		
	[31:16]	16'h0	r/w	cds_tdtl_init_lane[15:0]	Tdtl_init	internal
	[15:0]	16'h0	r/w	cds_tdtl_coarse_lane[15:0]	Tdtl_coarse	internal
						
	# addr = 0x6324			cds_timer1		
	[31:16]	16'h0	r/w	cds_tdfe_init1_lane[15:0]	Tdfe_init1	internal
	[15:0]	16'h0	r/w	cds_tdfe_init2_lane[15:0]	Tdfe_init2	internal
						
	# addr = 0x6328			cds_timer2		
	[31:16]	16'h0	r/w	cds_tee_coarse_lane[15:0]	Tee_coarse	internal
	[15:0]	16'h0	r/w	cds_tee_fine_lane[15:0]	Tee_fine	internal
						
	# addr = 0x632c			cds_timer3		
	[31:16]	16'h0	r/w	cds_tf0_coarse_pm_lane[15:0]	Tf0_coarse_pm	internal
	[15:0]	16'h0	r/w	cds_tf0_coarse_lane[15:0]	Tf0_coarse	internal
						
	# addr = 0x6330			cds_timer4		
	[31:16]	16'h0	r/w	cds_tdfe_coarse_pm_lane[15:0]	Tdfe_coarse_pm	internal
	[15:0]	16'h0	r/w	cds_tdfe_coarse_lane[15:0]	Tdfe_coarse	internal
						
	# addr = 0x6334			cds_timer5		
	[31:16]	16'h0	r/w	cds_tdfe_fine_lane[15:0]	Tdfe_fine	internal
	[15:0]	16'h0	r/w	cds_tdfe_accu_lane[15:0]	Tdfe_accu	internal
						
	# addr = 0x6338			cds_timer6		
	[31:16]	16'h0	r/w	cds_tf0b_fine_lane[15:0]	Tf0b_fine	internal
	[15:0]	16'h0	r/w	cds_tf0b_accu_lane[15:0]	Tf0b_accu	internal
						
	# addr = 0x633c			cds_timer7		
	[31:16]	16'h0	r/w	cds_tf0k_coarse_lane[15:0]	Tf0k_coarse	internal
	[15:0]	16'h0	r/w	cds_tf0k_fine_lane[15:0]	Tf0k_fine	internal
						
	# addr = 0x6340			cds_timer8		
	[31:16]	16'h0	r/w	cds_tf0d_coarse_lane[15:0]	Tf0d_coarse	internal
	[15:0]	16'h0	r/w	cds_tf0d_fine_lane[15:0]	Tf0d_fine	internal
						
	# addr = 0x6344			cds_timer9		
	[31:16]	16'h0	r/w	cds_tmaxeo_fine_lane[15:0]	Tmaxeo_fine	internal
	[15:0]	16'h0	r/w	cds_tmaxeo_accu_lane[15:0]	Tmaxeo_accu	internal
						
	# addr = 0x6348			cds_timer10		
	[31:16]	16'h0	r/w	cds_teyechk_lane[15:0]	Teyechk	internal
	[15:0]	16'h0	r/w	RESERVED		
						
	# addr = 0x634c			cds_timer11		
	[31:16]	16'h0	r/w	cds_tdc_fine_lane[15:0]	Tdc_fine	internal
	[15:0]	16'h0	r/w	cds_tdc_accu_lane[15:0]	Tdc_accu	internal
						
	# addr = 0x6350			cds_timer12		
	[31:16]	16'h0	r/w	cds_tf0x_fine_lane[15:0]	Tf0x_fine	internal
	[15:0]	16'h0	r/w	cds_tf0x_accu_lane[15:0]	Tf0x_accu	internal
					
	# addr = 0x6500			AutoSpeed8	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate0[9:8]	TBD	
	[23:16]	8'h20	r/w	fbdiv_pion_rate0[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r/w	pll_rate_sel_pion_rate0[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pll_reg_sel_pion_rate0[2:0]	TBD	
					
	# addr = 0x6504			AutoSpeed9	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	vind_band_sel_pion_rate0	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pion_rate0[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate0[9:8]	TBD	
	[7:0]	8'h14	r/w	fbdiv_cal_pion_rate0[7:0]	TBD	
					
	# addr = 0x6508			AutoSpeed10	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate0[9:8]	TBD	
	[23:16]	8'ha	r/w	div_1g_fbck_pion_rate0[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate0[9:8]	TBD	
	[7:0]	8'h28	r/w	div_1g_pion_rate0[7:0]	TBD	
					
	# addr = 0x650c			AutoSpeed11	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate0[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate0[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate0[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	pll_icp_pion_rate0[4:0]	TBD	
					
	# addr = 0x6510			AutoSpeed12	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate0	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate0[11:8]	TBD	
	[15:8]	8'hda	r/w	speed_thresh_pion_rate0[7:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	init_txfoffs_pion_rate0[12:8]	TBD	
					
	# addr = 0x6514			AutoSpeed13	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h9	r/w	ssc_m_pion_rate0[12:8]	TBD	
	[23:16]	8'haf	r/w	ssc_m_pion_rate0[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h3	r/w	ssc_step_125ppm_pion_rate0[3:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate0	TBD	
					
	# addr = 0x6518			AutoSpeed14	TBD
					
	# addr = 0x651c			AutoSpeed15	TBD
					
	# addr = 0x6520			AutoSpeed16	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate1[9:8]	TBD	
	[23:16]	8'h21	r/w	fbdiv_pion_rate1[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	pll_rate_sel_pion_rate1[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pll_reg_sel_pion_rate1[2:0]	TBD	
					
	# addr = 0x6524			AutoSpeed17	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	vind_band_sel_pion_rate1	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pion_rate1[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate1[9:8]	TBD	
	[7:0]	8'h15	r/w	fbdiv_cal_pion_rate1[7:0]	TBD	
					
	# addr = 0x6528			AutoSpeed18	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate1[9:8]	TBD	
	[23:16]	8'ha	r/w	div_1g_fbck_pion_rate1[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate1[9:8]	TBD	
	[7:0]	8'h29	r/w	div_1g_pion_rate1[7:0]	TBD	
					
	# addr = 0x652c			AutoSpeed19	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate1[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate1[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate1[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	pll_icp_pion_rate1[4:0]	TBD	
					
	# addr = 0x6530			AutoSpeed20	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate1	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate1[11:8]	TBD	
	[15:8]	8'hb6	r/w	speed_thresh_pion_rate1[7:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	init_txfoffs_pion_rate1[12:8]	TBD	
					
	# addr = 0x6534			AutoSpeed21	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h9	r/w	ssc_m_pion_rate1[12:8]	TBD	
	[23:16]	8'hfb	r/w	ssc_m_pion_rate1[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h3	r/w	ssc_step_125ppm_pion_rate1[3:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate1	TBD	
					
	# addr = 0x6538			AutoSpeed22	TBD
					
	# addr = 0x653c			AutoSpeed23	TBD
					
	# addr = 0x6540			AutoSpeed24	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate2[9:8]	TBD	
	[23:16]	8'h27	r/w	fbdiv_pion_rate2[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	pll_rate_sel_pion_rate2[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_reg_sel_pion_rate2[2:0]	TBD	
					
	# addr = 0x6544			AutoSpeed25	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	vind_band_sel_pion_rate2	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pion_rate2[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate2[9:8]	TBD	
	[7:0]	8'h18	r/w	fbdiv_cal_pion_rate2[7:0]	TBD	
					
	# addr = 0x6548			AutoSpeed26	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate2[9:8]	TBD	
	[23:16]	8'hc	r/w	div_1g_fbck_pion_rate2[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate2[9:8]	TBD	
	[7:0]	8'h31	r/w	div_1g_pion_rate2[7:0]	TBD	
					
	# addr = 0x654c			AutoSpeed27	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate2[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate2[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate2[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hc	r/w	pll_icp_pion_rate2[4:0]	TBD	
					
	# addr = 0x6550			AutoSpeed28	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate2	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate2[11:8]	TBD	
	[15:8]	8'hf9	r/w	speed_thresh_pion_rate2[7:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	init_txfoffs_pion_rate2[12:8]	TBD	
					
	# addr = 0x6554			AutoSpeed29	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'hb	r/w	ssc_m_pion_rate2[12:8]	TBD	
	[23:16]	8'hcd	r/w	ssc_m_pion_rate2[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h3	r/w	ssc_step_125ppm_pion_rate2[3:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate2	TBD	
					
	# addr = 0x6558			AutoSpeed30	TBD
					
	# addr = 0x655c			AutoSpeed31	TBD
					
	# addr = 0x6560			AutoSpeed32	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate3[9:8]	TBD	
	[23:16]	8'h14	r/w	fbdiv_pion_rate3[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h3	r/w	pll_rate_sel_pion_rate3[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_reg_sel_pion_rate3[2:0]	TBD	
					
	# addr = 0x6564			AutoSpeed33	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pion_rate3	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	refdiv_pion_rate3[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate3[9:8]	TBD	
	[7:0]	8'h19	r/w	fbdiv_cal_pion_rate3[7:0]	TBD	
					
	# addr = 0x6568			AutoSpeed34	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate3[9:8]	TBD	
	[23:16]	8'hd	r/w	div_1g_fbck_pion_rate3[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate3[9:8]	TBD	
	[7:0]	8'h32	r/w	div_1g_pion_rate3[7:0]	TBD	
					
	# addr = 0x656c			AutoSpeed35	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate3[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate3[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate3[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h6	r/w	pll_icp_pion_rate3[4:0]	TBD	
					
	# addr = 0x6570			AutoSpeed36	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate3	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate3[11:8]	TBD	
	[15:8]	8'hda	r/w	speed_thresh_pion_rate3[7:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	init_txfoffs_pion_rate3[12:8]	TBD	
					
	# addr = 0x6574			AutoSpeed37	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'hc	r/w	ssc_m_pion_rate3[12:8]	TBD	
	[23:16]	8'h1b	r/w	ssc_m_pion_rate3[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h3	r/w	ssc_step_125ppm_pion_rate3[3:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate3	TBD	
					
	# addr = 0x6578			AutoSpeed38	TBD
					
	# addr = 0x657c			AutoSpeed39	TBD
					
	# addr = 0x6580			AutoSpeed40	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate4[9:8]	TBD	
	[23:16]	8'ha5	r/w	fbdiv_pion_rate4[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	pll_rate_sel_pion_rate4[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	pll_reg_sel_pion_rate4[2:0]	TBD	
					
	# addr = 0x6584			AutoSpeed41	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pion_rate4	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h8	r/w	refdiv_pion_rate4[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate4[9:8]	TBD	
	[7:0]	8'h1a	r/w	fbdiv_cal_pion_rate4[7:0]	TBD	
					
	# addr = 0x6588			AutoSpeed42	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate4[9:8]	TBD	
	[23:16]	8'hd	r/w	div_1g_fbck_pion_rate4[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate4[9:8]	TBD	
	[7:0]	8'h34	r/w	div_1g_pion_rate4[7:0]	TBD	
					
	# addr = 0x658c			AutoSpeed43	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate4[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate4[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h3	r/w	pll_lpfr_pion_rate4[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h1f	r/w	pll_icp_pion_rate4[4:0]	TBD	
					
	# addr = 0x6590			AutoSpeed44	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate4	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate4[11:8]	TBD	
	[15:8]	8'hc9	r/w	speed_thresh_pion_rate4[7:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	init_txfoffs_pion_rate4[12:8]	TBD	
					
	# addr = 0x6594			AutoSpeed45	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'hc	r/w	ssc_m_pion_rate4[12:8]	TBD	
	[23:16]	8'h7b	r/w	ssc_m_pion_rate4[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h3	r/w	ssc_step_125ppm_pion_rate4[3:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate4	TBD	
					
	# addr = 0x6598			AutoSpeed46	TBD
					
	# addr = 0x659c			AutoSpeed47	TBD
					
	# addr = 0x65a0			AutoSpeed48	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate5[9:8]	TBD	
	[23:16]	8'h55	r/w	fbdiv_pion_rate5[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h5	r/w	pll_rate_sel_pion_rate5[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_reg_sel_pion_rate5[2:0]	TBD	
					
	# addr = 0x65a4			AutoSpeed49	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pion_rate5	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h4	r/w	refdiv_pion_rate5[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate5[9:8]	TBD	
	[7:0]	8'h1b	r/w	fbdiv_cal_pion_rate5[7:0]	TBD	
					
	# addr = 0x65a8			AutoSpeed50	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate5[9:8]	TBD	
	[23:16]	8'hd	r/w	div_1g_fbck_pion_rate5[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate5[9:8]	TBD	
	[7:0]	8'h35	r/w	div_1g_pion_rate5[7:0]	TBD	
					
	# addr = 0x65ac			AutoSpeed51	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate5[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate5[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate5[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'hd	r/w	pll_icp_pion_rate5[4:0]	TBD	
					
	# addr = 0x65b0			AutoSpeed52	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate5	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate5[11:8]	TBD	
	[15:8]	8'hb9	r/w	speed_thresh_pion_rate5[7:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	init_txfoffs_pion_rate5[12:8]	TBD	
					
	# addr = 0x65b4			AutoSpeed53	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'hc	r/w	ssc_m_pion_rate5[12:8]	TBD	
	[23:16]	8'hdb	r/w	ssc_m_pion_rate5[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h3	r/w	ssc_step_125ppm_pion_rate5[3:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate5	TBD	
					
	# addr = 0x65b8			AutoSpeed54	TBD
					
	# addr = 0x65bc			AutoSpeed55	TBD
					
	# addr = 0x65c0			AutoSpeed56	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate6[9:8]	TBD	
	[23:16]	8'h2c	r/w	fbdiv_pion_rate6[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h6	r/w	pll_rate_sel_pion_rate6[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_reg_sel_pion_rate6[2:0]	TBD	
					
	# addr = 0x65c4			AutoSpeed57	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pion_rate6	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pion_rate6[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate6[9:8]	TBD	
	[7:0]	8'h1c	r/w	fbdiv_cal_pion_rate6[7:0]	TBD	
					
	# addr = 0x65c8			AutoSpeed58	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate6[9:8]	TBD	
	[23:16]	8'he	r/w	div_1g_fbck_pion_rate6[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate6[9:8]	TBD	
	[7:0]	8'h37	r/w	div_1g_pion_rate6[7:0]	TBD	
					
	# addr = 0x65cc			AutoSpeed59	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate6[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate6[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate6[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	pll_icp_pion_rate6[4:0]	TBD	
					
	# addr = 0x65d0			AutoSpeed60	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate6	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate6[11:8]	TBD	
	[15:8]	8'hb6	r/w	speed_thresh_pion_rate6[7:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	init_txfoffs_pion_rate6[12:8]	TBD	
					
	# addr = 0x65d4			AutoSpeed61	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'hd	r/w	ssc_m_pion_rate6[12:8]	TBD	
	[23:16]	8'h51	r/w	ssc_m_pion_rate6[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ssc_step_125ppm_pion_rate6[3:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate6	TBD	
					
	# addr = 0x65d8			AutoSpeed62	TBD
					
	# addr = 0x65dc			AutoSpeed63	TBD
					
	# addr = 0x65e0			AutoSpeed64	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate7[9:8]	TBD	
	[23:16]	8'h2d	r/w	fbdiv_pion_rate7[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h7	r/w	pll_rate_sel_pion_rate7[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_reg_sel_pion_rate7[2:0]	TBD	
					
	# addr = 0x65e4			AutoSpeed65	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pion_rate7	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pion_rate7[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate7[9:8]	TBD	
	[7:0]	8'h1c	r/w	fbdiv_cal_pion_rate7[7:0]	TBD	
					
	# addr = 0x65e8			AutoSpeed66	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate7[9:8]	TBD	
	[23:16]	8'he	r/w	div_1g_fbck_pion_rate7[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate7[9:8]	TBD	
	[7:0]	8'h38	r/w	div_1g_pion_rate7[7:0]	TBD	
					
	# addr = 0x65ec			AutoSpeed67	TBD
	[31:24]	8'h0	r/w	init_txfoffs_pion_rate7[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate7[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate7[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	pll_icp_pion_rate7[4:0]	TBD	
					
	# addr = 0x65f0			AutoSpeed68	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate7	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate7[11:8]	TBD	
	[15:8]	8'he3	r/w	speed_thresh_pion_rate7[7:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	init_txfoffs_pion_rate7[12:8]	TBD	
					
	# addr = 0x65f4			AutoSpeed69	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'hd	r/w	ssc_m_pion_rate7[12:8]	TBD	
	[23:16]	8'h9d	r/w	ssc_m_pion_rate7[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ssc_step_125ppm_pion_rate7[3:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate7	TBD	
					
	# addr = 0x65f8			AutoSpeed70	TBD
					
	# addr = 0x65fc			AutoSpeed71	TBD
					
	# addr = 0x6600			AutoSpeed72	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	fbdiv_pion_rate8[9:8]	TBD	
	[23:16]	8'h2d	r/w	fbdiv_pion_rate8[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h8	r/w	pll_rate_sel_pion_rate8[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	pll_reg_sel_pion_rate8[2:0]	TBD	
					
	# addr = 0x6604			AutoSpeed73	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	vind_band_sel_pion_rate8	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	refdiv_pion_rate8[3:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	fbdiv_cal_pion_rate8[9:8]	TBD	
	[7:0]	8'h1c	r/w	fbdiv_cal_pion_rate8[7:0]	TBD	
					
	# addr = 0x6608			AutoSpeed74	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	div_1g_fbck_pion_rate8[9:8]	TBD	
	[23:16]	8'he	r/w	div_1g_fbck_pion_rate8[7:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	div_1g_pion_rate8[9:8]	TBD	
	[7:0]	8'h38	r/w	div_1g_pion_rate8[7:0]	TBD	
					
	# addr = 0x660c			AutoSpeed75	TBD
	[31:24]	8'h20	r/w	init_txfoffs_pion_rate8[7:0]	TBD	
	[23:18]	0	r/w	RESERVED		
	[17:16]	2'h1	r/w	pll_lpfc_pion_rate8[1:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	pll_lpfr_pion_rate8[1:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	pll_icp_pion_rate8[4:0]	TBD	
					
	# addr = 0x6610			AutoSpeed76	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	lccap_usb_pion_rate8	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	speed_thresh_pion_rate8[11:8]	TBD	
	[15:8]	8'hda	r/w	speed_thresh_pion_rate8[7:0]	TBD	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h9	r/w	init_txfoffs_pion_rate8[12:8]	TBD	
					
	# addr = 0x6614			AutoSpeed77	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'hd	r/w	ssc_m_pion_rate8[12:8]	TBD	
	[23:16]	8'h8f	r/w	ssc_m_pion_rate8[7:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ssc_step_125ppm_pion_rate8[3:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	ssc_acc_factor_pion_rate8	TBD	
					
	# addr = 0x6618			AutoSpeed78	TBD
					
	# addr = 0x661c			AutoSpeed79	TBD
					
	# addr = 0x6620			AutoSpeed80	TBD
					
	# addr = 0x6624			AutoSpeed81	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	txreg_speedtrk_clk_g0_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	tx_speeddiv_g0_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g0_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_tx_g0_lane[3:0]	TBD	
					
	# addr = 0x6628			AutoSpeed82	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	tx_train_pat_sel_g0_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g0_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g0_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	txreg_speedtrk_data_g0_lane[2:0]	TBD	
					
	# addr = 0x662c			AutoSpeed83	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h3	r/w	dtl_clk_speedup_g0_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	rx_speed_div_g0_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g0_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_rx_g0_lane[3:0]	TBD	
					
	# addr = 0x6630			AutoSpeed84	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	eom_dll_freq_sel_g0_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	dll_freq_sel_g0_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	intpr_g0_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	rxintpi_g0_lane[3:0]	TBD	
					
	# addr = 0x6634			AutoSpeed85	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g0_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	rxreg_speedtrk_clk_half_g0_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h1	r/w	rxreg_speedtrk_clk_g0_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	rxreg_speedtrk_data_g0_lane[2:0]	TBD	
					
	# addr = 0x6638			AutoSpeed86	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g0_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g0_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g0_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g0_lane[2:0]	TBD	
					
	# addr = 0x663c			AutoSpeed87	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g0_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g0_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h15	r/w	rx_foffset_extra_m_g0_lane[13:8]	TBD	
	[7:0]	8'ha	r/w	rx_foffset_extra_m_g0_lane[7:0]	TBD	
					
	# addr = 0x6640			AutoSpeed88	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p4_g0_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h2	r/w	pu_smplr_d_p4_g0_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p2_g0_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p2_g0_lane[2:0]	TBD	
					
	# addr = 0x6644			AutoSpeed89	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g0_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g0_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g0_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	path_disable_edge_p2p4_g0_lane	TBD	
					
	# addr = 0x6648			AutoSpeed90	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g0_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g0_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g0_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g0_lane[2:0]	TBD	
					
	# addr = 0x664c			AutoSpeed91	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g0_lane	TBD	
	[23:16]	8'h64	r/w	rxclk_25m_div_g0_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g0_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	rxclk_25m_ctrl_g0_lane[1:0]	TBD	
					
	# addr = 0x6650			AutoSpeed92	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h0	r/w	ctle_current1_sel_g0_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g0_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g0_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	ctle_low_speed_sel_g0_lane[1:0]	TBD	
					
	# addr = 0x6654			AutoSpeed93	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h0	r/w	ctle_current1_tia_sel_g0_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h0	r/w	ctle_rl1_tia_sel_g0_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	ctle_rf_ctrl_g0_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	ctle_rl1_sel_g0_lane[3:0]	TBD	
					
	# addr = 0x6658			AutoSpeed94	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h0	r/w	ctle_current2_sel_g_p4_g0_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h0	r/w	ctle_rl2_sel_g_p4_g0_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r/w	ctle_current2_sel_g_p2_g0_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	ctle_rl2_sel_g_p2_g0_lane[3:0]	TBD	
					
	# addr = 0x665c			AutoSpeed95	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	reg_dfe_tap_settle_scale_g0_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	reg_dfe_dis_g0_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	reg_dfe_full_rate_mode_g0_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	dfe_cur_sel_g_g0_lane[3:0]	TBD	
					
	# addr = 0x6660			AutoSpeed96	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g0_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	dfe_pam2_mode_g0_lane	TBD	
	[15:8]	8'had	r/w	rxdll_temp_b_g0_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g0_lane[7:0]	TBD	
					
	# addr = 0x6664			AutoSpeed97	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g0_lane	TBD	
					
	# addr = 0x6668			AutoSpeed98	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	txreg_speedtrk_clk_g1_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h3	r/w	tx_speeddiv_g1_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g1_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	pll_rate_sel_tx_g1_lane[3:0]	TBD	
					
	# addr = 0x666c			AutoSpeed99	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	tx_train_pat_sel_g1_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g1_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g1_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	txreg_speedtrk_data_g1_lane[2:0]	TBD	
					
	# addr = 0x6670			AutoSpeed100	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h2	r/w	dtl_clk_speedup_g1_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h6	r/w	rx_speed_div_g1_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g1_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	pll_rate_sel_rx_g1_lane[3:0]	TBD	
					
	# addr = 0x6674			AutoSpeed101	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h5	r/w	eom_dll_freq_sel_g1_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	dll_freq_sel_g1_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h1	r/w	intpr_g1_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hb	r/w	rxintpi_g1_lane[3:0]	TBD	
					
	# addr = 0x6678			AutoSpeed102	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g1_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	rxreg_speedtrk_clk_half_g1_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h3	r/w	rxreg_speedtrk_clk_g1_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	rxreg_speedtrk_data_g1_lane[2:0]	TBD	
					
	# addr = 0x667c			AutoSpeed103	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g1_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g1_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g1_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g1_lane[2:0]	TBD	
					
	# addr = 0x6680			AutoSpeed104	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g1_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g1_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1a	r/w	rx_foffset_extra_m_g1_lane[13:8]	TBD	
	[7:0]	8'h4d	r/w	rx_foffset_extra_m_g1_lane[7:0]	TBD	
					
	# addr = 0x6684			AutoSpeed105	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p4_g1_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p4_g1_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p2_g1_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h2	r/w	pu_smplr_d_p2_g1_lane[2:0]	TBD	
					
	# addr = 0x6688			AutoSpeed106	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g1_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g1_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g1_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	path_disable_edge_p2p4_g1_lane	TBD	
					
	# addr = 0x668c			AutoSpeed107	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g1_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g1_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g1_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g1_lane[2:0]	TBD	
					
	# addr = 0x6690			AutoSpeed108	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rxclk_25m_fix_div_en_g1_lane	TBD	
	[23:16]	8'h3e	r/w	rxclk_25m_div_g1_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g1_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g1_lane[1:0]	TBD	
					
	# addr = 0x6694			AutoSpeed109	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h1	r/w	ctle_current1_sel_g1_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g1_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g1_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	ctle_low_speed_sel_g1_lane[1:0]	TBD	
					
	# addr = 0x6698			AutoSpeed110	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h1	r/w	ctle_current1_tia_sel_g1_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	ctle_rl1_tia_sel_g1_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_rf_ctrl_g1_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ctle_rl1_sel_g1_lane[3:0]	TBD	
					
	# addr = 0x669c			AutoSpeed111	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h1	r/w	ctle_current2_sel_g_p4_g1_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	ctle_rl2_sel_g_p4_g1_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	ctle_current2_sel_g_p2_g1_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ctle_rl2_sel_g_p2_g1_lane[3:0]	TBD	
					
	# addr = 0x66a0			AutoSpeed112	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	reg_dfe_tap_settle_scale_g1_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	reg_dfe_dis_g1_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	reg_dfe_full_rate_mode_g1_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	dfe_cur_sel_g_g1_lane[3:0]	TBD	
					
	# addr = 0x66a4			AutoSpeed113	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g1_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	dfe_pam2_mode_g1_lane	TBD	
	[15:8]	8'ha9	r/w	rxdll_temp_b_g1_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g1_lane[7:0]	TBD	
					
	# addr = 0x66a8			AutoSpeed114	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g1_lane	TBD	
					
	# addr = 0x66ac			AutoSpeed115	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	txreg_speedtrk_clk_g2_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h2	r/w	tx_speeddiv_g2_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g2_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_tx_g2_lane[3:0]	TBD	
					
	# addr = 0x66b0			AutoSpeed116	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	tx_train_pat_sel_g2_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g2_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g2_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	txreg_speedtrk_data_g2_lane[2:0]	TBD	
					
	# addr = 0x66b4			AutoSpeed117	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	dtl_clk_speedup_g2_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	rx_speed_div_g2_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g2_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_rx_g2_lane[3:0]	TBD	
					
	# addr = 0x66b8			AutoSpeed118	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	eom_dll_freq_sel_g2_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	dll_freq_sel_g2_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	intpr_g2_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	rxintpi_g2_lane[3:0]	TBD	
					
	# addr = 0x66bc			AutoSpeed119	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g2_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	rxreg_speedtrk_clk_half_g2_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h1	r/w	rxreg_speedtrk_clk_g2_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	rxreg_speedtrk_data_g2_lane[2:0]	TBD	
					
	# addr = 0x66c0			AutoSpeed120	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g2_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g2_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g2_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g2_lane[2:0]	TBD	
					
	# addr = 0x66c4			AutoSpeed121	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g2_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g2_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h15	r/w	rx_foffset_extra_m_g2_lane[13:8]	TBD	
	[7:0]	8'hb3	r/w	rx_foffset_extra_m_g2_lane[7:0]	TBD	
					
	# addr = 0x66c8			AutoSpeed122	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g2_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g2_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p2_g2_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h2	r/w	pu_smplr_d_p2_g2_lane[2:0]	TBD	
					
	# addr = 0x66cc			AutoSpeed123	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g2_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g2_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g2_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	path_disable_edge_p2p4_g2_lane	TBD	
					
	# addr = 0x66d0			AutoSpeed124	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g2_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g2_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g2_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g2_lane[2:0]	TBD	
					
	# addr = 0x66d4			AutoSpeed125	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rxclk_25m_fix_div_en_g2_lane	TBD	
	[23:16]	8'h89	r/w	rxclk_25m_div_g2_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rxclk_25m_div1p5_en_g2_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	rxclk_25m_ctrl_g2_lane[1:0]	TBD	
					
	# addr = 0x66d8			AutoSpeed126	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current1_sel_g2_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g2_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g2_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	ctle_low_speed_sel_g2_lane[1:0]	TBD	
					
	# addr = 0x66dc			AutoSpeed127	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current1_tia_sel_g2_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl1_tia_sel_g2_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_rf_ctrl_g2_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl1_sel_g2_lane[3:0]	TBD	
					
	# addr = 0x66e0			AutoSpeed128	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h7	r/w	ctle_current2_sel_g_p4_g2_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	ctle_rl2_sel_g_p4_g2_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h7	r/w	ctle_current2_sel_g_p2_g2_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h7	r/w	ctle_rl2_sel_g_p2_g2_lane[3:0]	TBD	
					
	# addr = 0x66e4			AutoSpeed129	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	reg_dfe_tap_settle_scale_g2_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g2_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	reg_dfe_full_rate_mode_g2_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h7	r/w	dfe_cur_sel_g_g2_lane[3:0]	TBD	
					
	# addr = 0x66e8			AutoSpeed130	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g2_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g2_lane	TBD	
	[15:8]	8'had	r/w	rxdll_temp_b_g2_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g2_lane[7:0]	TBD	
					
	# addr = 0x66ec			AutoSpeed131	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g2_lane	TBD	
					
	# addr = 0x66f0			AutoSpeed132	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	txreg_speedtrk_clk_g3_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h2	r/w	tx_speeddiv_g3_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g3_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	pll_rate_sel_tx_g3_lane[3:0]	TBD	
					
	# addr = 0x66f4			AutoSpeed133	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	tx_train_pat_sel_g3_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g3_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g3_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	txreg_speedtrk_data_g3_lane[2:0]	TBD	
					
	# addr = 0x66f8			AutoSpeed134	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	dtl_clk_speedup_g3_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	rx_speed_div_g3_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g3_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	pll_rate_sel_rx_g3_lane[3:0]	TBD	
					
	# addr = 0x66fc			AutoSpeed135	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h5	r/w	eom_dll_freq_sel_g3_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	dll_freq_sel_g3_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h1	r/w	intpr_g3_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hb	r/w	rxintpi_g3_lane[3:0]	TBD	
					
	# addr = 0x6700			AutoSpeed136	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g3_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	rxreg_speedtrk_clk_half_g3_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h3	r/w	rxreg_speedtrk_clk_g3_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	rxreg_speedtrk_data_g3_lane[2:0]	TBD	
					
	# addr = 0x6704			AutoSpeed137	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g3_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g3_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g3_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g3_lane[2:0]	TBD	
					
	# addr = 0x6708			AutoSpeed138	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g3_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g3_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1a	r/w	rx_foffset_extra_m_g3_lane[13:8]	TBD	
	[7:0]	8'h4d	r/w	rx_foffset_extra_m_g3_lane[7:0]	TBD	
					
	# addr = 0x670c			AutoSpeed139	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g3_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g3_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p2_g3_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h2	r/w	pu_smplr_d_p2_g3_lane[2:0]	TBD	
					
	# addr = 0x6710			AutoSpeed140	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g3_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g3_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g3_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	path_disable_edge_p2p4_g3_lane	TBD	
					
	# addr = 0x6714			AutoSpeed141	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g3_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g3_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g3_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g3_lane[2:0]	TBD	
					
	# addr = 0x6718			AutoSpeed142	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rxclk_25m_fix_div_en_g3_lane	TBD	
	[23:16]	8'h3e	r/w	rxclk_25m_div_g3_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g3_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g3_lane[1:0]	TBD	
					
	# addr = 0x671c			AutoSpeed143	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current1_sel_g3_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g3_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g3_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	ctle_low_speed_sel_g3_lane[1:0]	TBD	
					
	# addr = 0x6720			AutoSpeed144	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current1_tia_sel_g3_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl1_tia_sel_g3_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_rf_ctrl_g3_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl1_sel_g3_lane[3:0]	TBD	
					
	# addr = 0x6724			AutoSpeed145	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h7	r/w	ctle_current2_sel_g_p4_g3_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h7	r/w	ctle_rl2_sel_g_p4_g3_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h7	r/w	ctle_current2_sel_g_p2_g3_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h7	r/w	ctle_rl2_sel_g_p2_g3_lane[3:0]	TBD	
					
	# addr = 0x6728			AutoSpeed146	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	reg_dfe_tap_settle_scale_g3_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g3_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	reg_dfe_full_rate_mode_g3_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h7	r/w	dfe_cur_sel_g_g3_lane[3:0]	TBD	
					
	# addr = 0x672c			AutoSpeed147	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g3_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g3_lane	TBD	
	[15:8]	8'ha9	r/w	rxdll_temp_b_g3_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g3_lane[7:0]	TBD	
					
	# addr = 0x6730			AutoSpeed148	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g3_lane	TBD	
					
	# addr = 0x6734			AutoSpeed149	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	txreg_speedtrk_clk_g4_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h1	r/w	tx_speeddiv_g4_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g4_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_tx_g4_lane[3:0]	TBD	
					
	# addr = 0x6738			AutoSpeed150	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	tx_train_pat_sel_g4_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g4_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g4_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	txreg_speedtrk_data_g4_lane[2:0]	TBD	
					
	# addr = 0x673c			AutoSpeed151	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	dtl_clk_speedup_g4_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	rx_speed_div_g4_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g4_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_rx_g4_lane[3:0]	TBD	
					
	# addr = 0x6740			AutoSpeed152	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	eom_dll_freq_sel_g4_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	dll_freq_sel_g4_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	intpr_g4_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	rxintpi_g4_lane[3:0]	TBD	
					
	# addr = 0x6744			AutoSpeed153	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g4_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	rxreg_speedtrk_clk_half_g4_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h1	r/w	rxreg_speedtrk_clk_g4_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	rxreg_speedtrk_data_g4_lane[2:0]	TBD	
					
	# addr = 0x6748			AutoSpeed154	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g4_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g4_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g4_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g4_lane[2:0]	TBD	
					
	# addr = 0x674c			AutoSpeed155	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g4_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g4_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h15	r/w	rx_foffset_extra_m_g4_lane[13:8]	TBD	
	[7:0]	8'hb3	r/w	rx_foffset_extra_m_g4_lane[7:0]	TBD	
					
	# addr = 0x6750			AutoSpeed156	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g4_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g4_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g4_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g4_lane[2:0]	TBD	
					
	# addr = 0x6754			AutoSpeed157	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g4_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g4_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g4_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g4_lane	TBD	
					
	# addr = 0x6758			AutoSpeed158	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g4_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g4_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g4_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g4_lane[2:0]	TBD	
					
	# addr = 0x675c			AutoSpeed159	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rxclk_25m_fix_div_en_g4_lane	TBD	
	[23:16]	8'h89	r/w	rxclk_25m_div_g4_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rxclk_25m_div1p5_en_g4_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	rxclk_25m_ctrl_g4_lane[1:0]	TBD	
					
	# addr = 0x6760			AutoSpeed160	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_sel_g4_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g4_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g4_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	ctle_low_speed_sel_g4_lane[1:0]	TBD	
					
	# addr = 0x6764			AutoSpeed161	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g4_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g4_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	ctle_rf_ctrl_g4_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hc	r/w	ctle_rl1_sel_g4_lane[3:0]	TBD	
					
	# addr = 0x6768			AutoSpeed162	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h8	r/w	ctle_current2_sel_g_p4_g4_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h8	r/w	ctle_rl2_sel_g_p4_g4_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h8	r/w	ctle_current2_sel_g_p2_g4_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	ctle_rl2_sel_g_p2_g4_lane[3:0]	TBD	
					
	# addr = 0x676c			AutoSpeed163	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	reg_dfe_tap_settle_scale_g4_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g4_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g4_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	dfe_cur_sel_g_g4_lane[3:0]	TBD	
					
	# addr = 0x6770			AutoSpeed164	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g4_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g4_lane	TBD	
	[15:8]	8'had	r/w	rxdll_temp_b_g4_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g4_lane[7:0]	TBD	
					
	# addr = 0x6774			AutoSpeed165	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g4_lane	TBD	
					
	# addr = 0x6778			AutoSpeed166	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	txreg_speedtrk_clk_g5_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h1	r/w	tx_speeddiv_g5_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g5_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	pll_rate_sel_tx_g5_lane[3:0]	TBD	
					
	# addr = 0x677c			AutoSpeed167	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	tx_train_pat_sel_g5_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g5_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g5_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	txreg_speedtrk_data_g5_lane[2:0]	TBD	
					
	# addr = 0x6780			AutoSpeed168	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	dtl_clk_speedup_g5_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	rx_speed_div_g5_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g5_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	pll_rate_sel_rx_g5_lane[3:0]	TBD	
					
	# addr = 0x6784			AutoSpeed169	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h5	r/w	eom_dll_freq_sel_g5_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	dll_freq_sel_g5_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	intpr_g5_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	rxintpi_g5_lane[3:0]	TBD	
					
	# addr = 0x6788			AutoSpeed170	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g5_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	rxreg_speedtrk_clk_half_g5_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h3	r/w	rxreg_speedtrk_clk_g5_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	rxreg_speedtrk_data_g5_lane[2:0]	TBD	
					
	# addr = 0x678c			AutoSpeed171	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g5_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g5_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g5_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g5_lane[2:0]	TBD	
					
	# addr = 0x6790			AutoSpeed172	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g5_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g5_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h19	r/w	rx_foffset_extra_m_g5_lane[13:8]	TBD	
	[7:0]	8'ha5	r/w	rx_foffset_extra_m_g5_lane[7:0]	TBD	
					
	# addr = 0x6794			AutoSpeed173	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g5_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g5_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g5_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g5_lane[2:0]	TBD	
					
	# addr = 0x6798			AutoSpeed174	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g5_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g5_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g5_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g5_lane	TBD	
					
	# addr = 0x679c			AutoSpeed175	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g5_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g5_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g5_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g5_lane[2:0]	TBD	
					
	# addr = 0x67a0			AutoSpeed176	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rxclk_25m_fix_div_en_g5_lane	TBD	
	[23:16]	8'ha2	r/w	rxclk_25m_div_g5_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rxclk_25m_div1p5_en_g5_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	rxclk_25m_ctrl_g5_lane[1:0]	TBD	
					
	# addr = 0x67a4			AutoSpeed177	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_sel_g5_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g5_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g5_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	ctle_low_speed_sel_g5_lane[1:0]	TBD	
					
	# addr = 0x67a8			AutoSpeed178	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g5_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g5_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	ctle_rf_ctrl_g5_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hc	r/w	ctle_rl1_sel_g5_lane[3:0]	TBD	
					
	# addr = 0x67ac			AutoSpeed179	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h8	r/w	ctle_current2_sel_g_p4_g5_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h8	r/w	ctle_rl2_sel_g_p4_g5_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h8	r/w	ctle_current2_sel_g_p2_g5_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	ctle_rl2_sel_g_p2_g5_lane[3:0]	TBD	
					
	# addr = 0x67b0			AutoSpeed180	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	reg_dfe_tap_settle_scale_g5_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g5_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g5_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	dfe_cur_sel_g_g5_lane[3:0]	TBD	
					
	# addr = 0x67b4			AutoSpeed181	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g5_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g5_lane	TBD	
	[15:8]	8'ha9	r/w	rxdll_temp_b_g5_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g5_lane[7:0]	TBD	
					
	# addr = 0x67b8			AutoSpeed182	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g5_lane	TBD	
					
	# addr = 0x67bc			AutoSpeed183	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	txreg_speedtrk_clk_g6_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h1	r/w	tx_speeddiv_g6_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g6_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	pll_rate_sel_tx_g6_lane[3:0]	TBD	
					
	# addr = 0x67c0			AutoSpeed184	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	tx_train_pat_sel_g6_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g6_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g6_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	txreg_speedtrk_data_g6_lane[2:0]	TBD	
					
	# addr = 0x67c4			AutoSpeed185	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	dtl_clk_speedup_g6_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	rx_speed_div_g6_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g6_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	pll_rate_sel_rx_g6_lane[3:0]	TBD	
					
	# addr = 0x67c8			AutoSpeed186	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h5	r/w	eom_dll_freq_sel_g6_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	dll_freq_sel_g6_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h1	r/w	intpr_g6_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hb	r/w	rxintpi_g6_lane[3:0]	TBD	
					
	# addr = 0x67cc			AutoSpeed187	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g6_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	rxreg_speedtrk_clk_half_g6_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h3	r/w	rxreg_speedtrk_clk_g6_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	rxreg_speedtrk_data_g6_lane[2:0]	TBD	
					
	# addr = 0x67d0			AutoSpeed188	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g6_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g6_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g6_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g6_lane[2:0]	TBD	
					
	# addr = 0x67d4			AutoSpeed189	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g6_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g6_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1a	r/w	rx_foffset_extra_m_g6_lane[13:8]	TBD	
	[7:0]	8'h4d	r/w	rx_foffset_extra_m_g6_lane[7:0]	TBD	
					
	# addr = 0x67d8			AutoSpeed190	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g6_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g6_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g6_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g6_lane[2:0]	TBD	
					
	# addr = 0x67dc			AutoSpeed191	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g6_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g6_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g6_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g6_lane	TBD	
					
	# addr = 0x67e0			AutoSpeed192	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g6_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g6_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g6_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g6_lane[2:0]	TBD	
					
	# addr = 0x67e4			AutoSpeed193	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rxclk_25m_fix_div_en_g6_lane	TBD	
	[23:16]	8'h3e	r/w	rxclk_25m_div_g6_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g6_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g6_lane[1:0]	TBD	
					
	# addr = 0x67e8			AutoSpeed194	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_sel_g6_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g6_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g6_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	ctle_low_speed_sel_g6_lane[1:0]	TBD	
					
	# addr = 0x67ec			AutoSpeed195	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g6_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g6_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	ctle_rf_ctrl_g6_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hc	r/w	ctle_rl1_sel_g6_lane[3:0]	TBD	
					
	# addr = 0x67f0			AutoSpeed196	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h8	r/w	ctle_current2_sel_g_p4_g6_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h8	r/w	ctle_rl2_sel_g_p4_g6_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h8	r/w	ctle_current2_sel_g_p2_g6_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	ctle_rl2_sel_g_p2_g6_lane[3:0]	TBD	
					
	# addr = 0x67f4			AutoSpeed197	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	reg_dfe_tap_settle_scale_g6_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g6_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g6_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	dfe_cur_sel_g_g6_lane[3:0]	TBD	
					
	# addr = 0x67f8			AutoSpeed198	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g6_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g6_lane	TBD	
	[15:8]	8'ha9	r/w	rxdll_temp_b_g6_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g6_lane[7:0]	TBD	
					
	# addr = 0x67fc			AutoSpeed199	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g6_lane	TBD	
					
	# addr = 0x6800			AutoSpeed200	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	txreg_speedtrk_clk_g7_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	tx_speeddiv_g7_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g7_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	pll_rate_sel_tx_g7_lane[3:0]	TBD	
					
	# addr = 0x6804			AutoSpeed201	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	tx_train_pat_sel_g7_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g7_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g7_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	txreg_speedtrk_data_g7_lane[2:0]	TBD	
					
	# addr = 0x6808			AutoSpeed202	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	dtl_clk_speedup_g7_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rx_speed_div_g7_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g7_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	pll_rate_sel_rx_g7_lane[3:0]	TBD	
					
	# addr = 0x680c			AutoSpeed203	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h5	r/w	eom_dll_freq_sel_g7_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	dll_freq_sel_g7_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h1	r/w	intpr_g7_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hb	r/w	rxintpi_g7_lane[3:0]	TBD	
					
	# addr = 0x6810			AutoSpeed204	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g7_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rxreg_speedtrk_clk_half_g7_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h3	r/w	rxreg_speedtrk_clk_g7_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h6	r/w	rxreg_speedtrk_data_g7_lane[2:0]	TBD	
					
	# addr = 0x6814			AutoSpeed205	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g7_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g7_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g7_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g7_lane[2:0]	TBD	
					
	# addr = 0x6818			AutoSpeed206	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g7_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g7_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1b	r/w	rx_foffset_extra_m_g7_lane[13:8]	TBD	
	[7:0]	8'h20	r/w	rx_foffset_extra_m_g7_lane[7:0]	TBD	
					
	# addr = 0x681c			AutoSpeed207	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g7_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g7_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g7_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g7_lane[2:0]	TBD	
					
	# addr = 0x6820			AutoSpeed208	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g7_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g7_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g7_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g7_lane	TBD	
					
	# addr = 0x6824			AutoSpeed209	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g7_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g7_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g7_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g7_lane[2:0]	TBD	
					
	# addr = 0x6828			AutoSpeed210	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g7_lane	TBD	
	[23:16]	8'h56	r/w	rxclk_25m_div_g7_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rxclk_25m_div1p5_en_g7_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g7_lane[1:0]	TBD	
					
	# addr = 0x682c			AutoSpeed211	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_sel_g7_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	ctle_bypass2_en_g7_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ctle_bypass1_en_g7_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_g7_lane[1:0]	TBD	
					
	# addr = 0x6830			AutoSpeed212	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g7_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g7_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h9	r/w	ctle_rf_ctrl_g7_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_g7_lane[3:0]	TBD	
					
	# addr = 0x6834			AutoSpeed213	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current2_sel_g_p4_g7_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl2_sel_g_p4_g7_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_current2_sel_g_p2_g7_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_g7_lane[3:0]	TBD	
					
	# addr = 0x6838			AutoSpeed214	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	reg_dfe_tap_settle_scale_g7_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g7_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g7_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	dfe_cur_sel_g_g7_lane[3:0]	TBD	
					
	# addr = 0x683c			AutoSpeed215	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g7_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g7_lane	TBD	
	[15:8]	8'ha9	r/w	rxdll_temp_b_g7_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g7_lane[7:0]	TBD	
					
	# addr = 0x6840			AutoSpeed216	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g7_lane	TBD	
					
	# addr = 0x6844			AutoSpeed217	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	txreg_speedtrk_clk_g8_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	tx_speeddiv_g8_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g8_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	pll_rate_sel_tx_g8_lane[3:0]	TBD	
					
	# addr = 0x6848			AutoSpeed218	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	tx_train_pat_sel_g8_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g8_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g8_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	txreg_speedtrk_data_g8_lane[2:0]	TBD	
					
	# addr = 0x684c			AutoSpeed219	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	dtl_clk_speedup_g8_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rx_speed_div_g8_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g8_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h6	r/w	pll_rate_sel_rx_g8_lane[3:0]	TBD	
					
	# addr = 0x6850			AutoSpeed220	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	eom_dll_freq_sel_g8_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	dll_freq_sel_g8_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	intpr_g8_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'he	r/w	rxintpi_g8_lane[3:0]	TBD	
					
	# addr = 0x6854			AutoSpeed221	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g8_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rxreg_speedtrk_clk_half_g8_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	rxreg_speedtrk_clk_g8_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	rxreg_speedtrk_data_g8_lane[2:0]	TBD	
					
	# addr = 0x6858			AutoSpeed222	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g8_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g8_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g8_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g8_lane[2:0]	TBD	
					
	# addr = 0x685c			AutoSpeed223	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g8_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g8_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1c	r/w	rx_foffset_extra_m_g8_lane[13:8]	TBD	
	[7:0]	8'hef	r/w	rx_foffset_extra_m_g8_lane[7:0]	TBD	
					
	# addr = 0x6860			AutoSpeed224	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g8_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g8_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g8_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g8_lane[2:0]	TBD	
					
	# addr = 0x6864			AutoSpeed225	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g8_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g8_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g8_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g8_lane	TBD	
					
	# addr = 0x6868			AutoSpeed226	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g8_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g8_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g8_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g8_lane[2:0]	TBD	
					
	# addr = 0x686c			AutoSpeed227	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rxclk_25m_fix_div_en_g8_lane	TBD	
	[23:16]	8'h89	r/w	rxclk_25m_div_g8_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g8_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	rxclk_25m_ctrl_g8_lane[1:0]	TBD	
					
	# addr = 0x6870			AutoSpeed228	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_sel_g8_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	ctle_bypass2_en_g8_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ctle_bypass1_en_g8_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_g8_lane[1:0]	TBD	
					
	# addr = 0x6874			AutoSpeed229	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g8_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g8_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h9	r/w	ctle_rf_ctrl_g8_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_g8_lane[3:0]	TBD	
					
	# addr = 0x6878			AutoSpeed230	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current2_sel_g_p4_g8_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl2_sel_g_p4_g8_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_current2_sel_g_p2_g8_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_g8_lane[3:0]	TBD	
					
	# addr = 0x687c			AutoSpeed231	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	reg_dfe_tap_settle_scale_g8_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g8_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g8_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	dfe_cur_sel_g_g8_lane[3:0]	TBD	
					
	# addr = 0x6880			AutoSpeed232	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g8_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g8_lane	TBD	
	[15:8]	8'h9d	r/w	rxdll_temp_b_g8_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g8_lane[7:0]	TBD	
					
	# addr = 0x6884			AutoSpeed233	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g8_lane	TBD	
					
	# addr = 0x6888			AutoSpeed234	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	txreg_speedtrk_clk_g9_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	tx_speeddiv_g9_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g9_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h7	r/w	pll_rate_sel_tx_g9_lane[3:0]	TBD	
					
	# addr = 0x688c			AutoSpeed235	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	tx_train_pat_sel_g9_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g9_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g9_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	txreg_speedtrk_data_g9_lane[2:0]	TBD	
					
	# addr = 0x6890			AutoSpeed236	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	dtl_clk_speedup_g9_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rx_speed_div_g9_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g9_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h7	r/w	pll_rate_sel_rx_g9_lane[3:0]	TBD	
					
	# addr = 0x6894			AutoSpeed237	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	eom_dll_freq_sel_g9_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	dll_freq_sel_g9_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	intpr_g9_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'he	r/w	rxintpi_g9_lane[3:0]	TBD	
					
	# addr = 0x6898			AutoSpeed238	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g9_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rxreg_speedtrk_clk_half_g9_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	rxreg_speedtrk_clk_g9_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	rxreg_speedtrk_data_g9_lane[2:0]	TBD	
					
	# addr = 0x689c			AutoSpeed239	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g9_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g9_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g9_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g9_lane[2:0]	TBD	
					
	# addr = 0x68a0			AutoSpeed240	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g9_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g9_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1d	r/w	rx_foffset_extra_m_g9_lane[13:8]	TBD	
	[7:0]	8'h97	r/w	rx_foffset_extra_m_g9_lane[7:0]	TBD	
					
	# addr = 0x68a4			AutoSpeed241	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g9_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g9_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g9_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g9_lane[2:0]	TBD	
					
	# addr = 0x68a8			AutoSpeed242	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g9_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g9_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g9_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g9_lane	TBD	
					
	# addr = 0x68ac			AutoSpeed243	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g9_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g9_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g9_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g9_lane[2:0]	TBD	
					
	# addr = 0x68b0			AutoSpeed244	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g9_lane	TBD	
	[23:16]	8'h46	r/w	rxclk_25m_div_g9_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g9_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g9_lane[1:0]	TBD	
					
	# addr = 0x68b4			AutoSpeed245	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_sel_g9_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	ctle_bypass2_en_g9_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ctle_bypass1_en_g9_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_g9_lane[1:0]	TBD	
					
	# addr = 0x68b8			AutoSpeed246	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g9_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g9_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h9	r/w	ctle_rf_ctrl_g9_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_g9_lane[3:0]	TBD	
					
	# addr = 0x68bc			AutoSpeed247	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current2_sel_g_p4_g9_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl2_sel_g_p4_g9_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_current2_sel_g_p2_g9_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_g9_lane[3:0]	TBD	
					
	# addr = 0x68c0			AutoSpeed248	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	reg_dfe_tap_settle_scale_g9_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g9_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g9_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	dfe_cur_sel_g_g9_lane[3:0]	TBD	
					
	# addr = 0x68c4			AutoSpeed249	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g9_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g9_lane	TBD	
	[15:8]	8'h9d	r/w	rxdll_temp_b_g9_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g9_lane[7:0]	TBD	
					
	# addr = 0x68c8			AutoSpeed250	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g9_lane	TBD	
					
	# addr = 0x68cc			AutoSpeed251	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	txreg_speedtrk_clk_g10_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	tx_speeddiv_g10_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g10_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h5	r/w	pll_rate_sel_tx_g10_lane[3:0]	TBD	
					
	# addr = 0x68d0			AutoSpeed252	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	tx_train_pat_sel_g10_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g10_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_pam2_en_g10_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	txreg_speedtrk_data_g10_lane[2:0]	TBD	
					
	# addr = 0x68d4			AutoSpeed253	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	dtl_clk_speedup_g10_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rx_speed_div_g10_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g10_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h5	r/w	pll_rate_sel_rx_g10_lane[3:0]	TBD	
					
	# addr = 0x68d8			AutoSpeed254	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	eom_dll_freq_sel_g10_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	dll_freq_sel_g10_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	intpr_g10_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'he	r/w	rxintpi_g10_lane[3:0]	TBD	
					
	# addr = 0x68dc			AutoSpeed255	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g10_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rxreg_speedtrk_clk_half_g10_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	rxreg_speedtrk_clk_g10_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h6	r/w	rxreg_speedtrk_data_g10_lane[2:0]	TBD	
					
	# addr = 0x68e0			AutoSpeed256	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g10_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g10_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g10_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g10_lane[2:0]	TBD	
					
	# addr = 0x68e4			AutoSpeed257	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g10_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g10_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1b	r/w	rx_foffset_extra_m_g10_lane[13:8]	TBD	
	[7:0]	8'hf2	r/w	rx_foffset_extra_m_g10_lane[7:0]	TBD	
					
	# addr = 0x68e8			AutoSpeed258	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g10_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g10_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g10_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g10_lane[2:0]	TBD	
					
	# addr = 0x68ec			AutoSpeed259	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g10_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g10_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g10_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g10_lane	TBD	
					
	# addr = 0x68f0			AutoSpeed260	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g10_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g10_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g10_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g10_lane[2:0]	TBD	
					
	# addr = 0x68f4			AutoSpeed261	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rxclk_25m_fix_div_en_g10_lane	TBD	
	[23:16]	8'h42	r/w	rxclk_25m_div_g10_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g10_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g10_lane[1:0]	TBD	
					
	# addr = 0x68f8			AutoSpeed262	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_sel_g10_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	ctle_bypass2_en_g10_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ctle_bypass1_en_g10_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_g10_lane[1:0]	TBD	
					
	# addr = 0x68fc			AutoSpeed263	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g10_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g10_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h9	r/w	ctle_rf_ctrl_g10_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_g10_lane[3:0]	TBD	
					
	# addr = 0x6900			AutoSpeed264	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current2_sel_g_p4_g10_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl2_sel_g_p4_g10_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_current2_sel_g_p2_g10_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_g10_lane[3:0]	TBD	
					
	# addr = 0x6904			AutoSpeed265	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	reg_dfe_tap_settle_scale_g10_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g10_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g10_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	dfe_cur_sel_g_g10_lane[3:0]	TBD	
					
	# addr = 0x6908			AutoSpeed266	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rx_pam2_en_g10_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g10_lane	TBD	
	[15:8]	8'h9d	r/w	rxdll_temp_b_g10_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g10_lane[7:0]	TBD	
					
	# addr = 0x690c			AutoSpeed267	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g10_lane	TBD	
					
	# addr = 0x6910			AutoSpeed268	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	txreg_speedtrk_clk_g11_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	tx_speeddiv_g11_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g11_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	pll_rate_sel_tx_g11_lane[3:0]	TBD	
					
	# addr = 0x6914			AutoSpeed269	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	tx_train_pat_sel_g11_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g11_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_pam2_en_g11_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	txreg_speedtrk_data_g11_lane[2:0]	TBD	
					
	# addr = 0x6918			AutoSpeed270	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	dtl_clk_speedup_g11_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rx_speed_div_g11_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g11_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	pll_rate_sel_rx_g11_lane[3:0]	TBD	
					
	# addr = 0x691c			AutoSpeed271	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	eom_dll_freq_sel_g11_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	dll_freq_sel_g11_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	intpr_g11_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'he	r/w	rxintpi_g11_lane[3:0]	TBD	
					
	# addr = 0x6920			AutoSpeed272	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g11_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rxreg_speedtrk_clk_half_g11_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	rxreg_speedtrk_clk_g11_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	rxreg_speedtrk_data_g11_lane[2:0]	TBD	
					
	# addr = 0x6924			AutoSpeed273	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g11_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g11_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g11_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g11_lane[2:0]	TBD	
					
	# addr = 0x6928			AutoSpeed274	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g11_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g11_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1d	r/w	rx_foffset_extra_m_g11_lane[13:8]	TBD	
	[7:0]	8'h76	r/w	rx_foffset_extra_m_g11_lane[7:0]	TBD	
					
	# addr = 0x692c			AutoSpeed275	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g11_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g11_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g11_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g11_lane[2:0]	TBD	
					
	# addr = 0x6930			AutoSpeed276	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g11_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g11_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g11_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g11_lane	TBD	
					
	# addr = 0x6934			AutoSpeed277	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g11_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g11_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g11_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g11_lane[2:0]	TBD	
					
	# addr = 0x6938			AutoSpeed278	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g11_lane	TBD	
	[23:16]	8'h46	r/w	rxclk_25m_div_g11_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g11_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g11_lane[1:0]	TBD	
					
	# addr = 0x693c			AutoSpeed279	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_sel_g11_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	ctle_bypass2_en_g11_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ctle_bypass1_en_g11_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_g11_lane[1:0]	TBD	
					
	# addr = 0x6940			AutoSpeed280	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g11_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g11_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h9	r/w	ctle_rf_ctrl_g11_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_g11_lane[3:0]	TBD	
					
	# addr = 0x6944			AutoSpeed281	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current2_sel_g_p4_g11_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl2_sel_g_p4_g11_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_current2_sel_g_p2_g11_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_g11_lane[3:0]	TBD	
					
	# addr = 0x6948			AutoSpeed282	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	reg_dfe_tap_settle_scale_g11_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g11_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g11_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	dfe_cur_sel_g_g11_lane[3:0]	TBD	
					
	# addr = 0x694c			AutoSpeed283	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rx_pam2_en_g11_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g11_lane	TBD	
	[15:8]	8'h9d	r/w	rxdll_temp_b_g11_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g11_lane[7:0]	TBD	
					
	# addr = 0x6950			AutoSpeed284	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g11_lane	TBD	
					
	# addr = 0x6954			AutoSpeed285	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	txreg_speedtrk_clk_g12_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h3	r/w	tx_speeddiv_g12_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g12_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_tx_g12_lane[3:0]	TBD	
					
	# addr = 0x6958			AutoSpeed286	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	tx_train_pat_sel_g12_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g12_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g12_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	txreg_speedtrk_data_g12_lane[2:0]	TBD	
					
	# addr = 0x695c			AutoSpeed287	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h2	r/w	dtl_clk_speedup_g12_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h6	r/w	rx_speed_div_g12_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g12_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_rx_g12_lane[3:0]	TBD	
					
	# addr = 0x6960			AutoSpeed288	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	eom_dll_freq_sel_g12_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	dll_freq_sel_g12_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	intpr_g12_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	rxintpi_g12_lane[3:0]	TBD	
					
	# addr = 0x6964			AutoSpeed289	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g12_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	rxreg_speedtrk_clk_half_g12_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h1	r/w	rxreg_speedtrk_clk_g12_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	rxreg_speedtrk_data_g12_lane[2:0]	TBD	
					
	# addr = 0x6968			AutoSpeed290	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g12_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g12_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g12_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g12_lane[2:0]	TBD	
					
	# addr = 0x696c			AutoSpeed291	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g12_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g12_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h15	r/w	rx_foffset_extra_m_g12_lane[13:8]	TBD	
	[7:0]	8'ha	r/w	rx_foffset_extra_m_g12_lane[7:0]	TBD	
					
	# addr = 0x6970			AutoSpeed292	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p4_g12_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p4_g12_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p2_g12_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h2	r/w	pu_smplr_d_p2_g12_lane[2:0]	TBD	
					
	# addr = 0x6974			AutoSpeed293	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g12_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g12_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g12_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	path_disable_edge_p2p4_g12_lane	TBD	
					
	# addr = 0x6978			AutoSpeed294	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g12_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g12_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g12_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g12_lane[2:0]	TBD	
					
	# addr = 0x697c			AutoSpeed295	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g12_lane	TBD	
	[23:16]	8'h64	r/w	rxclk_25m_div_g12_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g12_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	rxclk_25m_ctrl_g12_lane[1:0]	TBD	
					
	# addr = 0x6980			AutoSpeed296	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h1	r/w	ctle_current1_sel_g12_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g12_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g12_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	ctle_low_speed_sel_g12_lane[1:0]	TBD	
					
	# addr = 0x6984			AutoSpeed297	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h1	r/w	ctle_current1_tia_sel_g12_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	ctle_rl1_tia_sel_g12_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_rf_ctrl_g12_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ctle_rl1_sel_g12_lane[3:0]	TBD	
					
	# addr = 0x6988			AutoSpeed298	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h1	r/w	ctle_current2_sel_g_p4_g12_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	ctle_rl2_sel_g_p4_g12_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	ctle_current2_sel_g_p2_g12_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ctle_rl2_sel_g_p2_g12_lane[3:0]	TBD	
					
	# addr = 0x698c			AutoSpeed299	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	reg_dfe_tap_settle_scale_g12_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	reg_dfe_dis_g12_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	reg_dfe_full_rate_mode_g12_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	dfe_cur_sel_g_g12_lane[3:0]	TBD	
					
	# addr = 0x6990			AutoSpeed300	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g12_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	dfe_pam2_mode_g12_lane	TBD	
	[15:8]	8'had	r/w	rxdll_temp_b_g12_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g12_lane[7:0]	TBD	
					
	# addr = 0x6994			AutoSpeed301	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g12_lane	TBD	
					
	# addr = 0x6998			AutoSpeed302	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	txreg_speedtrk_clk_g13_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	tx_speeddiv_g13_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g13_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_tx_g13_lane[3:0]	TBD	
					
	# addr = 0x699c			AutoSpeed303	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	tx_train_pat_sel_g13_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g13_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g13_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	txreg_speedtrk_data_g13_lane[2:0]	TBD	
					
	# addr = 0x69a0			AutoSpeed304	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	dtl_clk_speedup_g13_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rx_speed_div_g13_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g13_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_rx_g13_lane[3:0]	TBD	
					
	# addr = 0x69a4			AutoSpeed305	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	eom_dll_freq_sel_g13_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	dll_freq_sel_g13_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	intpr_g13_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	rxintpi_g13_lane[3:0]	TBD	
					
	# addr = 0x69a8			AutoSpeed306	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g13_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rxreg_speedtrk_clk_half_g13_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h1	r/w	rxreg_speedtrk_clk_g13_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	rxreg_speedtrk_data_g13_lane[2:0]	TBD	
					
	# addr = 0x69ac			AutoSpeed307	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g13_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g13_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g13_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g13_lane[2:0]	TBD	
					
	# addr = 0x69b0			AutoSpeed308	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g13_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g13_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h15	r/w	rx_foffset_extra_m_g13_lane[13:8]	TBD	
	[7:0]	8'hb3	r/w	rx_foffset_extra_m_g13_lane[7:0]	TBD	
					
	# addr = 0x69b4			AutoSpeed309	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g13_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g13_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g13_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g13_lane[2:0]	TBD	
					
	# addr = 0x69b8			AutoSpeed310	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g13_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g13_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g13_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g13_lane	TBD	
					
	# addr = 0x69bc			AutoSpeed311	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g13_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g13_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g13_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g13_lane[2:0]	TBD	
					
	# addr = 0x69c0			AutoSpeed312	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rxclk_25m_fix_div_en_g13_lane	TBD	
	[23:16]	8'h89	r/w	rxclk_25m_div_g13_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rxclk_25m_div1p5_en_g13_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	rxclk_25m_ctrl_g13_lane[1:0]	TBD	
					
	# addr = 0x69c4			AutoSpeed313	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_sel_g13_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	ctle_bypass2_en_g13_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ctle_bypass1_en_g13_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_g13_lane[1:0]	TBD	
					
	# addr = 0x69c8			AutoSpeed314	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g13_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g13_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h9	r/w	ctle_rf_ctrl_g13_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_g13_lane[3:0]	TBD	
					
	# addr = 0x69cc			AutoSpeed315	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current2_sel_g_p4_g13_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl2_sel_g_p4_g13_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_current2_sel_g_p2_g13_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_g13_lane[3:0]	TBD	
					
	# addr = 0x69d0			AutoSpeed316	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	reg_dfe_tap_settle_scale_g13_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g13_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g13_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	dfe_cur_sel_g_g13_lane[3:0]	TBD	
					
	# addr = 0x69d4			AutoSpeed317	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g13_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g13_lane	TBD	
	[15:8]	8'had	r/w	rxdll_temp_b_g13_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g13_lane[7:0]	TBD	
					
	# addr = 0x69d8			AutoSpeed318	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g13_lane	TBD	
					
	# addr = 0x69dc			AutoSpeed319	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	txreg_speedtrk_clk_g14_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	tx_speeddiv_g14_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g14_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h5	r/w	pll_rate_sel_tx_g14_lane[3:0]	TBD	
					
	# addr = 0x69e0			AutoSpeed320	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	tx_train_pat_sel_g14_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	tx_halfrate_en_g14_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_pam2_en_g14_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	txreg_speedtrk_data_g14_lane[2:0]	TBD	
					
	# addr = 0x69e4			AutoSpeed321	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	dtl_clk_speedup_g14_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rx_speed_div_g14_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g14_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h5	r/w	pll_rate_sel_rx_g14_lane[3:0]	TBD	
					
	# addr = 0x69e8			AutoSpeed322	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	eom_dll_freq_sel_g14_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	dll_freq_sel_g14_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	intpr_g14_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'he	r/w	rxintpi_g14_lane[3:0]	TBD	
					
	# addr = 0x69ec			AutoSpeed323	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g14_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rxreg_speedtrk_clk_half_g14_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	rxreg_speedtrk_clk_g14_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h6	r/w	rxreg_speedtrk_data_g14_lane[2:0]	TBD	
					
	# addr = 0x69f0			AutoSpeed324	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g14_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g14_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g14_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g14_lane[2:0]	TBD	
					
	# addr = 0x69f4			AutoSpeed325	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g14_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g14_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1b	r/w	rx_foffset_extra_m_g14_lane[13:8]	TBD	
	[7:0]	8'hf2	r/w	rx_foffset_extra_m_g14_lane[7:0]	TBD	
					
	# addr = 0x69f8			AutoSpeed326	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g14_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g14_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g14_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g14_lane[2:0]	TBD	
					
	# addr = 0x69fc			AutoSpeed327	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p1_g14_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p1_g14_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	path_disable_edge_p1p3_g14_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g14_lane	TBD	
					
	# addr = 0x6a00			AutoSpeed328	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	path_disable_s_p1p3_g14_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	path_disable_d_p1p3_g14_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p3_g14_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p3_g14_lane[2:0]	TBD	
					
	# addr = 0x6a04			AutoSpeed329	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rxclk_25m_fix_div_en_g14_lane	TBD	
	[23:16]	8'h42	r/w	rxclk_25m_div_g14_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g14_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g14_lane[1:0]	TBD	
					
	# addr = 0x6a08			AutoSpeed330	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_sel_g14_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g14_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g14_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_g14_lane[1:0]	TBD	
					
	# addr = 0x6a0c			AutoSpeed331	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_tia_sel_g14_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	ctle_rl1_tia_sel_g14_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'hc	r/w	ctle_rf_ctrl_g14_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_g14_lane[3:0]	TBD	
					
	# addr = 0x6a10			AutoSpeed332	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current2_sel_g_p4_g14_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl2_sel_g_p4_g14_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_current2_sel_g_p2_g14_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_g14_lane[3:0]	TBD	
					
	# addr = 0x6a14			AutoSpeed333	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	reg_dfe_tap_settle_scale_g14_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g14_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g14_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	dfe_cur_sel_g_g14_lane[3:0]	TBD	
					
	# addr = 0x6a18			AutoSpeed334	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rx_pam2_en_g14_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g14_lane	TBD	
	[15:8]	8'h9d	r/w	rxdll_temp_b_g14_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g14_lane[7:0]	TBD	
					
	# addr = 0x6a1c			AutoSpeed335	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	rx_halfrate_en_g14_lane	TBD	
					
	# addr = 0x6a20			AutoSpeed336	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	txreg_speedtrk_clk_g15_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	tx_speeddiv_g15_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g15_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	pll_rate_sel_tx_g15_lane[3:0]	TBD	
					
	# addr = 0x6a24			AutoSpeed337	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	tx_train_pat_sel_g15_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	tx_halfrate_en_g15_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_pam2_en_g15_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	txreg_speedtrk_data_g15_lane[2:0]	TBD	
					
	# addr = 0x6a28			AutoSpeed338	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	dtl_clk_speedup_g15_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rx_speed_div_g15_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g15_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	pll_rate_sel_rx_g15_lane[3:0]	TBD	
					
	# addr = 0x6a2c			AutoSpeed339	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	eom_dll_freq_sel_g15_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	dll_freq_sel_g15_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	intpr_g15_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'he	r/w	rxintpi_g15_lane[3:0]	TBD	
					
	# addr = 0x6a30			AutoSpeed340	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g15_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rxreg_speedtrk_clk_half_g15_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	rxreg_speedtrk_clk_g15_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	rxreg_speedtrk_data_g15_lane[2:0]	TBD	
					
	# addr = 0x6a34			AutoSpeed341	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g15_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g15_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g15_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g15_lane[2:0]	TBD	
					
	# addr = 0x6a38			AutoSpeed342	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g15_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g15_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1d	r/w	rx_foffset_extra_m_g15_lane[13:8]	TBD	
	[7:0]	8'h76	r/w	rx_foffset_extra_m_g15_lane[7:0]	TBD	
					
	# addr = 0x6a3c			AutoSpeed343	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g15_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g15_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g15_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g15_lane[2:0]	TBD	
					
	# addr = 0x6a40			AutoSpeed344	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p1_g15_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p1_g15_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	path_disable_edge_p1p3_g15_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g15_lane	TBD	
					
	# addr = 0x6a44			AutoSpeed345	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	path_disable_s_p1p3_g15_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	path_disable_d_p1p3_g15_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p3_g15_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p3_g15_lane[2:0]	TBD	
					
	# addr = 0x6a48			AutoSpeed346	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g15_lane	TBD	
	[23:16]	8'h46	r/w	rxclk_25m_div_g15_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g15_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g15_lane[1:0]	TBD	
					
	# addr = 0x6a4c			AutoSpeed347	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_sel_g15_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g15_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g15_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_g15_lane[1:0]	TBD	
					
	# addr = 0x6a50			AutoSpeed348	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_tia_sel_g15_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	ctle_rl1_tia_sel_g15_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'hc	r/w	ctle_rf_ctrl_g15_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_g15_lane[3:0]	TBD	
					
	# addr = 0x6a54			AutoSpeed349	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current2_sel_g_p4_g15_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl2_sel_g_p4_g15_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_current2_sel_g_p2_g15_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_g15_lane[3:0]	TBD	
					
	# addr = 0x6a58			AutoSpeed350	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	reg_dfe_tap_settle_scale_g15_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g15_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g15_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	dfe_cur_sel_g_g15_lane[3:0]	TBD	
					
	# addr = 0x6a5c			AutoSpeed351	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rx_pam2_en_g15_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g15_lane	TBD	
	[15:8]	8'h9d	r/w	rxdll_temp_b_g15_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g15_lane[7:0]	TBD	
					
	# addr = 0x6a60			AutoSpeed352	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	rx_halfrate_en_g15_lane	TBD	
					
	# addr = 0x6a64			AutoSpeed353	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	txreg_speedtrk_clk_g16_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	tx_speeddiv_g16_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g16_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h5	r/w	pll_rate_sel_tx_g16_lane[3:0]	TBD	
					
	# addr = 0x6a68			AutoSpeed354	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	tx_train_pat_sel_g16_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g16_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g16_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	txreg_speedtrk_data_g16_lane[2:0]	TBD	
					
	# addr = 0x6a6c			AutoSpeed355	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	dtl_clk_speedup_g16_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rx_speed_div_g16_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g16_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h5	r/w	pll_rate_sel_rx_g16_lane[3:0]	TBD	
					
	# addr = 0x6a70			AutoSpeed356	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	eom_dll_freq_sel_g16_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	dll_freq_sel_g16_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	intpr_g16_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'he	r/w	rxintpi_g16_lane[3:0]	TBD	
					
	# addr = 0x6a74			AutoSpeed357	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g16_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rxreg_speedtrk_clk_half_g16_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	rxreg_speedtrk_clk_g16_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h6	r/w	rxreg_speedtrk_data_g16_lane[2:0]	TBD	
					
	# addr = 0x6a78			AutoSpeed358	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g16_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g16_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g16_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g16_lane[2:0]	TBD	
					
	# addr = 0x6a7c			AutoSpeed359	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g16_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g16_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1b	r/w	rx_foffset_extra_m_g16_lane[13:8]	TBD	
	[7:0]	8'h4	r/w	rx_foffset_extra_m_g16_lane[7:0]	TBD	
					
	# addr = 0x6a80			AutoSpeed360	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g16_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g16_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g16_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g16_lane[2:0]	TBD	
					
	# addr = 0x6a84			AutoSpeed361	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g16_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g16_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g16_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g16_lane	TBD	
					
	# addr = 0x6a88			AutoSpeed362	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g16_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g16_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g16_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g16_lane[2:0]	TBD	
					
	# addr = 0x6a8c			AutoSpeed363	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g16_lane	TBD	
	[23:16]	8'h56	r/w	rxclk_25m_div_g16_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rxclk_25m_div1p5_en_g16_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g16_lane[1:0]	TBD	
					
	# addr = 0x6a90			AutoSpeed364	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_sel_g16_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	ctle_bypass2_en_g16_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ctle_bypass1_en_g16_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_g16_lane[1:0]	TBD	
					
	# addr = 0x6a94			AutoSpeed365	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g16_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g16_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h9	r/w	ctle_rf_ctrl_g16_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_g16_lane[3:0]	TBD	
					
	# addr = 0x6a98			AutoSpeed366	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current2_sel_g_p4_g16_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl2_sel_g_p4_g16_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_current2_sel_g_p2_g16_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_g16_lane[3:0]	TBD	
					
	# addr = 0x6a9c			AutoSpeed367	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	reg_dfe_tap_settle_scale_g16_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g16_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g16_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	dfe_cur_sel_g_g16_lane[3:0]	TBD	
					
	# addr = 0x6aa0			AutoSpeed368	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g16_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g16_lane	TBD	
	[15:8]	8'h9d	r/w	rxdll_temp_b_g16_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g16_lane[7:0]	TBD	
					
	# addr = 0x6aa4			AutoSpeed369	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g16_lane	TBD	
					
	# addr = 0x6aa8			AutoSpeed370	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	txreg_speedtrk_clk_g17_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h1	r/w	tx_speeddiv_g17_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g17_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	pll_rate_sel_tx_g17_lane[3:0]	TBD	
					
	# addr = 0x6aac			AutoSpeed371	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	tx_train_pat_sel_g17_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g17_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g17_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	txreg_speedtrk_data_g17_lane[2:0]	TBD	
					
	# addr = 0x6ab0			AutoSpeed372	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	dtl_clk_speedup_g17_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	rx_speed_div_g17_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g17_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	pll_rate_sel_rx_g17_lane[3:0]	TBD	
					
	# addr = 0x6ab4			AutoSpeed373	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h5	r/w	eom_dll_freq_sel_g17_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	dll_freq_sel_g17_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h1	r/w	intpr_g17_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hb	r/w	rxintpi_g17_lane[3:0]	TBD	
					
	# addr = 0x6ab8			AutoSpeed374	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g17_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	rxreg_speedtrk_clk_half_g17_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h3	r/w	rxreg_speedtrk_clk_g17_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	rxreg_speedtrk_data_g17_lane[2:0]	TBD	
					
	# addr = 0x6abc			AutoSpeed375	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g17_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g17_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g17_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g17_lane[2:0]	TBD	
					
	# addr = 0x6ac0			AutoSpeed376	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g17_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g17_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1b	r/w	rx_foffset_extra_m_g17_lane[13:8]	TBD	
	[7:0]	8'h20	r/w	rx_foffset_extra_m_g17_lane[7:0]	TBD	
					
	# addr = 0x6ac4			AutoSpeed377	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g17_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g17_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g17_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g17_lane[2:0]	TBD	
					
	# addr = 0x6ac8			AutoSpeed378	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g17_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g17_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g17_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g17_lane	TBD	
					
	# addr = 0x6acc			AutoSpeed379	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g17_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g17_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g17_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g17_lane[2:0]	TBD	
					
	# addr = 0x6ad0			AutoSpeed380	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g17_lane	TBD	
	[23:16]	8'h56	r/w	rxclk_25m_div_g17_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rxclk_25m_div1p5_en_g17_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g17_lane[1:0]	TBD	
					
	# addr = 0x6ad4			AutoSpeed381	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_sel_g17_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g17_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g17_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	ctle_low_speed_sel_g17_lane[1:0]	TBD	
					
	# addr = 0x6ad8			AutoSpeed382	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g17_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g17_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	ctle_rf_ctrl_g17_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hc	r/w	ctle_rl1_sel_g17_lane[3:0]	TBD	
					
	# addr = 0x6adc			AutoSpeed383	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h8	r/w	ctle_current2_sel_g_p4_g17_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h8	r/w	ctle_rl2_sel_g_p4_g17_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h8	r/w	ctle_current2_sel_g_p2_g17_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	ctle_rl2_sel_g_p2_g17_lane[3:0]	TBD	
					
	# addr = 0x6ae0			AutoSpeed384	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	reg_dfe_tap_settle_scale_g17_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g17_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g17_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	dfe_cur_sel_g_g17_lane[3:0]	TBD	
					
	# addr = 0x6ae4			AutoSpeed385	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g17_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g17_lane	TBD	
	[15:8]	8'ha9	r/w	rxdll_temp_b_g17_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g17_lane[7:0]	TBD	
					
	# addr = 0x6ae8			AutoSpeed386	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g17_lane	TBD	
					
	# addr = 0x6aec			AutoSpeed387	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	txreg_speedtrk_clk_g18_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	tx_speeddiv_g18_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g18_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	pll_rate_sel_tx_g18_lane[3:0]	TBD	
					
	# addr = 0x6af0			AutoSpeed388	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	tx_train_pat_sel_g18_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g18_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_pam2_en_g18_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	txreg_speedtrk_data_g18_lane[2:0]	TBD	
					
	# addr = 0x6af4			AutoSpeed389	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	dtl_clk_speedup_g18_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rx_speed_div_g18_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g18_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	pll_rate_sel_rx_g18_lane[3:0]	TBD	
					
	# addr = 0x6af8			AutoSpeed390	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h5	r/w	eom_dll_freq_sel_g18_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	dll_freq_sel_g18_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h1	r/w	intpr_g18_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hb	r/w	rxintpi_g18_lane[3:0]	TBD	
					
	# addr = 0x6afc			AutoSpeed391	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g18_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rxreg_speedtrk_clk_half_g18_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h3	r/w	rxreg_speedtrk_clk_g18_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h6	r/w	rxreg_speedtrk_data_g18_lane[2:0]	TBD	
					
	# addr = 0x6b00			AutoSpeed392	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g18_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g18_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g18_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g18_lane[2:0]	TBD	
					
	# addr = 0x6b04			AutoSpeed393	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g18_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g18_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1b	r/w	rx_foffset_extra_m_g18_lane[13:8]	TBD	
	[7:0]	8'h20	r/w	rx_foffset_extra_m_g18_lane[7:0]	TBD	
					
	# addr = 0x6b08			AutoSpeed394	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g18_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g18_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g18_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g18_lane[2:0]	TBD	
					
	# addr = 0x6b0c			AutoSpeed395	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g18_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g18_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g18_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g18_lane	TBD	
					
	# addr = 0x6b10			AutoSpeed396	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g18_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g18_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g18_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g18_lane[2:0]	TBD	
					
	# addr = 0x6b14			AutoSpeed397	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g18_lane	TBD	
	[23:16]	8'h56	r/w	rxclk_25m_div_g18_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rxclk_25m_div1p5_en_g18_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g18_lane[1:0]	TBD	
					
	# addr = 0x6b18			AutoSpeed398	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_sel_g18_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	ctle_bypass2_en_g18_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ctle_bypass1_en_g18_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_g18_lane[1:0]	TBD	
					
	# addr = 0x6b1c			AutoSpeed399	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g18_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g18_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h9	r/w	ctle_rf_ctrl_g18_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_g18_lane[3:0]	TBD	
					
	# addr = 0x6b20			AutoSpeed400	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current2_sel_g_p4_g18_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl2_sel_g_p4_g18_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_current2_sel_g_p2_g18_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_g18_lane[3:0]	TBD	
					
	# addr = 0x6b24			AutoSpeed401	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	reg_dfe_tap_settle_scale_g18_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g18_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g18_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	dfe_cur_sel_g_g18_lane[3:0]	TBD	
					
	# addr = 0x6b28			AutoSpeed402	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rx_pam2_en_g18_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g18_lane	TBD	
	[15:8]	8'ha9	r/w	rxdll_temp_b_g18_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g18_lane[7:0]	TBD	
					
	# addr = 0x6b2c			AutoSpeed403	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g18_lane	TBD	
					
	# addr = 0x6b30			AutoSpeed404	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	txreg_speedtrk_clk_g19_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	tx_speeddiv_g19_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g19_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	pll_rate_sel_tx_g19_lane[3:0]	TBD	
					
	# addr = 0x6b34			AutoSpeed405	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	tx_train_pat_sel_g19_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	tx_halfrate_en_g19_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_pam2_en_g19_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	txreg_speedtrk_data_g19_lane[2:0]	TBD	
					
	# addr = 0x6b38			AutoSpeed406	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	dtl_clk_speedup_g19_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rx_speed_div_g19_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g19_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h4	r/w	pll_rate_sel_rx_g19_lane[3:0]	TBD	
					
	# addr = 0x6b3c			AutoSpeed407	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h5	r/w	eom_dll_freq_sel_g19_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	dll_freq_sel_g19_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h1	r/w	intpr_g19_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hb	r/w	rxintpi_g19_lane[3:0]	TBD	
					
	# addr = 0x6b40			AutoSpeed408	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g19_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rxreg_speedtrk_clk_half_g19_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h3	r/w	rxreg_speedtrk_clk_g19_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h6	r/w	rxreg_speedtrk_data_g19_lane[2:0]	TBD	
					
	# addr = 0x6b44			AutoSpeed409	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g19_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g19_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g19_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g19_lane[2:0]	TBD	
					
	# addr = 0x6b48			AutoSpeed410	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g19_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g19_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1b	r/w	rx_foffset_extra_m_g19_lane[13:8]	TBD	
	[7:0]	8'h20	r/w	rx_foffset_extra_m_g19_lane[7:0]	TBD	
					
	# addr = 0x6b4c			AutoSpeed411	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g19_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g19_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g19_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g19_lane[2:0]	TBD	
					
	# addr = 0x6b50			AutoSpeed412	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p1_g19_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p1_g19_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	path_disable_edge_p1p3_g19_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g19_lane	TBD	
					
	# addr = 0x6b54			AutoSpeed413	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	path_disable_s_p1p3_g19_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	path_disable_d_p1p3_g19_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p3_g19_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p3_g19_lane[2:0]	TBD	
					
	# addr = 0x6b58			AutoSpeed414	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g19_lane	TBD	
	[23:16]	8'h56	r/w	rxclk_25m_div_g19_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rxclk_25m_div1p5_en_g19_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g19_lane[1:0]	TBD	
					
	# addr = 0x6b5c			AutoSpeed415	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_sel_g19_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g19_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g19_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_g19_lane[1:0]	TBD	
					
	# addr = 0x6b60			AutoSpeed416	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_tia_sel_g19_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hf	r/w	ctle_rl1_tia_sel_g19_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'hc	r/w	ctle_rf_ctrl_g19_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_g19_lane[3:0]	TBD	
					
	# addr = 0x6b64			AutoSpeed417	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current2_sel_g_p4_g19_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl2_sel_g_p4_g19_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_current2_sel_g_p2_g19_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_g19_lane[3:0]	TBD	
					
	# addr = 0x6b68			AutoSpeed418	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	reg_dfe_tap_settle_scale_g19_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g19_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g19_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	dfe_cur_sel_g_g19_lane[3:0]	TBD	
					
	# addr = 0x6b6c			AutoSpeed419	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rx_pam2_en_g19_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g19_lane	TBD	
	[15:8]	8'ha9	r/w	rxdll_temp_b_g19_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g19_lane[7:0]	TBD	
					
	# addr = 0x6b70			AutoSpeed420	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	rx_halfrate_en_g19_lane	TBD	
					
	# addr = 0x6b74			AutoSpeed421	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	txreg_speedtrk_clk_g20_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h3	r/w	tx_speeddiv_g20_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g20_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_tx_g20_lane[3:0]	TBD	
					
	# addr = 0x6b78			AutoSpeed422	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	tx_train_pat_sel_g20_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g20_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g20_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	txreg_speedtrk_data_g20_lane[2:0]	TBD	
					
	# addr = 0x6b7c			AutoSpeed423	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h2	r/w	dtl_clk_speedup_g20_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h6	r/w	rx_speed_div_g20_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g20_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	pll_rate_sel_rx_g20_lane[3:0]	TBD	
					
	# addr = 0x6b80			AutoSpeed424	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	eom_dll_freq_sel_g20_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	dll_freq_sel_g20_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	intpr_g20_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	rxintpi_g20_lane[3:0]	TBD	
					
	# addr = 0x6b84			AutoSpeed425	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g20_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	rxreg_speedtrk_clk_half_g20_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h1	r/w	rxreg_speedtrk_clk_g20_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	rxreg_speedtrk_data_g20_lane[2:0]	TBD	
					
	# addr = 0x6b88			AutoSpeed426	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g20_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g20_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g20_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g20_lane[2:0]	TBD	
					
	# addr = 0x6b8c			AutoSpeed427	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g20_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g20_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h15	r/w	rx_foffset_extra_m_g20_lane[13:8]	TBD	
	[7:0]	8'hb3	r/w	rx_foffset_extra_m_g20_lane[7:0]	TBD	
					
	# addr = 0x6b90			AutoSpeed428	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p4_g20_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p4_g20_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p2_g20_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h2	r/w	pu_smplr_d_p2_g20_lane[2:0]	TBD	
					
	# addr = 0x6b94			AutoSpeed429	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g20_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g20_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g20_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	path_disable_edge_p2p4_g20_lane	TBD	
					
	# addr = 0x6b98			AutoSpeed430	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g20_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g20_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g20_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g20_lane[2:0]	TBD	
					
	# addr = 0x6b9c			AutoSpeed431	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rxclk_25m_fix_div_en_g20_lane	TBD	
	[23:16]	8'h89	r/w	rxclk_25m_div_g20_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rxclk_25m_div1p5_en_g20_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	rxclk_25m_ctrl_g20_lane[1:0]	TBD	
					
	# addr = 0x6ba0			AutoSpeed432	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h1	r/w	ctle_current1_sel_g20_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g20_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g20_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	ctle_low_speed_sel_g20_lane[1:0]	TBD	
					
	# addr = 0x6ba4			AutoSpeed433	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h1	r/w	ctle_current1_tia_sel_g20_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	ctle_rl1_tia_sel_g20_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_rf_ctrl_g20_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ctle_rl1_sel_g20_lane[3:0]	TBD	
					
	# addr = 0x6ba8			AutoSpeed434	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h1	r/w	ctle_current2_sel_g_p4_g20_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	ctle_rl2_sel_g_p4_g20_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	ctle_current2_sel_g_p2_g20_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ctle_rl2_sel_g_p2_g20_lane[3:0]	TBD	
					
	# addr = 0x6bac			AutoSpeed435	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	reg_dfe_tap_settle_scale_g20_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	reg_dfe_dis_g20_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	reg_dfe_full_rate_mode_g20_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	dfe_cur_sel_g_g20_lane[3:0]	TBD	
					
	# addr = 0x6bb0			AutoSpeed436	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g20_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	dfe_pam2_mode_g20_lane	TBD	
	[15:8]	8'had	r/w	rxdll_temp_b_g20_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g20_lane[7:0]	TBD	
					
	# addr = 0x6bb4			AutoSpeed437	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g20_lane	TBD	
					
	# addr = 0x6bb8			AutoSpeed438	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	txreg_speedtrk_clk_g21_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h2	r/w	tx_speeddiv_g21_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g21_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_tx_g21_lane[3:0]	TBD	
					
	# addr = 0x6bbc			AutoSpeed439	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	tx_train_pat_sel_g21_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g21_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g21_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	txreg_speedtrk_data_g21_lane[2:0]	TBD	
					
	# addr = 0x6bc0			AutoSpeed440	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	dtl_clk_speedup_g21_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h5	r/w	rx_speed_div_g21_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g21_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_rx_g21_lane[3:0]	TBD	
					
	# addr = 0x6bc4			AutoSpeed441	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	eom_dll_freq_sel_g21_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	dll_freq_sel_g21_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	intpr_g21_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	rxintpi_g21_lane[3:0]	TBD	
					
	# addr = 0x6bc8			AutoSpeed442	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g21_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	rxreg_speedtrk_clk_half_g21_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h1	r/w	rxreg_speedtrk_clk_g21_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	rxreg_speedtrk_data_g21_lane[2:0]	TBD	
					
	# addr = 0x6bcc			AutoSpeed443	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g21_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g21_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g21_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g21_lane[2:0]	TBD	
					
	# addr = 0x6bd0			AutoSpeed444	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g21_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g21_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h15	r/w	rx_foffset_extra_m_g21_lane[13:8]	TBD	
	[7:0]	8'ha	r/w	rx_foffset_extra_m_g21_lane[7:0]	TBD	
					
	# addr = 0x6bd4			AutoSpeed445	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g21_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g21_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p2_g21_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h2	r/w	pu_smplr_d_p2_g21_lane[2:0]	TBD	
					
	# addr = 0x6bd8			AutoSpeed446	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g21_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g21_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g21_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	path_disable_edge_p2p4_g21_lane	TBD	
					
	# addr = 0x6bdc			AutoSpeed447	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g21_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g21_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g21_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g21_lane[2:0]	TBD	
					
	# addr = 0x6be0			AutoSpeed448	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g21_lane	TBD	
	[23:16]	8'h64	r/w	rxclk_25m_div_g21_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g21_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	rxclk_25m_ctrl_g21_lane[1:0]	TBD	
					
	# addr = 0x6be4			AutoSpeed449	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h1	r/w	ctle_current1_sel_g21_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g21_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g21_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	ctle_low_speed_sel_g21_lane[1:0]	TBD	
					
	# addr = 0x6be8			AutoSpeed450	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h1	r/w	ctle_current1_tia_sel_g21_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	ctle_rl1_tia_sel_g21_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_rf_ctrl_g21_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ctle_rl1_sel_g21_lane[3:0]	TBD	
					
	# addr = 0x6bec			AutoSpeed451	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h1	r/w	ctle_current2_sel_g_p4_g21_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h1	r/w	ctle_rl2_sel_g_p4_g21_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h1	r/w	ctle_current2_sel_g_p2_g21_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ctle_rl2_sel_g_p2_g21_lane[3:0]	TBD	
					
	# addr = 0x6bf0			AutoSpeed452	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	reg_dfe_tap_settle_scale_g21_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g21_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	reg_dfe_full_rate_mode_g21_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	dfe_cur_sel_g_g21_lane[3:0]	TBD	
					
	# addr = 0x6bf4			AutoSpeed453	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g21_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g21_lane	TBD	
	[15:8]	8'had	r/w	rxdll_temp_b_g21_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g21_lane[7:0]	TBD	
					
	# addr = 0x6bf8			AutoSpeed454	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g21_lane	TBD	
					
	# addr = 0x6bfc			AutoSpeed455	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h1	r/w	txreg_speedtrk_clk_g22_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h1	r/w	tx_speeddiv_g22_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g22_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_tx_g22_lane[3:0]	TBD	
					
	# addr = 0x6c00			AutoSpeed456	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	tx_train_pat_sel_g22_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g22_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_pam2_en_g22_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	txreg_speedtrk_data_g22_lane[2:0]	TBD	
					
	# addr = 0x6c04			AutoSpeed457	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	dtl_clk_speedup_g22_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	rx_speed_div_g22_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g22_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rate_sel_rx_g22_lane[3:0]	TBD	
					
	# addr = 0x6c08			AutoSpeed458	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	eom_dll_freq_sel_g22_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h4	r/w	dll_freq_sel_g22_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h2	r/w	intpr_g22_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	rxintpi_g22_lane[3:0]	TBD	
					
	# addr = 0x6c0c			AutoSpeed459	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g22_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	rxreg_speedtrk_clk_half_g22_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h1	r/w	rxreg_speedtrk_clk_g22_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	rxreg_speedtrk_data_g22_lane[2:0]	TBD	
					
	# addr = 0x6c10			AutoSpeed460	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g22_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g22_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g22_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g22_lane[2:0]	TBD	
					
	# addr = 0x6c14			AutoSpeed461	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g22_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g22_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h15	r/w	rx_foffset_extra_m_g22_lane[13:8]	TBD	
	[7:0]	8'ha	r/w	rx_foffset_extra_m_g22_lane[7:0]	TBD	
					
	# addr = 0x6c18			AutoSpeed462	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g22_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g22_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g22_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g22_lane[2:0]	TBD	
					
	# addr = 0x6c1c			AutoSpeed463	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g22_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g22_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g22_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g22_lane	TBD	
					
	# addr = 0x6c20			AutoSpeed464	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g22_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g22_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g22_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g22_lane[2:0]	TBD	
					
	# addr = 0x6c24			AutoSpeed465	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g22_lane	TBD	
	[23:16]	8'h64	r/w	rxclk_25m_div_g22_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g22_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	rxclk_25m_ctrl_g22_lane[1:0]	TBD	
					
	# addr = 0x6c28			AutoSpeed466	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_sel_g22_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	ctle_bypass2_en_g22_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	ctle_bypass1_en_g22_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h2	r/w	ctle_low_speed_sel_g22_lane[1:0]	TBD	
					
	# addr = 0x6c2c			AutoSpeed467	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g22_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g22_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	ctle_rf_ctrl_g22_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hc	r/w	ctle_rl1_sel_g22_lane[3:0]	TBD	
					
	# addr = 0x6c30			AutoSpeed468	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h8	r/w	ctle_current2_sel_g_p4_g22_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h8	r/w	ctle_rl2_sel_g_p4_g22_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h8	r/w	ctle_current2_sel_g_p2_g22_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	ctle_rl2_sel_g_p2_g22_lane[3:0]	TBD	
					
	# addr = 0x6c34			AutoSpeed469	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h1	r/w	reg_dfe_tap_settle_scale_g22_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g22_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g22_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h8	r/w	dfe_cur_sel_g_g22_lane[3:0]	TBD	
					
	# addr = 0x6c38			AutoSpeed470	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rx_pam2_en_g22_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g22_lane	TBD	
	[15:8]	8'had	r/w	rxdll_temp_b_g22_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g22_lane[7:0]	TBD	
					
	# addr = 0x6c3c			AutoSpeed471	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g22_lane	TBD	
					
	# addr = 0x6c40			AutoSpeed472	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	txreg_speedtrk_clk_g23_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	tx_speeddiv_g23_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	tx_vddcal_rate_en_g23_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h7	r/w	pll_rate_sel_tx_g23_lane[3:0]	TBD	
					
	# addr = 0x6c44			AutoSpeed473	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h3	r/w	tx_train_pat_sel_g23_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	tx_halfrate_en_g23_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	tx_pam2_en_g23_lane	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	txreg_speedtrk_data_g23_lane[2:0]	TBD	
					
	# addr = 0x6c48			AutoSpeed474	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	dtl_clk_speedup_g23_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	rx_speed_div_g23_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	rx_vddcal_rate_en_g23_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h7	r/w	pll_rate_sel_rx_g23_lane[3:0]	TBD	
					
	# addr = 0x6c4c			AutoSpeed475	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	eom_dll_freq_sel_g23_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	dll_freq_sel_g23_lane[2:0]	TBD	
	[15:10]	0	r/w	RESERVED		
	[9:8]	2'h0	r/w	intpr_g23_lane[1:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'he	r/w	rxintpi_g23_lane[3:0]	TBD	
					
	# addr = 0x6c50			AutoSpeed476	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h4	r/w	selmufi_g23_lane[2:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	rxreg_speedtrk_clk_half_g23_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	rxreg_speedtrk_clk_g23_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	rxreg_speedtrk_data_g23_lane[2:0]	TBD	
					
	# addr = 0x6c54			AutoSpeed477	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h2	r/w	dtl_clk_mode_g23_lane[1:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h5	r/w	selmupf_g23_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h4	r/w	selmupi_g23_lane[3:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h5	r/w	selmuff_g23_lane[2:0]	TBD	
					
	# addr = 0x6c58			AutoSpeed478	TBD
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	init_rxfoffs_g23_lane[12:8]	TBD	
	[23:16]	8'h0	r/w	init_rxfoffs_g23_lane[7:0]	TBD	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h1d	r/w	rx_foffset_extra_m_g23_lane[13:8]	TBD	
	[7:0]	8'h97	r/w	rx_foffset_extra_m_g23_lane[7:0]	TBD	
					
	# addr = 0x6c5c			AutoSpeed479	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h7	r/w	pu_smplr_s_p4_g23_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h7	r/w	pu_smplr_d_p4_g23_lane[2:0]	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h7	r/w	pu_smplr_s_p2_g23_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	pu_smplr_d_p2_g23_lane[2:0]	TBD	
					
	# addr = 0x6c60			AutoSpeed480	TBD
	[31:27]	0	r/w	RESERVED		
	[26:24]	3'h0	r/w	pu_smplr_s_p1_g23_lane[2:0]	TBD	
	[23:19]	0	r/w	RESERVED		
	[18:16]	3'h0	r/w	pu_smplr_d_p1_g23_lane[2:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h1	r/w	path_disable_edge_p1p3_g23_lane	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h0	r/w	path_disable_edge_p2p4_g23_lane	TBD	
					
	# addr = 0x6c64			AutoSpeed481	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	path_disable_s_p1p3_g23_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h1	r/w	path_disable_d_p1p3_g23_lane	TBD	
	[15:11]	0	r/w	RESERVED		
	[10:8]	3'h0	r/w	pu_smplr_s_p3_g23_lane[2:0]	TBD	
	[7:3]	0	r/w	RESERVED		
	[2:0]	3'h0	r/w	pu_smplr_d_p3_g23_lane[2:0]	TBD	
					
	# addr = 0x6c68			AutoSpeed482	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h1	r/w	rxclk_25m_fix_div_en_g23_lane	TBD	
	[23:16]	8'h46	r/w	rxclk_25m_div_g23_lane[7:0]	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	rxclk_25m_div1p5_en_g23_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h3	r/w	rxclk_25m_ctrl_g23_lane[1:0]	TBD	
					
	# addr = 0x6c6c			AutoSpeed483	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hf	r/w	ctle_current1_sel_g23_lane[3:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	ctle_bypass2_en_g23_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	ctle_bypass1_en_g23_lane	TBD	
	[7:2]	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	ctle_low_speed_sel_g23_lane[1:0]	TBD	
					
	# addr = 0x6c70			AutoSpeed484	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'hc	r/w	ctle_current1_tia_sel_g23_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'hc	r/w	ctle_rl1_tia_sel_g23_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h9	r/w	ctle_rf_ctrl_g23_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_g23_lane[3:0]	TBD	
					
	# addr = 0x6c74			AutoSpeed485	TBD
	[31:28]	0	r/w	RESERVED		
	[27:24]	4'h2	r/w	ctle_current2_sel_g_p4_g23_lane[3:0]	TBD	
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	ctle_rl2_sel_g_p4_g23_lane[3:0]	TBD	
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h2	r/w	ctle_current2_sel_g_p2_g23_lane[3:0]	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	ctle_rl2_sel_g_p2_g23_lane[3:0]	TBD	
					
	# addr = 0x6c78			AutoSpeed486	TBD
	[31:26]	0	r/w	RESERVED		
	[25:24]	2'h0	r/w	reg_dfe_tap_settle_scale_g23_lane[1:0]	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	reg_dfe_dis_g23_lane	TBD	
	[15:9]	0	r/w	RESERVED		
	8	1'h0	r/w	reg_dfe_full_rate_mode_g23_lane	TBD	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h2	r/w	dfe_cur_sel_g_g23_lane[3:0]	TBD	
					
	# addr = 0x6c7c			AutoSpeed487	TBD
	[31:25]	0	r/w	RESERVED		
	24	1'h0	r/w	rx_pam2_en_g23_lane	TBD	
	[23:17]	0	r/w	RESERVED		
	16	1'h0	r/w	dfe_pam2_mode_g23_lane	TBD	
	[15:8]	8'h9d	r/w	rxdll_temp_b_g23_lane[7:0]	TBD	
	[7:0]	8'h25	r/w	rxdll_temp_a_g23_lane[7:0]	TBD	
					
	# addr = 0x6c80			AutoSpeed488	TBD
	[31:8]	0	r/w	RESERVED		
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	rx_halfrate_en_g23_lane	TBD	
					
	# addr = 0x6c84			AutoSpeed489	TBD
	[31:24]	8'h0	r/w	cal_tx_align90_result_lsb_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_tx_align90_result_msb_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_plldcc_result_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_pll_amp_result_lane[7:0]	TBD	
					
	# addr = 0x6c88			AutoSpeed490	TBD
	[31:24]	8'h0	r/w	cal_eom_dll_gm_result_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_dll_gm_result_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_txdcc2_result_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_txdcc1_result_lane[7:0]	TBD	
					
	# addr = 0x6c8c			AutoSpeed491	TBD
	[31:24]	8'h0	r/w	cal_tx_dcc1_result_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_dll_dcc_result_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_eom_dll_vdda_result_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_dll_vdda_result_lane[7:0]	TBD	
					
	# addr = 0x6c90			AutoSpeed492	TBD
	[31:24]	8'h0	r/w	cal_tx_dcc4_result_msb_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_tx_dcc3_result_lsb_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_tx_dcc3_result_msb_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_tx_dcc2_result_lane[7:0]	TBD	
					
	# addr = 0x6c94			AutoSpeed493	TBD
	[31:24]	8'h0	r/w	cal_rx_eom_dcc_result_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_tx_imp_p_result_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_tx_imp_n_result_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_tx_dcc4_result_lsb_lane[7:0]	TBD	
					
	# addr = 0x6c98			AutoSpeed494	TBD
	[31:24]	8'h0	r/w	cal_rx_align90_dd_result_msb_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_rx_eom_align90_result_lsb_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_rx_eom_align90_result_msb_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_rx_eom_pi_result_lane[7:0]	TBD	
					
	# addr = 0x6c9c			AutoSpeed495	TBD
	[31:24]	8'h0	r/w	cal_rx_align90_ee_result_msb_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_rx_align90_de_result_lsb_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_rx_align90_de_result_msb_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_rx_align90_dd_result_lsb_lane[7:0]	TBD	
					
	# addr = 0x6ca0			AutoSpeed496	TBD
	[31:24]	8'h0	r/w	cal_rx_dcc2_result_msb_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_rx_dcc1_result_lsb_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_rx_dcc1_result_msb_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_rx_align90_ee_result_lsb_lane[7:0]	TBD	
					
	# addr = 0x6ca4			AutoSpeed497	TBD
	[31:24]	8'h0	r/w	cal_rx_dcc4_result_msb_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_rx_dcc3_result_lsb_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_rx_dcc3_result_msb_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_rx_dcc2_result_lsb_lane[7:0]	TBD	
					
	# addr = 0x6ca8			AutoSpeed498	TBD
	[31:24]	8'h0	r/w	cal_sq_result_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_rx_imp_result_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_rx_dcc5_result_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_rx_dcc4_result_lsb_lane[7:0]	TBD	
					
	# addr = 0x6cac			AutoSpeed499	TBD
	[31:24]	8'h0	r/w	cal_smplr_d_top_p3_result_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_smplr_d_bot_p1_result_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_smplr_d_mid_p1_result_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_smplr_d_top_p1_result_lane[7:0]	TBD	
					
	# addr = 0x6cb0			AutoSpeed500	TBD
	[31:24]	8'h0	r/w	cal_smplr_s_mid_p1_result_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_smplr_s_top_p1_result_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_smplr_d_bot_p3_result_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_smplr_d_mid_p3_result_lane[7:0]	TBD	
					
	# addr = 0x6cb4			AutoSpeed501	TBD
	[31:24]	8'h0	r/w	cal_smplr_s_bot_p3_result_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_smplr_s_mid_p3_result_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_smplr_s_top_p3_result_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_smplr_s_bot_p1_result_lane[7:0]	TBD	
					
	# addr = 0x6cb8			AutoSpeed502	TBD
	[31:24]	8'h0	r/w	cal_smplr_edge_p3_result_pn_sign_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_smplr_edge_p1_result_n_sign_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_smplr_edge_p1_result_p_sign_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_smplr_edge_p1_result_pn_sign_lane[7:0]	TBD	
					
	# addr = 0x6cbc			AutoSpeed503	TBD
	[31:24]	8'h0	r/w	cal_smplr_d_mid_p2_result_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_smplr_d_top_p2_result_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_smplr_edge_p3_result_n_sign_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_smplr_edge_p3_result_p_sign_lane[7:0]	TBD	
					
	# addr = 0x6cc0			AutoSpeed504	TBD
	[31:24]	8'h0	r/w	cal_smplr_d_bot_p4_result_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_smplr_d_mid_p4_result_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_smplr_d_top_p4_result_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_smplr_d_bot_p2_result_lane[7:0]	TBD	
					
	# addr = 0x6cc4			AutoSpeed505	TBD
	[31:24]	8'h0	r/w	cal_smplr_s_top_p4_result_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_smplr_s_bot_p2_result_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_smplr_s_mid_p2_result_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_smplr_s_top_p2_result_lane[7:0]	TBD	
					
	# addr = 0x6cc8			AutoSpeed506	TBD
	[31:24]	8'h0	r/w	cal_smplr_edge_p2_result_p_sign_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_smplr_edge_p2_result_pn_sign_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_smplr_s_bot_p4_result_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_smplr_s_mid_p4_result_lane[7:0]	TBD	
					
	# addr = 0x6ccc			AutoSpeed507	TBD
	[31:24]	8'h0	r/w	cal_smplr_edge_p4_result_n_sign_lane[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_smplr_edge_p4_result_p_sign_lane[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_smplr_edge_p4_result_pn_sign_lane[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_smplr_edge_p2_result_n_sign_lane[7:0]	TBD	
						
	# addr = 0x8000			cmn_reg_1		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	bg_ring_speed[1:0]	Banggap Chopper Ring Frequency Selection	
	5	1	r/w	bg_clken	Enable Bandgap Chopper Clock	
					0: Disable	
					1: Enable	
	4	0	r/w	bg_clkbypass_en	Bypass The Bandgap Chopper Clock Divider	
					0: Enable Divider	
					1: Bypass Divider	
	[3:2]	2'h2	r/w	bg_div_sel[1:0]	Setting For Bandgap Chopper Clock Divider	
					2'b00: /4; 	
					2'b01: /8; 	
					2'b10: /16; 	
					2'b11: /32	
	1	1	r/w	bg_chopper_en	Enable Bandgap Chopper	
					0: Disable	
					1: Enable	
	0	0	r/w	RESERVED		
						
	# addr = 0x8004			cmn_reg_2		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	bg_res_trim_sel[2:0]	Bandgap Signle Point Trim Option. 	
					Corr=TT: 3'b011; 	
					Corr=FF: 3'b000;	
					Corr=SS: 3'b111	
	[4:3]	2'h1	r/w	bg_vbg_sel[1:0]	Setting For Banggap Output Reference Voltage VBG0P84V. 	
					2'b00: 0.82V; 	
					2'b01: 0.84V; 	
					2'b10: 0.86V; 	
					2'b11: 0.88V	
	[2:0]	3'h3	r/w	vref_processmon_sel[2:0]	Voltage Reference For Process Monitor	
						
	# addr = 0x8008			cmn_reg_3		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	reg_ring_i[1:0]	VDDA CP Ring Current Setting	
					00: 30uA	
					01: 35uA	
					10: 40uA	
					11: 45uA	
	[5:3]	3'h3	r/w	vref_vdda_cp_sel[2:0]	Charge Pump Input 1.2V Regulaiton Setting:	
	2	1	r/w	regdvdd_stdby_sel	Charge Pump Input 0.85V Regulation Standby Current Enable For	
	[1:0]	2'h3	r/w	reg_cp_brch_sel[1:0]	Select Charge Pump Branches	
					00: 5 Branches	
					01: 6 Branches	
					10/11: 8 Branches	
						
	# addr = 0x800c			cmn_reg_4		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	vddr1p2_sel[1:0]	Select Voltage Reference For TRX Master Regulator	
					00: 0.56V/0.62V For AVDDR12_SEL=0/1	
					01: 0.58V/0.63V For AVDDR12_SEL=0/1	
					10: 0.60V/0.64V For AVDDR12_SEL=0/1	
					11: 0.61V/0.67V For AVDDR12_SEL=0/1	
					Feedback Resistor Ratio Is 13KOhm/8KOhm	
	5	1	r/w	avddr12_sel	Select Voltage Reference For TRX Master Regulator	
	[4:3]	2'h2	r/w	vref_0p48v_vddvco_sel[1:0]	Voltage Reference For LCVCO. 	
					2'b00: 0.44V;	
					2'b01: 0.46V;	
					2'b10: 0.48V; 	
					2'b11: 0.50V	
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x8010			cmn_reg_5		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	vthvcocal[2:0]	Voltage Reference For PLL VDDVCO. 	
					3'b000: 0.75V; 	
					3'b001: 0.77V;	
					3'b010: 0.79V; 	
					3'b011: 0.81V;	
					3'b100: 0.83V; 	
					3'b101: 0.86V; 	
					3'b110: 0.88V; 	
					3'b111: 0.9V	
	[4:3]	2'h1	r/w	vref_0p7v_sq_sel[1:0]	Voltage Reference For SQ	
					00: 0.67V	
					01: 0.7V	
					10: 0.72V	
					11: 0.75V	
	2	1'h1	r/w	isel_vgmaster_rxtx_buf	Bias Current Select for VG Master Op-amp	
					0: 10uA	
					1: 20uA	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x8014			cmn_reg_6		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h9	r/w	sellv_rxintp_ch0[3:0]	Voltage Reference for Slave Regulator of Rx Interpolate Channel 0	
	[3:0]	4'h9	r/w	sellv_rxintp_ch1[3:0]	Voltage Reference for Slave Regulator of Rx Interpolate Channel 1	
						
	# addr = 0x8018			cmn_reg_7		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h9	r/w	sellv_rxintp_ch2[3:0]	Voltage Reference for Slave Regulator of Rx Interpolate Channel 2	
	[3:0]	4'h9	r/w	sellv_rxintp_ch3[3:0]	Voltage Reference for Slave Regulator of Rx Interpolate Channel 3	
						
	# addr = 0x801c			cmn_reg_8		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h9	r/w	sellv_rxdataclk_ch0[3:0]	Voltage Reference for Slave Regulator of Rx Data Clock Channel 0	
	[3:0]	4'h9	r/w	sellv_rxdataclk_ch1[3:0]	Voltage Reference for Slave Regulator of Rx Data Clock Channel 1	
						
	# addr = 0x8020			cmn_reg_9		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h9	r/w	sellv_rxdataclk_ch2[3:0]	Voltage Reference for Slave Regulator of Rx Data Clock Channel 2	
	[3:0]	4'h9	r/w	sellv_rxdataclk_ch3[3:0]	Voltage Reference for Slave Regulator of Rx Data Clock Channel 3	
						
	# addr = 0x8024			cmn_reg_10		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h9	r/w	sellv_rxeomclk_ch0[3:0]	Voltage Reference for Slave Regulator of Rx EOM Clock Channel 0	
	[3:0]	4'h9	r/w	sellv_rxeomclk_ch1[3:0]	Voltage Reference for Slave Regulator of Rx EOM Clock Channel 1	
						
	# addr = 0x8028			cmn_reg_11		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h9	r/w	sellv_rxeomclk_ch2[3:0]	Voltage Reference for Slave Regulator of Rx EOM Clock Channel 2	
	[3:0]	4'h9	r/w	sellv_rxeomclk_ch3[3:0]	Voltage Reference for Slave Regulator of Rx EOM Clock Channel 3	
						
	# addr = 0x802c			cmn_reg_12		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h9	r/w	sellv_rxsampelr_ch0[3:0]	Voltage Reference for Slave Regulator of Rx sampler Channel 0	
	[3:0]	4'h9	r/w	sellv_rxsampelr_ch1[3:0]	Voltage Reference for Slave Regulator of Rx sampler Channel 1	
						
	# addr = 0x8030			cmn_reg_13		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h9	r/w	sellv_rxsampelr_ch2[3:0]	Voltage Reference for Slave Regulator of Rx sampler Channel 2	
	[3:0]	4'h9	r/w	sellv_rxsampelr_ch3[3:0]	Voltage Reference for Slave Regulator of Rx sampler Channel 3	
						
	# addr = 0x8034			cmn_reg_14		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h3	r/w	sellv_txclk_ch0[3:0]	Voltage Reference for Slave Regulator of Tx Clock Channel 0	
	[3:0]	4'h3	r/w	sellv_txclk_ch1[3:0]	Voltage Reference for Slave Regulator of Tx Clock Channel 1	
						
	# addr = 0x8038			cmn_reg_15		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h3	r/w	sellv_txclk_ch2[3:0]	Voltage Reference for Slave Regulator of Tx Clock Channel 2	
	[3:0]	4'h3	r/w	sellv_txclk_ch3[3:0]	Voltage Reference for Slave Regulator of Tx Clock Channel 3	
						
	# addr = 0x803c			cmn_reg_16		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h3	r/w	sellv_txdata_ch0[3:0]	Voltage Reference for Slave Regulator of Tx Data Channel 0	
	[3:0]	4'h3	r/w	sellv_txdata_ch1[3:0]	Voltage Reference for Slave Regulator of Tx Data Channel 1	
						
	# addr = 0x8040			cmn_reg_17		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h3	r/w	sellv_txdata_ch2[3:0]	Voltage Reference for Slave Regulator of Tx Data Channel 2	
	[3:0]	4'h3	r/w	sellv_txdata_ch3[3:0]	Voltage Reference for Slave Regulator of Tx Data Channel 3	
						
	# addr = 0x8044			cmn_reg_18		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	selhv_vgmast[2:0]	Not Used	
	4	1'h0	r/w	RESERVED		
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x8048			cmn_reg_19		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	sellv_fbdiv[2:0]	Voltage Reference for Slave Regulator of Feedback Divider	
	[4:2]	3'h3	r/w	sellv_clk_intp[2:0]	Voltage Reference for Slave Regulator of Clock Interpolate	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x804c			cmn_reg_20		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	selhv_vgffe_dfe[2:0]	Not Used	
	[4:2]	3'h5	r/w	ivref_mastreg_cur_sel[2:0]	Control Master Regulator Loading Current	
					[0] = 1 Turns On 15uA	
					[1] = 1 Turns On 30uA	
					[2] = 1 Turns on 60uA	
	[1:0]	2'h0	r/w	reg_cp_extra_brch_sel[1:0]	Charge Pump Power On Extra Branch Setting	
					00: No Extra Branch	
					01: 1 Extra	
					10: 2 Extras	
					11: 4 Extras	
						
	# addr = 0x8050			cmn_reg_21		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	tsen_adc_mode[1:0]	Temp Sensor Mode Select. 00: Internal Temp Sensor; 	
					01: ADC Function; 	
					10: On-die Remote Temp Sensor; 	
					11: Off-chip Remote Temp Sensor.	
	5	1'h0	r/w	dro_en	DRO Enable Signal	
	[4:1]	4'h0	r/w	dro_sel[3:0]	Setting For Different Types Of Ring Osc	
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x8054			cmn_reg_22		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tsen_ch_sel[2:0]	Remote Diode Sensor Channel Select	
	[4:2]	3'h0	r/w	adc_ch_sel[2:0]	ADC Input Channel Select	
	[1:0]	2'h3	r/w	tsen_adc_osr[1:0]	Over Sample Ratio Select. 	
					00: 64; 	
					01:128;	
					10:256;	
					11: 512;	
						
	# addr = 0x8058			cmn_reg_23		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h3	r/w	tsen_adc_chop_en[1:0]	Chopper Enable Select.	
	[5:4]	2'h0	r/w	tsen_adc_chop_sel[1:0]	Chopper Frequency Select	
	3	1'h0	r/w	tsen_adc_avg_bypass	Temperature Measurement Averaging Function Select.	
					0: Averaging Functoin Enable;	
					1: Averaging Function Skip	
	[2:1]	2'h2	r/w	tsen_adc_cal[1:0]	ADC Calibration Select	
	0	1'h0	r/w	tsen_bias	Temp Sensor Low Output Current Select. 	
					0: Normal Current; 	
					1: Low Current	
						
	# addr = 0x805c			cmn_reg_24		
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tsen_dem_en	DEM Function Enable Select. 	
					0: Disable; 	
					1: Enable	
	[6:3]	4'h8	r/w	bg_trim[3:0]	Bandgap Single-point Trim Select	
	[2:1]	2'h0	r/w	tsen_adc_atest_sel[1:0]	Analog Test Point Select For Debug	
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x8060			cmn_reg_25		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	tsen_adc_raw_sel[1:0]	Digital Raw Data Select For Debug	
	5	1'h0	r/w	pcm_en	PCM Enable Signal	
	[4:0]	5'h00	r/w	pcm_ctrl[4:0]	Setting For Different Test Points Of PCM	
						
	# addr = 0x8064			cmn_reg_26		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h00	r/w	test[7:0]	Test Bus	
						
	# addr = 0x8068			cmn_reg_27		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	tp_en	Enable PHY Analog Testpoint. 	
					0: Disable; 	
					1: Enable	
	6	1'h0	r/w	avddr12_sel_mast_reg	Not Used	
	[5:4]	2'h3	r/w	pullup_rxtx_sel[1:0]	Control PULUP Current In Master Regulator	
	3	1'h0	r/w	pulup	Pull Up Master Regulator Output Voltage	
	[2:0]	3'h3	r/w	selhv_lcpll_cp[2:0]	Voltage Reference for Slave Regulator of LCPLL Charge Pump	
						
	# addr = 0x806c			cmn_reg_28		
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	shrtr	Short Internal R For Fast Settling	
	6	1'h0	r/w	shrtr_force	Froce The SHRTR Singal	
	[5:4]	2'h1	r/w	vcon_ref_sel_ring[1:0]	Voltage Reference For Ring VCON. 	
					2'b00: 0.45V; 	
					2'b01: 0.5V; 	
					2'b10: 0.55V;	
					2'b11: 0.6V	
	[3:0]	4'h9	r/w	vref_vddadll_half_sel[3:0]	VDDADLL Vref Select	
					0000: 0.36V	
					0001: 0.37V	
					0010: 0.38V	
					0011: 0.39V	
					0100: 0.40V	
					…	
					1111: 0.51V	
					10mV Increment Per Step	
						
	# addr = 0x8070			cmn_reg_29		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	vref_sampler_vcm_sel[2:0]	Sampler VCM Vref Select	
					000: 0.9V	
					001: 0.88V	
					010: 0.86V	
					011: 0.8V	
					100: 0.78V	
					101: 0.75V	
					110: 0.73V	
					111: 0.7V	
	[4:2]	3'h6	r/w	vref_vddacal_sel[2:0]	VDDACAL Vref Select	
					000: 0.4V	
					001: 0.42V	
					010: 0.43V	
					011: 0.44V	
					100: 0.45V	
					101: 0.46V	
					110: 0.48V	
					111: 0.5V	
	1	1'h0	r/w	rximpcal_en	Rx Impedance Calibration Enable	
	0	1'h0	r/w	tximpcal_en	Tx Impedance Calibration Enable	
						
	# addr = 0x8074			cmn_reg_30		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	tximpcal_drvamp[2:0]	Tx Voltage Range Select	
	[4:2]	3'h2	r/w	vth_tximpcal[2:0]	Tx Impendance Select	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x8078			cmn_reg_31		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	vth_rximpcal[3:0]	Rx Impedance Select	
	[3:1]	3'h3	r/w	sellv_pfd[2:0]	Voltage Reference for Slave Regulator of Phase/Frequency Detector	
	0	0	r/w	RESERVED		
						
	# addr = 0x807c			cmn_reg_32		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ana_rsvda[7:0]	New Added In R1P2	
						
	# addr = 0x8080			cmn_reg_33		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ana_rsvdb[7:0]	New Added In R1P2	
						
	# addr = 0x8084			cmn_reg_34		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ana_rsvdc[7:0]	New Added In R1P2	
						
	# addr = 0x8088			cmn_reg_35		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ana_rsvdd[7:0]	New Added In R1P2	
						
	# addr = 0x808c			cmn_reg_36		
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	unused_1	NA	
	6	1'h1	r/w	unused_2	NA	
	5	1'h1	r/w	unused_3	NA	
	4	1'h1	r/w	unused_4	NA	
	3	1'h1	r/w	unused_5	NA	
	2	1'h1	r/w	unused_6	NA	
	1	1'h1	r/w	unused_7	NA	
	0	1'h1	r/w	unused_8	NA	
						
	# addr = 0x8090			cmn_reg_37		
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	unused_9	NA	
	6	1'h1	r/w	unused_10	NA	
	5	1'h0	r/w	RESERVED		
	4	1'h0	r/w	RESERVED		
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x8094			cmn_reg_38	Digital Common Calibration Register 0	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	cmn_dig_cal_clk_en	Common Calibration Reference Clock Enable	
	6	1'h0	r/w	cmn_dig_cal_clk_rst	Common Calibration Reference Clock Reset	
	5	1'h0	r/w	RESERVED		
	4	1'h0	r/w	RESERVED		
	[3:0]	4'h0	r/w	cmn_dig_testbus_sel[3:0]	Common Calibration Testbus Selection	
						
	# addr = 0x8098			cmn_reg_39	Digital Common Calibration Register 1	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	cmn_dig_cal2m_div[7:0]	Common Calibration Reference Clock Divide Ratio	
						
	# addr = 0x8400			rx_imp_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_imp_comn_ext_en	TBD	
	6	1'h0	r/w	rx_imp_cmp_ctrl_ext	TBD	
	5	1'h0	r/w	rx_imp_auto_zero_clk_ext	TBD	
	4	1'h0	r	rx_imp_updn_rd	TBD	
	3	1'h0	r/w	rx_imp_top_start	TBD	
	[2:0]	3'h0	r/w	rx_imp_testbus_core_sel[2:0]	TBD	
						
	# addr = 0x8404			rx_imp_1	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	rx_imp_top_done	TBD	
	[6:0]	0	r/w	RESERVED		
						
	# addr = 0x8408			rx_imp_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_imp_cal_single_en	TBD	
	6	1'h0	r/w	rx_imp_cal_bypass_en	TBD	
	5	1'h0	r/w	rx_imp_cal_dir_inv	TBD	
	[4:2]	3'h0	r/w	rx_imp_cal_single_mode_stepsize[2:0]	TBD	
	[1:0]	2'h0	r/w	rx_imp_cal_updn_toggle_dir_sel[1:0]	TBD	
						
	# addr = 0x840c			rx_imp_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_imp_cal_toggle_times[2:0]	TBD	
	4	1'h0	r/w	rx_imp_cal_result_avg_en	TBD	
	[3:1]	3'h1	r/w	rx_imp_cal_auto_zero_clk_h_2m_pulse_cnt[2:0]	TBD	
	0	1'h0	r/w	rx_imp_cal_timeout_chk_dis	TBD	
						
	# addr = 0x8410			rx_imp_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	rx_imp_cal_sample_pulse_div[7:0]	TBD	
						
	# addr = 0x8414			rx_imp_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_imp_cal_timeout_steps[2:0]	TBD	
	[4:0]	5'h1f	r/w	rx_imp_cal_val_max[4:0]	TBD	
						
	# addr = 0x8418			rx_imp_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	rx_imp_cal_val_min[4:0]	TBD	
	2	1'h0	r/w	rx_imp_cal_indv_ext_en	TBD	
	1	1'h0	r/w	rx_imp_cal_cal_en_ext	TBD	
	0	1'h0	r	rx_imp_cal_cal_done_rd	TBD	
						
	# addr = 0x841c			rx_imp_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'he	r/w	rx_imp_cal_result_ext[4:0]	TBD	
	2	1'h0	r	rx_imp_cal_timeout_rd	TBD	
	1	1'h0	r	rx_imp_cal_overflow_rd	TBD	
	0	1'h0	r	rx_imp_cal_underflow_rd	TBD	
						
	# addr = 0x8420			rx_imp_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	rx_imp_cal_result_rd[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0xa100			rx_cmn_0		
	[31:0]	0	r/w	RESERVED		
						
	# addr = 0xa200			mcu_control_0	MCU CMN Control Register 0	
	[31:10]	0	r/w	RESERVED		
	9	0	r/w	INIT_XDATA_FROM_PMEM	Initialize Xdata from Program Memory By MCU	
					1: MCU moves xdata from pram to PHY memory	
					0: SoC downloads xdata to PHY	
	8	0	r/w	INIT_DONE_CMN	CMN MCU Initialization Done	
	[7:5]	0	r/w	RESERVED		
	4	0	r/w	MCU_EN_CMN	Enable CMN MCU	
					1 : Enable CMN MCU	
					0 : Disable CMN MCU	
					Do not enable MCU before program is loaded	
	3	0	r/w	MCU_EN_LANE3	Enable MCU Lane 3	
					1 : Enable MCU lane3	
					0 : Disable MCU lane3	
					Do not enable MCU before program is loaded	
	2	0	r/w	MCU_EN_LANE2	Enable MCU Lane 2	
					1 : Enable MCU lane2	
					0 : Disable MCU lane2	
					Do not enable MCU before program is loaded	
	1	0	r/w	MCU_EN_LANE1	Enable MCU Lane 1	
					1 : Enable MCU lane1	
					0 : Disable MCU lane1	
					Do not enable MCU before program is loaded	
	0	0	r/w	MCU_EN_LANE0	Enable MCU Lane 0	
					1 : Enable MCU lane0	
					0 : Disable MCU lane0	
					Do not enable MCU before program is loaded	
						
	# addr = 0xa204			mcu_control_1	MCU CMN Control Register 1	
	31	0	r/w	cmn_mcu_restart	MCU Restart	
					Setting this register 0 then 1 resets and restarts MCU	
	[30:17]	0	r/w	RESERVED		
	16	0	r/w	hold_mcu_cmn	CMN MCU  Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set CMN MCU into hold mode	
					0 : Normal operation	
					0 : Normal operation	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	hold_mcu_lane0	MCU Lane0 Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set MCU lane 0 into hold mode	
					0 : Normal operation	
					0 : Normal operation	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xa208			mcu_control_2	MCU CMN Control Register 2	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	hold_mcu_lane1	MCU Lane1 Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set MCU lane 1 into hold mode	
					0 : Normal operation	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xa20c			mcu_control_3	MCU CMN Control Register 3	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	hold_mcu_lane2	MCU Lane2 Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set MCU lane 2 into hold mode	
					0 : Normal operation	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xa210			mcu_control_4	MCU CMN Control Register 4	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	hold_mcu_lane3	MCU Lane3 Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set MCU lane 3 into hold mode	
					0 : Normal operation	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xa214			MCU_Debug0	MCU CMN Debug Register 0	
	[31:24]	8'h0	r/w	mcu_debug_cmn_3[7:0]	For Firmware Use	internal
	[23:16]	8'h0	r/w	mcu_debug_cmn_2[7:0]	For Firmware Use	internal
	[15:8]	8'h0	r/w	mcu_debug_cmn_1[7:0]	For Firmware Use	internal
	[7:0]	8'h0	r/w	mcu_debug_cmn_0[7:0]	For Firmware Use	internal
						
	# addr = 0xa218			MCU_Debug1	MCU CMN Debug Register 1	
	[31:24]	8'h0	r/w	mcu_debug_cmn_7[7:0]	For Firmware Use	internal
	[23:16]	8'h0	r/w	mcu_debug_cmn_6[7:0]	For Firmware Use	internal
	[15:8]	8'h0	r/w	mcu_debug_cmn_5[7:0]	For Firmware Use	internal
	[7:0]	8'h0	r/w	mcu_debug_cmn_4[7:0]	For Firmware Use	internal
						
	# addr = 0xa220			memory_control_1	Memory Control Register 1	
	[31:12]	0	r/w	RESERVED		
	[11:10]	2'h1	r/w	cache_rtsel_cmn[1:0]	CMN Cache Memory Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[9:8]	2'h1	r/w	cache_wtsel_cmn[1:0]	CMN Cache Memory Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
	[7:6]	2'h1	r/w	iram_rtsel_cmn[1:0]	CMN IRAM Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[5:4]	2'h1	r/w	iram_wtsel_cmn[1:0]	CMN IRAM Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
	[3:2]	2'h1	r/w	xram_cmn_wtsel[1:0]	Common Xdata Ram Write Timing Control For Debug Only	internal
	[1:0]	2'h1	r/w	xram_cmn_rtsel[1:0]	Common Xdata Ram Read Timing Control For Debug Only	internal
						
	# addr = 0xa22c			memory_control_4	Memory Control Register 4	
	[31:29]	0	r/w	RESERVED		
	28	0	r/w	IRAM_ECC_2ERR_SET_CMN	Set IRAM MEM ECC For 2 Bit Error	
					Rising edge to set error status	
	27	0	r/w	CACHE_ECC_2ERR_SET_CMN	Set Cache Mem ECC For 2 Bit Error	
					Rising edge to set error status	
	26	0	r/w	XDATA_ECC_2ERR_SET_CMN	Set Xdata Mem ECC For 2 Bit Error	
					Rising edge to set error status	
	25	0	r/w	IRAM_ECC_1ERR_SET_CMN	Set IRAM MEM ECC For 1 Bit Error	
					Rising edge to set error status	
	24	0	r/w	CACHE_ECC_1ERR_SET_CMN	Set Cache Mem ECC For 1 Bit Error	
					Rising edge to set error status	
	23	0	r/w	XDATA_ECC_1ERR_SET_CMN	Set Xdata Mem ECC For 1 Bit Error	
					Rising edge to set error status	
	22	0	r/w	IRAM_ECC_2ERR_CLEAR_CMN	IRAM MEM ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	21	0	r/w	CACHE_ECC_2ERR_CLEAR_CMN	Cache Mem ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	20	0	r/w	XDATA_ECC_2ERR_CLEAR_CMN	Xdata Mem ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	19	0	r/w	IRAM_ECC_1ERR_CLEAR_CMN	IRAM MEM ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	18	0	r/w	CACHE_ECC_1ERR_CLEAR_CMN	Cache Mem ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	17	0	r/w	XDATA_ECC_1ERR_CLEAR_CMN	Xdata Mem ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	16	0	r/w	IRAM_ECC_2ERR_ENABLE_CMN	IRAM MEM ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	15	0	r/w	CACHE_ECC_2ERR_ENABLE_CMN	Cache Mem ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	14	0	r/w	XDATA_ECC_2ERR_ENABLE_CMN	Xdata Mem ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	13	0	r/w	IRAM_ECC_1ERR_ENABLE_CMN	IRAM MEM ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	12	0	r/w	CACHE_ECC_1ERR_ENABLE_CMN	Cache Mem ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	11	0	r/w	XDATA_ECC_1ERR_ENABLE_CMN	Xdata Mem ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	10	0	r	IRAM_ECC_2ERR_CMN	IRAM MEM ECC 2 Bits Error Detected	
	9	0	r	CACHE_ECC_2ERR_CMN	Cache Mem ECC 2 Bits Error Detected	
	8	0	r	XDATA_ECC_2ERR_CMN	Xdata Mem ECC 2 Bits Error Detected	
	7	0	r	IRAM_ECC_1ERR_CMN	IRAM MEM ECC 1 Bit Error Detected	
	6	0	r	CACHE_ECC_1ERR_CMN	Cache Mem ECC 1 Bit Error Detected	
	5	0	r	XDATA_ECC_1ERR_CMN	Xdata Mem ECC 1 Bit Error Detected	
	[4:3]	0	r/w	RESERVED		
	2	1	r/w	ecc_enable	Enable Memory ECC Function	internal
					1: Enable Memory ECC Function	
					0: Disable Memory ECC Function	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xa234			mcu_info_0	MCU Information Register 0	
	[31:0]	32'h0	r/w	set_mcu_command_lane0[31:0]	For Firmware Use	internal
					[0] : POWERUP_SIMPLE	
					   1= power up simple	
					   0= normal (default)	
					[1] : FORCE_EXIT_CAL	
					   1= forced exit calibration	
					   0= normal (default) 	
					[4:2] : BYPASS_DELAY (number)	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
					[5] : BYPASS_power on_DELAY	
					   1=bypass power on delay	
					   0=normal (default)	
					[6] : BYPASS_XDAT_INIT	
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)	
					   0=normal (default)	
					[7] : Check_Speed_Table_Load	
					   1=check speed table enable	
					   FW sweeps all the speed table value by using mcu_debug**:	
					     MCU_DEBUG2_LANE = table index count for each gen 	
					     MCU_DEBUG4_LANE = gen 	
					     MCU_DEBUG3_LANE = speed data value	
					   0=normal (default)	
					[8] : BYPASS_speed table_LOAD	
					   1=bypass speed table load	
					   0=normal (default)	
						
	# addr = 0xa238			mcu_info_1	MCU Information Register 1	
	[31:0]	32'h0	r/w	set_mcu_command_lane1[31:0]	For Firmware Use	internal
					[0] : POWERUP_SIMPLE	
					   1= power up simple	
					   0= normal (default)	
					[1] : FORCE_EXIT_CAL	
					   1= forced exit calibration	
					   0= normal (default) 	
					[4:2] : BYPASS_DELAY (number)	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
					[5] : BYPASS_power on_DELAY	
					   1=bypass power on delay	
					   0=normal (default)	
					[6] : BYPASS_XDAT_INIT	
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)	
					   0=normal (default)	
					[7] : Check_Speed_Table_Load	
					   1=check speed table enable	
					   FW sweeps all the speed table value by using mcu_debug**:	
					     MCU_DEBUG2_LANE = table index count for each gen 	
					     MCU_DEBUG4_LANE = gen 	
					     MCU_DEBUG3_LANE = speed data value	
					   0=normal (default)	
					[8] : BYPASS_speed table_LOAD	
					   1=bypass speed table load	
					   0=normal (default)	
						
	# addr = 0xa23c			mcu_info_2	MCU Information Register 2	
	[31:0]	32'h0	r/w	set_mcu_command_lane2[31:0]	For Firmware Use	internal
					[0] : POWERUP_SIMPLE	
					   1= power up simple	
					   0= normal (default)	
					[1] : FORCE_EXIT_CAL	
					   1= forced exit calibration	
					   0= normal (default) 	
					[4:2] : BYPASS_DELAY (number)	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
					[5] : BYPASS_power on_DELAY	
					   1=bypass power on delay	
					   0=normal (default)	
					[6] : BYPASS_XDAT_INIT	
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)	
					   0=normal (default)	
					[7] : Check_Speed_Table_Load	
					   1=check speed table enable	
					   FW sweeps all the speed table value by using mcu_debug**:	
					     MCU_DEBUG2_LANE = table index count for each gen 	
					     MCU_DEBUG4_LANE = gen 	
					     MCU_DEBUG3_LANE = speed data value	
					   0=normal (default)	
					[8] : BYPASS_speed table_LOAD	
					   1=bypass speed table load	
					   0=normal (default)	
						
	# addr = 0xa240			mcu_info_3	MCU Information Register 3	
	[31:0]	32'h0	r/w	set_mcu_command_lane3[31:0]	For Firmware Use	internal
					[0] : POWERUP_SIMPLE	
					   1= power up simple	
					   0= normal (default)	
					[1] : FORCE_EXIT_CAL	
					   1= forced exit calibration	
					   0= normal (default) 	
					[4:2] : BYPASS_DELAY (number)	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
					[5] : BYPASS_power on_DELAY	
					   1=bypass power on delay	
					   0=normal (default)	
					[6] : BYPASS_XDAT_INIT	
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)	
					   0=normal (default)	
					[7] : BYPASS_speed table_LOAD	
					   1=bypass speed table load	
					   0=normal (default)	
					[8] : Check_Speed_Table_Load	
					   1=check speed table enable	
					   FW sweeps all the speed table value by using mcu_debug**:	
					     MCU_DEBUG2_LANE = table index count for each gen 	
					     MCU_DEBUG4_LANE = gen 	
					     MCU_DEBUG3_LANE = speed data value	
					   0=normal (default)	
						
	# addr = 0xa244			mem_cmn_ecc_err_address0	MEMORY CMN ECC ERROR ADDR	
	[31:25]	0	r/w	RESERVED		
	[24:17]	0	r	CACHE_ECC_ERR_ADDR_CMN[7:0]	Cache LANE ECC Error Address	
	[16:9]	0	r	IRAM_ECC_ERR_ADDR_CMN[7:0]	Iram LANE ECC Error Address	
	[8:0]	0	r	XDATA_ECC_ERR_ADDR_CMN[8:0]	Xdata LANE ECC Error Address	
						
	# addr = 0xa2ec			ana_if_cmn_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_cmn_addr[7:0]	Common Analog Register ADDR Input	internal
					Force analog input REG_CMN_ADDR_BOT and REG_CMN_ADDR_TOP when register ana_reg_cmn_force is 1 	
	[23:16]	0	r/w	ana_reg_cmn_wd[7:0]	Common Analog Register WD Input	internal
					Force analog input REG_CMN_WD_BOT and REG_CMN_WD_BOT when register ana_reg_cmn_force is 1 	
	[15:8]	0	r	ana_reg_cmn_rd_out[7:0]	Common Analog Register RD_OUT Output	internal
	7	0	r/w	ana_reg_cmn_rst	Common Analog Register RST Input	internal
					Force analog input REG_CMN_RST_BOT and REG_CMN_RST_BOT when register ana_reg_cmn_force is 1 	
	6	0	r/w	ana_reg_cmn_we	Common Analog Register WE Input	internal
					Force analog input REG_CMN_WE_BOT and REG_CMN_WE_BOT when register ana_reg_cmn_force is 1 	
	5	0	r/w	ana_reg_cmn_re	Common Analog Register RE Input	internal
					Force analog input REG_CMN_RE_BOT and REG_CMN_RE_BOT when register ana_reg_cmn_force is 1 	
	4	0	r/w	ana_reg_cmn_force	Common Analog Register Force	internal
					Force analog CMN register control	
	[3:2]	2'h0	r/w	ana_reg_hd_dly_sel[1:0]	Analog Register Hold Time Select	internal
	[1:0]	2'h0	r/w	ana_reg_su_dly_sel[1:0]	Analog Register Setup Time Select	internal
						
	# addr = 0xa2f8			ana_if_cmn_reg1	Analog Interface Register 1	
	[31:24]	0	r	ana_reg_cmn_cal_rd_out[7:0]	Common Analog Register RD_OUT Output	internal
	[23:1]	0	r/w	RESERVED		
	0	0	r/w	ana_reg_cmn_cal_force	Common Analog Register Force	internal
						
	# addr = 0xa300			test0	Common Test Registers 0	
	[31:16]	16'h0	r/w	dig_rsvd0[15:0]	Digital Reserved Registers 0	internal
	[15:0]	16'h0	r/w	dig_int_rsvd0[15:0]	Digital Internal Reserved Registers 0	internal
						
	# addr = 0xa304			test1	Common Test Registers 1	
	[31:16]	16'h0	r/w	ana_cmn_rsvd0[15:0]	Analog Common Reserved Registers 0	internal
	[15:0]	16'h0	r/w	ana_cmn_rsvd1[15:0]	Analog Common Reserved Registers 1	internal
						
	# addr = 0xa308			test2	Common Test Registers 2	
	31	0	r/w	stresstest_en	Stress Test Enable	internal
					This is used for analog port STRESSTEST_EN in normal function mode	
					0: Normal voltage	
					1: Voltage stress test	
	30	0	r/w	RESERVED		
	[29:24]	0	r/w	TESTBUS_SEL_LO0_CMN[5:0]	Second Level Test Bus Selection For Testbus Result	
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[23:22]	0	r/w	RESERVED		
	[21:16]	0	r/w	testbus_sel_lo1_cmn[5:0]	Second Level Test Bus Selection For Optional Testbus Result	internal
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[15:0]	16'hff01	r/w	ana_cmn_ana_rsvd_in[15:0]	Analog CMN_ANA_RSVD_IN Input	internal
					[0]: P4PHY_UPHY_SEL = 1 	
						
	# addr = 0xa30c			test3	Common Test Registers 3	
	[31:29]	0	r/w	TESTBUS_LANE_SEL0[2:0]	Lane Selection For Testbus Result	
					3'b000 : Lane 0	
					3'b001 : Lane 1	
					3'b010 : Lane 2	
					3'b011 : Lane 3	
	[28:23]	0	r/w	TESTBUS_SEL_HI0_CMN[5:0]	First Level Test Bus Selection For Testbus Result	
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[22:20]	0	r/w	testbus_lane_sel1[2:0]	Lane Selection For Optional Testbus Result	internal
					3'b000 : Lane 0	
					3'b001 : Lane 1	
					3'b010 : Lane 2	
					3'b011 : Lane 3	
	[19:14]	0	r/w	testbus_sel_hi1_cmn[5:0]	First Level Test Bus Selection For Opitional Testbus Result. 	internal
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	13	0	r/w	TESTBUS_HI8BSEL_8BMODE	Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.	
					0: The 8 LSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]	
					1: The 8 MSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]	
	[12:8]	0	r/w	RESERVED		
	[7:4]	0	r/w	testbus_sel_order0[3:0]	Rotate Testbus Order To The Left	internal
					0: [15:0]	
					1: [14:0][15]	
					2: [13:0][15:14]	
					. . .	
	[3:0]	0	r/w	testbus_sel_order1[3:0]	Rotate Optional Testbus Order To The Left	internal
					0: [15:0]	
					1: [14:0][15]	
					2: [13:0][15:14]	
					. . .	
						
	# addr = 0xa310			test4	Common Test Registers 4	
	[31:16]	0	r/w	testbus_sel_swap[15:0]	Select Which Testbus Result And Optional Testbus Result To Be Swapped	internal
					0: Select Testbus	
					1: Select Optional Testbus	
	[15:0]	16'h0	r	DIG_TEST_BUS[15:0]	Digital Test Bus Register Read Out.	
					User Can Read The Selected 16-bit Testbus Value From This Register.	
					Provides internal status signals or flags selected by testbus_sel_hi0[5:0], testbus_sel_lo0[5:0]	
						
	# addr = 0xa314			system	Common System Registers	
	[31:29]	3'h0	r/w	LANE_SEL[2:0]	Register Lane Selection.	
					These registers select which lane to program.	
					3'b000: First lane	
					3'b001: Second lane	
					Others: N-1 lane	
	28	0	r/w	RESERVED		
	27	1	r/w	BROADCAST	Register Broadcast Mode.	
					This register indicates that the PHY is in Broadcast mode	
					0: Not in Broadcast mode. Program LANE_SEL[2:0] To access each lane.	
					1: APB and SIF Broadcast to all lanes. LANE_SEL[2:0] is ignored.	
	[26:24]	3'h4	r/w	PHY_MODE[2:0]	PHY Mode	
					These registers select the current PHY mode	
					3'b100: SERDES	
					All other values: modes currently not supported.	
	23	0	r/w	PHY_ISOLATE_MODE	PHY Isolate Mode	
					0: PHY is in Normal mode	
					1: PHY is in Isolation mode. (This is used to isolate the PHY from outside logic to test it in standalone mode.)	
	22	0	r/w	RESERVED		
	21	0	r/w	SFT_RST_NO_REG_CMN	Software Reset For Internal Logic.	
					Soft reset internal logic except control registers. It shall be set to 0 to release reset	
					0: Not reset	
					1: Reset	
	20	0	r/w	SFT_RST_ONLY_REG	PHY Register Soft Reset With Auto Clear.	
					This register resets all PHY registers to default values including itself. It doesn't reset any PHY state machines. After this register is set to 1h, it is cleared back to 0h automatically. This field is ORed with PIN_RESET to generate a reset for all PHY registers. 	
					0: No reset	
					1: Reset	
	19	0	r/w	PHY_MODE_FM_REG	PHY Mode Select From Registers	
					PHY mode is determined by register instead of input pins	
					1'b1 : PHY mode is determined by register PHY_MODE[2:0]	
					1'b0 : PHY mode is determined by PIN_PHY_MODE[2:0]	
	[18:16]	3'h4	r	pin_phy_mode_rd[2:0]	PHY Mode Result From Either Register PHY_MODE[2:0] Or PIN_PHY_MODE[2:0]	internal
					These registers show the result of phy mode	
					3'b000: SATA	
					3'b001: SAS	
					3'b010: RESERVED	
					3'b011: PCIE	
					3'b100: SERDES	
					3'b101: USB3	
					All other values: modes currently not supported.	
	[15:1]	0	r/w	RESERVED		
	0	0	r/w	rst_reg_clk_cmn	Reset Common Control Registers	internal
					1: Reset	
					0: Not reset	
						
	# addr = 0xa318			pm_cmn_reg1	Power Control Common Register 1	
	31	0	r/w	refclk_dis_fm_pm	Disable Reference Clock	internal
					Disable reference clock in PCIE mode. This register must follow power control and speed change sequence. It is controlled by firmware.	
					0: Not disable REFCLK	
					1: Disable REFCLK	
	30	0	r/w	ana_pu_bg_force	Analog PU_BG Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register pu_bg	
	29	0	r	pin_pu_ivref_rd	Internal Pu_ivref Read Value	internal
	28	0	r/w	ana_pu_bg	Power Up Analog BG	internal
					1: Power up analog BG	
					0: Power down analog BG	
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	ana_pu_ivref_force	Analog PU_IVREF Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref	
	22	0	r/w	RESERVED		
	21	0	r/w	ana_pu_ivref_dly1_force	Analog PU_IVREF_DLY1 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly1	
	20	0	r	pu_pll_or	Logic OR Of All PU PLL Value	internal
					This register indicates any PIN_PU_PLL is high in multiple lane design	
					1'b0: All PIN_PU_PLL is low	
					1'b1: At least one PIN_PU_PLL is high	
	19	0	r/w	ana_pu_ivref_dly2_force	PU_IVREF_DLY2 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly2	
	18	0	r/w	RESERVED		
	17	0	r/w	ana_pu_ivref_dly3_force	PU_IVREF_DLY3 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly3	
	16	0	r	pin_refclk_dis_rd	PIN Referece Clock Disable Value	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	REFCLK_SEL	Reference Clock Selection	
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	12	0	r/w	RESERVED		
	11	0	r	pu_bg_rdy_rd	PIN BG READY Value Read	internal
	10	0	r/w	RESERVED		
					This register is used to control analog input LD_CAL_DATA	
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r	pin_refclk_sel_rd	Reference Clock Selection Read Value	internal
	6	0	r/w	ana_refclk_sel	Reference Clock Selection	internal
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	5	1	r/w	cmn_pwron_seq	Power Up Sequence Status	internal
					This register indicates the power up sequence is done or not. This register is controlled by PHY firmware.	
					0: Power up sequence is done.	
					1: Power up sequence is not done.	
	4	0	r/w	RESERVED		
	3	0	r	pu_bg_fell	PU_BG Fell	internal
					PU_BG falling edge was captured. This register is used by firmware.	
	2	0	r/w	RESERVED		
	1	0	r	pu_ivref_fell	PU_ivref Fell	internal
					PU_ivref falling edge was captured. This register is used by firmware.	
	0	0	r/w	RESERVED		
						
	# addr = 0xa31c			input_cmn_pin_reg0	Input Interface Register0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:23]	0	r/w	RESERVED		
	[22:7]	16'h0	r/w	reserved_input[15:0]	Reserved_input	internal
					Set value of reserved_input when register reserved_input_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	reserved_input_fm_reg	Reserved_input From Registers Selection	internal
					1: From registers reserved_input[15:0]	
					0: From PIN_RESERVED_INPUT when PHY_ISOLATE_MODE = 0 or from register reserved_input[15:0] When PHY_ISOLATE_MODE=1	
	5	0	r/w	bg_rdy	BG Is Ready	internal
					Set value of bg_rdy when register bg_rdy_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	bg_rdy_fm_reg	Bg_rdy Control From Registers Selection	internal
					1: From register bg_rdy	
					0: From PIN_BG_RDY when PHY_ISOLATE_MODE=0 or from register bg_rdy when PHY_ISOLATE_MODE=1	
	3	0	r/w	RESERVED		
	2	0	r/w	refclk_sel_fm_reg	Value Of Refclk_sel From Register Selection	internal
					1: From register refclk_sel	
					0: From PIN_REFCLK_SEL when PHY_ISOLATE_MODE=0 or from register refclk_sel when PHY_ISOLATE_MODE=1	
	1	0	r/w	pu_ivref	Power Up IVREF	internal
					Set value of pu_ivref when register pu_ivref_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	pu_ivref_fm_reg	Pu_ivref Control From Register Selection	internal
					1: From register pu_ivref	
					0: From PIN_PU_IVREF when PHY_ISOLATE_MODE = 0 or from register pu_ivref when PHY_ISOLATE_MODE=1	
						
	# addr = 0xa320			input_cmn_pin_reg1	Input Interface Register1	
	[31:16]	16'h0	r/w	ana_cmn_ana_rsvd_out[15:0]	Analog Common Reserved Output	internal
					Set value of ana_cmn_ana_rsvd_out when register ana_cmn_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.	
	15	0	r/w	ana_cmn_ana_rsvd_out_fm_reg	Ana_cmn_ana_rsvd_out From Register Selection	internal
	14	0	r/w	refclk_dis	Reference Clock Disable	internal
					Set value of refclk_dis when register refclk_dis_fm_reg is 1 or in isolation/scan mode.	
					1: Disable reference clock	
					0: Not disable reference clock	
	13	0	r/w	refclk_dis_fm_reg	Refclk_dis Control From Register Selection.	internal
					1: Controlled by register refclk_dis	
					0: Controlled by PIN_REFCLK_DIS ( PHY_ISOLATE_MODE=0) or by register refclk_dis (PHY_ISOLATE_MODE=1) or by PIPE logic (PIN_PIPE_SEL=1)	
	12	0	r/w	ana_cmn_processmon_fclk_rdy	Analog Process Monitor FCLK Ready	internal
					Set value of ana_processmon_fclk_rdy when register ana_processmon_fclk_rdy_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_cmn_processmon_fclk_rdy_fm_reg	Analog Process Monitor FCLK Ready Control From Register Slection	internal
					Force value of ana_processmon_fclk_rdy from register ana_processmon_fclk_rdy.	
	10	0	r/w	RESERVED		
	9	0	r	processmon_cnt_ready	Process Monitor Count Ready Indicator	internal
	8	0	r/w	RESERVED		
	7	0	r/w	clear_phy_fm_rst	Clear Phy_fm_rst Status	internal
					The rising edge of this register clear phy_fm_rst register	
					MCU shall write 0 then 1 to reset phy_fm_rst	
	6	0	r	phy_fm_rst	PHY CMN Reset Status	internal
					1: PHY CMN has been reset	
					0: PHY CMN has not been reset	
	5	0	r/w	ref_fref_sel_fm_reg	Ref_fref_sel Control From Register Selection	internal
					1: Controlled by register REF_FREF_SEL[4:0]	
					0: Controlled by PIN_REF_FREF_SEL (PHY_ISOLATE_MODE=0) or by registers REF_FREF_SEL[4:0] ( PHY_ISOLATE_MODE=1)	
	[4:0]	5'h2	r/w	REF_FREF_SEL[4:0]	Reference Clock Frequency Select.	
					This registers indicate the reference clock frequency in MHz used at the SoC level for the PHY internal logic. 	
					5'h00: 25	
					5'h01: 30	
					5'h02: 40	
					5'h03: 50	
					5'h04: 62.5	
					5'h05: 100	
					5'h06: 125	
					5'h07: 156.25	
						
	# addr = 0xa324			input_cmn_pin_reg2	Input Interface Register2	
	[31:10]	0	r/w	RESERVED		
	9	0	r/w	iddq	IDDQ Enable	internal
					Set IDDQ mode when register iddq_fm_reg or phy_isolate_mode is 1	
	8	0	r/w	iddq_fm_reg	IDDQ Control From Register Selection	internal
					1: IDDQ mode is controlled by register iddq	
					0: IDDQ mode is controlled by PIN_IDDQ if when register phy_isolate_mode is 0	
	[7:4]	0	r/w	RESERVED		
	3	0	r	phy_fm_rst_lane3	PHY LANE3 Reset Status	internal
					1: PHY LANE3 has been reset	
					0: PHY LANE3 has not been reset	
	2	0	r	phy_fm_rst_lane2	PHY LANE2 Reset Status	internal
					1: PHY LANE2 has been reset	
					0: PHY LANE2 has not been reset	
	1	0	r	phy_fm_rst_lane1	PHY LANE1 Reset Status	internal
					1: PHY LANE1 has been reset	
					0: PHY LANE1 has not been reset	
	0	0	r	phy_fm_rst_lane0	PHY LANE1 Reset Status	internal
					1: PHY LANE0 has been reset	
					0: PHY LANE0 has not been reset	
						
	# addr = 0xa328			ana_tsen_control	Input Interface Register3	
	[31:27]	5'h0	r	pin_ref_fref_sel_rd[4:0]	Reference Frequency Selection Read	internal
	26	0	r/w	ana_cmn_tsen_adc_rdy	Ana_tsen_adc_rdy 	internal
					Set value of ana_tsen_adc_rdy when register ana_tsen_adc_rdy_fm_reg is 1 or PHY is in isolation/scan mode.	
	25	0	r/w	ana_cmn_tsen_adc_rdy_fm_reg	Ana_tsen_adc_rdy Control From Register Selection	internal
					This register is used with register ana_tsen_adc_rdy	
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	burn_in_test	BURN_IN Test Mode	internal
					Set value of burn_in_test when register burn_in_test_fm_reg is 1 or PHY is in isolation/scan mode.	
	17	0	r/w	burn_in_test_fm_reg	Value Of Burn_in_test Control From Register Selection	internal
					This register is used with register burn_in_test	
	[16:12]	0	r/w	RESERVED		
	11	1	r/w	tsen_adc_rd_req	TSEN Data Read Request	internal
					0: Freeze ana_tsen_adc_data	
					1: Keep updating ana_tsen_adc_data	
	10	0	r	tsen_adc_rdy	TSEN Ready Signal For MCU	internal
					0: tsen_adc_data is invalid	
					1: tsen_adc_data is ready	
	[9:0]	10'h0	r	tsen_adc_data[9:0]	TSEN_ADC_DATA Output For MCU	internal
						
	# addr = 0xa32c			processmon_reg0	Process Calibration Related Register 0	
	[31:16]	0	r	processmon_cnt[15:0]	Analog Feedback Clock Count Result	internal
					This value is used to compare feedback clock frequency against speed_thresh	
	[15:0]	16'h4f	r/w	processmon_cnt_timer[15:0]	Analog Feedback Clock Count Timer	internal
					The counters are based on reference clock. Count period is 1us or 4us	
					If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us	
					If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us	
						
	# addr = 0xa330			processmon_reg1	Process Calibration Related Register 1	
	[31:9]	0	r/w	RESERVED		
	8	0	r	ana_processmon_fclk_rdy_rd	Analog Process Monitor FCLK Ready Readback	internal
					Analog ANA_PROCESSMON_FCLK_RDY Readback Value	
	[7:4]	4'h8	r/w	ANA_PROCESS_VALUE[3:0]	Process Calibration Value To Analog	
					Typically, this field holds the result of process calibration	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	processmon_cnt_start	Feedback Clock Count Start	internal
					Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt	
						
	# addr = 0xa334			clkgen_cmn_reg1	Clock gen cmn reg1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	refclk_dis_ack_force	PIN_REFCLK_DIS_ACK Control From Register Selection	internal
					0: PIN_REFCLK_DIS_ACK is controlled by internal logic	
					1: PIN_REFCLK_DIS_ACK is controlled by register value refclk_dis_ack	
	28	0	r/w	refclk_dis_ack	PIN_REFCLK_DIS_ACK Value	internal
					Valid only when register refclk_dis_ack_forceis 1.	
	27	0	r/w	ref_clk_en	Force Referece Clock Enable. 	internal
					This register has highest priority and ignores the PIN_REFCLK_DIS value.	
	26	0	r/w	rst_processmon_fclk	Reset Process Monitor Calibration Clock	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	rst_pm_150m_clk	Reset Power Control  Clock	internal
					1: Reset	
					0: Not reset	
	24	0	r/w	rst_ref_clk	Reset Reference Clock	internal
					1: Reset	
					0: Not reset	
	23	1	r/w	pm_150m_clk_en	150M Clock Enable	internal
					This Clock is for power control module	
					1: Enable	
					0: Disable	
	[22:5]	0	r/w	RESERVED		
	4	1	r/w	EN_CMN	Enable Common Module	
	3	1	r/w	EN_LANE3	Enable Lane 3	
	2	1	r/w	EN_LANE2	Enable Lane 2	
	1	1	r/w	EN_LANE1	Enable Lane 1	
	0	1	r/w	EN_LANE0	Enable Lane 0	
						
	# addr = 0xa338			cmn_reg1	common register 1	
	[31:2]	0	r/w	RESERVED		
	1	0	r/w	PHY_MCU_REMOTE_ACK	PHY MCU Remote Acknowledge	
	0	0	r/w	PHY_MCU_REMOTE_REQ	PHY MCU Remote Reqest	
						
	# addr = 0xa340			cmn_calibration	_field description_	
	[31:16]	16'h31	r/w	ana_tsen_adc_clk_cnt[15:0]	Analog Temp Sensor Clock Frequency Count	internal
					Set ana_tsen_adc_clk frequency based on refclk	
	[15:12]	0	r/w	RESERVED		
	11	1	r/w	ana_tsen_adc_clk_en 	Analog Temp Sensor Clock Frequency Count Enable	internal
					Enable ana_tsen_adc_clk for analog temp. sensor	
	10	0	r/w	ana_tsen_adc_start	Analog Input TSEN_ADC_START Control	internal
	9	1	r/w	ana_tsen_adc_reset	Analog Input ANA_TSEN_ADC_RESET Control	internal
	8	0	r/w	ana_tsen_adc_en	Analog Input ANA_TSEN_ADC_EN Control	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0xa348			input_cmn_pin_reg3	Input Interface Register4	
	[31:11]	0	r/w	RESERVED		
	10	0	r/w	ana_cmn_tsen_adc_data_fm_reg	Force Value Of Ana_tsen_adc_data From Register.	internal
	[9:0]	10'h0	r/w	ana_cmn_tsen_adc_data[9:0]	Ana_tsen_adc_data	internal
					Set value of ana_tsen_adc_data when register ana_tsen_adc_data_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0xa34c			pm_cmn_reg2	Power control common register 2	
	[31:29]	0	r/w	RESERVED		
	28	0	r/w	ana_pu_tx_or_force	Force Value Of PU_TX_OR	internal
	27	0	r/w	ana_pu_tx_or	Logic OR'ed Value Of All PU_TX Signals	internal
					Logic OR All PU_TX Signals Together And Send To Analog CMN Block	
	26	0	r/w	ana_pu_pll_or_force	Force Value Of PU_PLL_OR	internal
	25	0	r/w	ana_pu_pll_or	Logic OR'ed Value Of All PU_PLL Signals	internal
					Logic OR All PU_PLL Signals Together And Send To Analog CMN Block	
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	ana_pu_ivref	Analog Input ANA_PU_IVREF Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	18	0	r/w	ana_pu_ivref_dly1	Analog Input ANA_PU_IVREF_DLY1 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	17	0	r/w	ana_pu_ivref_dly2	Analog Input ANA_PU_IVREF_DLY2 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	16	0	r/w	ana_pu_ivref_dly3	Analog Input ANA_PU_IVREF_DLY3 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	[15:11]	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	[9:0]	0	r/w	RESERVED		
						
	# addr = 0xa354			test5	_field description_	
	[31:16]	0	r/w	testbus_dbg[15:0]	Debug Dummy Register. 	internal
					Used For Shadow Register During Debug	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0xa358			cmn_reserved_reg1	Common Reserved Register 1	
	[31:16]	0	r	cmn_ana_rsvd_out_rd[15:0]	CMN_ANA_RSVD_OUT Value	internal
	[15:0]	0	r	pin_reserved_input_rd[15:0]	PIN_RESERVED_INPUT Value	internal
						
	# addr = 0xa35c			cmn_reserved_reg2	Common Reserved Register 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	[15:0]	0	r/w	pin_reserved_output[15:0]	PIN_RESERVED_OUTPUT Value	internal
						
	# addr = 0xa360			cmn_mcu_timer_control	CMN MCU Ext Timer Control Register 0	
	[31:30]	2'h0	r/w	timer3_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
	[29:28]	2'h0	r/w	timer2_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
	[27:26]	2'h0	r/w	timer1_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
	[25:24]	2'h0	r/w	timer0_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
	[23:22]	2'h0	r/w	pwm3_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
	[21:20]	2'h0	r/w	pwm2_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
	[19:18]	2'h0	r/w	pwm1_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
	[17:16]	2'h0	r/w	pwm0_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
	[15:14]	2'h0	r/w	timer_2ex_sel_cmn[1:0]	CMN MCU Timer T2EX Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[13:12]	2'h0	r/w	timer_2_sel_cmn[1:0]	CMN MCU Timer T2 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[11:10]	2'h0	r/w	timer_1_sel_cmn[1:0]	CMN MCU Timer T1 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[9:8]	2'h0	r/w	timer_0_sel_cmn[1:0]	CMN MCU Timer T0 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[7:5]	0	r/w	RESERVED		
	4	0	r/w	swd_cmn	Start Watchdog Timer	internal
					Setting this register to 1 before MCU is enabled starts the watchdog timer immediately after MCU is enabled	
					1: Enable MCU watchdog timer	
					0: Disable MCU watchdog timer	
	3	0	r/w	timer_3_en_cmn	Enable Hardware Timer3	internal
					1: Enable Timer 3	
					0: Disable Timer 3	
	2	0	r/w	timer_2_en_cmn	Enable Hardware Timer2	internal
					1: Enable Timer 2	
					0: Disable Timer 2	
	1	0	r/w	timer_1_en_cmn	Enable Hardware Timer1	internal
					1: Enable Timer 1	
					0: Disable Timer 1	
	0	0	r/w	timer_0_en_cmn	Enable Hardware Timer0	internal
					1: Enable Timer 0	
					0: Disable Timer 0	
						
	# addr = 0xa364			cmn_mcu_timer0_control	CMN MCU Ext Timer Control Register 1	
	[31:16]	16'h01	r/w	timer0_lo_cnt_cmn[15:0]	Timer 0 Counter Number	internal
	[15:0]	16'h01	r/w	timer0_hi_cnt_cmn[15:0]	Timer 0 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0xa368			cmn_mcu_timer1_control	CMN MCU Ext Timer Control Register 2	
	[31:16]	16'h01	r/w	timer1_lo_cnt_cmn[15:0]	Timer 1 Counter Number	internal
	[15:0]	16'h01	r/w	timer1_hi_cnt_cmn[15:0]	Timer 1 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0xa36c			cmn_mcu_timer2_control	CMN MCU Ext Timer Control Register 3	
	[31:16]	16'h01	r/w	timer2_lo_cnt_cmn[15:0]	Timer 2 Counter Number	internal
	[15:0]	16'h01	r/w	timer2_hi_cnt_cmn[15:0]	Timer 2 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0xa370			cmn_mcu_timer3_control	CMN MCU Ext Timer Control Register 4	
	[31:16]	16'h01	r/w	timer3_lo_cnt_cmn[15:0]	Timer 3 Counter Number	internal
	[15:0]	16'h01	r/w	timer3_hi_cnt_cmn[15:0]	Timer 3 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0xa374			cmn_mcu_timer_ctrl_2_lane	CMN MCU Ext Timer Control Register 8	
	31	1	r/w	pwm0_en_cmn	Enable Timer Clock Generation Function0 For CPU Timer	internal
	[30:0]	31'h14	r/w	pwm0_counter_cmn[30:0]	Timer Clock Block 0 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm0_counter[30:0])	
						
	# addr = 0xa378			cmn_mcu_timer_ctrl_3_lane	CMN MCU Ext Timer Control Register 9	
	31	1	r/w	pwm1_en_cmn	Enable Timer Clock Generation Function1 For CPU Timer	internal
	[30:0]	31'h14	r/w	pwm1_counter_cmn[30:0]	Timer Clock Block 1 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm1_counter[30:0])	
						
	# addr = 0xa37c			cmn_mcu_timer_ctrl_4_lane	CMN_MCU Ext Timer Control Register 10	
	31	1	r/w	pwm2_en_cmn	Enable Timer Clock Generation Function2 For CPU Timer	internal
	[30:0]	31'h14	r/w	pwm2_counter_cmn[30:0]	Timer Clock Block 2 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm2_counter[30:0])	
						
	# addr = 0xa380			cmn_mcu_timer_ctrl_5_lane	CMN MCU Ext Timer Control Register 11	
	31	1	r/w	pwm3_en_cmn	Enable Timer Clock Generation Function3 For CPU Timer	internal
	[30:0]	31'h14	r/w	pwm3_counter_cmn[30:0]	Timer Clock Block 3 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm3_counter[30:0])	
						
	# addr = 0xa384			cmn_isr_1	MCU ISR Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	lane3_int_isr	Lane 3 INT ISR	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	lane2_int_isr	Lane 2 INT ISR	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	lane1_int_isr	Lane 1 INT ISR	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	lane0_int_isr	Lane 0 INT ISR	
						
	# addr = 0xa388			cmn_isr_mask_1	MCU ISR Mask Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	lane3_int_mask	Lane 3 INT ISR Mask	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	lane2_int_mask	Lane 2 INT ISR Mask	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	lane1_int_mask	Lane 1 INT ISR Mask	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	lane0_int_mask	Lane 0 INT ISR Mask	
						
	# addr = 0xa38c			cmn_isr_clear_1	MCU ISR Clear Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	lane3_int_isr_clear	Lane 3 INT ISR Clear	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	lane2_int_isr_clear	Lane 2 INT ISR Clear	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	lane1_int_isr_clear	Lane 1 INT ISR Clear	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	lane0_int_isr_clear	Lane 0 INT ISR Clear	
						
	# addr = 0xa390			set_lane_isr	MCU  INT Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	set_int_isr_lane3	Set Lane 3 INT ISR	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	set_int_isr_lane2	Set Lane 2 INT ISR	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	set_int_isr_lane1	Set Lane 1 INT ISR	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	set_int_isr_lane0	Set Lane 0 INT ISR	
						
	# addr = 0xa394			cmn_mcu_gpio	CMN MCU GPIO Control Register	
	[31:26]	0	r/w	RESERVED		
	25	0	r/w	gpi_cmn_fm_reg	Force Value Of GPI_CMN From Register	internal
					Set value of GPI CMN when register gpi_cmn_fm_reg is 1 or in isolation and scan mode.	
	24	0	r/w	gpo_sel_cmn	GPIO Control Select	internal
					1: PIN_GPO_CMN is controlled by CMN MCU output ports	
					0: PIN_GPO_CMN is controlled by registers pin_gpo_cmn[7:0]	
	[23:16]	0	r/w	pin_gpo_cmn[7:0]	PIN_GPO_CMN Control Register	internal
					Set PIN_GPO_CMN value when register gpo_sel_lane=1	
	[15:8]	0	r	pin_gpo_rd_cmn[7:0]	PIN_GPO_CMN Read Back Value	internal
	[7:0]	0	r	pin_gpi_rd_cmn[7:0]	PIN_GPI_CMN Read Back Value	internal
						
	# addr = 0xa398			cmn_cache_debug0	CMN Cache Control Debug Register 0	
	31	1	r/w	int7_enable_cmn	Overall CMN MCU INT7 Enable	internal
	30	1	r/w	int6_enable_cmn	Overall CMN MCU INT6 Enable	internal
	29	1	r/w	int5_enable_cmn	Overall CMN MCU INT5 Enable	internal
	28	1	r/w	int4_enable_cmn	Overall CMN MCU INT4 Enable	internal
	27	1	r/w	int3_enable_cmn	Overall CMN MCU INT3 Enable	internal
	26	1	r/w	int2_enable_cmn	Overall CMN MCU INT2 Enable	internal
	25	1	r/w	int0_enable_cmn	Overall CMN MCU INT0 Enable	internal
	24	0	r/w	RESERVED		
	[23:19]	5'h0	r/w	mem_line_sel1_cmn[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[18:14]	5'h0	r/w	mem_line_sel0_cmn[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[13:9]	5'h0	r/w	line_tag_sel_cmn[4:0]	Cache Control Debug Register	internal
					Select one of 32 line tags for read back 	
	[8:0]	9'h0	r	line_tag_cmn[8:0]	Cache Control Debug Register	internal
					Cache line tag readback value	
						
	# addr = 0xa39c			cmn_cache_debug1	CMN Cache Control Debug Register 1	
	[31:24]	0	r/w	RESERVED		
	[23:16]	8'h0	r/w	gpi_cmn[7:0]	GPI CMN	internal
	[15:10]	0	r/w	RESERVED		
	[9:5]	5'h0	r/w	miss_line_sel1_cmn[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[4:0]	5'h0	r/w	miss_line_sel0_cmn[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
						
	# addr = 0xa3a0			mcu_sdt_cmn	CMN MCU Watch Dong Timer Control Register 1	
	31	0	r/w	mcu_wdt_reset_cmn	MCU Watch Dog Timer RESET.	internal
					Set 0 to 1 or 1 to 0 to reset watch dog timer	
	[30:16]	0	r/w	RESERVED		
	15	0	r/w	mcu_wdt_en_cmn	CMN MCU Watch Dog Timer Enable	internal
	[14:0]	15'h400	r/w	mcu_wdt_cnt_hi_cmn[14:0]	CMN MCU Watch Dog Timer counter	internal
						
	# addr = 0xa3a4			xdata_mem_checksum_cmn_0	XDATA MEMORY CMN CHECKSUM Registers 0	
	[31:0]	32'hffffffff	r/w	XDATA_MEM_CHECKSUM_EXP_CMN[31:0]	Xdata Memory CMN Checksum Expected Value	
						
	# addr = 0xa3a8			xdata_mem_checksum_cmn_1	XDATA MEMORY CMN CHECKSUM Registers 1	
	[31:0]	32'h0	r	XDATA_MEM_CHECKSUM_CMN[31:0]	Xdata Memory CMN Checksum Readback	
						
	# addr = 0xa3ac			xdata_mem_checksum_cmn_2	XDATA MEMORY CMN CHECKSUM Registers 2	
	[31:2]	0	r/w	RESERVED		
	1	0	r	XDATA_MEM_CHECKSUM_PASS_CMN	PHY Xdata CMN Memory Checksum PASS	
	0	0	r/w	XDATA_MEM_CHECKSUM_RESET_CMN	Reset PHY Xdata CMN Memory Checksum Calculation Value	
						
	# addr = 0xa3b0			cmn_isr_2	MCU ISR Register 2	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	phy_mcu_remote_ack_isr	PHY MCU Remote Acknowledge Interrupt	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	phy_mcu_remote_req_isr	PHY MCU Remote Reqest Interrupt	
						
	# addr = 0xa3b4			cmn_isr_mask_2	MCU ISR Mask Register 2	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	phy_mcu_remote_ack_mask	PHY MCU Remote Acknowledge Interrupt Mask	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	phy_mcu_remote_req_mask	PHY MCU Remote Reqest Interrupt Mask	
						
	# addr = 0xa3b8			cmn_isr_clear_2	MCU ISR Clear Register 2	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	phy_mcu_remote_ack_isr_clear	PHY MCU Remote Acknowledge Interrupt Clear	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	phy_mcu_remote_req_isr_clear	PHY MCU Remote Reqest Interrupt Clear	
						
	# addr = 0xa3f8			cid_reg0	Chip ID	
	[31:28]	4'h4	r	CID0[7:4]	PHY Technology. 	
					This field defines the process node used for this PHY design.	
					{CID0 comes from the IP.}	
					4'b0000: 90 nm or 80 nm	
					4'b0001: 65 nm or 55 nm	
					4'b0010: 40 nm	
					4'b0011: 28 nm	
					4'b0100: 16nm	
					Other values: Reserved	
	[27:24]	4'h3	r	CID0[3:0]	PHY Type. 	
					This field defines the PHY type.	
					{CID0 comes from the IP.}	
					4'b0000: COMPHY-L	
					4'b0001: COMPHY-M	
					4'b0010: COMPHY-H	
					4'b0011: COMPHY-S	
					4'b0100: COMPHY_56G	
					Others: Reserved	
	[23:20]	0	r	CID1[7:4]	Major Revision.	
					This field defines the all-layer change for a given PHY type. This field is incremented each time an all-layer revision is taped out.	
					{CID1 comes from the SoC.}	
	[19:16]	0	r	CID1[3:0]	Minor Revision.	
					This field defines a metal revision to a given PHY type. This field is incremented each time a metal revision is taped out for the PHY for a given major revision.	
					{CID1 comes from the SoC.}	
	[15:14]	2'h1	r	cid3[7:6]	Process Node	internal
					2'b00: FF+	
					2'b01: FFC	
					2'b10: Reserved	
					2'b11: Reserved	
	[13:12]	2'h0	r	cid3[5:4]	Foundry	internal
					2'b00: TSMC	
					2'b01: UMC	
					2'b10: Reserved	
					2'b11: Reserved	
	[11:10]	2'h3	r	cid3[3:2]	Chip Threshold	internal
					2'b00: SVT Only	
					2'b01: SVT + HVT	
					2'b10: SVT + LVT	
					2'b11: LVT Only	
	[9:8]	2'h3	r	cid3[1:0]	Digital Threshold	internal
					2'b00: SVT Only	
					2'b01: SVT + HVT	
					2'b10: SVT + LVT	
					2'b11: LVT Only	
	[7:0]	8'h10	r	cid2[7:0]	Main Revision	internal
					It is from CHIP_ID	
						
	# addr = 0xa3fc			cid_reg1	_field description_	
	[31:29]	3'h2	r	PHY_LANE_NUM[2:0]	Physical Number Of Lanes	
					The physically supported number of lanes in this PHY	
					3'h0: 1 lane	
					3'h1: 2 lanes	
					3'h2: 4 lanes	
					Others: reserved	
	[28:24]	0	r/w	RESERVED		
	[23:16]	8'h10	r	dig_id[7:0]	Digital Revision	internal
					dig_id[7:4]: Digital wrapper major Revision. Defines the all layer change for a given PHY type.	
					dig_id[3:0]: Digital wrapper Minor revision. Defines a metal revision to a given phy type and major revision. 	
					This field is incremented every time a metal revision is taped out for the PHY for a given major rev. 	
	[15:0]	16'h0000	r	ana_id[15:0]	Analog ID	internal
					
	# addr = 0xe000			AutoSpeed0	TBD
	[31:24]	8'h1f	r/w	cal_lcvco_dac_lsb_cont_rate1[7:0]	TBD	
	[23:16]	8'h1f	r/w	cal_lcvco_dac_lsb_rate1[7:0]	TBD	
	[15:8]	8'h1f	r/w	cal_lcvco_dac_lsb_rate0[7:0]	TBD	
	[7:1]	0	r/w	RESERVED		
	0	1'h1	r/w	use_ring_refclk_250m	TBD	
					
	# addr = 0xe004			AutoSpeed1	TBD
	[31:24]	8'h20	r/w	cal_lcvco_dac_msb_cont_rate1[7:0]	TBD	
	[23:16]	8'h21	r/w	cal_lcvco_dac_msb_cont_rate0[7:0]	TBD	
	[15:8]	8'h20	r/w	cal_lcvco_dac_msb_rate1[7:0]	TBD	
	[7:0]	8'h21	r/w	cal_lcvco_dac_msb_rate0[7:0]	TBD	
					
	# addr = 0xe008			AutoSpeed2	TBD
	[31:24]	8'h1	r/w	cal_lccap_msb_rate1[7:0]	TBD	
	[23:16]	8'h1	r/w	cal_lccap_msb_rate0[7:0]	TBD	
	[15:8]	8'h10	r/w	cal_lccap_lsb_rate1[7:0]	TBD	
	[7:0]	8'h10	r/w	cal_lccap_lsb_rate0[7:0]	TBD	
					
	# addr = 0xe00c			AutoSpeed3	TBD
	[31:24]	8'h20	r/w	cal_plldcc_cnt_cont_rate1[7:0]	TBD	
	[23:16]	8'h20	r/w	cal_plldcc_cnt_cont_rate0[7:0]	TBD	
	[15:8]	8'h20	r/w	cal_plldcc_cnt_rate1[7:0]	TBD	
	[7:0]	8'h20	r/w	cal_plldcc_cnt_rate0[7:0]	TBD	
					
	# addr = 0xe010			AutoSpeed4	TBD
	[31:24]	8'h0	r/w	cal_pll_speed_ring_cont_rate1[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_pll_speed_ring_cont_rate0[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_pll_speed_ring_rate1[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_pll_speed_ring_rate0[7:0]	TBD	
					
	# addr = 0xe014			AutoSpeed5	TBD
	[31:24]	8'h0	r/w	cal_pll_sllp_dac_coarse_ring_cont_rate1[7:0]	TBD	
	[23:16]	8'h0	r/w	cal_pll_sllp_dac_coarse_ring_cont_rate0[7:0]	TBD	
	[15:8]	8'h0	r/w	cal_pll_sllp_dac_coarse_ring_rate1[7:0]	TBD	
	[7:0]	8'h0	r/w	cal_pll_sllp_dac_coarse_ring_rate0[7:0]	TBD	
					
	# addr = 0xe018			AutoSpeed6	TBD
	[31:24]	8'h4	r/w	cal_sllp_dac_fine_ring_rate1[15:8]	TBD	
	[23:16]	8'h0	r/w	cal_sllp_dac_fine_ring_rate1[7:0]	TBD	
	[15:8]	8'h4	r/w	cal_sllp_dac_fine_ring_rate0[15:8]	TBD	
	[7:0]	8'h0	r/w	cal_sllp_dac_fine_ring_rate0[7:0]	TBD	
					
	# addr = 0xe01c			AutoSpeed7	TBD
	[31:24]	8'h4	r/w	cal_sllp_dac_fine_ring_cont_rate1[15:8]	TBD	
	[23:16]	8'h0	r/w	cal_sllp_dac_fine_ring_cont_rate1[7:0]	TBD	
	[15:8]	8'h4	r/w	cal_sllp_dac_fine_ring_cont_rate0[15:8]	TBD	
	[7:0]	8'h0	r/w	cal_sllp_dac_fine_ring_cont_rate0[7:0]	TBD	
						
	# addr = 0xe600			FW_Rev	Firmware Revision	
	[31:24]	0	r/w	FW_MAJOR_VER[7:0]	Firmware Major Version.	
	[23:16]	0	r/w	FW_MINOR_VER[7:0]	Firmware Minor Version.	
	[15:8]	0	r/w	FW_PATCH_VER[7:0]	Firmware Patch Version.	
	[7:0]	0	r/w	FW_BUILD_VER[7:0]	Firmware Build Version.	
						
	# addr = 0xe604			control_config0	Calibration enable control	
	[31:27]	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	skip_cdr_dfe_scheme	Skip CDR DFE SCHEME For Simulation Faster	internal
	24	0	r/w	FORCE_CONT_CAL_SKIP	Force Continuous Calibration To Skip.	
	23	0	r/w	BYPASS_SPEED_TABLE_LOAD	Bypass Speed Table Load To Analog Registers By Firmware For Simulation Only	
	22	0	r/w	BYPASS_XDAT_INIT	Bypass XDATA Initialization By Firmware For Simulation Only	
	21	0	r/w	BYPASS_POWER_ON_DELAY	Bypass Delay During Power Up For Simulation Only	
	[20:18]	3'h0	r/w	BYPASS_DELAY[2:0]	Bypass Delay For Simulation Only	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
	17	0	r/w	POWER_UP_SIMPLE_EN	Power Up Simple. For COSIM Use.	
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	TRAIN_SIM_EN	Train For Simulation Enable. For Simulation Only.	
	12	0	r/w	FAST_DFE_TIMER_EN	Fast DFE Timer Enable.	
	11	0	r/w	EXT_FORCE_CAL_DONE	Externally Force Calibration Done, Use Pre-loaded Values	
	10	0	r/w	FAST_POWER_ON_EN	Fast Power On Enable. For Simulation Only.	
	9	0	r	MCU_INIT_DONE	MCU Initialization Done.	
	8	0	r	CAL_DONE	Calibration Done.	
					0: Calibration is in progress or has not started. 	
					1: Calibration is done.	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	0	r/w	RESERVED		
	2	0	r/w	LCPLL_LANE_SEL	LCPLL Control MCU Lane Selection In Case Of ETHERNET_CFG>1	
					This register will select this MCU lane control LCPLL in case of ETHERNET_CFG[1:0] > 1	
					0: select MCU and LANE to control LCPLL which MCU_ID_LANE is 0	
					1: select MCU and LANE to control LCPLL which MCU_ID_LANE is 1	
	[1:0]	2'h0	r/w	ETHERNET_CFG[1:0]	Ethernet Configuration For Speed Change Data Bit Rate Range	
					0: No Speed Change Support For SERDES	
					1: 10.3125G and 20.625G 	
					2:1.25G, 3.125G, 5.15625G and 10.3125G	
					3:1.25G, 3.125G, 10.3125G, 25.78125G	
						
	# addr = 0xe608			control_config1	Calibration Configuration 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	sq_cal_ext_en	Squelch Calibration Ext Enable	internal
	26	0	r/w	process_cal_ext_en	Process Calibration Ext Enable	internal
	25	0	r/w	txdcc_cal_ext_en	Tx DCC Calibration Ext Enable	internal
	24	0	r/w	txdcc_pdiv_cal_ext_en	Tx DCC Post Divider Calibration Ext Enable	internal
	23	1	r/w	vdd_cal_ext_en	VDD Calibration Ext Enable	internal
	22	0	r/w	rximp_cal_ext_en	Rx Impedance Calibration Ext Enable	internal
	21	0	r/w	tximp_cal_ext_en	Tx Impedance Calibration Ext Enable	internal
	20	0	r/w	sampler_cal_ext_en	Sampler Calibration Ext Enable	internal
	19	0	r/w	eom_align_cal_ext_en	EOM Alignment Calibration Ext Enable	internal
	18	0	r/w	rxalign90_cal_ext_en	Rx Align90 Calibration Ext Enable	internal
	17	0	r/w	rxdcc_eom_cal_ext_en	Rx DCC EOM Calibration Ext Enable	internal
	16	0	r/w	rxdcc_data_cal_ext_en	Rx DCC Data Calibration Ext Enable	internal
	15	0	r/w	rxdcc_dll_cal_ext_en	Rx DCC DLL Calibration Ext Enable	internal
	14	0	r/w	txdetect_cal_ext_en	Tx Detect Calibration Ext Enable	internal
	13	0	r/w	eom_dll_cal_ext_en	EOM DLL Calibration Ext Enable	internal
	12	0	r/w	rxdll_cal_ext_en	Rx DLL Calibration Ext Enable	internal
	11	0	r/w	pll_temp_cal_ext_en	PLL Temperature Calibration Ext Enable	internal
	10	0	r/w	pll_cal_ext_en	PLL Calibration Ext Enable	internal
	9	0	r/w	plldcc_cal_ext_en	PLL DCC Calibration Ext Enable	internal
	8	0	r/w	ring_pll_cal_ext_en	RING PLL Calibration Ext Enable	internal
	7	1	r/w	txclk_vdd_cal_ext_en	TxClk VDD Calibration Ext Enable	internal
	6	1	r/w	txdata_vdd_cal_ext_en	TxDATA VDD Calibration Ext Enable	internal
	5	1	r/w	txpre_vdd_cal_ext_en	TX Pre-Driver VDD Calibration Ext Enable	internal
	4	1	r/w	rxdclk_vdd_cal_ext_en	Rx Data Clock VDD Calibration Ext Enable	internal
	3	1	r/w	rxeomclk_vdd_cal_ext_en	Rx EOM Clock VDD Calibration Ext Enable	internal
	2	1	r/w	rxsmplr_vdd_cal_ext_en	Rx Sampler VDD Calibration Ext Enable	internal
	1	0	r/w	RESERVED		
	0	0	r/w	cal_start	Calbration Manual Start.	internal
						
	# addr = 0xe60c			control_config2	Calibration Configuration 1	
	31	0	r/w	txclk_vdd_cal_cont_en	TxClk VDD Calibration Continuous Enable	internal
	30	0	r/w	txdata_vdd_cal_cont_en	TxDATA VDD Calibration Continuous Enable	internal
	29	0	r/w	txpre_vdd_cal_cont_en	TX Pre-Driver VDD Calibration Continuous Enable	internal
	28	0	r/w	rxdclk_vdd_cal_cont_en	Rx Data Clock VDD Calibration Continuous Enable	internal
	27	0	r/w	rxeomclk_vdd_cal_cont_en	Rx EOM Clock VDD Calibration Continuous Enable	internal
	26	0	r/w	rxsmplr_vdd_cal_cont_en	Rx Sampler VDD Calibration Continuous Enable	internal
	25	1	r/w	rxdcc_data_cal_cont_en	Rx DCC Center Calibration Continuous Enable	internal
	24	1	r/w	rxdcc_eom_cal_cont_en	Rx DCC EOM Calibration Continuous Enable	internal
	23	1	r/w	txdcc_cal_cont_en	Tx DCC Calibration Continuous Enable	internal
	22	1	r/w	txdcc_pdiv_cal_cont_en	Tx DCC Post Divider Calibration Continuous Enable	internal
	21	1	r/w	pllamp_cal_cont_en	PLL AMP Calibration Continuous Mode Enable.	internal
	20	1	r/w	plldcc_cal_cont_en	PLL DCC Calibration Continuous Mode Enable.	internal
	19	1	r/w	align90_cal_cont_en	Rx Align90 Calibration  Continuous Enable	
	18	1	r/w	eom_dll_cal_cont_en	EOM DLL Continuous Calibration Enable	internal
	17	1	r/w	rxdll_cal_cont_en	Rx DLL Continuous Calibration Enable	internal
	16	0	r/w	txdetect_cal_cont_en	Tx Detect Continuous Calibration Enable	internal
	15	1	r/w	rxdcc_dll_cal_cont_en	Rx DCC Center Calibration Continuous Enable	internal
	14	0	r/w	pll_temp_cal_cont_en	PLL Temperature Calibration Continuous Enable	internal
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xe610			control_config3	Calibration Configuration 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	cal_process_result_sel	Process Calibration Result Selection	internal
					0: Use ULVT result;	
					1: Use LVT result.	
	26	0	r/w	pllamp_cal_speedup_disable	PLLamp_Cal Speed Up For Debug.	internal
					0: Fast Mode(Default).	
					1: Slow Mode.	
	[25:24]	2'h0	r/w	RESERVED		
	23	0	r/w	fast_pll_mode	Fast PLL Cal Mode For Debug.	internal
					0: Fast_Mode.	
					1: Normal_Mode.	
	[22:21]	2'h0	r/w	spdchg_fast_pll_mode[1:0]	Speed Change Fast PLL Cal Mode 0/1/2 For Debug.	internal
	[20:18]	3'h0	r/w	tempc_step_ctrl[2:0]	Tempc_DAC Step Size 0/1/2/3/4/5/6/7 For Debug.	internal
	[17:16]	2'h0	r/w	tempc_dac_mode[1:0]	PLL Temperature Calibration Mode 0/1/2 For Debug.	internal
	[15:8]	8'h0	r/w	thold_sel2[7:0]	PLL Fast Cal Tempc_Mux_Hold_Sel Settle Time For Debug.	internal
	[7:0]	8'h0	r/w	tshrtr[7:0]	PLL Fast Cal SHRTR Time 0/1/2/3 For Debug.	internal
						
	# addr = 0xe614			control_config4	Calibration Configuration 3	
	[31:24]	8'h0e	r/w	vcoamp_vth_freq[7:0]	PLL VCO Amplitude Threshold For PLL Clock Freq Calibration.	internal
	[23:16]	8'h0f	r/w	vcoamp_vth_amp[7:0]	PLL VCO Amplitude Threshold For Initial PLL Amp Power On.	internal
	[15:8]	8'h0c	r/w	vcoamp_vth_normal[7:0]	PLL VCO Amplitude Threshold For Normal Mode.	internal
	[7:0]	8'h0	r/w	fbc_ratio[7:0]	FBC Measure Time.	internal
					0: 4uS.	
					1: 8uS.	
					2: 16uS.	
					3: 32uS.	
					4-255 : Not used	
						
	# addr = 0xe618			control_config5	Calibration Configuration 4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	ring_pll_disable	RING PLL Disabled Indicator	internal
	28	1'h0	r/w	tpllfreq4	PLLfreqcal Wait Time4 For Debug.	internal
					0: 50uS.	
					1: 100uS.	
	[27:26]	2'h0	r/w	tpllfreq3[1:0]	PLLfreqcal Wait Time3 For Debug	internal
					0: 3uS.	
					1: 4.5uS.	
					2: 6uS.	
					3: 7.5uS.	
	[25:24]	2'h0	r/w	tpllfreq2[1:0]	PLLfreqcal Wait Time2  For Debug	internal
					0: 4uS.	
					1: 6uS.	
					2: 8uS.	
					3: 10uS.	
	[23:22]	2'h0	r/w	tpllfreq1[1:0]	PLLfreqcal Wait Time1  For Debug	internal
					0: 5uS.	
					1: 7.5uS.	
					2: 10uS.	
					3: 12.5uS.	
	[21:20]	2'h0	r/w	tpllfreq0[1:0]	PLLfreqcal Wait Time0  For Debug	internal
					0: 3uS.	
					1: 4.5uS.	
					2: 6uS.	
					3: 7.5uS.	
	[19:18]	2'h0	r/w	tpllamp0[1:0]	PLLampcal_En Wait Time  For Debug	internal
					0: 25uS.	
					1: 37.5uS.	
					2: 50uS.	
					3: 62.5uS.	
	[17:16]	2'h0	r/w	tpllamp1[1:0]	PLL Amp Cal Settle Time 0/1/2/3 For Debug	internal
					 0: Slow=25uS, fast=2.5uS (default).	
					 1: Slow=37.5uS, fast=3.75uS.	
					 2: Slow=50uS, fast=5uS.	
					 0: Slow=62.5uS, fast=6.25uS.	
					 If PLLAMP_CAL_SPEEDUP_DISABLE=0, then fast mode (default).	
					 Else slow mode.	
	[15:0]	16'h0	r/w	pll_speed_thresh_ring[15:0]	RING PLL Speed Threshold[11:0].	internal
						
	# addr = 0xe61c			control_config6	Calibration Configuration 5	
	[31:24]	8'h0	r/w	pll_rate_sel_ring[7:0]	RING PLL Speed Rate Selection.	internal
	[23:16]	8'h0	r/w	pll_rate_sel[7:0]	PLL Speed Rate Selection.	internal
	[15:0]	16'h0	r/w	speed_thresh[15:0]	PLL Speed Threshold	internal
						
	# addr = 0xe620			control_config7	Calibration Threshold 1	
	[31:24]	8'h6	r/w	CAL_SQ_THRESH_IN[7:0] 	SQ Threshold.	
	[23:16]	8'h13	r/w	CAL_PROC_SUBSS[7:0]  	Process Threshold  SUBSS[4:0].	
	[15:8]	8'h10	r/w	CAL_PROC_SS2TT[7:0]   	Process Threshold  SS2TT[4:0].	
	[7:0]	8'h15	r/w	CAL_PROC_TT2FF[7:0] 	Process Threshold  TT2FF[4:0].	
						
	# addr = 0xe624			CAL_DATA0	Calibration Result 0	
	[31:24]	8'h6	r/w	CAL_TEMPC_MUX_HOLD_SEL_R0[7:0]	PLLTemp Calibration Mux Hold Sel Result For R0.	
	[23:16]	8'h5	r/w	CAL_TEMPC_MUX_SEL_R0[7:0]	PLL Temp Calibration Mux Sel Result For R0.	
	[15:8]	8'h0	r/w	CAL_TEMPC_DAC_SEL[7:0]	PLL Temp Calibration DAC Sel Result.	
	[7:0]	8'h0	r/w	RESERVED		
						
	# addr = 0xe628			train_if_config	Train Interface Config	
	[31:1]	0	r/w	RESERVED		
	0	1	r/w	PIPE4_EN	PCIE3 PIPE4 Interface Enable. 	
					In PCIe mode, default value=1. All in other phy modes, default value=0.	
					0: Do not support PCIE3 PIPE4 interface.	
					1: Support PCIE3 PIPE4 interface.	
						
	# addr = 0xe62c			control_config8	Config control	
	[31:24]	0	r	refclk_freq[7:0]	Reference Frequency Clock For Debug	internal
					0: 0MHz (no use).	
					1: 1MHz.	
					2 ~ 255: 2 - 255MHz.	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	AUTO_RX_INIT_EN	Automatic Rx_Init Enable.	
					1: Enable automatic rx_init trigger after power up, partial slumber/slumber and speed change.	
					0: Disable automatic rx_init trigger after power up, partial slumber/slumber and speed change (Default).	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:8]	4'h0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	PHY_GEN_MAX[4:0]	Max Tx/Rx Speed Data Rate.	
						
	# addr = 0xe630			control_config9	Config control	
	31	0	r/w	txclk_vdd_cal_cont_cur_load_en	TxClk VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	30	0	r/w	txdata_vdd_cal_cont_cur_load_en	TxDATA VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	29	0	r/w	txpre_vdd_cal_cont_cur_load_en	TX Pre-Driver VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	28	0	r/w	rxdclk_vdd_cal_cont_cur_load_en	Rx Data Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	27	0	r/w	rxeomclk_vdd_cal_cont_cur_load_en	Rx EOM Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	26	0	r/w	rxsmplr_vdd_cal_cont_cur_load_en	Rx Sampler VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	25	0	r/w	rxdcc_data_cal_cont_cur_load_en	Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	24	0	r/w	rxdcc_eom_cal_cont_cur_load_en	Rx DCC EOM Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	23	0	r/w	txdcc_cal_cont_cur_load_en	Tx DCC Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	22	0	r/w	txdcc_pdiv_cal_cont_cur_load_en	Tx DCC Post Divider Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	21	0	r/w	pllamp_cal_cont_cur_load_en	PLL AMP Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).	internal
	20	0	r/w	plldcc_cal_cont_cur_load_en	PLL DCC Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).	internal
	19	0	r/w	align90_cal_cont_cur_load_en	Rx Align90 Calibration  Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	18	0	r/w	eom_dll_cal_cont_cur_load_en	EOM DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	17	0	r/w	rxdll_cal_cont_cur_load_en	Rx DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	16	0	r/w	txdetect_cal_cont_cur_load_en	Tx Detect Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	15	0	r/w	rxdcc_dll_cal_cont_cur_load_en	Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xe634			con_cal_step_size1	Calibration Configuration 	
	[31:24]	8'h20	r/w	txclk_vdd_cal_step_size[7:0]	TXCLK VDD Cal Continuous Step Size 	internal
	[23:16]	8'h20	r/w	txdata_vdd_cal_step_size[7:0]	TXDATA VDD Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	txpre_vdd_cal_step_size[7:0]	TXPRE VDD Cal Continuous Step Size 	internal
	[7:0]	8'h20	r/w	rxdclk_vdd_cal_step_size[7:0]	RXDCLK VDD Cal Continuous Step Size 	internal
						
	# addr = 0xe638			con_cal_step_size2	Calibration Configuration 	
	[31:24]	8'h20	r/w	rxeomclk_vdd_cal_step_size[7:0]	RXEOMCLK VDD Cal Continuous Step Size 	internal
	[23:16]	8'h20	r/w	rxsmplr_vdd_cal_step_size[7:0]	RXSMPLR VDD Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	rxdcc_data_cal_step_size[7:0]	RXDCC Data Cal Continuous Step Size 	internal
	[7:0]	8'h20	r/w	rxdcc_eom_cal_step_size[7:0]	RXDCC EOM Cal Continuous Step Size 	internal
						
	# addr = 0xe63c			con_cal_step_size3	Calibration Configuration 	
	[31:24]	8'h20	r/w	txdcc_cal_step_size[7:0]	TXDCC CAl Continuous Step Size 	internal
	[23:16]	8'h20	r/w	txdcc_pdiv_cal_step_size[7:0]	TXDCC PDIV Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	pllamp_cal_step_size[7:0]	PLLAMP Cal Continuous Step Size 	internal
	[7:0]	8'h20	r/w	plldcc_cal_step_size[7:0]	PLLDCC Cal Continuous Step Size 	internal
						
	# addr = 0xe640			con_cal_step_size4	Calibration Configuration 	
	[31:24]	8'h20	r/w	align90_cal_step_size[7:0]	ALIGN90 Cal Continuous Step Size 	internal
	[23:16]	8'h20	r/w	eom_dll_cal_step_size[7:0]	EOM DLL Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	rxdll_cal_step_size[7:0]	RXDLL CAl Continuous Step Size 	internal
	[7:0]	8'h20	r/w	txdetect_cal_step_size[7:0]	TXDETECT Cal Continuous Step Size 	internal
						
	# addr = 0xe644			con_cal_step_size5	Calibration Configuration 	
	[31:24]	8'h20	r/w	rxdcc_dll_cal_step_size[7:0]	RXDCC DLL Cal Continuous Step Size 	internal
	[23:16]	8'h08	r/w	ringpll_cal_step_size[7:0]	RINGPLL Cal Continuous Step Size 	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	pll_vcon_polarity_inv	RING PLL VCON Polarity Conversion	internal
	0	0	r/w	pll_vddvco_polarity_inv	RING PLL VDDVCO Polarity Conversion	internal
						
	# addr = 0xe648			cal_time_out_and_dis	Calibration Configuration 	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	eom_align_cal_timeout_dis	EOM Align Calibration Timeout Disable.	internal
	11	0	r/w	plldcc_cal_timeout	PLLDCC Calibration Timeout	internal
	10	0	r/w	ringpll_cal_timeout_dis	RING PLL Calibration Timeout Disable.	internal
	9	0	r/w	pll_cal_timeout_dis	PLL Calibration Timeout Disable.	internal
	8	0	r/w	align90_cal_timeout_dis	Align90 Calibration Timeout Disable.	internal
	7	0	r/w	rximp_cal_timeout_dis	Rx Impedance Calibration Timeout Disable.	internal
					0: Enable timeout feature	
					1: Disable timeout feature	
	6	0	r/w	tximp_cal_timeout_dis	Tx Impedance Calibration Timeout Disable.	internal
					0: Enable timeout feature	
					1: Disable timeout feature	
	5	0	r/w	plldcc_cal_timeout_dis	PLL DCC Calibration Timeout Disable	internal
	4	0	r/w	txdcc_cal_timeout_dis	TXDCC Calibration Timeout Disable	internal
	3	0	r/w	txdcc_pdiv_cal_timeout_dis	TXDCC Post-Divider Calibration Timeout Disable	internal
	2	0	r/w	rxdcc_dll_cal_timeout_dis	RXDCC DLL Clock Calibration Timeout Disable	internal
	1	0	r/w	rxdcc_data_cal_timeout_dis	RXDCC DATA Clock Calibration Timeout Disable	internal
	0	0	r/w	rxdcc_eom_cal_timeout_dis	RXDCC EOM Clock Calibration Timeout Disable	internal
						
	# addr = 0xe64c			mcu_config	MCU Configuration 	
	[31:24]	0	r/w	RESERVED		
	[23:20]	0	r/w	RESERVED		
	19	0	r/w	mcu_sync_lane3	MCU Sync For Lane3	internal
	18	0	r/w	mcu_sync_lane2	MCU Sync For Lane2	internal
	17	0	r/w	mcu_sync_lane1	MCU Sync For Lane1	internal
	16	0	r/w	mcu_sync_lane0	MCU Sync For Lane0	internal
	[15:8]	0	r/w	mcuclk_sel[7:0]	MCUCLK Selection For Timer Delay	internal
					0: 400MHz	
					1: 500MHz	
					All others : N.A	
	[7:0]	0	r/w	master_mcu_sel[7:0]	Master MCU Selection	internal
					0: MCU0	
					1: MCU1	
					2: MCU2	
					3: MCU3	
					All others : N.A	
						
	# addr = 0xe650			CAL_DATA1	Calibration Result 1	
	[31:24]	8'h6	r/w	CAL_TEMPC_MUX_HOLD_SEL_R1[7:0]	PLLTemp Calibration Mux Hold Sel Result For Rate 1.	internal
	[23:16]	8'h5	r/w	CAL_TEMPC_MUX_SEL_R1[7:0]	PLL Temp Calibration Mux Sel Result For Rate 1.	internal
	[15:8]	8'h0	r/w	CAL_PROCESS_VALUE_LVT[7:0]	Process Calibration Result LVT.	internal
	[7:0]	8'h0	r/w	CAL_PROCESS_VALUE_ULVT[7:0]	Process Calibration Result ULVT.	internal
						
	# addr = 0xe654			cal_status_read_cmn	Calibration Status	
	[31:2]	0	r/w	RESERVED		
	1	0	r	process_cal_pass	Process Calibration Pass Indicator.	internal
	0	0	r	process_cal_done	Process Calibration Done.	internal
						
	# addr = 0xe658			loop_cnts	Loop Count Control	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h10	r/w	phase_tracking_loop_cnts[7:0]	Loop Number For Phase Tracking.	internal
						
	# addr = 0xe65c			mcu_config1		
	[31:16]	0	r/w	RESERVED		
	[15:0]	16'h190	r/w	MCU_FREQ[15:0]	MCUCLK Frequency For Firmware Delay Timer	
					Unit is MHz.	
						
	# addr = 0xe660			end_xdat_cmn		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'haa	r/w	end_xdat_cmn[7:0]	End Of Xdata Common For Firmware Only	internal
