{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 21:26:54 2023 " "Info: Processing started: Thu Jun 15 21:26:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_4T_Final:inst2\|inst5~1 " "Warning: Node \"CPU_4T_Final:inst2\|inst5~1\" is a latch" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { -120 304 368 -72 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "COUNTER8:inst1\|lpm_counter:lpm_counter_component\|cntr_k1j:auto_generated\|latch_signal\[0\]~3 " "Warning: Node \"COUNTER8:inst1\|lpm_counter:lpm_counter_component\|cntr_k1j:auto_generated\|latch_signal\[0\]~3\" is a latch" {  } { { "db/cntr_k1j.tdf" "" { Text "G:/mywork/CPU/db/cntr_k1j.tdf" 64 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "COUNTER8:inst1\|lpm_counter:lpm_counter_component\|cntr_k1j:auto_generated\|latch_signal\[1\]~4 " "Warning: Node \"COUNTER8:inst1\|lpm_counter:lpm_counter_component\|cntr_k1j:auto_generated\|latch_signal\[1\]~4\" is a latch" {  } { { "db/cntr_k1j.tdf" "" { Text "G:/mywork/CPU/db/cntr_k1j.tdf" 64 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "COUNTER8:inst1\|lpm_counter:lpm_counter_component\|cntr_k1j:auto_generated\|latch_signal\[2\]~5 " "Warning: Node \"COUNTER8:inst1\|lpm_counter:lpm_counter_component\|cntr_k1j:auto_generated\|latch_signal\[2\]~5\" is a latch" {  } { { "db/cntr_k1j.tdf" "" { Text "G:/mywork/CPU/db/cntr_k1j.tdf" 64 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "writeB " "Info: Assuming node \"writeB\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -352 -224 -56 -336 "writeB" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "writeB" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -360 336 504 -344 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "writeA " "Info: Assuming node \"writeA\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -480 -224 -56 -464 "writeA" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "writeA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "STOP " "Info: Assuming node \"STOP\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -376 336 504 -360 "STOP" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aload " "Info: Assuming node \"aload\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -144 -216 -48 -128 "aload" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "CPU_4T_Final:inst2\|inst4 " "Info: Detected gated clock \"CPU_4T_Final:inst2\|inst4\" as buffer" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { 184 696 760 232 "inst4" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -440 -8 56 -392 "inst21" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_4T_Final:inst2\|inst1 " "Info: Detected gated clock \"CPU_4T_Final:inst2\|inst1\" as buffer" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_4T_Final:inst2\|inst2~0 " "Info: Detected gated clock \"CPU_4T_Final:inst2\|inst2~0\" as buffer" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|inst2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { -160 320 384 -80 "inst" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 " "Info: Detected gated clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4 " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { -56 328 392 24 "inst4" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|inst8 " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|inst8\" as buffer" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -320 -16 48 -272 "inst20" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "writeB memory memory lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_datain_reg0 lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"writeB\" Internal fmax is restricted to 200.0 MHz between source memory \"lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X26_Y23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_fnc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_fnc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X26_Y23 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X26_Y23; Fanout = 0; MEM Node = 'lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_fnc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_fnc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "writeB destination 4.608 ns + Shortest memory " "Info: + Shortest clock path from clock \"writeB\" to destination memory is 4.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns writeB 1 CLK PIN_AE13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE13; Fanout = 2; CLK Node = 'writeB'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeB } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -352 -224 -56 -336 "writeB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.149 ns) 2.000 ns inst20 2 COMB LCCOMB_X32_Y4_N0 1 " "Info: 2: + IC(1.001 ns) + CELL(0.149 ns) = 2.000 ns; Loc. = LCCOMB_X32_Y4_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { writeB inst20 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -320 -16 48 -272 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.000 ns) 3.024 ns inst20~clkctrl 3 COMB CLKCTRL_G12 19 " "Info: 3: + IC(1.024 ns) + CELL(0.000 ns) = 3.024 ns; Loc. = CLKCTRL_G12; Fanout = 19; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -320 -16 48 -272 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.635 ns) 4.608 ns lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X26_Y23 0 " "Info: 4: + IC(0.949 ns) + CELL(0.635 ns) = 4.608 ns; Loc. = M4K_X26_Y23; Fanout = 0; MEM Node = 'lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { inst20~clkctrl lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_fnc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_fnc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 35.46 % ) " "Info: Total cell delay = 1.634 ns ( 35.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.974 ns ( 64.54 % ) " "Info: Total interconnect delay = 2.974 ns ( 64.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.608 ns" { writeB inst20 inst20~clkctrl lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.608 ns" { writeB {} writeB~combout {} inst20 {} inst20~clkctrl {} lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.001ns 1.024ns 0.949ns } { 0.000ns 0.850ns 0.149ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "writeB source 4.633 ns - Longest memory " "Info: - Longest clock path from clock \"writeB\" to source memory is 4.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns writeB 1 CLK PIN_AE13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE13; Fanout = 2; CLK Node = 'writeB'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeB } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -352 -224 -56 -336 "writeB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.149 ns) 2.000 ns inst20 2 COMB LCCOMB_X32_Y4_N0 1 " "Info: 2: + IC(1.001 ns) + CELL(0.149 ns) = 2.000 ns; Loc. = LCCOMB_X32_Y4_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { writeB inst20 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -320 -16 48 -272 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.000 ns) 3.024 ns inst20~clkctrl 3 COMB CLKCTRL_G12 19 " "Info: 3: + IC(1.024 ns) + CELL(0.000 ns) = 3.024 ns; Loc. = CLKCTRL_G12; Fanout = 19; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -320 -16 48 -272 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.660 ns) 4.633 ns lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X26_Y23 1 " "Info: 4: + IC(0.949 ns) + CELL(0.660 ns) = 4.633 ns; Loc. = M4K_X26_Y23; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { inst20~clkctrl lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_fnc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_fnc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 35.81 % ) " "Info: Total cell delay = 1.659 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.974 ns ( 64.19 % ) " "Info: Total interconnect delay = 2.974 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.633 ns" { writeB inst20 inst20~clkctrl lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.633 ns" { writeB {} writeB~combout {} inst20 {} inst20~clkctrl {} lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.001ns 1.024ns 0.949ns } { 0.000ns 0.850ns 0.149ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.608 ns" { writeB inst20 inst20~clkctrl lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.608 ns" { writeB {} writeB~combout {} inst20 {} inst20~clkctrl {} lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.001ns 1.024ns 0.949ns } { 0.000ns 0.850ns 0.149ns 0.000ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.633 ns" { writeB inst20 inst20~clkctrl lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.633 ns" { writeB {} writeB~combout {} inst20 {} inst20~clkctrl {} lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.001ns 1.024ns 0.949ns } { 0.000ns 0.850ns 0.149ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_fnc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_fnc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_fnc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_fnc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.608 ns" { writeB inst20 inst20~clkctrl lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.608 ns" { writeB {} writeB~combout {} inst20 {} inst20~clkctrl {} lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.001ns 1.024ns 0.949ns } { 0.000ns 0.850ns 0.149ns 0.000ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.633 ns" { writeB inst20 inst20~clkctrl lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.633 ns" { writeB {} writeB~combout {} inst20 {} inst20~clkctrl {} lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.001ns 1.024ns 0.949ns } { 0.000ns 0.850ns 0.149ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_fnc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_fnc1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory lpm_rom0:inst5\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg0 register lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[1\] 55.38 MHz 18.056 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 55.38 MHz between source memory \"lpm_rom0:inst5\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[1\]\" (period= 18.056 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.971 ns + Longest memory register " "Info: + Longest memory to register delay is 3.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst5\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y22 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y22; Fanout = 7; MEM Node = 'lpm_rom0:inst5\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_t781.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_t781.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns lpm_rom0:inst5\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|q_a\[1\] 2 MEM M4K_X26_Y22 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y22; Fanout = 1; MEM Node = 'lpm_rom0:inst5\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_t781.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_t781.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.271 ns) 3.971 ns lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[1\] 3 REG LCCOMB_X25_Y24_N0 1 " "Info: 3: + IC(0.707 ns) + CELL(0.271 ns) = 3.971 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 1; REG Node = 'lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[1] lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.264 ns ( 82.20 % ) " "Info: Total cell delay = 3.264 ns ( 82.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.707 ns ( 17.80 % ) " "Info: Total interconnect delay = 0.707 ns ( 17.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.971 ns" { lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[1] lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.971 ns" { lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[1] {} lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 0.707ns } { 0.000ns 2.993ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.030 ns - Smallest " "Info: - Smallest clock skew is -4.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.979 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 6.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -360 336 504 -344 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.245 ns) 3.081 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 2 COMB LCCOMB_X32_Y4_N6 3 " "Info: 2: + IC(1.857 ns) + CELL(0.245 ns) = 3.081 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.787 ns) 4.097 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst 3 REG LCFF_X32_Y4_N23 3 " "Info: 3: + IC(0.229 ns) + CELL(0.787 ns) = 4.097 ns; Loc. = LCFF_X32_Y4_N23; Fanout = 3; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { -160 320 384 -80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 4.550 ns CPU_4T_Final:inst2\|inst2~0 4 COMB LCCOMB_X32_Y4_N24 2 " "Info: 4: + IC(0.303 ns) + CELL(0.150 ns) = 4.550 ns; Loc. = LCCOMB_X32_Y4_N24; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2~0 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.000 ns) 5.507 ns CPU_4T_Final:inst2\|inst2~0clkctrl 5 COMB CLKCTRL_G14 7 " "Info: 5: + IC(0.957 ns) + CELL(0.000 ns) = 5.507 ns; Loc. = CLKCTRL_G14; Fanout = 7; COMB Node = 'CPU_4T_Final:inst2\|inst2~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { CPU_4T_Final:inst2|inst2~0 CPU_4T_Final:inst2|inst2~0clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.150 ns) 6.979 ns lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[1\] 6 REG LCCOMB_X25_Y24_N0 1 " "Info: 6: + IC(1.322 ns) + CELL(0.150 ns) = 6.979 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 1; REG Node = 'lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { CPU_4T_Final:inst2|inst2~0clkctrl lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.311 ns ( 33.11 % ) " "Info: Total cell delay = 2.311 ns ( 33.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.668 ns ( 66.89 % ) " "Info: Total interconnect delay = 4.668 ns ( 66.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.979 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2~0 CPU_4T_Final:inst2|inst2~0clkctrl lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.979 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst {} CPU_4T_Final:inst2|inst2~0 {} CPU_4T_Final:inst2|inst2~0clkctrl {} lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.857ns 0.229ns 0.303ns 0.957ns 1.322ns } { 0.000ns 0.979ns 0.245ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.009 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 11.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -360 336 504 -344 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.787 ns) 3.623 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 2 REG LCFF_X32_Y4_N11 2 " "Info: 2: + IC(1.857 ns) + CELL(0.787 ns) = 3.623 ns; Loc. = LCFF_X32_Y4_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 4.082 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 3 COMB LCCOMB_X32_Y4_N6 3 " "Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 4.082 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.787 ns) 5.098 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 4 REG LCFF_X32_Y4_N21 6 " "Info: 4: + IC(0.229 ns) + CELL(0.787 ns) = 5.098 ns; Loc. = LCFF_X32_Y4_N21; Fanout = 6; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.787 ns) 6.632 ns CPU_4T_Final:inst2\|inst8 5 REG LCFF_X31_Y4_N31 6 " "Info: 5: + IC(0.747 ns) + CELL(0.787 ns) = 6.632 ns; Loc. = LCFF_X31_Y4_N31; Fanout = 6; REG Node = 'CPU_4T_Final:inst2\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 7.088 ns CPU_4T_Final:inst2\|inst1 6 COMB LCCOMB_X31_Y4_N22 2 " "Info: 6: + IC(0.306 ns) + CELL(0.150 ns) = 7.088 ns; Loc. = LCCOMB_X31_Y4_N22; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2\|inst1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.302 ns) + CELL(0.000 ns) 9.390 ns CPU_4T_Final:inst2\|inst1~clkctrl 7 COMB CLKCTRL_G11 6 " "Info: 7: + IC(2.302 ns) + CELL(0.000 ns) = 9.390 ns; Loc. = CLKCTRL_G11; Fanout = 6; COMB Node = 'CPU_4T_Final:inst2\|inst1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.661 ns) 11.009 ns lpm_rom0:inst5\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg0 8 MEM M4K_X26_Y22 7 " "Info: 8: + IC(0.958 ns) + CELL(0.661 ns) = 11.009 ns; Loc. = M4K_X26_Y22; Fanout = 7; MEM Node = 'lpm_rom0:inst5\|altsyncram:altsyncram_component\|altsyncram_t781:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_t781.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_t781.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.301 ns ( 39.07 % ) " "Info: Total cell delay = 4.301 ns ( 39.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.708 ns ( 60.93 % ) " "Info: Total interconnect delay = 6.708 ns ( 60.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.009 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.009 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.857ns 0.309ns 0.229ns 0.747ns 0.306ns 2.302ns 0.958ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.979 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2~0 CPU_4T_Final:inst2|inst2~0clkctrl lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.979 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst {} CPU_4T_Final:inst2|inst2~0 {} CPU_4T_Final:inst2|inst2~0clkctrl {} lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.857ns 0.229ns 0.303ns 0.957ns 1.322ns } { 0.000ns 0.979ns 0.245ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.009 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.009 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.857ns 0.309ns 0.229ns 0.747ns 0.306ns 2.302ns 0.958ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_t781.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_t781.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.818 ns + " "Info: + Micro setup delay of destination is 0.818 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_t781.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_t781.tdf" 34 2 0 } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.971 ns" { lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[1] lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.971 ns" { lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[1] {} lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 0.707ns } { 0.000ns 2.993ns 0.271ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.979 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2~0 CPU_4T_Final:inst2|inst2~0clkctrl lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.979 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst {} CPU_4T_Final:inst2|inst2~0 {} CPU_4T_Final:inst2|inst2~0clkctrl {} lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1] {} } { 0.000ns 0.000ns 1.857ns 0.229ns 0.303ns 0.957ns 1.322ns } { 0.000ns 0.979ns 0.245ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.009 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.009 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.857ns 0.309ns 0.229ns 0.747ns 0.306ns 2.302ns 0.958ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "writeA memory memory lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_datain_reg0 lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"writeA\" Internal fmax is restricted to 200.0 MHz between source memory \"lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X26_Y24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y24; Fanout = 1; MEM Node = 'lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_dkc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X26_Y24 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X26_Y24; Fanout = 0; MEM Node = 'lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_dkc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "writeA destination 4.530 ns + Shortest memory " "Info: + Shortest clock path from clock \"writeA\" to destination memory is 4.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns writeA 1 CLK PIN_AD12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 2; CLK Node = 'writeA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeA } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -480 -224 -56 -464 "writeA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.149 ns) 2.005 ns inst21 2 COMB LCCOMB_X32_Y4_N18 1 " "Info: 2: + IC(1.006 ns) + CELL(0.149 ns) = 2.005 ns; Loc. = LCCOMB_X32_Y4_N18; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { writeA inst21 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -440 -8 56 -392 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.000 ns) 2.953 ns inst21~clkctrl 3 COMB CLKCTRL_G15 19 " "Info: 3: + IC(0.948 ns) + CELL(0.000 ns) = 2.953 ns; Loc. = CLKCTRL_G15; Fanout = 19; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -440 -8 56 -392 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.635 ns) 4.530 ns lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X26_Y24 0 " "Info: 4: + IC(0.942 ns) + CELL(0.635 ns) = 4.530 ns; Loc. = M4K_X26_Y24; Fanout = 0; MEM Node = 'lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { inst21~clkctrl lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_dkc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 36.07 % ) " "Info: Total cell delay = 1.634 ns ( 36.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.896 ns ( 63.93 % ) " "Info: Total interconnect delay = 2.896 ns ( 63.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.530 ns" { writeA inst21 inst21~clkctrl lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.530 ns" { writeA {} writeA~combout {} inst21 {} inst21~clkctrl {} lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.006ns 0.948ns 0.942ns } { 0.000ns 0.850ns 0.149ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "writeA source 4.555 ns - Longest memory " "Info: - Longest clock path from clock \"writeA\" to source memory is 4.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns writeA 1 CLK PIN_AD12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 2; CLK Node = 'writeA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeA } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -480 -224 -56 -464 "writeA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.149 ns) 2.005 ns inst21 2 COMB LCCOMB_X32_Y4_N18 1 " "Info: 2: + IC(1.006 ns) + CELL(0.149 ns) = 2.005 ns; Loc. = LCCOMB_X32_Y4_N18; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { writeA inst21 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -440 -8 56 -392 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.000 ns) 2.953 ns inst21~clkctrl 3 COMB CLKCTRL_G15 19 " "Info: 3: + IC(0.948 ns) + CELL(0.000 ns) = 2.953 ns; Loc. = CLKCTRL_G15; Fanout = 19; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -440 -8 56 -392 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.660 ns) 4.555 ns lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X26_Y24 1 " "Info: 4: + IC(0.942 ns) + CELL(0.660 ns) = 4.555 ns; Loc. = M4K_X26_Y24; Fanout = 1; MEM Node = 'lpm_ram_dq1:inst\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { inst21~clkctrl lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_dkc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 36.42 % ) " "Info: Total cell delay = 1.659 ns ( 36.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.896 ns ( 63.58 % ) " "Info: Total interconnect delay = 2.896 ns ( 63.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.555 ns" { writeA inst21 inst21~clkctrl lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.555 ns" { writeA {} writeA~combout {} inst21 {} inst21~clkctrl {} lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.006ns 0.948ns 0.942ns } { 0.000ns 0.850ns 0.149ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.530 ns" { writeA inst21 inst21~clkctrl lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.530 ns" { writeA {} writeA~combout {} inst21 {} inst21~clkctrl {} lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.006ns 0.948ns 0.942ns } { 0.000ns 0.850ns 0.149ns 0.000ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.555 ns" { writeA inst21 inst21~clkctrl lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.555 ns" { writeA {} writeA~combout {} inst21 {} inst21~clkctrl {} lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.006ns 0.948ns 0.942ns } { 0.000ns 0.850ns 0.149ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_dkc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_dkc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.530 ns" { writeA inst21 inst21~clkctrl lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.530 ns" { writeA {} writeA~combout {} inst21 {} inst21~clkctrl {} lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.006ns 0.948ns 0.942ns } { 0.000ns 0.850ns 0.149ns 0.000ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.555 ns" { writeA inst21 inst21~clkctrl lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.555 ns" { writeA {} writeA~combout {} inst21 {} inst21~clkctrl {} lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.006ns 0.948ns 0.942ns } { 0.000ns 0.850ns 0.149ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_dkc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 52 " "Warning: Circuit may not operate. Detected 52 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[5\] lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] CLK 3.208 ns " "Info: Found hold time violation between source  pin or register \"lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[5\]\" and destination pin or register \"lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]\" for clock \"CLK\" (Hold time is 3.208 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.015 ns + Largest " "Info: + Largest clock skew is 4.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.029 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 11.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -360 336 504 -344 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.787 ns) 3.623 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 2 REG LCFF_X32_Y4_N11 2 " "Info: 2: + IC(1.857 ns) + CELL(0.787 ns) = 3.623 ns; Loc. = LCFF_X32_Y4_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 4.082 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 3 COMB LCCOMB_X32_Y4_N6 3 " "Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 4.082 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.787 ns) 5.098 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 4 REG LCFF_X32_Y4_N21 6 " "Info: 4: + IC(0.229 ns) + CELL(0.787 ns) = 5.098 ns; Loc. = LCFF_X32_Y4_N21; Fanout = 6; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.787 ns) 6.632 ns CPU_4T_Final:inst2\|inst8 5 REG LCFF_X31_Y4_N31 6 " "Info: 5: + IC(0.747 ns) + CELL(0.787 ns) = 6.632 ns; Loc. = LCFF_X31_Y4_N31; Fanout = 6; REG Node = 'CPU_4T_Final:inst2\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.271 ns) 7.961 ns CPU_4T_Final:inst2\|inst4 6 COMB LCCOMB_X32_Y4_N14 2 " "Info: 6: + IC(1.058 ns) + CELL(0.271 ns) = 7.961 ns; Loc. = LCCOMB_X32_Y4_N14; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2\|inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst4 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { 184 696 760 232 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 9.469 ns CPU_4T_Final:inst2\|inst4~clkctrl 7 COMB CLKCTRL_G13 8 " "Info: 7: + IC(1.508 ns) + CELL(0.000 ns) = 9.469 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'CPU_4T_Final:inst2\|inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CPU_4T_Final:inst2|inst4 CPU_4T_Final:inst2|inst4~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { 184 696 760 232 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 11.029 ns lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] 8 REG LCFF_X27_Y22_N17 1 " "Info: 8: + IC(1.023 ns) + CELL(0.537 ns) = 11.029 ns; Loc. = LCFF_X27_Y22_N17; Fanout = 1; REG Node = 'lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CPU_4T_Final:inst2|inst4~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.298 ns ( 38.97 % ) " "Info: Total cell delay = 4.298 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.731 ns ( 61.03 % ) " "Info: Total interconnect delay = 6.731 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.029 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst4 CPU_4T_Final:inst2|inst4~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.029 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst4 {} CPU_4T_Final:inst2|inst4~clkctrl {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.857ns 0.309ns 0.229ns 0.747ns 1.058ns 1.508ns 1.023ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.787ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.014 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 7.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -360 336 504 -344 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.245 ns) 3.081 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 2 COMB LCCOMB_X32_Y4_N6 3 " "Info: 2: + IC(1.857 ns) + CELL(0.245 ns) = 3.081 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.787 ns) 4.097 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst 3 REG LCFF_X32_Y4_N23 3 " "Info: 3: + IC(0.229 ns) + CELL(0.787 ns) = 4.097 ns; Loc. = LCFF_X32_Y4_N23; Fanout = 3; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { -160 320 384 -80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 4.550 ns CPU_4T_Final:inst2\|inst2~0 4 COMB LCCOMB_X32_Y4_N24 2 " "Info: 4: + IC(0.303 ns) + CELL(0.150 ns) = 4.550 ns; Loc. = LCCOMB_X32_Y4_N24; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2\|inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2~0 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.000 ns) 5.507 ns CPU_4T_Final:inst2\|inst2~0clkctrl 5 COMB CLKCTRL_G14 7 " "Info: 5: + IC(0.957 ns) + CELL(0.000 ns) = 5.507 ns; Loc. = CLKCTRL_G14; Fanout = 7; COMB Node = 'CPU_4T_Final:inst2\|inst2~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { CPU_4T_Final:inst2|inst2~0 CPU_4T_Final:inst2|inst2~0clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.150 ns) 7.014 ns lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[5\] 6 REG LCCOMB_X27_Y22_N12 21 " "Info: 6: + IC(1.357 ns) + CELL(0.150 ns) = 7.014 ns; Loc. = LCCOMB_X27_Y22_N12; Fanout = 21; REG Node = 'lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { CPU_4T_Final:inst2|inst2~0clkctrl lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.311 ns ( 32.95 % ) " "Info: Total cell delay = 2.311 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.703 ns ( 67.05 % ) " "Info: Total interconnect delay = 4.703 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.014 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2~0 CPU_4T_Final:inst2|inst2~0clkctrl lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.014 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst {} CPU_4T_Final:inst2|inst2~0 {} CPU_4T_Final:inst2|inst2~0clkctrl {} lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 1.857ns 0.229ns 0.303ns 0.957ns 1.357ns } { 0.000ns 0.979ns 0.245ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.029 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst4 CPU_4T_Final:inst2|inst4~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.029 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst4 {} CPU_4T_Final:inst2|inst4~clkctrl {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.857ns 0.309ns 0.229ns 0.747ns 1.058ns 1.508ns 1.023ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.787ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.014 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2~0 CPU_4T_Final:inst2|inst2~0clkctrl lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.014 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst {} CPU_4T_Final:inst2|inst2~0 {} CPU_4T_Final:inst2|inst2~0clkctrl {} lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 1.857ns 0.229ns 0.303ns 0.957ns 1.357ns } { 0.000ns 0.979ns 0.245ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.073 ns - Shortest register register " "Info: - Shortest register to register delay is 1.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[5\] 1 REG LCCOMB_X27_Y22_N12 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y22_N12; Fanout = 21; REG Node = 'lpm_latch1:inst6\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.275 ns) 0.989 ns 8choose1:inst11\|mux0:inst\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[2\]~27 2 COMB LCCOMB_X27_Y22_N16 1 " "Info: 2: + IC(0.714 ns) + CELL(0.275 ns) = 0.989 ns; Loc. = LCCOMB_X27_Y22_N16; Fanout = 1; COMB Node = '8choose1:inst11\|mux0:inst\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[2\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] 8choose1:inst11|mux0:inst|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~27 } "NODE_NAME" } } { "db/mux_f3e.tdf" "" { Text "G:/mywork/CPU/db/mux_f3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.073 ns lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X27_Y22_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.073 ns; Loc. = LCFF_X27_Y22_N17; Fanout = 1; REG Node = 'lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 8choose1:inst11|mux0:inst|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~27 lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 33.46 % ) " "Info: Total cell delay = 0.359 ns ( 33.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.714 ns ( 66.54 % ) " "Info: Total interconnect delay = 0.714 ns ( 66.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] 8choose1:inst11|mux0:inst|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~27 lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.073 ns" { lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] {} 8choose1:inst11|mux0:inst|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~27 {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.714ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.029 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst4 CPU_4T_Final:inst2|inst4~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.029 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst4 {} CPU_4T_Final:inst2|inst4~clkctrl {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.857ns 0.309ns 0.229ns 0.747ns 1.058ns 1.508ns 1.023ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.787ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.014 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2~0 CPU_4T_Final:inst2|inst2~0clkctrl lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.014 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst {} CPU_4T_Final:inst2|inst2~0 {} CPU_4T_Final:inst2|inst2~0clkctrl {} lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 1.857ns 0.229ns 0.303ns 0.957ns 1.357ns } { 0.000ns 0.979ns 0.245ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] 8choose1:inst11|mux0:inst|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~27 lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.073 ns" { lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5] {} 8choose1:inst11|mux0:inst|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~27 {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.714ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "COUNTER8:inst1\|lpm_counter:lpm_counter_component\|cntr_k1j:auto_generated\|latch_signal\[1\]~4 jumpAddress\[1\] aload 5.230 ns register " "Info: tsu for register \"COUNTER8:inst1\|lpm_counter:lpm_counter_component\|cntr_k1j:auto_generated\|latch_signal\[1\]~4\" (data pin = \"jumpAddress\[1\]\", clock pin = \"aload\") is 5.230 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.188 ns + Longest pin register " "Info: + Longest pin to register delay is 6.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns jumpAddress\[1\] 1 PIN PIN_B9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B9; Fanout = 2; PIN Node = 'jumpAddress\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jumpAddress[1] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -232 -224 -48 -216 "jumpAddress\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.063 ns) + CELL(0.275 ns) 6.188 ns COUNTER8:inst1\|lpm_counter:lpm_counter_component\|cntr_k1j:auto_generated\|latch_signal\[1\]~4 2 REG LCCOMB_X23_Y33_N6 3 " "Info: 2: + IC(5.063 ns) + CELL(0.275 ns) = 6.188 ns; Loc. = LCCOMB_X23_Y33_N6; Fanout = 3; REG Node = 'COUNTER8:inst1\|lpm_counter:lpm_counter_component\|cntr_k1j:auto_generated\|latch_signal\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.338 ns" { jumpAddress[1] COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4 } "NODE_NAME" } } { "db/cntr_k1j.tdf" "" { Text "G:/mywork/CPU/db/cntr_k1j.tdf" 64 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 18.18 % ) " "Info: Total cell delay = 1.125 ns ( 18.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.063 ns ( 81.82 % ) " "Info: Total interconnect delay = 5.063 ns ( 81.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.188 ns" { jumpAddress[1] COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.188 ns" { jumpAddress[1] {} jumpAddress[1]~combout {} COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4 {} } { 0.000ns 0.000ns 5.063ns } { 0.000ns 0.850ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.010 ns + " "Info: + Micro setup delay of destination is 1.010 ns" {  } { { "db/cntr_k1j.tdf" "" { Text "G:/mywork/CPU/db/cntr_k1j.tdf" 64 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aload destination 1.968 ns - Shortest register " "Info: - Shortest clock path from clock \"aload\" to destination register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns aload 1 CLK PIN_G11 7 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 7; CLK Node = 'aload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { aload } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -144 -216 -48 -128 "aload" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.150 ns) 1.968 ns COUNTER8:inst1\|lpm_counter:lpm_counter_component\|cntr_k1j:auto_generated\|latch_signal\[1\]~4 2 REG LCCOMB_X23_Y33_N6 3 " "Info: 2: + IC(1.008 ns) + CELL(0.150 ns) = 1.968 ns; Loc. = LCCOMB_X23_Y33_N6; Fanout = 3; REG Node = 'COUNTER8:inst1\|lpm_counter:lpm_counter_component\|cntr_k1j:auto_generated\|latch_signal\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { aload COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4 } "NODE_NAME" } } { "db/cntr_k1j.tdf" "" { Text "G:/mywork/CPU/db/cntr_k1j.tdf" 64 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 48.78 % ) " "Info: Total cell delay = 0.960 ns ( 48.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 51.22 % ) " "Info: Total interconnect delay = 1.008 ns ( 51.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { aload COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { aload {} aload~combout {} COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4 {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 0.810ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.188 ns" { jumpAddress[1] COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.188 ns" { jumpAddress[1] {} jumpAddress[1]~combout {} COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4 {} } { 0.000ns 0.000ns 5.063ns } { 0.000ns 0.850ns 0.275ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { aload COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { aload {} aload~combout {} COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4 {} } { 0.000ns 0.000ns 1.008ns } { 0.000ns 0.810ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK COUT\[6\] lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\] 16.319 ns register " "Info: tco from clock \"CLK\" to destination pin \"COUT\[6\]\" through register \"lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is 16.319 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.029 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 11.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -360 336 504 -344 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.787 ns) 3.623 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 2 REG LCFF_X32_Y4_N11 2 " "Info: 2: + IC(1.857 ns) + CELL(0.787 ns) = 3.623 ns; Loc. = LCFF_X32_Y4_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 4.082 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 3 COMB LCCOMB_X32_Y4_N6 3 " "Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 4.082 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.787 ns) 5.098 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 4 REG LCFF_X32_Y4_N21 6 " "Info: 4: + IC(0.229 ns) + CELL(0.787 ns) = 5.098 ns; Loc. = LCFF_X32_Y4_N21; Fanout = 6; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.787 ns) 6.632 ns CPU_4T_Final:inst2\|inst8 5 REG LCFF_X31_Y4_N31 6 " "Info: 5: + IC(0.747 ns) + CELL(0.787 ns) = 6.632 ns; Loc. = LCFF_X31_Y4_N31; Fanout = 6; REG Node = 'CPU_4T_Final:inst2\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.271 ns) 7.961 ns CPU_4T_Final:inst2\|inst4 6 COMB LCCOMB_X32_Y4_N14 2 " "Info: 6: + IC(1.058 ns) + CELL(0.271 ns) = 7.961 ns; Loc. = LCCOMB_X32_Y4_N14; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2\|inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst4 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { 184 696 760 232 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 9.469 ns CPU_4T_Final:inst2\|inst4~clkctrl 7 COMB CLKCTRL_G13 8 " "Info: 7: + IC(1.508 ns) + CELL(0.000 ns) = 9.469 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'CPU_4T_Final:inst2\|inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CPU_4T_Final:inst2|inst4 CPU_4T_Final:inst2|inst4~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { 184 696 760 232 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 11.029 ns lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\] 8 REG LCFF_X27_Y22_N19 1 " "Info: 8: + IC(1.023 ns) + CELL(0.537 ns) = 11.029 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 1; REG Node = 'lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CPU_4T_Final:inst2|inst4~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.298 ns ( 38.97 % ) " "Info: Total cell delay = 4.298 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.731 ns ( 61.03 % ) " "Info: Total interconnect delay = 6.731 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.029 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst4 CPU_4T_Final:inst2|inst4~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.029 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst4 {} CPU_4T_Final:inst2|inst4~clkctrl {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.857ns 0.309ns 0.229ns 0.747ns 1.058ns 1.508ns 1.023ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.787ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.040 ns + Longest register pin " "Info: + Longest register to pin delay is 5.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X27_Y22_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 1; REG Node = 'lpm_dff0:inst4\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(2.798 ns) 5.040 ns COUT\[6\] 2 PIN PIN_AE11 0 " "Info: 2: + IC(2.242 ns) + CELL(2.798 ns) = 5.040 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'COUT\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.040 ns" { lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] COUT[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -488 680 856 -472 "COUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 55.52 % ) " "Info: Total cell delay = 2.798 ns ( 55.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.242 ns ( 44.48 % ) " "Info: Total interconnect delay = 2.242 ns ( 44.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.040 ns" { lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] COUT[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.040 ns" { lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] {} COUT[6] {} } { 0.000ns 2.242ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.029 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst4 CPU_4T_Final:inst2|inst4~clkctrl lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.029 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst4 {} CPU_4T_Final:inst2|inst4~clkctrl {} lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.857ns 0.309ns 0.229ns 0.747ns 1.058ns 1.508ns 1.023ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.787ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.040 ns" { lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] COUT[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.040 ns" { lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] {} COUT[6] {} } { 0.000ns 2.242ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_datain_reg3 data\[3\] CLK 4.144 ns memory " "Info: th for memory \"lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_datain_reg3\" (data pin = \"data\[3\]\", clock pin = \"CLK\") is 4.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.210 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 10.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -360 336 504 -344 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.787 ns) 3.623 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 2 REG LCFF_X32_Y4_N11 2 " "Info: 2: + IC(1.857 ns) + CELL(0.787 ns) = 3.623 ns; Loc. = LCFF_X32_Y4_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 4.082 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 3 COMB LCCOMB_X32_Y4_N6 3 " "Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 4.082 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.787 ns) 5.098 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 4 REG LCFF_X32_Y4_N21 6 " "Info: 4: + IC(0.229 ns) + CELL(0.787 ns) = 5.098 ns; Loc. = LCFF_X32_Y4_N21; Fanout = 6; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.787 ns) 6.632 ns CPU_4T_Final:inst2\|inst8 5 REG LCFF_X31_Y4_N31 6 " "Info: 5: + IC(0.747 ns) + CELL(0.787 ns) = 6.632 ns; Loc. = LCFF_X31_Y4_N31; Fanout = 6; REG Node = 'CPU_4T_Final:inst2\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.438 ns) 7.577 ns inst20 6 COMB LCCOMB_X32_Y4_N0 1 " "Info: 6: + IC(0.507 ns) + CELL(0.438 ns) = 7.577 ns; Loc. = LCCOMB_X32_Y4_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { CPU_4T_Final:inst2|inst8 inst20 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -320 -16 48 -272 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.000 ns) 8.601 ns inst20~clkctrl 7 COMB CLKCTRL_G12 19 " "Info: 7: + IC(1.024 ns) + CELL(0.000 ns) = 8.601 ns; Loc. = CLKCTRL_G12; Fanout = 19; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -320 -16 48 -272 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.660 ns) 10.210 ns lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_datain_reg3 8 MEM M4K_X26_Y23 1 " "Info: 8: + IC(0.949 ns) + CELL(0.660 ns) = 10.210 ns; Loc. = M4K_X26_Y23; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { inst20~clkctrl lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_fnc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_fnc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.588 ns ( 44.94 % ) " "Info: Total cell delay = 4.588 ns ( 44.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.622 ns ( 55.06 % ) " "Info: Total interconnect delay = 5.622 ns ( 55.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.210 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 inst20 inst20~clkctrl lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.210 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} inst20 {} inst20~clkctrl {} lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.857ns 0.309ns 0.229ns 0.747ns 0.507ns 1.024ns 0.949ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.787ns 0.787ns 0.438ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_fnc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_fnc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.300 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns data\[3\] 1 PIN PIN_E12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_E12; Fanout = 2; PIN Node = 'data\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "G:/mywork/CPU/CPU.bdf" { { -376 -224 -56 -360 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.354 ns) + CELL(0.106 ns) 6.300 ns lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_datain_reg3 2 MEM M4K_X26_Y23 1 " "Info: 2: + IC(5.354 ns) + CELL(0.106 ns) = 6.300 ns; Loc. = M4K_X26_Y23; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst23\|altsyncram:altsyncram_component\|altsyncram_fnc1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.460 ns" { data[3] lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_fnc1.tdf" "" { Text "G:/mywork/CPU/db/altsyncram_fnc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.946 ns ( 15.02 % ) " "Info: Total cell delay = 0.946 ns ( 15.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.354 ns ( 84.98 % ) " "Info: Total interconnect delay = 5.354 ns ( 84.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { data[3] lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { data[3] {} data[3]~combout {} lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 5.354ns } { 0.000ns 0.840ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.210 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 inst20 inst20~clkctrl lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.210 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} inst20 {} inst20~clkctrl {} lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.857ns 0.309ns 0.229ns 0.747ns 0.507ns 1.024ns 0.949ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.787ns 0.787ns 0.438ns 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { data[3] lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { data[3] {} data[3]~combout {} lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 5.354ns } { 0.000ns 0.840ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 21:26:55 2023 " "Info: Processing ended: Thu Jun 15 21:26:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
