#include "../includes/vm.h"

VirtualMachine::VirtualMachine(const char* binFile, int flag) {
    this->flag = flag;

    // Initialize VM memories
    uint size = (uint)TAM_MEM;  // setting 16MB to our mem size. The casts is for avoid the compiler warning.
    mem = new uint8_t[size];
    memset(mem, 0, sizeof(uint8_t) * size);
    memset(regs, 0, sizeof(int32_t) * 16);

    if (binFile != nullptr)
        loadCode(binFile);
}

void VirtualMachine::printFlags(uint32_t instr, uint32_t opcode, const char* instrName) {
    if (flag > 0) {
        std::cout << instrName;

        if (flag > 1)
            std::cout << " - instruction value: 0x" << std::hex << std::setw(8) << instr << ", opcode: " << std::hex << std::setw(8) << opcode;

        std::cout << std::endl;
    }
}

void VirtualMachine::loadCode(const char* binFile) {
    FILE* bin = fopen(binFile, "rb");             // read the file in binary mode.
    fseek(bin, 0, SEEK_END);                      // go to the end of file.
    int sizeBin = ftell(bin) - sizeof(uint32_t);  // Get the size of code less the first instruction. (instructions size is 4 bytes normally)
    rewind(bin);                                  // Go to begin of file.

    uint32_t beginCode;
    fread(&beginCode, sizeof(uint32_t), 1, bin);  // Read the initial position of the first instruction.
    beginCode = __builtin_bswap32(beginCode);     // Make the swap the bits sequences from Big-Endian to Little-Endian.

    fread(mem, 1, sizeBin, bin);  // Load the rest of code file in the vm memory.
    regs[PC] = beginCode;         // Load the initial position of the first instructions in the VM registers.
}

uint32_t VirtualMachine::readInstructionFromRegister(uint32_t reg) {
    uint32_t data = (mem[reg] << 24);
    data |= (mem[reg + 1] << 16);
    data |= (mem[reg + 2] << 8);
    data |= (mem[reg + 3]);

    return data;
}

void VirtualMachine::executeInstruction() {
    uint32_t instr = readInstructionFromRegister(regs[PC]);
    uint32_t opcode = instr >> 26;

    uint32_t i_rs;
    uint32_t i_rt;
    uint32_t i_imm18;

    uint32_t i_ra;
    uint32_t i_rb;
    uint32_t i_rc;
    uint32_t i_rd;
    uint32_t i_re;

    uint32_t addr26;

    if (opcode >= ADD && opcode <= ROR) {  // Type R
        i_rs = (instr >> 22) & 0xF;
        i_rt = (instr >> 18) & 0xF;
        i_rd = (instr >> 14) & 0xF;
    }
    if (opcode >= ADDI && opcode <= BGE) {  // Type I
        i_rs = (instr >> 22) & 0xF;
        i_rt = (instr >> 18) & 0xF;
        i_imm18 = instr & 0x3FFFF;
    }
    if (opcode == JMP || opcode == CALL) {  // Type J
        addr26 = instr & 0x3FFFFFF;
    }
    if (opcode >= PUSH && opcode <= RET) {  // Type U
        i_rd = (instr >> 22) & 0xF;
    }
    if (opcode >= RECT && opcode <= HALT) {  // Type S
        i_ra = (instr >> 22) & 0xF;
        i_rb = (instr >> 18) & 0xF;
        i_rc = (instr >> 14) & 0xF;
        i_rd = (instr >> 10) & 0xF;
        i_re = (instr >> 6) & 0xF;
    }

    // Next instruction
    regs[PC] += 4;

    switch (opcode) {
        case ADD:  // Type R
            regs[i_rd] = regs[i_rs] + regs[i_rt];
            printFlags(instr, opcode, "ADD");
            break;
        case SUB:
            regs[i_rd] = regs[i_rs] - regs[i_rt];
            printFlags(instr, opcode, "SUB");
            break;
        case MUL:
            regs[i_rd] = regs[i_rs] * regs[i_rt];
            printFlags(instr, opcode, "MUL");
            break;
        case DIV:
            regs[i_rd] = regs[i_rs] / regs[i_rt];
            printFlags(instr, opcode, "DIV");
            break;
        case MOD:
            regs[i_rd] = regs[i_rs] % regs[i_rt];
            printFlags(instr, opcode, "MOD");
            break;
        case AND:
            regs[i_rd] = regs[i_rs] & regs[i_rt];
            printFlags(instr, opcode, "AND");
            break;
        case OR:
            regs[i_rd] = regs[i_rs] | regs[i_rt];
            printFlags(instr, opcode, "OR");
            break;
        case XOR:
            regs[i_rd] = regs[i_rs] ^ regs[i_rt];
            printFlags(instr, opcode, "XOR");
            break;
        case SHL:
            regs[i_rd] = regs[i_rs] << (regs[i_rt] & 0x1F);
            printFlags(instr, opcode, "SHL");
            break;
        case SHR:
            regs[i_rd] = regs[i_rs] >> (regs[i_rt] & 0x1F);
            printFlags(instr, opcode, "SHR");
            break;
        case ROL:
            regs[i_rd] = (regs[i_rs] << (regs[i_rt] & 0x1F)) | (regs[i_rs] >> (32 - (regs[i_rt] & 0x1F)));
            printFlags(instr, opcode, "ROL");
            break;
        case ROR:
            regs[i_rd] = (regs[i_rs] >> (regs[i_rt] & 0x1F)) | (regs[i_rs] << (32 - (regs[i_rt] & 0x1F)));
            printFlags(instr, opcode, "ROR");
            break;
        case ADDI:  // Type I
            regs[i_rt] = regs[i_rs] + i_imm18;
            printFlags(instr, opcode, "ADDI");
            break;
        case MOVL:
            regs[i_rt] = i_imm18 & 0xFFFF;
            printFlags(instr, opcode, "MOVL");
            break;
        case MOVH:
            regs[i_rt] = regs[i_rt] | (i_imm18 << 16);
            printFlags(instr, opcode, "MOVH");
            break;
        case LOAD:
            regs[i_rt] = mem[regs[i_rs] + (i_imm18 * 4)];
            printFlags(instr, opcode, "LOAD");
            break;
        case STORE:
            mem[regs[i_rs] + (i_imm18 * 4)] = regs[i_rt];
            printFlags(instr, opcode, "STORE");
            break;
        case BEQ:
            if (regs[i_rs] == regs[i_rt]) {
                regs[PC] = regs[PC] + ((i_imm18 & 0xFFFF) * 4);
            }
            printFlags(instr, opcode, "BEQ");
            break;
        case BNE:
            if (regs[i_rs] != regs[i_rt]) {
                regs[PC] = regs[PC] + ((i_imm18 & 0xFFFF) * 4);
            }
            printFlags(instr, opcode, "BNE");
            break;
        case BLT:
            if (regs[i_rs] < regs[i_rt]) {
                regs[PC] = regs[PC] + ((i_imm18 & 0xFFFF) * 4);
            }
            printFlags(instr, opcode, "BLT");
            break;
        case BGT:
            if (regs[i_rs] > regs[i_rt]) {
                regs[PC] = regs[PC] + ((i_imm18 & 0xFFFF) * 4);
            }
            printFlags(instr, opcode, "BGT");
            break;
        case BLE:
            if (regs[i_rs] <= regs[i_rt]) {
                regs[PC] = regs[PC] + ((i_imm18 & 0xFFFF) * 4);
            }
            printFlags(instr, opcode, "BLE");
            break;
        case BGE:
            if (regs[i_rs] >= regs[i_rt]) {
                regs[PC] = regs[PC] + ((i_imm18 & 0xFFFF) * 4);
            }
            printFlags(instr, opcode, "BGE");
            break;
        case CLEAR:
            printFlags(instr, opcode, "CLEAR Limpa a tela");
            break;
        case RECT:
            printFlags(instr, opcode, "RECT Cria um Rect");
            break;
        default:
            std::cout << "Instrução não implementada: 0x" << std::hex << std::setw(8) << instr << ", opcode: 0x" << std::hex << std::setw(8) << opcode << std::endl;
            exit(1);
    }
}
