#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jan 25 18:52:04 2021
# Process ID: 15030
# Current directory: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1
# Command line: vivado
# Log file: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/vivado.log
# Journal file: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/pcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- cs.upb.de:reconos:reconos_clock:1.0 - reconos_clock_0
Adding cell -- cs.upb.de:reconos:reconos_memif_arbiter:1.0 - reconos_memif_arbiter_0
Adding cell -- cs.upb.de:reconos:reconos_memif_memory_controller:1.0 - reconos_memif_memory_controller_0
Adding cell -- cs.upb.de:reconos:reconos_memif_mmu_zynq:1.0 - reconos_memif_mmu_zynq_0
Adding cell -- cs.upb.de:reconos:reconos_osif_intc:1.0 - reconos_osif_intc_0
Adding cell -- cs.upb.de:reconos:reconos_osif:1.0 - reconos_osif_0
Adding cell -- cs.upb.de:reconos:reconos_proc_control:1.0 - reconos_proc_control_0
Adding cell -- cs.upb.de:reconos:timer:1.0 - timer_0
Adding cell -- cs.upb.de:reconos:rt_hdmiout:1.0 - slot_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_sync:1.0 - reconos_fifo_osif_hw2sw_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_sync:1.0 - reconos_fifo_osif_sw2hw_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_sync:1.0 - reconos_fifo_memif_hwt2mem_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_sync:1.0 - reconos_fifo_memif_mem2hwt_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /slot_0/HWT_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_memif_mem2hwt_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_memif_hwt2mem_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_osif_hw2sw_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_osif_sw2hw_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /reconos_clock_0/CLK_Ref(undef)
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- user.org:user:c_rsample:1.0 - c_rsample_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd>
disconnect_bd_net /reset_0_peripheral_aresetn [get_bd_pins clk_wiz_0/resetn]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.RESET_TYPE {ACTIVE_HIGH} CONFIG.RESET_PORT {reset}] [get_bd_cells clk_wiz_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'RESET_TYPE' from 'ACTIVE_LOW' to 'ACTIVE_HIGH' has been ignored for IP 'clk_wiz_0'
endgroup
save_bd_design
Wrote  : </home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
CRITICAL WARNING: [BD 41-1347] Reset pin /reconos_memif_arbiter_0/SYS_Rst (associated clock /reconos_memif_arbiter_0/SYS_Clk) is connected to asynchronous reset source /reconos_proc_control_0/PROC_Sys_Rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /reconos_memif_mmu_zynq_0/SYS_Rst (associated clock /reconos_memif_mmu_zynq_0/SYS_Clk) is connected to asynchronous reset source /reconos_proc_control_0/PROC_Sys_Rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /reset_0/peripheral_aresetn.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /pynq_hdmi_out/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_mem/s00_couplers/auto_us/S_AXI(0) and /axi_mem/s00_couplers/auto_pc/M_AXI(5)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_mem/s00_couplers/auto_us/S_AXI(0) and /axi_mem/s00_couplers/auto_pc/M_AXI(5)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem/s00_couplers/auto_us/M_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/reconos_proc_control_0/MMU_Tlb_Hits
/reconos_proc_control_0/MMU_Tlb_Misses
/timer_0/T_RST

Wrote  : </home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/pynq_hdmi_out/rgb2dvi_0/vid_pData'(24) to net 'v_axi4s_vid_out_0_vid_io_out_DATA'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_clock_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_memif_arbiter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_memif_memory_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_memif_mmu_zynq_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_osif_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_osif_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_proc_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slot_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_osif_hw2sw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_osif_sw2hw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_memif_hwt2mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_memif_mem2hwt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/c_rsample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwt/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwt/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem/s00_couplers/auto_us .
Exporting to file /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 40a33f164692149a; cache size = 21.698 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 46dfc460b6f36217; cache size = 21.698 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 6a05351d2259a96d; cache size = 21.698 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 053708b7c80992da; cache size = 21.698 MB.
[Mon Jan 25 19:04:23 2021] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/synth_1/runme.log
[Mon Jan 25 19:04:23 2021] Launched impl_1...
Run output will be captured here: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:01:10 . Memory (MB): peak = 6966.219 ; gain = 428.508 ; free physical = 1530 ; free virtual = 7418
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 25 19:12:31 2021...
