m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/sim_slave
T_opt
!s110 1751587595
VnjP;<anAQNzi4eZok08B@2
04 12 4 work i2c_slave_tb fast 0
=1-ac675dfda9e9-68671b0a-1e0-7e24
R0
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vi2c_slave
2D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_slave.v
Z3 !s110 1751587593
!i10b 1
!s100 i^oekXB7SNZkBKl[SL`Uj0
I5`h2OXgOdMKk96;M8zbcW3
R1
w1751585364
8D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_slave.v
FD:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_slave.v
!i122 0
L0 3 201
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.2;79
r1
!s85 0
31
!s108 1751587592.000000
!s107 D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_slave.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C|-work|work|D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_slave.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 +incdir+D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vi2c_slave_tb
2D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_slave_tf.v
R3
!i10b 1
!s100 Rd`PI10hY4N85Y;L3bYGX2
ILQofH`IASF=5BP0njHOTG3
R1
w1751587526
8D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_slave_tf.v
FD:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_slave_tf.v
!i122 1
L0 3 209
R4
R5
r1
!s85 0
31
Z8 !s108 1751587593.000000
!s107 D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_slave_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C|-work|work|D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_slave_tf.v|
!i113 0
R6
R7
R2
vtb_i2c_master
2D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_master_tf.v
R3
!i10b 1
!s100 L4SP:18^J6R0D4Vg4M6zE0
I;`TA[32YB741e<_5d4nE^0
R1
w1751587553
8D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_master_tf.v
FD:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_master_tf.v
!i122 2
L0 3 186
R4
R5
r1
!s85 0
31
R8
!s107 D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_master_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C|-work|work|D:/RTL_FPGA/SD3/VERILOG/aula-56_I2C/i2c_master_tf.v|
!i113 0
R6
R7
R2
