module tb_or_gate;
  reg a,b;
  wire y;
  or_gate dut (.*);
initial begin  
  a = 0 ; b = 0 ;
 #10 a = 0 ; b = 1 ;
 #10 a = 1 ; b = 0 ;
 #10 a = 1 ; b = 1 ;
 $finish;
end
initial begin
  $monitor("time=0%t |a=%b b=%b| y=%b ", $time,a,b,y);
end 
endmodule
