`include "defines.v"


module hilo(
    input wire                  cpu_clk_50M,
    input wire                  cpu_rst_n,
    
    //写端口
    input wire                  we,
    input wire [`REG_BUS]       hi_i,
    input wire [`REG_BUS]       lo_i,

    //读端口
    output reg [`REG_BUS]       hi_o,
    output reg [`REG_BUS]       lo_o
);
    always @(posedge cpu_clk_50M) begin
        if (cpu_rst_n ==`RST_ENABLE)begin
            hi_o <=`ZERO_WORD;
            lo_o <=`ZERO_WORD;
        end
        else if(we ==`WRITE_ENABLE)begin
        hi_o <=hi_i;        //将乘法 mulres结果的前32位给H寄存器
        lo_o <=lo_i;        //将乘法 mulres结果的后32位给0寄存器
        end
    end
endmodule
