[{"DBLP title": "A fast and high-capacity electromagnetic solution for highspeed IC design.", "DBLP authors": ["Houle Gan", "Dan Jiao"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Impedance extraction for 3-D structures with multiple dielectrics using preconditioned boundary element method.", "DBLP authors": ["Yang Yi", "Peng Li", "Vivek Sarin", "Weiping Shi"], "year": 2007, "MAG papers": [{"PaperId": 2147550080, "PaperTitle": "impedance extraction for 3 d structures with multiple dielectrics using preconditioned boundary element method", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "Statistical analysis of RF circuits using combined circuit simulator-full wave field solver approach.", "DBLP authors": ["Arun V. Sathanur", "Ritochit Chakraborty", "Vikram Jandhyala"], "year": 2007, "MAG papers": [{"PaperId": 3151874678, "PaperTitle": "statistical analysis of rf circuits using combined circuit simulator full wave field solver approach", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2167988588, "PaperTitle": "statistical analysis of rf circuits using combined circuit simulator full wave field solver approach", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of washington": 3.0}}], "source": "ES"}, {"DBLP title": "Slot allocation using logical networks for TDM virtual-circuit configuration for network-on-chip.", "DBLP authors": ["Zhonghai Lu", "Axel Jantsch"], "year": 2007, "MAG papers": [{"PaperId": 2127671903, "PaperTitle": "slot allocation using logical networks for tdm virtual circuit configuration for network on chip", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Run-time adaptive on-chip communication scheme.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "J\u00f6rg Henkel"], "year": 2007, "MAG papers": [{"PaperId": 2154689056, "PaperTitle": "run time adaptive on chip communication scheme", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 57, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Using functional independence conditions to optimize the performance of latency-insensitive systems.", "DBLP authors": ["Cheng-Hong Li", "Luca P. Carloni"], "year": 2007, "MAG papers": [{"PaperId": 2109725661, "PaperTitle": "using functional independence conditions to optimize the performance of latency insensitive systems", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "A geometric approach for early power grid verification using current constraints.", "DBLP authors": ["Imad A. Ferzli", "Farid N. Najm", "Lars Kruse"], "year": 2007, "MAG papers": [{"PaperId": 2124618249, "PaperTitle": "a geometric approach for early power grid verification using current constraints", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"magma design automation": 1.0, "university of toronto": 2.0}}, {"PaperId": 3142591251, "PaperTitle": "a geometric approach for early power grid verification using current constraints", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks.", "DBLP authors": ["Ning Mi", "Sheldon X.-D. Tan", "Pu Liu", "Jian Cui", "Yici Cai", "Xianlong Hong"], "year": 2007, "MAG papers": [{"PaperId": 2104844104, "PaperTitle": "stochastic extended krylov subspace method for variational analysis of on chip power grid networks", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california riverside": 4.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Parallel domain decomposition for simulation of large-scale power grids.", "DBLP authors": ["Kai Sun", "Quming Zhou", "Kartik Mohanram", "Danny C. Sorensen"], "year": 2007, "MAG papers": [{"PaperId": 2162785126, "PaperTitle": "parallel domain decomposition for simulation of large scale power grids", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 74, "Affiliations": {"rice university": 4.0}}], "source": "ES"}, {"DBLP title": "Fast exact Toffoli network synthesis of reversible logic.", "DBLP authors": ["Robert Wille", "Daniel Gro\u00dfe"], "year": 2007, "MAG papers": [{"PaperId": 2146237355, "PaperTitle": "fast exact toffoli network synthesis of reversible logic", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 60, "Affiliations": {"university of bremen": 2.0}}, {"PaperId": 3143882442, "PaperTitle": "fast exact toffoli network synthesis of reversible logic", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A novel synthesis algorithm for reversible circuits.", "DBLP authors": ["Mehdi Saeedi", "Mehdi Sedighi", "Morteza Saheb Zamani"], "year": 2007, "MAG papers": [{"PaperId": 3147622110, "PaperTitle": "a novel synthesis algorithm for reversible circuits", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}, {"PaperId": 2113620420, "PaperTitle": "a novel synthesis algorithm for reversible circuits", "Year": 2007, "CitationCount": 61, "EstimatedCitation": 96, "Affiliations": {"amirkabir university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Checking equivalence of quantum circuits and states.", "DBLP authors": ["George F. Viamontes", "Igor L. Markov", "John P. Hayes"], "year": 2007, "MAG papers": [{"PaperId": 2949881164, "PaperTitle": "checking equivalence of quantum circuits and states", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 2.0}}, {"PaperId": 2092494161, "PaperTitle": "checking equivalence of quantum circuits and states", "Year": 2007, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"university of michigan": 2.0}}, {"PaperId": 3144070277, "PaperTitle": "checking equivalence of quantum circuits and states", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Monte-Carlo driven stochastic optimization framework for handling fabrication variability.", "DBLP authors": ["Vishal Khandelwal", "Ankur Srivastava"], "year": 2007, "MAG papers": [{"PaperId": 3152237812, "PaperTitle": "monte carlo driven stochastic optimization framework for handling fabrication variability", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2116831899, "PaperTitle": "monte carlo driven stochastic optimization framework for handling fabrication variability", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of maryland college park": 1.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Gate sizing by Lagrangian relaxation revisited.", "DBLP authors": ["Jia Wang", "Debasish Das", "Hai Zhou"], "year": 2007, "MAG papers": [{"PaperId": 2110294554, "PaperTitle": "gate sizing by lagrangian relaxation revisited", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 58, "Affiliations": {"northwestern university": 3.0}}], "source": "ES"}, {"DBLP title": "An efficient algorithm for statistical circuit optimization using Lagrangian relaxation.", "DBLP authors": ["I-Jye Lin", "Yao-Wen Chang"], "year": 2007, "MAG papers": [{"PaperId": 2165737525, "PaperTitle": "an efficient algorithm for statistical circuit optimization using lagrangian relaxation", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Unified adaptivity optimization of clock and logic signals.", "DBLP authors": ["Shiyan Hu", "Jiang Hu"], "year": 2007, "MAG papers": [{"PaperId": 2145293181, "PaperTitle": "unified adaptivity optimization of clock and logic signals", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Incremental component implementation selection: enabling ECO in compositional system synthesis.", "DBLP authors": ["Soheil Ghiasi"], "year": 2007, "MAG papers": [{"PaperId": 3151818626, "PaperTitle": "incremental component implementation selection enabling eco in compositional system synthesis", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2167245299, "PaperTitle": "incremental component implementation selection enabling eco in compositional system synthesis", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california davis": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting hierarchy and structure to efficiently solve graph coloring as SAT.", "DBLP authors": ["Miroslav N. Velev"], "year": 2007, "MAG papers": [{"PaperId": 3146669578, "PaperTitle": "exploiting hierarchy and structure to efficiently solve graph coloring as sat", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}, {"PaperId": 2104988143, "PaperTitle": "exploiting hierarchy and structure to efficiently solve graph coloring as sat", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Finding linear building-blocks for RTL synthesis of polynomial datapaths with fixed-size bit-vectors.", "DBLP authors": ["Sivaram Gopalakrishnan", "Priyank Kalla", "M. Brandon Meredith", "Florian Enescu"], "year": 2007, "MAG papers": [{"PaperId": 2161160837, "PaperTitle": "finding linear building blocks for rtl synthesis of polynomial datapaths with fixed size bit vectors", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of utah": 2.0, "georgia state university": 2.0}}, {"PaperId": 3141697670, "PaperTitle": "finding linear building blocks for rtl synthesis of polynomial datapaths with fixed size bit vectors", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Enhancing design robustness with reliability-aware resynthesis and logic simulation.", "DBLP authors": ["Smita Krishnaswamy", "Stephen Plaza", "Igor L. Markov", "John P. Hayes"], "year": 2007, "MAG papers": [{"PaperId": 2104402818, "PaperTitle": "enhancing design robustness with reliability aware resynthesis and logic simulation", "Year": 2007, "CitationCount": 60, "EstimatedCitation": 90, "Affiliations": {"university of michigan": 4.0}}, {"PaperId": 3152239234, "PaperTitle": "enhancing design robustness with reliability aware resynthesis and logic simulation", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Data locality enhancement for CMPs.", "DBLP authors": ["Mahmut T. Kandemir"], "year": 2007, "MAG papers": [{"PaperId": 2105069431, "PaperTitle": "data locality enhancement for cmps", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"pennsylvania state university": 1.0}}, {"PaperId": 3140431386, "PaperTitle": "data locality enhancement for cmps", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Mapping model with inter-array memory sharing for multidimensional signal processing.", "DBLP authors": ["Ilie I. Luican", "Hongwei Zhu", "Florin Balasa"], "year": 2007, "MAG papers": [{"PaperId": 2139947360, "PaperTitle": "mapping model with inter array memory sharing for multidimensional signal processing", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at chicago": 1.0, "southern utah university": 1.0}}], "source": "ES"}, {"DBLP title": "Increasing data-bandwidth to instruction-set extensions through register clustering.", "DBLP authors": ["Kingshuk Karuri", "Anupam Chattopadhyay", "Manuel Hohenauer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2007, "MAG papers": [{"PaperId": 2150533483, "PaperTitle": "increasing data bandwidth to instruction set extensions through register clustering", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"rwth aachen university": 6.0}}, {"PaperId": 3148810363, "PaperTitle": "increasing data bandwidth to instruction set extensions through register clustering", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design.", "DBLP authors": ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne"], "year": 2007, "MAG papers": [{"PaperId": 3145008320, "PaperTitle": "optimal polynomial time interprocedural register allocation for high level synthesis and asip design", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2153772401, "PaperTitle": "optimal polynomial time interprocedural register allocation for high level synthesis and asip design", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "An efficient algorithm for time separation of events in concurrent systems.", "DBLP authors": ["Peggy B. McGee", "Steven M. Nowick"], "year": 2007, "MAG papers": [{"PaperId": 3146839929, "PaperTitle": "an efficient algorithm for time separation of events in concurrent systems", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}, {"PaperId": 2109833280, "PaperTitle": "an efficient algorithm for time separation of events in concurrent systems", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates.", "DBLP authors": ["Yu Hu", "Satyaki Das", "Steven Trimberger", "Lei He"], "year": 2007, "MAG papers": [{"PaperId": 2139026138, "PaperTitle": "design synthesis and evaluation of heterogeneous fpga with mixed luts and macro gates", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"xilinx": 3.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Device and architecture concurrent optimization for FPGA transient soft error rate.", "DBLP authors": ["Yan Lin", "Lei He"], "year": 2007, "MAG papers": [{"PaperId": 2165217793, "PaperTitle": "device and architecture concurrent optimization for fpga transient soft error rate", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Design methodology to trade off power, output quality and error resiliency: application to color interpolation filtering.", "DBLP authors": ["Georgios Karakonstantis", "Nilanjan Banerjee", "Kaushik Roy", "Chaitali Chakrabarti"], "year": 2007, "MAG papers": [{"PaperId": 2105390617, "PaperTitle": "design methodology to trade off power output quality and error resiliency application to color interpolation filtering", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"purdue university": 3.0, "arizona state university": 1.0}}, {"PaperId": 3149416473, "PaperTitle": "design methodology to trade off power output quality and error resiliency application to color interpolation filtering", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Scalable exploration of functional dependency by interpolation and incremental SAT solving.", "DBLP authors": ["Chih-Chun Lee", "Jie-Hong Roland Jiang", "Chung-Yang Huang", "Alan Mishchenko"], "year": 2007, "MAG papers": [{"PaperId": 2120223433, "PaperTitle": "scalable exploration of functional dependency by interpolation and incremental sat solving", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 71, "Affiliations": {"national taiwan university": 3.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Incremental learning approach and SAT model for Boolean matching with don't cares.", "DBLP authors": ["Kuo-Hua Wang", "Chung-Ming Chan"], "year": 2007, "MAG papers": [{"PaperId": 2116599147, "PaperTitle": "incremental learning approach and sat model for boolean matching with don t cares", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"fu jen catholic university": 2.0}}], "source": "ES"}, {"DBLP title": "A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test.", "DBLP authors": ["Hratch Mangassarian", "Andreas G. Veneris", "Sean Safarpour", "Marco Benedetti", "Duncan Exon Smith"], "year": 2007, "MAG papers": [{"PaperId": 2135523993, "PaperTitle": "a performance driven qbf based iterative logic array representation with applications to verification debug and test", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 61, "Affiliations": {"university of toronto": 4.0, "university of orleans": 1.0}}, {"PaperId": 3149912375, "PaperTitle": "a performance driven qbf based iterative logic array representation with applications to verification debug and test", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The coming of age of physical synthesis.", "DBLP authors": ["Charles J. Alpert", "Chris C. N. Chu", "Paul G. Villarrubia"], "year": 2007, "MAG papers": [{"PaperId": 2098463580, "PaperTitle": "the coming of age of physical synthesis", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 52, "Affiliations": {"ibm": 2.0, "iowa state university": 1.0}}, {"PaperId": 3147222035, "PaperTitle": "the coming of age of physical synthesis", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An incremental learning framework for estimating signal controllability in unit-level verification.", "DBLP authors": ["Charles H.-P. Wen", "Li-C. Wang", "Jayanta Bhadra"], "year": 2007, "MAG papers": [{"PaperId": 3146125933, "PaperTitle": "an incremental learning framework for estimating signal controllability in unit level verification", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2098847463, "PaperTitle": "an incremental learning framework for estimating signal controllability in unit level verification", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"freescale semiconductor": 1.0, "university of california santa barbara": 1.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Stimulus generation for constrained random simulation.", "DBLP authors": ["Nathan Kitchen", "Andreas Kuehlmann"], "year": 2007, "MAG papers": [{"PaperId": 3149485484, "PaperTitle": "stimulus generation for constrained random simulation", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 63, "Affiliations": {}}, {"PaperId": 2155398252, "PaperTitle": "stimulus generation for constrained random simulation", "Year": 2007, "CitationCount": 79, "EstimatedCitation": 116, "Affiliations": {"university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "Probabilistic decision diagrams for exact probabilistic analysis.", "DBLP authors": ["Afshin Abdollahi"], "year": 2007, "MAG papers": [{"PaperId": 2160610433, "PaperTitle": "probabilistic decision diagrams for exact probabilistic analysis", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 53, "Affiliations": {"university of california riverside": 1.0}}, {"PaperId": 3143712745, "PaperTitle": "probabilistic decision diagrams for exact probabilistic analysis", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Computation of minimal counterexamples by using black box techniques and symbolic methods.", "DBLP authors": ["Tobias Nopper", "Christoph Scholl", "Bernd Becker"], "year": 2007, "MAG papers": [{"PaperId": 2171076910, "PaperTitle": "computation of minimal counterexamples by using black box techniques and symbolic methods", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of freiburg": 3.0}}, {"PaperId": 3142942043, "PaperTitle": "computation of minimal counterexamples by using black box techniques and symbolic methods", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Approximation algorithm for the temperature-aware scheduling problem.", "DBLP authors": ["Sushu Zhang", "Karam S. Chatha"], "year": 2007, "MAG papers": [{"PaperId": 2116009028, "PaperTitle": "approximation algorithm for the temperature aware scheduling problem", "Year": 2007, "CitationCount": 175, "EstimatedCitation": 263, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Procrastination determination for periodic real-time tasks in leakage-aware dynamic voltage scaling systems.", "DBLP authors": ["Jian-Jia Chen", "Tei-Wei Kuo"], "year": 2007, "MAG papers": [{"PaperId": 2148323674, "PaperTitle": "procrastination determination for periodic real time tasks in leakage aware dynamic voltage scaling systems", "Year": 2007, "CitationCount": 105, "EstimatedCitation": 153, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "The FAST methodology for high-speed SoC/computer simulation.", "DBLP authors": ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Zheng Xu"], "year": 2007, "MAG papers": [{"PaperId": 2138632913, "PaperTitle": "the fast methodology for high speed soc computer simulation", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 53, "Affiliations": {"university of texas at austin": 7.0}}], "source": "ES"}, {"DBLP title": "A novel SoC design methodology combining adaptive software and reconfigurable hardware.", "DBLP authors": ["Marco D. Santambrogio", "Seda Ogrenci Memik", "Vincenzo Rana", "Umut A. Acar", "Donatella Sciuto"], "year": 2007, "MAG papers": [{"PaperId": 3143317418, "PaperTitle": "a novel soc design methodology combining adaptive software and reconfigurable hardware", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}, {"PaperId": 2110674252, "PaperTitle": "a novel soc design methodology combining adaptive software and reconfigurable hardware", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"northwestern university": 1.0, "polytechnic university of milan": 2.0, "toyota technological institute at chicago": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid CEGAR: combining variable hiding and predicate abstraction.", "DBLP authors": ["Chao Wang", "Hyondeuk Kim", "Aarti Gupta"], "year": 2007, "MAG papers": [{"PaperId": 2098354936, "PaperTitle": "hybrid cegar combining variable hiding and predicate abstraction", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of colorado boulder": 1.0, "princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Automated refinement checking of concurrent systems.", "DBLP authors": ["Sudipta Kundu", "Sorin Lerner", "Rajesh Gupta"], "year": 2007, "MAG papers": [{"PaperId": 2158244922, "PaperTitle": "automated refinement checking of concurrent systems", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california san diego": 3.0}}, {"PaperId": 3146646213, "PaperTitle": "automated refinement checking of concurrent systems", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Inductive equivalence checking under retiming and resynthesis.", "DBLP authors": ["Jie-Hong Roland Jiang", "Wei-Lun Hung"], "year": 2007, "MAG papers": [{"PaperId": 2163492807, "PaperTitle": "inductive equivalence checking under retiming and resynthesis", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "A frequency-domain technique for statistical timing analysis of clock meshes.", "DBLP authors": ["Ruilin Wang", "Cheng-Kok Koh"], "year": 2007, "MAG papers": [{"PaperId": 2115782720, "PaperTitle": "a frequency domain technique for statistical timing analysis of clock meshes", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Clustering based pruning for statistical criticality computation under process variations.", "DBLP authors": ["Hushrav Mogal", "Haifeng Qian", "Sachin S. Sapatnekar", "Kia Bazargan"], "year": 2007, "MAG papers": [{"PaperId": 2100362001, "PaperTitle": "clustering based pruning for statistical criticality computation under process variations", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of minnesota": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Timing budgeting under arbitrary process variations.", "DBLP authors": ["Ruiming Chen", "Hai Zhou"], "year": 2007, "MAG papers": [{"PaperId": 2144620153, "PaperTitle": "timing budgeting under arbitrary process variations", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping.", "DBLP authors": ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "year": 2007, "MAG papers": [{"PaperId": 2159111323, "PaperTitle": "exploiting symmetry in sat based boolean matching for heterogeneous fpga technology mapping", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Combinational and sequential mapping with priority cuts.", "DBLP authors": ["Alan Mishchenko", "Sungmin Cho", "Satrajit Chatterjee", "Robert K. Brayton"], "year": 2007, "MAG papers": [{"PaperId": 2100955320, "PaperTitle": "combinational and sequential mapping with priority cuts", "Year": 2007, "CitationCount": 111, "EstimatedCitation": 167, "Affiliations": {"university of california berkeley": 4.0}}], "source": "ES"}, {"DBLP title": "A general model for performance optimization of sequential systems.", "DBLP authors": ["Dmitry Bufistov", "Jordi Cortadella", "Michael Kishinevsky", "Sachin S. Sapatnekar"], "year": 2007, "MAG papers": [{"PaperId": 2132158474, "PaperTitle": "a general model for performance optimization of sequential systems", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of minnesota": 1.0, "intel": 1.0}}, {"PaperId": 3140976369, "PaperTitle": "a general model for performance optimization of sequential systems", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains.", "DBLP authors": ["Lei Cheng", "Deming Chen", "Martin D. F. Wong", "Mike Hutton", "Jason Govig"], "year": 2007, "MAG papers": [{"PaperId": 2113247137, "PaperTitle": "timing constraint driven technology mapping for fpgas considering false paths and multi clock domains", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of illinois at urbana champaign": 3.0, "altera": 2.0}}], "source": "ES"}, {"DBLP title": "Skew aware polarity assignment in clock tree.", "DBLP authors": ["Po-Yuan Chen", "Kuan-Hsien Ho", "TingTing Hwang"], "year": 2007, "MAG papers": [{"PaperId": 2103263103, "PaperTitle": "skew aware polarity assignment in clock tree", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient multi-layer obstacle-avoiding rectilinear Steiner tree construction.", "DBLP authors": ["Chung-Wei Lin", "Shih-Lun Huang", "Kai-Chi Hsu", "Meng-Xiang Li", "Yao-Wen Chang"], "year": 2007, "MAG papers": [{"PaperId": 2123315514, "PaperTitle": "efficient multi layer obstacle avoiding rectilinear steiner tree construction", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"national taiwan university": 5.0}}], "source": "ES"}, {"DBLP title": "A simultaneous bus orientation and bused pin flipping algorithm.", "DBLP authors": ["Fan Mo", "Robert K. Brayton"], "year": 2007, "MAG papers": [{"PaperId": 2022129139, "PaperTitle": "a simultaneous bus orientation and bused pin flipping algorithm", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Optimal bus sequencing for escape routing in dense PCBs.", "DBLP authors": ["Hui Kong", "Tan Yan", "Martin D. F. Wong", "Muhammet Mustafa Ozdal"], "year": 2007, "MAG papers": [{"PaperId": 2150455973, "PaperTitle": "optimal bus sequencing for escape routing in dense pcbs", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of illinois at urbana champaign": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Untangling twisted nets for bus routing.", "DBLP authors": ["Tan Yan", "Martin D. F. Wong"], "year": 2007, "MAG papers": [{"PaperId": 2096423579, "PaperTitle": "untangling twisted nets for bus routing", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Low-overhead design technique for calibration of maximum frequency at multiple operating points.", "DBLP authors": ["Somnath Paul", "Sivasubramaniam Krishnamurthy", "Hamid Mahmoodi", "Swarup Bhunia"], "year": 2007, "MAG papers": [{"PaperId": 2116577718, "PaperTitle": "low overhead design technique for calibration of maximum frequency at multiple operating points", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"case western reserve university": 4.0}}, {"PaperId": 3150786143, "PaperTitle": "low overhead design technique for calibration of maximum frequency at multiple operating points", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Variation-aware performance verification using at-speed structural test and statistical timing.", "DBLP authors": ["Vikram Iyengar", "Jinjun Xiong", "Subbayyan Venkatesan", "Vladimir Zolotov", "David E. Lackey", "Peter A. Habitz", "Chandu Visweswariah"], "year": 2007, "MAG papers": [{"PaperId": 2158291854, "PaperTitle": "variation aware performance verification using at speed structural test and statistical timing", "Year": 2007, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"ibm": 7.0}}], "source": "ES"}, {"DBLP title": "Estimation of delay test quality and its application to test generation.", "DBLP authors": ["Seiji Kajihara", "Shohei Morishima", "Masahiro Yamamoto", "Xiaoqing Wen", "Masayasu Fukunaga", "Kazumi Hatayama", "Takashi Aikyo"], "year": 2007, "MAG papers": [{"PaperId": 2098996296, "PaperTitle": "estimation of delay test quality and its application to test generation", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kyushu institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient path delay test generation based on stuck-at test generation using checker circuitry.", "DBLP authors": ["Tsuyoshi Iwagaki", "Satoshi Ohtake", "Mineo Kaneko", "Hideo Fujiwara"], "year": 2007, "MAG papers": [{"PaperId": 2142498685, "PaperTitle": "efficient path delay test generation based on stuck at test generation using checker circuitry", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"japan advanced institute of science and technology": 2.0, "nara institute of science and technology": 2.0}}, {"PaperId": 3141365301, "PaperTitle": "efficient path delay test generation based on stuck at test generation using checker circuitry", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Timing variation-aware high-level synthesis.", "DBLP authors": ["Jongyoon Jung", "Taewhan Kim"], "year": 2007, "MAG papers": [{"PaperId": 2142474790, "PaperTitle": "timing variation aware high level synthesis", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 56, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Early planning for clock skew scheduling during register binding.", "DBLP authors": ["Min Ni", "Seda Ogrenci Memik"], "year": 2007, "MAG papers": [{"PaperId": 2000655923, "PaperTitle": "early planning for clock skew scheduling during register binding", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "Compatibility path based binding algorithm for interconnect reduction in high level synthesis.", "DBLP authors": ["Taemin Kim", "Xun Liu"], "year": 2007, "MAG papers": [{"PaperId": 2064559570, "PaperTitle": "compatibility path based binding algorithm for interconnect reduction in high level synthesis", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "Operation chaining asynchronous pipelined circuits.", "DBLP authors": ["Girish Venkataramani", "Seth Copen Goldstein"], "year": 2007, "MAG papers": [{"PaperId": 2164066430, "PaperTitle": "operation chaining asynchronous pipelined circuits", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"carnegie mellon university": 2.0}}, {"PaperId": 3140817820, "PaperTitle": "operation chaining asynchronous pipelined circuits", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Adaptive post-silicon tuning for analog circuits: concept, analysis and optimization.", "DBLP authors": ["Xin Li", "Brian Taylor", "YuTsun Chien", "Lawrence T. Pileggi"], "year": 2007, "MAG papers": [{"PaperId": 1994701518, "PaperTitle": "adaptive post silicon tuning for analog circuits concept analysis and optimization", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "Sensitivity analysis for oscillators.", "DBLP authors": ["Igor Vytyaz", "David C. Lee", "Pavan Kumar Hanumolu", "Un-Ku Moon", "Kartikeya Mayaram"], "year": 2007, "MAG papers": [{"PaperId": 2138145598, "PaperTitle": "sensitivity analysis for oscillators", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"oregon state university": 4.0}}], "source": "ES"}, {"DBLP title": "Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling.", "DBLP authors": ["Guo Yu", "Peng Li"], "year": 2007, "MAG papers": [{"PaperId": 2117564662, "PaperTitle": "yield aware analog integrated circuit optimization using geostatistics motivated performance modeling", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 69, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Device-circuit co-optimization for mixed-mode circuit design via geometric programming.", "DBLP authors": ["Jintae Kim", "Ritesh Jhaveri", "Jason Woo", "Chih-Kong Ken Yang"], "year": 2007, "MAG papers": [{"PaperId": 2134580517, "PaperTitle": "device circuit co optimization for mixed mode circuit design via geometric programming", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Modeling, optimization and control of rotary traveling-wave oscillator.", "DBLP authors": ["Cheng Zhuo", "Huafeng Zhang", "Rupak Samanta", "Jiang Hu", "Kangsheng Chen"], "year": 2007, "MAG papers": [{"PaperId": 2014857696, "PaperTitle": "modeling optimization and control of rotary traveling wave oscillator", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"zhejiang university": 3.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "A methodology for fast and accurate yield factor estimation during global routing.", "DBLP authors": ["Subarna Sinha", "Charles C. Chiang"], "year": 2007, "MAG papers": [{"PaperId": 3146313257, "PaperTitle": "a methodology for fast and accurate yield factor estimation during global routing", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2154526391, "PaperTitle": "a methodology for fast and accurate yield factor estimation during global routing", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Archer: a history-driven global routing algorithm.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "year": 2007, "MAG papers": [{"PaperId": 3142387955, "PaperTitle": "archer a history driven global routing algorithm", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}, {"PaperId": 2122851474, "PaperTitle": "archer a history driven global routing algorithm", "Year": 2007, "CitationCount": 69, "EstimatedCitation": 90, "Affiliations": {"university of illinois at urbana champaign": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "High-performance routing at the nanometer scale.", "DBLP authors": ["Jarrod A. Roy", "Igor L. Markov"], "year": 2007, "MAG papers": [{"PaperId": 3145225676, "PaperTitle": "high performance routing at the nanometer scale", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}, {"PaperId": 2128161498, "PaperTitle": "high performance routing at the nanometer scale", "Year": 2007, "CitationCount": 66, "EstimatedCitation": 106, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "BoxRouter 2.0: architecture and implementation of a hybrid and robust global router.", "DBLP authors": ["Minsik Cho", "Katrina Lu", "Kun Yuan", "David Z. Pan"], "year": 2007, "MAG papers": [{"PaperId": 2133435384, "PaperTitle": "boxrouter 2 0 architecture and implementation of a hybrid and robust global router", "Year": 2007, "CitationCount": 103, "EstimatedCitation": 137, "Affiliations": {"university of texas at austin": 4.0}}], "source": "ES"}, {"DBLP title": "CacheCompress: a novel approach for test data compression with cache for IP embedded cores.", "DBLP authors": ["Hao Fang", "Chenguang Tong", "Bo Yao", "Xiaodi Song", "Xu Cheng"], "year": 2007, "MAG papers": [{"PaperId": 2116961404, "PaperTitle": "cachecompress a novel approach for test data compression with cache for ip embedded cores", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"peking university": 5.0}}], "source": "ES"}, {"DBLP title": "A hybrid scheme for compacting test responses with unknown values.", "DBLP authors": ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "year": 2007, "MAG papers": [{"PaperId": 2107651020, "PaperTitle": "a hybrid scheme for compacting test responses with unknown values", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"princeton university": 3.0, "national chiao tung university": 1.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "A selective pattern-compression scheme for power and test-data reduction.", "DBLP authors": ["Chia-Yi Lin", "Hung-Ming Chen"], "year": 2007, "MAG papers": [{"PaperId": 2133124166, "PaperTitle": "a selective pattern compression scheme for power and test data reduction", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Methodology for low power test pattern generation using activity threshold control logic.", "DBLP authors": ["Srivaths Ravi", "V. R. Devanathan", "Rubin A. Parekhji"], "year": 2007, "MAG papers": [{"PaperId": 2124082527, "PaperTitle": "methodology for low power test pattern generation using activity threshold control logic", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"texas instruments": 3.0}}, {"PaperId": 3140553624, "PaperTitle": "methodology for low power test pattern generation using activity threshold control logic", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "ECO timing optimization using spare cells.", "DBLP authors": ["Yen-Pin Chen", "Jia-Wei Fang", "Yao-Wen Chang"], "year": 2007, "MAG papers": [{"PaperId": 2161815778, "PaperTitle": "eco timing optimization using spare cells", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 53, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Timing optimization by restructuring long combinatorial paths.", "DBLP authors": ["J\u00fcrgen Werber", "Dieter Rautenbach", "Christian Szegedy"], "year": 2007, "MAG papers": [{"PaperId": 2157778673, "PaperTitle": "timing optimization by restructuring long combinatorial paths", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of bonn": 1.0, "lawrence berkeley national laboratory": 1.0}}, {"PaperId": 3151499553, "PaperTitle": "timing optimization by restructuring long combinatorial paths", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Engineering change using spare cells with constant insertion.", "DBLP authors": ["Yu-Min Kuo", "Ya-Ting Chang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "year": 2007, "MAG papers": [{"PaperId": 2160121838, "PaperTitle": "engineering change using spare cells with constant insertion", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of california santa barbara": 1.0, "national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Simultaneous input vector selection and dual threshold voltage assignment for static leakage minimization.", "DBLP authors": ["Lin Yuan", "Gang Qu"], "year": 2007, "MAG papers": [{"PaperId": 2034803140, "PaperTitle": "simultaneous input vector selection and dual threshold voltage assignment for static leakage minimization", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"synopsys": 1.0, "university of maryland college park": 1.0}}], "source": "ES"}, {"DBLP title": "Equalized interconnects for on-chip networks: modeling and optimization framework.", "DBLP authors": ["Byungsub Kim", "Vladimir Stojanovic"], "year": 2007, "MAG papers": [{"PaperId": 2115657122, "PaperTitle": "equalized interconnects for on chip networks modeling and optimization framework", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "IntSim: A CAD tool for optimization of multilevel interconnect networks.", "DBLP authors": ["Deepak C. Sekar", "Azad Naeemi", "Reza Sarvari", "Jeffrey A. Davis", "James D. Meindl"], "year": 2007, "MAG papers": [{"PaperId": 3152285429, "PaperTitle": "intsim a cad tool for optimization of multilevel interconnect networks", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}, {"PaperId": 2100227344, "PaperTitle": "intsim a cad tool for optimization of multilevel interconnect networks", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 55, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "A fast band-matching technique for interconnect inductance modeling.", "DBLP authors": ["Hong Li", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "year": 2007, "MAG papers": [{"PaperId": 2168061842, "PaperTitle": "a fast band matching technique for interconnect inductance modeling", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 3.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Formal verification at higher levels of abstraction.", "DBLP authors": ["Daniel Kroening", "Sanjit A. Seshia"], "year": 2007, "MAG papers": [{"PaperId": 3150879451, "PaperTitle": "formal verification at higher levels of abstraction", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2098595405, "PaperTitle": "formal verification at higher levels of abstraction", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california berkeley": 1.0, "university of oxford": 1.0}}], "source": "ES"}, {"DBLP title": "Analog placement with common centroid constraints.", "DBLP authors": ["Qiang Ma", "Evangeline F. Y. Young", "Kong-Pang Pun"], "year": 2007, "MAG papers": [{"PaperId": 2105010240, "PaperTitle": "analog placement with common centroid constraints", "Year": 2007, "CitationCount": 49, "EstimatedCitation": 61, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Temperature aware microprocessor floorplanning considering application dependent power load.", "DBLP authors": ["Chunta Chu", "Xinyi Zhang", "Lei He", "Tong Jing"], "year": 2007, "MAG papers": [{"PaperId": 2164340119, "PaperTitle": "temperature aware microprocessor floorplanning considering application dependent power load", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits.", "DBLP authors": ["Pingqiang Zhou", "Yuchun Ma", "Zhuoyuan Li", "Robert P. Dick", "Li Shang", "Hai Zhou", "Xianlong Hong", "Qiang Zhou"], "year": 2007, "MAG papers": [{"PaperId": 2168938583, "PaperTitle": "3d staf scalable temperature and leakage aware floorplanning for three dimensional integrated circuits", "Year": 2007, "CitationCount": 100, "EstimatedCitation": 140, "Affiliations": {"northwestern university": 2.0, "tsinghua university": 4.0, "synopsys": 1.0, "queen s university": 1.0}}], "source": "ES"}, {"DBLP title": "Variation-aware task allocation and scheduling for MPSoC.", "DBLP authors": ["Feng Wang", "Chrysostomos Nicopoulos", "Xiaoxia Wu", "Yuan Xie", "Narayanan Vijaykrishnan"], "year": 2007, "MAG papers": [{"PaperId": 2120036863, "PaperTitle": "variation aware task allocation and scheduling for mpsoc", "Year": 2007, "CitationCount": 67, "EstimatedCitation": 90, "Affiliations": {"pennsylvania state university": 5.0}}], "source": "ES"}, {"DBLP title": "A design flow dedicated to multi-mode architectures for DSP applications.", "DBLP authors": ["Cyrille Chavet", "Caaliph Andriamisaina", "Philippe Coussy", "Emmanuel Casseau", "Emmanuel Juin", "Pascal Urard", "Eric Martin"], "year": 2007, "MAG papers": [{"PaperId": 3141205881, "PaperTitle": "a design flow dedicated to multi mode architectures for dsp applications", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}, {"PaperId": 2113365449, "PaperTitle": "a design flow dedicated to multi mode architectures for dsp applications", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"stmicroelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "The design and synthesis of a synchronous and distributed MAC protocol for wireless network-on-chip.", "DBLP authors": ["Yi Wang", "Dan Zhao"], "year": 2007, "MAG papers": [{"PaperId": 2126964015, "PaperTitle": "the design and synthesis of a synchronous and distributed mac protocol for wireless network on chip", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of louisiana at lafayette": 2.0}}], "source": "ES"}, {"DBLP title": "Selective shielding: a crosstalk-free bus encoding technique.", "DBLP authors": ["Madhu Mutyam"], "year": 2007, "MAG papers": [{"PaperId": 3150367143, "PaperTitle": "selective shielding a crosstalk free bus encoding technique", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}, {"PaperId": 2097190067, "PaperTitle": "selective shielding a crosstalk free bus encoding technique", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"international institute of information technology hyderabad": 1.0}}], "source": "ES"}, {"DBLP title": "Sparse and passive reduction of massively coupled large multiport interconnects.", "DBLP authors": ["Natalie Nakhla", "Michel S. Nakhla", "Ramachandra Achar"], "year": 2007, "MAG papers": [{"PaperId": 3150266788, "PaperTitle": "sparse and passive reduction of massively coupled large multiport interconnects", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 2116479479, "PaperTitle": "sparse and passive reduction of massively coupled large multiport interconnects", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"carleton university": 3.0}}], "source": "ES"}, {"DBLP title": "Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding.", "DBLP authors": ["Xiaoji Ye", "Peng Li", "Min Zhao", "Rajendran Panda", "Jiang Hu"], "year": 2007, "MAG papers": [{"PaperId": 2168228138, "PaperTitle": "analysis of large clock meshes via harmonic weighted model order reduction and port sliding", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"freescale semiconductor": 2.0, "texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Principle Hessian direction based parameter reduction with process variation.", "DBLP authors": ["Alexander V. Mitev", "Michael M. Marefat", "Dongsheng Ma", "Janet Meiling Wang"], "year": 2007, "MAG papers": [{"PaperId": 2144083265, "PaperTitle": "principle hessian direction based parameter reduction with process variation", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of arizona": 4.0}}], "source": "ES"}, {"DBLP title": "MOSFET modeling for 45nm and beyond.", "DBLP authors": ["Yu Cao", "Colin C. McAndrew"], "year": 2007, "MAG papers": [{"PaperId": 2144359530, "PaperTitle": "mosfet modeling for 45nm and beyond", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Voltage island-driven floorplanning.", "DBLP authors": ["Qiang Ma", "Evangeline F. Y. Young"], "year": 2007, "MAG papers": [{"PaperId": 2111934774, "PaperTitle": "voltage island driven floorplanning", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning.", "DBLP authors": ["Wan-Ping Lee", "Hung-Yi Liu", "Yao-Wen Chang"], "year": 2007, "MAG papers": [{"PaperId": 2149976210, "PaperTitle": "an ilp algorithm for post floorplanning voltage island generation considering power network planning", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 68, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Module assignment for pin-limited designs under the stacked-Vdd paradigm.", "DBLP authors": ["Yong Zhan", "Tianpei Zhang", "Sachin S. Sapatnekar"], "year": 2007, "MAG papers": [{"PaperId": 2154637915, "PaperTitle": "module assignment for pin limited designs under the stacked vdd paradigm", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Yield-driven near-threshold SRAM design.", "DBLP authors": ["Gregory K. Chen", "David T. Blaauw", "Trevor N. Mudge", "Dennis Sylvester", "Nam Sung Kim"], "year": 2007, "MAG papers": [{"PaperId": 2135572164, "PaperTitle": "yield driven near threshold sram design", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 215, "Affiliations": {"university of michigan": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Soft-edge flip-flops for improved timing yield: design and optimization.", "DBLP authors": ["Vivek Joshi", "David T. Blaauw", "Dennis Sylvester"], "year": 2007, "MAG papers": [{"PaperId": 2114578223, "PaperTitle": "soft edge flip flops for improved timing yield design and optimization", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 57, "Affiliations": {"university of michigan": 3.0}}, {"PaperId": 3145262500, "PaperTitle": "soft edge flip flops for improved timing yield design and optimization", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Remote activation of ICs for piracy prevention and digital right management.", "DBLP authors": ["Yousra Alkabani", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2007, "MAG papers": [{"PaperId": 2106722176, "PaperTitle": "remote activation of ics for piracy prevention and digital right management", "Year": 2007, "CitationCount": 162, "EstimatedCitation": 222, "Affiliations": {"university of california los angeles": 1.0, "rice university": 2.0}}, {"PaperId": 2224588028, "PaperTitle": "remote activation of ics for piracy prevention and digital right management", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"rice university": 2.0, "university of california los angeles": 1.0}}, {"PaperId": 3144121041, "PaperTitle": "remote activation of ics for piracy prevention and digital right management", "Year": 2007, "CitationCount": 66, "EstimatedCitation": 100, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A nonlinear cell macromodel for digital applications.", "DBLP authors": ["Chandramouli V. Kashyap", "Chirayu S. Amin", "Noel Menezes", "Eli Chiprout"], "year": 2007, "MAG papers": [{"PaperId": 3143694037, "PaperTitle": "a nonlinear cell macromodel for digital applications", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2112918184, "PaperTitle": "a nonlinear cell macromodel for digital applications", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Including inductance in static timing analysis.", "DBLP authors": ["Ahmed Shebaita", "Dusan Petranovic", "Yehea I. Ismail"], "year": 2007, "MAG papers": [{"PaperId": 2160793543, "PaperTitle": "including inductance in static timing analysis", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"northwestern university": 2.0, "mentor graphics": 1.0}}, {"PaperId": 3150767858, "PaperTitle": "including inductance in static timing analysis", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A robust finite-point based gate model considering process variations.", "DBLP authors": ["Alexander V. Mitev", "Dinesh Ganesan", "Dheepan Shanmugasundaram", "Yu Cao", "Janet Meiling Wang"], "year": 2007, "MAG papers": [{"PaperId": 2159446628, "PaperTitle": "a robust finite point based gate model considering process variations", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of arizona": 3.0, "arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Victim alignment in crosstalk aware timing analysis.", "DBLP authors": ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer", "Joao Geada"], "year": 2007, "MAG papers": [{"PaperId": 2140271047, "PaperTitle": "victim alignment in crosstalk aware timing analysis", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Compact modeling of variational waveforms.", "DBLP authors": ["Vladimir Zolotov", "Jinjun Xiong", "Soroush Abbaspour", "David J. Hathaway", "Chandu Visweswariah"], "year": 2007, "MAG papers": [{"PaperId": 2110029214, "PaperTitle": "compact modeling of variational waveforms", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"ibm": 5.0}}, {"PaperId": 3148971007, "PaperTitle": "compact modeling of variational waveforms", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Multi-layer interconnect performance corners for variation-aware timing analysis.", "DBLP authors": ["Frank Huebbers", "Ali Dasdan", "Yehea I. Ismail"], "year": 2007, "MAG papers": [{"PaperId": 3144895071, "PaperTitle": "multi layer interconnect performance corners for variation aware timing analysis", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2168261640, "PaperTitle": "multi layer interconnect performance corners for variation aware timing analysis", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"yahoo": 1.0, "northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient method for statistical circuit simulation.", "DBLP authors": ["Frank Liu"], "year": 2007, "MAG papers": [{"PaperId": 3142944022, "PaperTitle": "an efficient method for statistical circuit simulation", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2132485003, "PaperTitle": "an efficient method for statistical circuit simulation", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 1.0}}], "source": "ES"}, {"DBLP title": "A methodology for timing model characterization for statistical static timing analysis.", "DBLP authors": ["Zhuo Feng", "Peng Li"], "year": 2007, "MAG papers": [{"PaperId": 2111824753, "PaperTitle": "a methodology for timing model characterization for statistical static timing analysis", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance.", "DBLP authors": ["Kunhyuk Kang", "Sang Phill Park", "Kaushik Roy", "Muhammad Ashraful Alam"], "year": 2007, "MAG papers": [{"PaperId": 2127877371, "PaperTitle": "estimation of statistical variation in temporal nbti degradation and its impact on lifetime circuit performance", "Year": 2007, "CitationCount": 81, "EstimatedCitation": 121, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "An efficient method to identify critical gates under circuit aging.", "DBLP authors": ["Wenping Wang", "Zile Wei", "Shengqi Yang", "Yu Cao"], "year": 2007, "MAG papers": [{"PaperId": 2156064231, "PaperTitle": "an efficient method to identify critical gates under circuit aging", "Year": 2007, "CitationCount": 172, "EstimatedCitation": 237, "Affiliations": {"university of california berkeley": 1.0, "arizona state university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient computation of current flow in signal wires for reliability analysis.", "DBLP authors": ["Kanak Agarwal", "Frank Liu"], "year": 2007, "MAG papers": [{"PaperId": 3142980239, "PaperTitle": "efficient computation of current flow in signal wires for reliability analysis", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}, {"PaperId": 2167701760, "PaperTitle": "efficient computation of current flow in signal wires for reliability analysis", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "The effect of process variation on device temperature in FinFET circuits.", "DBLP authors": ["Jung Hwan Choi", "Jayathi Murthy", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2159850878, "PaperTitle": "the effect of process variation on device temperature in finfet circuits", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 50, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "BioRoute: a network-flow based routing algorithm for digital microfluidic biochips.", "DBLP authors": ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "year": 2007, "MAG papers": [{"PaperId": 3201166093, "PaperTitle": "bioroute a network flow based routing algorithm for digital microfluidic biochips", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 3.0}}, {"PaperId": 2105626579, "PaperTitle": "bioroute a network flow based routing algorithm for digital microfluidic biochips", "Year": 2007, "CitationCount": 69, "EstimatedCitation": 103, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture.", "DBLP authors": ["Chen Dong", "Deming Chen", "Sansiri Tanachutiwat", "Wei Wang"], "year": 2007, "MAG papers": [{"PaperId": 2134551270, "PaperTitle": "performance and power evaluation of a 3d cmos nanomaterial reconfigurable architecture", "Year": 2007, "CitationCount": 61, "EstimatedCitation": 162, "Affiliations": {"university of illinois at urbana champaign": 2.0, "indiana university purdue university indianapolis": 2.0}}], "source": "ES"}, {"DBLP title": "Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays.", "DBLP authors": ["M. Haykel Ben Jamaa", "Kirsten E. Moselund", "David Atienza", "Didier Bouvet", "Adrian M. Ionescu", "Yusuf Leblebici", "Giovanni De Micheli"], "year": 2007, "MAG papers": [{"PaperId": 2096630672, "PaperTitle": "fault tolerant multi level logic decoder for nanoscale crossbar memory arrays", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ecole polytechnique federale de lausanne": 5.0, "complutense university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "Combining static and dynamic defect-tolerance techniques for nanoscale memory systems.", "DBLP authors": ["Susmit Biswas", "Gang Wang", "Tzvetan S. Metodi", "Ryan Kastner", "Frederic T. Chong"], "year": 2007, "MAG papers": [{"PaperId": 2116921278, "PaperTitle": "combining static and dynamic defect tolerance techniques for nanoscale memory systems", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california santa barbara": 4.0, "university of california davis": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon.", "DBLP authors": ["Yu-Ting Chen", "Da-Cheng Juan", "Ming-Chao Lee", "Shih-Chieh Chang"], "year": 2007, "MAG papers": [{"PaperId": 2143372315, "PaperTitle": "an efficient wake up schedule during power mode transition considering spurious glitches phenomenon", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Analysis and optimization of power-gated ICs with multiple power gating configurations.", "DBLP authors": ["Aida Todri", "Malgorzata Marek-Sadowska", "Shih-Chieh Chang"], "year": 2007, "MAG papers": [{"PaperId": 2098288047, "PaperTitle": "analysis and optimization of power gated ics with multiple power gating configurations", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national tsing hua university": 1.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Sizing and placement of charge recycling transistors in MTCMOS circuits.", "DBLP authors": ["Ehsan Pakbaznia", "Farzan Fallah", "Massoud Pedram"], "year": 2007, "MAG papers": [{"PaperId": 2115147238, "PaperTitle": "sizing and placement of charge recycling transistors in mtcmos circuits", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southern california": 2.0, "fujitsu": 1.0}}, {"PaperId": 3148011301, "PaperTitle": "sizing and placement of charge recycling transistors in mtcmos circuits", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Minimizing leakage power in sequential circuits by using mixed Vt flip-flops.", "DBLP authors": ["Jaehyun Kim", "Youngsoo Shin"], "year": 2007, "MAG papers": [{"PaperId": 2107877082, "PaperTitle": "minimizing leakage power in sequential circuits by using mixed vt flip flops", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient decoupling capacitance budgeting considering operation and process variations.", "DBLP authors": ["Yiyu Shi", "Jinjun Xiong", "Chunchen Liu", "Lei He"], "year": 2007, "MAG papers": [{"PaperId": 2165868701, "PaperTitle": "efficient decoupling capacitance budgeting considering operation and process variations", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california los angeles": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs.", "DBLP authors": ["Mikhail Popovich", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "year": 2007, "MAG papers": [{"PaperId": 3152259479, "PaperTitle": "efficient placement of distributed on chip decoupling capacitors in nanoscale ics", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}, {"PaperId": 2111258064, "PaperTitle": "efficient placement of distributed on chip decoupling capacitors in nanoscale ics", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "A novel technique for incremental analysis of on-chip power distribution networks.", "DBLP authors": ["Yuhong Fu", "Rajendran Panda", "Ben Reschke", "Savithri Sundareswaran", "Min Zhao"], "year": 2007, "MAG papers": [{"PaperId": 2143948563, "PaperTitle": "a novel technique for incremental analysis of on chip power distribution networks", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"freescale semiconductor": 5.0}}], "source": "ES"}, {"DBLP title": "Architectural power models for SRAM and CAM structures based on hybrid analytical/empirical techniques.", "DBLP authors": ["Xiaoyao Liang", "Kerem Turgay", "David M. Brooks"], "year": 2007, "MAG papers": [{"PaperId": 2112569346, "PaperTitle": "architectural power models for sram and cam structures based on hybrid analytical empirical techniques", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"harvard university": 3.0}}], "source": "ES"}, {"DBLP title": "Novel wire density driven full-chip routing for CMP variation control.", "DBLP authors": ["Huang-Yu Chen", "Szu-Jui Chou", "Sheng-Lung Wang", "Yao-Wen Chang"], "year": 2007, "MAG papers": [{"PaperId": 2141335436, "PaperTitle": "novel wire density driven full chip routing for cmp variation control", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"national taiwan university": 3.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Accurate detection for process-hotspots with vias and incomplete specification.", "DBLP authors": ["Jingyu Xu", "Subarna Sinha", "Charles C. Chiang"], "year": 2007, "MAG papers": [{"PaperId": 2055299283, "PaperTitle": "accurate detection for process hotspots with vias and incomplete specification", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 60, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "TIP-OPC: a new topological invariant paradigm for pixel based optical proximity correction.", "DBLP authors": ["Peng Yu", "David Z. Pan"], "year": 2007, "MAG papers": [{"PaperId": 1993901561, "PaperTitle": "tip opc a new topological invariant paradigm for pixel based optical proximity correction", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "A novel intensity based optical proximity correction algorithm with speedup in lithography simulation.", "DBLP authors": ["Peng Yu", "David Z. Pan"], "year": 2007, "MAG papers": [{"PaperId": 2127533906, "PaperTitle": "a novel intensity based optical proximity correction algorithm with speedup in lithography simulation", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Stabilizing schemes for piecewise-linear reduced order models via projection and weighting functions.", "DBLP authors": ["Bradley N. Bond", "Luca Daniel"], "year": 2007, "MAG papers": [{"PaperId": 2154725907, "PaperTitle": "stabilizing schemes for piecewise linear reduced order models via projection and weighting functions", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"massachusetts institute of technology": 2.0}}, {"PaperId": 3142232850, "PaperTitle": "stabilizing schemes for piecewise linear reduced order models via projection and weighting functions", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Parameterized model order reduction via a two-directional Arnoldi process.", "DBLP authors": ["Yung-Ta Li", "Zhaojun Bai", "Yangfeng Su", "Xuan Zeng"], "year": 2007, "MAG papers": [{"PaperId": 2146718399, "PaperTitle": "parameterized model order reduction via a two directional arnoldi process", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of california davis": 2.0, "fudan university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient VCO phase macromodel generation considering statistical parametric variations.", "DBLP authors": ["Wei Dong", "Zhuo Feng", "Peng Li"], "year": 2007, "MAG papers": [{"PaperId": 2153887678, "PaperTitle": "efficient vco phase macromodel generation considering statistical parametric variations", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Bounding L2 gain system error generated by approximations of the nonlinear vector field.", "DBLP authors": ["Kin Cheong Sou", "Alexandre Megretski", "Luca Daniel"], "year": 2007, "MAG papers": [{"PaperId": 2112089943, "PaperTitle": "bounding l2 gain system error generated by approximations of the nonlinear vector field", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Variable domain transformation for linear PAC analysis of mixed-signal systems.", "DBLP authors": ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "year": 2007, "MAG papers": [{"PaperId": 2125534602, "PaperTitle": "variable domain transformation for linear pac analysis of mixed signal systems", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"rambus": 2.0, "stanford university": 1.0}}], "source": "ES"}]