
audio_usb_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005178  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  08005238  08005238  00015238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800541c  0800541c  000200a0  2**0
                  CONTENTS
  4 .ARM          00000000  0800541c  0800541c  000200a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800541c  0800541c  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800541c  0800541c  0001541c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005420  08005420  00015420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08005424  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d90  200000a0  080054c4  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e30  080054c4  00020e30  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fe96  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c24  00000000  00000000  0003ff5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00013124  00000000  00000000  00044b82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ed0  00000000  00000000  00057ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002908  00000000  00000000  00058b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014f7f  00000000  00000000  0005b480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00007013  00000000  00000000  000703ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00077412  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003164  00000000  00000000  00077464  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000a0 	.word	0x200000a0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005220 	.word	0x08005220

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000a4 	.word	0x200000a4
 8000104:	08005220 	.word	0x08005220

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__gnu_thumb1_case_uhi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5a09      	ldrh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	; 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <swap_endian_i2s>:
uint32_t prev_DMA_finish, curr_DMA_finish;
uint16_t i2s_buffer[NUM_DMA_TRANSACTIONS]; //enough to hold 2ms of transactions

//length in number of bytes
void swap_endian_i2s(uint16_t* start_addr, uint32_t length){
	uint16_t* stop = start_addr + (length >> 1);
 8000440:	0849      	lsrs	r1, r1, #1
 8000442:	0049      	lsls	r1, r1, #1
 8000444:	1841      	adds	r1, r0, r1
	while(start_addr < stop) {
 8000446:	4288      	cmp	r0, r1
 8000448:	d300      	bcc.n	800044c <swap_endian_i2s+0xc>
		*start_addr = *start_addr << 8 | *start_addr >> 8;
		start_addr++;
	}
}
 800044a:	4770      	bx	lr
		*start_addr = *start_addr << 8 | *start_addr >> 8;
 800044c:	8803      	ldrh	r3, [r0, #0]
 800044e:	ba5b      	rev16	r3, r3
 8000450:	8003      	strh	r3, [r0, #0]
		start_addr++;
 8000452:	3002      	adds	r0, #2
 8000454:	e7f7      	b.n	8000446 <swap_endian_i2s+0x6>
	...

08000458 <copy_DMA_samples>:
uint8_t header_sel = 0;
void copy_DMA_samples(DMA_HandleTypeDef* dma) {
	uint16_t data_len;
	prev_DMA_finish = curr_DMA_finish;
	//round down to the nearest full sample
	curr_DMA_finish = (NUM_DMA_TRANSACTIONS - dma->Instance->CNDTR) & 0xFFFFFFFC;
 8000458:	22bc      	movs	r2, #188	; 0xbc
	prev_DMA_finish = curr_DMA_finish;
 800045a:	4b26      	ldr	r3, [pc, #152]	; (80004f4 <copy_DMA_samples+0x9c>)
	curr_DMA_finish = (NUM_DMA_TRANSACTIONS - dma->Instance->CNDTR) & 0xFFFFFFFC;
 800045c:	0052      	lsls	r2, r2, #1
	prev_DMA_finish = curr_DMA_finish;
 800045e:	6819      	ldr	r1, [r3, #0]
	curr_DMA_finish = (NUM_DMA_TRANSACTIONS - dma->Instance->CNDTR) & 0xFFFFFFFC;
 8000460:	6803      	ldr	r3, [r0, #0]
void copy_DMA_samples(DMA_HandleTypeDef* dma) {
 8000462:	b570      	push	{r4, r5, r6, lr}
	curr_DMA_finish = (NUM_DMA_TRANSACTIONS - dma->Instance->CNDTR) & 0xFFFFFFFC;
 8000464:	685b      	ldr	r3, [r3, #4]
	i2s_buffer[prev_DMA_finish] = (header_sel) ? 0xDEAD : 0xBEEF;
 8000466:	4d24      	ldr	r5, [pc, #144]	; (80004f8 <copy_DMA_samples+0xa0>)
	curr_DMA_finish = (NUM_DMA_TRANSACTIONS - dma->Instance->CNDTR) & 0xFFFFFFFC;
 8000468:	1ad3      	subs	r3, r2, r3
 800046a:	3a76      	subs	r2, #118	; 0x76
 800046c:	3aff      	subs	r2, #255	; 0xff
 800046e:	4393      	bics	r3, r2
 8000470:	4a20      	ldr	r2, [pc, #128]	; (80004f4 <copy_DMA_samples+0x9c>)
	prev_DMA_finish = curr_DMA_finish;
 8000472:	4e22      	ldr	r6, [pc, #136]	; (80004fc <copy_DMA_samples+0xa4>)
	curr_DMA_finish = (NUM_DMA_TRANSACTIONS - dma->Instance->CNDTR) & 0xFFFFFFFC;
 8000474:	6013      	str	r3, [r2, #0]
	i2s_buffer[prev_DMA_finish] = (header_sel) ? 0xDEAD : 0xBEEF;
 8000476:	4a22      	ldr	r2, [pc, #136]	; (8000500 <copy_DMA_samples+0xa8>)
	prev_DMA_finish = curr_DMA_finish;
 8000478:	6031      	str	r1, [r6, #0]
	i2s_buffer[prev_DMA_finish] = (header_sel) ? 0xDEAD : 0xBEEF;
 800047a:	7814      	ldrb	r4, [r2, #0]
 800047c:	4694      	mov	ip, r2
 800047e:	0022      	movs	r2, r4
 8000480:	1e50      	subs	r0, r2, #1
 8000482:	4182      	sbcs	r2, r0
 8000484:	481f      	ldr	r0, [pc, #124]	; (8000504 <copy_DMA_samples+0xac>)
 8000486:	4252      	negs	r2, r2
 8000488:	4002      	ands	r2, r0
 800048a:	481f      	ldr	r0, [pc, #124]	; (8000508 <copy_DMA_samples+0xb0>)
	header_sel = ~header_sel;
 800048c:	43e4      	mvns	r4, r4
	i2s_buffer[prev_DMA_finish] = (header_sel) ? 0xDEAD : 0xBEEF;
 800048e:	1812      	adds	r2, r2, r0
 8000490:	0048      	lsls	r0, r1, #1
 8000492:	5342      	strh	r2, [r0, r5]
	header_sel = ~header_sel;
 8000494:	4662      	mov	r2, ip

	if(prev_DMA_finish < curr_DMA_finish) {
		data_len = (curr_DMA_finish - prev_DMA_finish) << 1;
		swap_endian_i2s(&i2s_buffer[prev_DMA_finish], data_len);
 8000496:	1940      	adds	r0, r0, r5
	header_sel = ~header_sel;
 8000498:	7014      	strb	r4, [r2, #0]
		data_len = (curr_DMA_finish - prev_DMA_finish) << 1;
 800049a:	b28c      	uxth	r4, r1
	if(prev_DMA_finish < curr_DMA_finish) {
 800049c:	4299      	cmp	r1, r3
 800049e:	d20e      	bcs.n	80004be <copy_DMA_samples+0x66>
		data_len = (curr_DMA_finish - prev_DMA_finish) << 1;
 80004a0:	1b1c      	subs	r4, r3, r4
 80004a2:	0064      	lsls	r4, r4, #1
 80004a4:	b2a4      	uxth	r4, r4
		swap_endian_i2s(&i2s_buffer[prev_DMA_finish], data_len);
 80004a6:	0021      	movs	r1, r4
 80004a8:	f7ff ffca 	bl	8000440 <swap_endian_i2s>
  return tud_audio_n_clear_tx_support_ff(0, ff_idx);
}

static inline uint16_t tud_audio_write_support_ff(uint8_t ff_idx, const void * data, uint16_t len)
{
  return tud_audio_n_write_support_ff(0, ff_idx, data, len);
 80004ac:	0023      	movs	r3, r4
		tud_audio_write_support_ff(0, &i2s_buffer[prev_DMA_finish], data_len);
 80004ae:	6832      	ldr	r2, [r6, #0]
 80004b0:	0052      	lsls	r2, r2, #1
 80004b2:	1952      	adds	r2, r2, r5
 80004b4:	2100      	movs	r1, #0
 80004b6:	0008      	movs	r0, r1
 80004b8:	f001 fea0 	bl	80021fc <tud_audio_n_write_support_ff>
		tud_audio_write_support_ff(0, &i2s_buffer[prev_DMA_finish], data_len);
		data_len = curr_DMA_finish << 1;
		swap_endian_i2s(&i2s_buffer[0], data_len);
		tud_audio_write_support_ff(0, &i2s_buffer[0], data_len);
	}
}
 80004bc:	bd70      	pop	{r4, r5, r6, pc}
		data_len = (NUM_DMA_TRANSACTIONS - prev_DMA_finish) << 1;
 80004be:	23bc      	movs	r3, #188	; 0xbc
 80004c0:	005b      	lsls	r3, r3, #1
 80004c2:	1b1c      	subs	r4, r3, r4
 80004c4:	0064      	lsls	r4, r4, #1
 80004c6:	b2a4      	uxth	r4, r4
		swap_endian_i2s(&i2s_buffer[prev_DMA_finish], data_len);
 80004c8:	0021      	movs	r1, r4
 80004ca:	f7ff ffb9 	bl	8000440 <swap_endian_i2s>
 80004ce:	2100      	movs	r1, #0
		tud_audio_write_support_ff(0, &i2s_buffer[prev_DMA_finish], data_len);
 80004d0:	6832      	ldr	r2, [r6, #0]
 80004d2:	0023      	movs	r3, r4
 80004d4:	0052      	lsls	r2, r2, #1
 80004d6:	1952      	adds	r2, r2, r5
 80004d8:	0008      	movs	r0, r1
 80004da:	f001 fe8f 	bl	80021fc <tud_audio_n_write_support_ff>
		data_len = curr_DMA_finish << 1;
 80004de:	4b05      	ldr	r3, [pc, #20]	; (80004f4 <copy_DMA_samples+0x9c>)
		swap_endian_i2s(&i2s_buffer[0], data_len);
 80004e0:	0028      	movs	r0, r5
		data_len = curr_DMA_finish << 1;
 80004e2:	681c      	ldr	r4, [r3, #0]
 80004e4:	0064      	lsls	r4, r4, #1
 80004e6:	b2a4      	uxth	r4, r4
		swap_endian_i2s(&i2s_buffer[0], data_len);
 80004e8:	0021      	movs	r1, r4
 80004ea:	f7ff ffa9 	bl	8000440 <swap_endian_i2s>
 80004ee:	0023      	movs	r3, r4
 80004f0:	002a      	movs	r2, r5
 80004f2:	e7df      	b.n	80004b4 <copy_DMA_samples+0x5c>
 80004f4:	200000c0 	.word	0x200000c0
 80004f8:	200004c0 	.word	0x200004c0
 80004fc:	200007b4 	.word	0x200007b4
 8000500:	20000108 	.word	0x20000108
 8000504:	00001fbe 	.word	0x00001fbe
 8000508:	0000beef 	.word	0x0000beef

0800050c <tud_audio_set_req_ep_cb>:
  uint8_t ep = TU_U16_LOW(p_request->wIndex);

  (void) channelNum; (void) ctrlSel; (void) ep;

  return false; 	// Yet not implemented
}
 800050c:	2000      	movs	r0, #0
 800050e:	4770      	bx	lr

08000510 <tud_audio_set_req_itf_cb>:
 8000510:	2000      	movs	r0, #0
 8000512:	4770      	bx	lr

08000514 <tud_audio_set_req_entity_cb>:
  return false; 	// Yet not implemented
}

// Invoked when audio class specific set request received for an entity
bool tud_audio_set_req_entity_cb(uint8_t rhport, tusb_control_request_t const * p_request, uint8_t *pBuff)
{
 8000514:	b570      	push	{r4, r5, r6, lr}
  uint8_t entityID = TU_U16_HIGH(p_request->wIndex);

  (void) itf;

  // We do not support any set range requests here, only current value requests
  TU_VERIFY(p_request->bRequest == AUDIO_CS_REQ_CUR);
 8000516:	784d      	ldrb	r5, [r1, #1]
 8000518:	2000      	movs	r0, #0
 800051a:	2d01      	cmp	r5, #1
 800051c:	d10d      	bne.n	800053a <tud_audio_set_req_entity_cb+0x26>

  // If request is for our feature unit
  if ( entityID == 2 )
 800051e:	794b      	ldrb	r3, [r1, #5]
 8000520:	2b02      	cmp	r3, #2
 8000522:	d10a      	bne.n	800053a <tud_audio_set_req_entity_cb+0x26>
  uint8_t channelNum = TU_U16_LOW(p_request->wValue);
 8000524:	78cb      	ldrb	r3, [r1, #3]
 8000526:	788e      	ldrb	r6, [r1, #2]
 8000528:	021b      	lsls	r3, r3, #8
 800052a:	4333      	orrs	r3, r6
 800052c:	b2dc      	uxtb	r4, r3
  uint8_t ctrlSel = TU_U16_HIGH(p_request->wValue);
 800052e:	0a1b      	lsrs	r3, r3, #8
 8000530:	b2de      	uxtb	r6, r3
  {
    switch ( ctrlSel )
 8000532:	2b01      	cmp	r3, #1
 8000534:	d002      	beq.n	800053c <tud_audio_set_req_entity_cb+0x28>
 8000536:	2e02      	cmp	r6, #2
 8000538:	d00e      	beq.n	8000558 <tud_audio_set_req_entity_cb+0x44>
        TU_BREAKPOINT();
      return false;
    }
  }
  return false;    // Yet not implemented
}
 800053a:	bd70      	pop	{r4, r5, r6, pc}
        TU_VERIFY(p_request->wLength == sizeof(audio_control_cur_1_t));
 800053c:	79cb      	ldrb	r3, [r1, #7]
 800053e:	798d      	ldrb	r5, [r1, #6]
 8000540:	021b      	lsls	r3, r3, #8
 8000542:	432b      	orrs	r3, r5
 8000544:	2b01      	cmp	r3, #1
 8000546:	d1f8      	bne.n	800053a <tud_audio_set_req_entity_cb+0x26>
        mute[channelNum] = ((audio_control_cur_1_t*) pBuff)->bCur;
 8000548:	7812      	ldrb	r2, [r2, #0]
      return true;
 800054a:	0018      	movs	r0, r3
        mute[channelNum] = ((audio_control_cur_1_t*) pBuff)->bCur;
 800054c:	b252      	sxtb	r2, r2
 800054e:	1e51      	subs	r1, r2, #1
 8000550:	418a      	sbcs	r2, r1
 8000552:	4909      	ldr	r1, [pc, #36]	; (8000578 <tud_audio_set_req_entity_cb+0x64>)
 8000554:	550a      	strb	r2, [r1, r4]
      return true;
 8000556:	e7f0      	b.n	800053a <tud_audio_set_req_entity_cb+0x26>
        TU_VERIFY(p_request->wLength == sizeof(audio_control_cur_2_t));
 8000558:	79cb      	ldrb	r3, [r1, #7]
 800055a:	798e      	ldrb	r6, [r1, #6]
 800055c:	021b      	lsls	r3, r3, #8
 800055e:	4333      	orrs	r3, r6
 8000560:	2b02      	cmp	r3, #2
 8000562:	d1ea      	bne.n	800053a <tud_audio_set_req_entity_cb+0x26>
        volume[channelNum] = ((audio_control_cur_2_t*) pBuff)->bCur;
 8000564:	7853      	ldrb	r3, [r2, #1]
 8000566:	7811      	ldrb	r1, [r2, #0]
 8000568:	021b      	lsls	r3, r3, #8
 800056a:	4a04      	ldr	r2, [pc, #16]	; (800057c <tud_audio_set_req_entity_cb+0x68>)
 800056c:	0064      	lsls	r4, r4, #1
 800056e:	430b      	orrs	r3, r1
      return true;
 8000570:	0028      	movs	r0, r5
        volume[channelNum] = ((audio_control_cur_2_t*) pBuff)->bCur;
 8000572:	5313      	strh	r3, [r2, r4]
      return true;
 8000574:	e7e1      	b.n	800053a <tud_audio_set_req_entity_cb+0x26>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	200007b0 	.word	0x200007b0
 800057c:	200007ca 	.word	0x200007ca

08000580 <tud_audio_get_req_ep_cb>:
  (void) channelNum; (void) ctrlSel; (void) ep;

  //	return tud_control_xfer(rhport, p_request, &tmp, 1);

  return false; 	// Yet not implemented
}
 8000580:	2000      	movs	r0, #0
 8000582:	4770      	bx	lr

08000584 <tud_audio_get_req_itf_cb>:
 8000584:	2000      	movs	r0, #0
 8000586:	4770      	bx	lr

08000588 <tud_audio_get_req_entity_cb>:
  return false; 	// Yet not implemented
}

// Invoked when audio class specific get request received for an entity
bool tud_audio_get_req_entity_cb(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8000588:	b573      	push	{r0, r1, r4, r5, r6, lr}
  (void) rhport;

  // Page 91 in UAC2 specification
  uint8_t channelNum = TU_U16_LOW(p_request->wValue);
 800058a:	78cc      	ldrb	r4, [r1, #3]
 800058c:	788a      	ldrb	r2, [r1, #2]
  uint8_t ctrlSel = TU_U16_HIGH(p_request->wValue);
  // uint8_t itf = TU_U16_LOW(p_request->wIndex); 			// Since we have only one audio function implemented, we do not need the itf value
  uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 800058e:	794d      	ldrb	r5, [r1, #5]
  uint8_t channelNum = TU_U16_LOW(p_request->wValue);
 8000590:	0224      	lsls	r4, r4, #8
 8000592:	4322      	orrs	r2, r4
  uint8_t ctrlSel = TU_U16_HIGH(p_request->wValue);
 8000594:	0a24      	lsrs	r4, r4, #8

  // Input terminal (Microphone input)
  if (entityID == 1)
 8000596:	2d01      	cmp	r5, #1
 8000598:	d110      	bne.n	80005bc <tud_audio_get_req_entity_cb+0x34>
  {
    switch ( ctrlSel )
 800059a:	2200      	movs	r2, #0
 800059c:	2c02      	cmp	r4, #2
 800059e:	d117      	bne.n	80005d0 <tud_audio_get_req_entity_cb+0x48>
      {
        // The terminal connector control only has a get request with only the CUR attribute.
        audio_desc_channel_cluster_t ret;

        // Those are dummy values for now
        ret.bNrChannels = 1;
 80005a0:	466b      	mov	r3, sp
        ret.bmChannelConfig = 0;
 80005a2:	705a      	strb	r2, [r3, #1]
 80005a4:	709a      	strb	r2, [r3, #2]
 80005a6:	70da      	strb	r2, [r3, #3]
 80005a8:	711a      	strb	r2, [r3, #4]
        ret.bNrChannels = 1;
 80005aa:	701d      	strb	r5, [r3, #0]
        ret.iChannelNames = 0;
 80005ac:	466b      	mov	r3, sp
 80005ae:	715a      	strb	r2, [r3, #5]

        TU_LOG2("    Get terminal connector\r\n");

        return tud_audio_buffer_and_schedule_control_xfer(rhport, p_request, (void*) &ret, sizeof(ret));
 80005b0:	2306      	movs	r3, #6
 80005b2:	466a      	mov	r2, sp
            ret.wNumSubRanges = 1;
            ret.subrange[0].bMin = -90;           // -90 dB
            ret.subrange[0].bMax = 90;		// +90 dB
            ret.subrange[0].bRes = 1; 		// 1 dB steps

            return tud_audio_buffer_and_schedule_control_xfer(rhport, p_request, (void*) &ret, sizeof(ret));
 80005b4:	f002 f8d0 	bl	8002758 <tud_audio_buffer_and_schedule_control_xfer>
      break;

      case AUDIO_CS_CTRL_CLK_VALID:
        // Only cur attribute exists for this request
        TU_LOG2("    Get Sample Freq. valid\r\n");
        return tud_control_xfer(rhport, p_request, &clkValid, sizeof(clkValid));
 80005b8:	0002      	movs	r2, r0
 80005ba:	e009      	b.n	80005d0 <tud_audio_get_req_entity_cb+0x48>
  uint8_t ctrlSel = TU_U16_HIGH(p_request->wValue);
 80005bc:	b2e3      	uxtb	r3, r4
  uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 80005be:	b2ee      	uxtb	r6, r5
  if (entityID == 2)
 80005c0:	2d02      	cmp	r5, #2
 80005c2:	d123      	bne.n	800060c <tud_audio_get_req_entity_cb+0x84>
  uint8_t channelNum = TU_U16_LOW(p_request->wValue);
 80005c4:	b2d2      	uxtb	r2, r2
    switch ( ctrlSel )
 80005c6:	2c01      	cmp	r4, #1
 80005c8:	d004      	beq.n	80005d4 <tud_audio_get_req_entity_cb+0x4c>
 80005ca:	2b02      	cmp	r3, #2
 80005cc:	d008      	beq.n	80005e0 <tud_audio_get_req_entity_cb+0x58>
        switch ( p_request->bRequest )
 80005ce:	2200      	movs	r2, #0
    }
  }

  TU_LOG2("  Unsupported entity: %d\r\n", entityID);
  return false; 	// Yet not implemented
}
 80005d0:	0010      	movs	r0, r2
 80005d2:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
        return tud_control_xfer(rhport, p_request, &mute[channelNum], 1);
 80005d4:	4b18      	ldr	r3, [pc, #96]	; (8000638 <tud_audio_get_req_entity_cb+0xb0>)
 80005d6:	189a      	adds	r2, r3, r2
 80005d8:	0023      	movs	r3, r4
        return tud_control_xfer(rhport, p_request, &clkValid, sizeof(clkValid));
 80005da:	f002 ffe3 	bl	80035a4 <tud_control_xfer>
 80005de:	e7eb      	b.n	80005b8 <tud_audio_get_req_entity_cb+0x30>
        switch ( p_request->bRequest )
 80005e0:	784c      	ldrb	r4, [r1, #1]
 80005e2:	2c01      	cmp	r4, #1
 80005e4:	d00e      	beq.n	8000604 <tud_audio_get_req_entity_cb+0x7c>
 80005e6:	2c02      	cmp	r4, #2
 80005e8:	d1f1      	bne.n	80005ce <tud_audio_get_req_entity_cb+0x46>
            ret.wNumSubRanges = 1;
 80005ea:	2301      	movs	r3, #1
 80005ec:	466a      	mov	r2, sp
 80005ee:	8013      	strh	r3, [r2, #0]
            ret.subrange[0].bMin = -90;           // -90 dB
 80005f0:	225a      	movs	r2, #90	; 0x5a
 80005f2:	466c      	mov	r4, sp
 80005f4:	4252      	negs	r2, r2
 80005f6:	8062      	strh	r2, [r4, #2]
            ret.subrange[0].bMax = 90;		// +90 dB
 80005f8:	32b4      	adds	r2, #180	; 0xb4
 80005fa:	80a2      	strh	r2, [r4, #4]
            ret.subrange[0].bRes = 1; 		// 1 dB steps
 80005fc:	80e3      	strh	r3, [r4, #6]
 80005fe:	466a      	mov	r2, sp
            return tud_audio_buffer_and_schedule_control_xfer(rhport, p_request, (void*) &ret, sizeof(ret));
 8000600:	3307      	adds	r3, #7
 8000602:	e7d7      	b.n	80005b4 <tud_audio_get_req_entity_cb+0x2c>
            return tud_control_xfer(rhport, p_request, &volume[channelNum], sizeof(volume[channelNum]));
 8000604:	4c0d      	ldr	r4, [pc, #52]	; (800063c <tud_audio_get_req_entity_cb+0xb4>)
 8000606:	0052      	lsls	r2, r2, #1
 8000608:	18a2      	adds	r2, r4, r2
 800060a:	e7e6      	b.n	80005da <tud_audio_get_req_entity_cb+0x52>
        return false;
 800060c:	2200      	movs	r2, #0
  if ( entityID == 4 )
 800060e:	2e04      	cmp	r6, #4
 8000610:	d1de      	bne.n	80005d0 <tud_audio_get_req_entity_cb+0x48>
    switch ( ctrlSel )
 8000612:	2c01      	cmp	r4, #1
 8000614:	d004      	beq.n	8000620 <tud_audio_get_req_entity_cb+0x98>
 8000616:	2b02      	cmp	r3, #2
 8000618:	d1da      	bne.n	80005d0 <tud_audio_get_req_entity_cb+0x48>
        return tud_control_xfer(rhport, p_request, &clkValid, sizeof(clkValid));
 800061a:	2301      	movs	r3, #1
 800061c:	4a08      	ldr	r2, [pc, #32]	; (8000640 <tud_audio_get_req_entity_cb+0xb8>)
 800061e:	e7dc      	b.n	80005da <tud_audio_get_req_entity_cb+0x52>
        switch ( p_request->bRequest )
 8000620:	784b      	ldrb	r3, [r1, #1]
 8000622:	2b01      	cmp	r3, #1
 8000624:	d004      	beq.n	8000630 <tud_audio_get_req_entity_cb+0xa8>
 8000626:	2b02      	cmp	r3, #2
 8000628:	d1d2      	bne.n	80005d0 <tud_audio_get_req_entity_cb+0x48>
            return tud_control_xfer(rhport, p_request, &sampleFreqRng, sizeof(sampleFreqRng));
 800062a:	230e      	movs	r3, #14
 800062c:	4a05      	ldr	r2, [pc, #20]	; (8000644 <tud_audio_get_req_entity_cb+0xbc>)
 800062e:	e7d4      	b.n	80005da <tud_audio_get_req_entity_cb+0x52>
            return tud_control_xfer(rhport, p_request, &sampFreq, sizeof(sampFreq));
 8000630:	0033      	movs	r3, r6
 8000632:	4a05      	ldr	r2, [pc, #20]	; (8000648 <tud_audio_get_req_entity_cb+0xc0>)
 8000634:	e7d1      	b.n	80005da <tud_audio_get_req_entity_cb+0x52>
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	200007b0 	.word	0x200007b0
 800063c:	200007ca 	.word	0x200007ca
 8000640:	200000bc 	.word	0x200000bc
 8000644:	200007bc 	.word	0x200007bc
 8000648:	200007b8 	.word	0x200007b8

0800064c <tud_audio_tx_done_pre_load_cb>:

bool tud_audio_tx_done_pre_load_cb(uint8_t rhport, uint8_t itf, uint8_t ep_in, uint8_t cur_alt_setting)
{
 800064c:	b510      	push	{r4, lr}
  for (uint8_t cnt=0; cnt < CFG_TUD_AUDIO_FUNC_1_N_TX_SUPP_SW_FIFO; cnt++)
  {
    tud_audio_write_support_ff(cnt, i2s_dummy_buffer[cnt], 47 * 2);
  }
  */
  copy_DMA_samples(&hdma_spi1_rx);
 800064e:	4802      	ldr	r0, [pc, #8]	; (8000658 <tud_audio_tx_done_pre_load_cb+0xc>)
 8000650:	f7ff ff02 	bl	8000458 <copy_DMA_samples>
  return true;
}
 8000654:	2001      	movs	r0, #1
 8000656:	bd10      	pop	{r4, pc}
 8000658:	200000c4 	.word	0x200000c4

0800065c <tud_audio_tx_done_post_load_cb>:
      }
    }
  }
  */
  return true;
}
 800065c:	2001      	movs	r0, #1
 800065e:	4770      	bx	lr

08000660 <tud_audio_set_itf_close_EP_cb>:
{
  (void) rhport;
  (void) p_request;

  return true;
}
 8000660:	2001      	movs	r0, #1
 8000662:	4770      	bx	lr

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b510      	push	{r4, lr}
 8000666:	b098      	sub	sp, #96	; 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000668:	2230      	movs	r2, #48	; 0x30
 800066a:	2100      	movs	r1, #0
 800066c:	a80c      	add	r0, sp, #48	; 0x30
 800066e:	f003 fd7a 	bl	8004166 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000672:	2210      	movs	r2, #16
 8000674:	2100      	movs	r1, #0
 8000676:	a801      	add	r0, sp, #4
 8000678:	f003 fd75 	bl	8004166 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800067c:	2218      	movs	r2, #24
 800067e:	2100      	movs	r1, #0
 8000680:	a805      	add	r0, sp, #20
 8000682:	f003 fd70 	bl	8004166 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000686:	2401      	movs	r4, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8000688:	2320      	movs	r3, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800068a:	a80b      	add	r0, sp, #44	; 0x2c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 800068c:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800068e:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000690:	f000 fe38 	bl	8001304 <HAL_RCC_OscConfig>
 8000694:	2800      	cmp	r0, #0
 8000696:	d001      	beq.n	800069c <SystemClock_Config+0x38>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000698:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800069a:	e7fe      	b.n	800069a <SystemClock_Config+0x36>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800069c:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069e:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a0:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006a2:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80006a4:	3b04      	subs	r3, #4
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006a6:	0021      	movs	r1, r4
 80006a8:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80006aa:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006ac:	f001 f8bc 	bl	8001828 <HAL_RCC_ClockConfig>
 80006b0:	2800      	cmp	r0, #0
 80006b2:	d001      	beq.n	80006b8 <SystemClock_Config+0x54>
 80006b4:	b672      	cpsid	i
  while (1)
 80006b6:	e7fe      	b.n	80006b6 <SystemClock_Config+0x52>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80006b8:	2380      	movs	r3, #128	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80006ba:	900a      	str	r0, [sp, #40]	; 0x28
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80006bc:	029b      	lsls	r3, r3, #10
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006be:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80006c0:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006c2:	f001 f94d 	bl	8001960 <HAL_RCCEx_PeriphCLKConfig>
 80006c6:	2800      	cmp	r0, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0x6a>
 80006ca:	b672      	cpsid	i
  while (1)
 80006cc:	e7fe      	b.n	80006cc <SystemClock_Config+0x68>
}
 80006ce:	b018      	add	sp, #96	; 0x60
 80006d0:	bd10      	pop	{r4, pc}
	...

080006d4 <main>:
{
 80006d4:	b570      	push	{r4, r5, r6, lr}
 80006d6:	b088      	sub	sp, #32
  HAL_Init();
 80006d8:	f000 fa9a 	bl	8000c10 <HAL_Init>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006dc:	2214      	movs	r2, #20
 80006de:	2100      	movs	r1, #0
 80006e0:	a803      	add	r0, sp, #12
 80006e2:	f003 fd40 	bl	8004166 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006e6:	2180      	movs	r1, #128	; 0x80
 80006e8:	4e63      	ldr	r6, [pc, #396]	; (8000878 <main+0x1a4>)
 80006ea:	03c9      	lsls	r1, r1, #15
 80006ec:	6972      	ldr	r2, [r6, #20]
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80006ee:	4863      	ldr	r0, [pc, #396]	; (800087c <main+0x1a8>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006f0:	430a      	orrs	r2, r1
 80006f2:	6172      	str	r2, [r6, #20]
 80006f4:	6973      	ldr	r3, [r6, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2400      	movs	r4, #0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006f8:	400b      	ands	r3, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000700:	6972      	ldr	r2, [r6, #20]
 8000702:	0289      	lsls	r1, r1, #10
 8000704:	430a      	orrs	r2, r1
 8000706:	6172      	str	r2, [r6, #20]
 8000708:	6973      	ldr	r3, [r6, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070a:	2501      	movs	r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800070c:	400b      	ands	r3, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800070e:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000710:	9301      	str	r3, [sp, #4]
 8000712:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000714:	6972      	ldr	r2, [r6, #20]
 8000716:	02c9      	lsls	r1, r1, #11
 8000718:	430a      	orrs	r2, r1
 800071a:	6172      	str	r2, [r6, #20]
 800071c:	6973      	ldr	r3, [r6, #20]
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800071e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000720:	400b      	ands	r3, r1
 8000722:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000724:	2103      	movs	r1, #3
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000726:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000728:	f000 fc4e 	bl	8000fc8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 800072c:	2090      	movs	r0, #144	; 0x90
 800072e:	2200      	movs	r2, #0
 8000730:	2108      	movs	r1, #8
 8000732:	05c0      	lsls	r0, r0, #23
 8000734:	f000 fc48 	bl	8000fc8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000738:	2200      	movs	r2, #0
 800073a:	21f0      	movs	r1, #240	; 0xf0
 800073c:	4850      	ldr	r0, [pc, #320]	; (8000880 <main+0x1ac>)
 800073e:	f000 fc43 	bl	8000fc8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000742:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000744:	484d      	ldr	r0, [pc, #308]	; (800087c <main+0x1a8>)
 8000746:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000748:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800074e:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000750:	f000 fb8a 	bl	8000e68 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000754:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000756:	2208      	movs	r2, #8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000758:	a903      	add	r1, sp, #12
 800075a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800075c:	9203      	str	r2, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000762:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000764:	f000 fb80 	bl	8000e68 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000768:	23f0      	movs	r3, #240	; 0xf0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800076a:	4845      	ldr	r0, [pc, #276]	; (8000880 <main+0x1ac>)
 800076c:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800076e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000770:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000774:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000776:	f000 fb77 	bl	8000e68 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800077a:	6973      	ldr	r3, [r6, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800077c:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800077e:	432b      	orrs	r3, r5
 8000780:	6173      	str	r3, [r6, #20]
 8000782:	6973      	ldr	r3, [r6, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000784:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000786:	402b      	ands	r3, r5
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000788:	200a      	movs	r0, #10
  __HAL_RCC_DMA1_CLK_ENABLE();
 800078a:	9303      	str	r3, [sp, #12]
 800078c:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800078e:	f000 fa61 	bl	8000c54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000792:	200a      	movs	r0, #10
 8000794:	f000 fa88 	bl	8000ca8 <HAL_NVIC_EnableIRQ>
  SystemClock_Config();
 8000798:	f7ff ff64 	bl	8000664 <SystemClock_Config>
  hi2s1.Instance = SPI1;
 800079c:	4e39      	ldr	r6, [pc, #228]	; (8000884 <main+0x1b0>)
 800079e:	4b3a      	ldr	r3, [pc, #232]	; (8000888 <main+0x1b4>)
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 80007a0:	0030      	movs	r0, r6
  hi2s1.Instance = SPI1;
 80007a2:	6033      	str	r3, [r6, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 80007a4:	23c0      	movs	r3, #192	; 0xc0
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	6073      	str	r3, [r6, #4]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 80007aa:	2303      	movs	r3, #3
 80007ac:	60f3      	str	r3, [r6, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80007ae:	33fe      	adds	r3, #254	; 0xfe
 80007b0:	33ff      	adds	r3, #255	; 0xff
 80007b2:	6133      	str	r3, [r6, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 80007b4:	4b35      	ldr	r3, [pc, #212]	; (800088c <main+0x1b8>)
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 80007b6:	60b4      	str	r4, [r6, #8]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 80007b8:	6173      	str	r3, [r6, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 80007ba:	61b4      	str	r4, [r6, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 80007bc:	f000 fc12 	bl	8000fe4 <HAL_I2S_Init>
 80007c0:	0003      	movs	r3, r0
 80007c2:	42a0      	cmp	r0, r4
 80007c4:	d001      	beq.n	80007ca <main+0xf6>
 80007c6:	b672      	cpsid	i
  while (1)
 80007c8:	e7fe      	b.n	80007c8 <main+0xf4>
  hpcd_USB_FS.Instance = USB;
 80007ca:	4831      	ldr	r0, [pc, #196]	; (8000890 <main+0x1bc>)
 80007cc:	4a31      	ldr	r2, [pc, #196]	; (8000894 <main+0x1c0>)
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80007ce:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Instance = USB;
 80007d0:	6002      	str	r2, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80007d2:	2208      	movs	r2, #8
 80007d4:	6042      	str	r2, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80007d6:	3a06      	subs	r2, #6
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80007d8:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80007da:	6203      	str	r3, [r0, #32]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80007dc:	6082      	str	r2, [r0, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80007de:	6102      	str	r2, [r0, #16]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80007e0:	f000 fd10 	bl	8001204 <HAL_PCD_Init>
 80007e4:	1e03      	subs	r3, r0, #0
 80007e6:	d001      	beq.n	80007ec <main+0x118>
 80007e8:	b672      	cpsid	i
  while (1)
 80007ea:	e7fe      	b.n	80007ea <main+0x116>
  huart2.Instance = USART2;
 80007ec:	482a      	ldr	r0, [pc, #168]	; (8000898 <main+0x1c4>)
 80007ee:	4a2b      	ldr	r2, [pc, #172]	; (800089c <main+0x1c8>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007f0:	6083      	str	r3, [r0, #8]
  huart2.Instance = USART2;
 80007f2:	6002      	str	r2, [r0, #0]
  huart2.Init.BaudRate = 9600;
 80007f4:	2296      	movs	r2, #150	; 0x96
 80007f6:	0192      	lsls	r2, r2, #6
 80007f8:	6042      	str	r2, [r0, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007fa:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007fc:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007fe:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000800:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000802:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000804:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000806:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000808:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800080a:	f001 fad7 	bl	8001dbc <HAL_UART_Init>
 800080e:	1e04      	subs	r4, r0, #0
 8000810:	d001      	beq.n	8000816 <main+0x142>
 8000812:	b672      	cpsid	i
  while (1)
 8000814:	e7fe      	b.n	8000814 <main+0x140>
  tusb_init();
 8000816:	f003 fc25 	bl	8004064 <tusb_init>
  printf("Test123\n\r");
 800081a:	4821      	ldr	r0, [pc, #132]	; (80008a0 <main+0x1cc>)
 800081c:	f003 fcac 	bl	8004178 <iprintf>
  sampleFreqRng.subrange[0].bMin = AUDIO_SAMPLE_RATE;
 8000820:	2080      	movs	r0, #128	; 0x80
  sampFreq = AUDIO_SAMPLE_RATE;
 8000822:	4b20      	ldr	r3, [pc, #128]	; (80008a4 <main+0x1d0>)
 8000824:	4a19      	ldr	r2, [pc, #100]	; (800088c <main+0x1b8>)
  sampleFreqRng.subrange[0].bMin = AUDIO_SAMPLE_RATE;
 8000826:	4240      	negs	r0, r0
  sampFreq = AUDIO_SAMPLE_RATE;
 8000828:	601a      	str	r2, [r3, #0]
  clkValid = 1;
 800082a:	4b1f      	ldr	r3, [pc, #124]	; (80008a8 <main+0x1d4>)
  sampleFreqRng.subrange[0].bMin = AUDIO_SAMPLE_RATE;
 800082c:	2145      	movs	r1, #69	; 0x45
  clkValid = 1;
 800082e:	701d      	strb	r5, [r3, #0]
  sampleFreqRng.wNumSubRanges = 1;
 8000830:	4b1e      	ldr	r3, [pc, #120]	; (80008ac <main+0x1d8>)
  sampleFreqRng.subrange[0].bMin = AUDIO_SAMPLE_RATE;
 8000832:	4249      	negs	r1, r1
 8000834:	7098      	strb	r0, [r3, #2]
  sampleFreqRng.subrange[0].bMax = AUDIO_SAMPLE_RATE;
 8000836:	7198      	strb	r0, [r3, #6]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000838:	2090      	movs	r0, #144	; 0x90
  sampleFreqRng.subrange[0].bMin = AUDIO_SAMPLE_RATE;
 800083a:	70d9      	strb	r1, [r3, #3]
  sampleFreqRng.subrange[0].bMax = AUDIO_SAMPLE_RATE;
 800083c:	71d9      	strb	r1, [r3, #7]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 800083e:	002a      	movs	r2, r5
  sampleFreqRng.subrange[0].bMin = AUDIO_SAMPLE_RATE;
 8000840:	711c      	strb	r4, [r3, #4]
 8000842:	715c      	strb	r4, [r3, #5]
  sampleFreqRng.subrange[0].bMax = AUDIO_SAMPLE_RATE;
 8000844:	721c      	strb	r4, [r3, #8]
 8000846:	725c      	strb	r4, [r3, #9]
  sampleFreqRng.subrange[0].bRes = 0;
 8000848:	729c      	strb	r4, [r3, #10]
 800084a:	72dc      	strb	r4, [r3, #11]
 800084c:	731c      	strb	r4, [r3, #12]
 800084e:	735c      	strb	r4, [r3, #13]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000850:	314d      	adds	r1, #77	; 0x4d
 8000852:	05c0      	lsls	r0, r0, #23
  sampleFreqRng.wNumSubRanges = 1;
 8000854:	701d      	strb	r5, [r3, #0]
 8000856:	705c      	strb	r4, [r3, #1]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000858:	f000 fbb6 	bl	8000fc8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_SET);
 800085c:	002a      	movs	r2, r5
 800085e:	0029      	movs	r1, r5
 8000860:	4806      	ldr	r0, [pc, #24]	; (800087c <main+0x1a8>)
 8000862:	f000 fbb1 	bl	8000fc8 <HAL_GPIO_WritePin>
  HAL_I2S_Receive_DMA(&hi2s1, &i2s_buffer[0], NUM_DMA_TRANSACTIONS / 2);
 8000866:	22bc      	movs	r2, #188	; 0xbc
 8000868:	0030      	movs	r0, r6
 800086a:	4911      	ldr	r1, [pc, #68]	; (80008b0 <main+0x1dc>)
 800086c:	f000 fc2a 	bl	80010c4 <HAL_I2S_Receive_DMA>
	tud_task();
 8000870:	f002 fba0 	bl	8002fb4 <tud_task>
  while (1)
 8000874:	e7fc      	b.n	8000870 <main+0x19c>
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	40021000 	.word	0x40021000
 800087c:	48001400 	.word	0x48001400
 8000880:	48000400 	.word	0x48000400
 8000884:	2000010c 	.word	0x2000010c
 8000888:	40013000 	.word	0x40013000
 800088c:	0000bb80 	.word	0x0000bb80
 8000890:	20000148 	.word	0x20000148
 8000894:	40005c00 	.word	0x40005c00
 8000898:	2000043c 	.word	0x2000043c
 800089c:	40004400 	.word	0x40004400
 80008a0:	0800523a 	.word	0x0800523a
 80008a4:	200007b8 	.word	0x200007b8
 80008a8:	200000bc 	.word	0x200000bc
 80008ac:	200007bc 	.word	0x200007bc
 80008b0:	200004c0 	.word	0x200004c0

080008b4 <Error_Handler>:
 80008b4:	b672      	cpsid	i
  while (1)
 80008b6:	e7fe      	b.n	80008b6 <Error_Handler+0x2>

080008b8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008b8:	2001      	movs	r0, #1
 80008ba:	4b0a      	ldr	r3, [pc, #40]	; (80008e4 <HAL_MspInit+0x2c>)
{
 80008bc:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008be:	6999      	ldr	r1, [r3, #24]
 80008c0:	4301      	orrs	r1, r0
 80008c2:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c4:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c6:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c8:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ca:	4002      	ands	r2, r0
 80008cc:	9200      	str	r2, [sp, #0]
 80008ce:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d0:	69da      	ldr	r2, [r3, #28]
 80008d2:	430a      	orrs	r2, r1
 80008d4:	61da      	str	r2, [r3, #28]
 80008d6:	69db      	ldr	r3, [r3, #28]
 80008d8:	400b      	ands	r3, r1
 80008da:	9301      	str	r3, [sp, #4]
 80008dc:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008de:	b002      	add	sp, #8
 80008e0:	4770      	bx	lr
 80008e2:	46c0      	nop			; (mov r8, r8)
 80008e4:	40021000 	.word	0x40021000

080008e8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80008e8:	b530      	push	{r4, r5, lr}
 80008ea:	0005      	movs	r5, r0
 80008ec:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ee:	2214      	movs	r2, #20
 80008f0:	2100      	movs	r1, #0
 80008f2:	a803      	add	r0, sp, #12
 80008f4:	f003 fc37 	bl	8004166 <memset>
  if(hi2s->Instance==SPI1)
 80008f8:	4b1e      	ldr	r3, [pc, #120]	; (8000974 <HAL_I2S_MspInit+0x8c>)
 80008fa:	682a      	ldr	r2, [r5, #0]
 80008fc:	429a      	cmp	r2, r3
 80008fe:	d136      	bne.n	800096e <HAL_I2S_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000900:	2080      	movs	r0, #128	; 0x80
 8000902:	4b1d      	ldr	r3, [pc, #116]	; (8000978 <HAL_I2S_MspInit+0x90>)
 8000904:	0140      	lsls	r0, r0, #5
 8000906:	6999      	ldr	r1, [r3, #24]
 8000908:	4301      	orrs	r1, r0
 800090a:	6199      	str	r1, [r3, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800090c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_SPI1_CLK_ENABLE();
 800090e:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000910:	0289      	lsls	r1, r1, #10
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000912:	4002      	ands	r2, r0
 8000914:	9201      	str	r2, [sp, #4]
 8000916:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000918:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800091a:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800091c:	430a      	orrs	r2, r1
 800091e:	615a      	str	r2, [r3, #20]
 8000920:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000922:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000924:	400b      	ands	r3, r1
 8000926:	9302      	str	r3, [sp, #8]
 8000928:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800092a:	23f0      	movs	r3, #240	; 0xf0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800092c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800092e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000930:	3bee      	subs	r3, #238	; 0xee
 8000932:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000934:	f000 fa98 	bl	8000e68 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000938:	4c10      	ldr	r4, [pc, #64]	; (800097c <HAL_I2S_MspInit+0x94>)
 800093a:	4b11      	ldr	r3, [pc, #68]	; (8000980 <HAL_I2S_MspInit+0x98>)
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800093c:	0020      	movs	r0, r4
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800093e:	6023      	str	r3, [r4, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000940:	2300      	movs	r3, #0
 8000942:	6063      	str	r3, [r4, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000944:	60a3      	str	r3, [r4, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000946:	3380      	adds	r3, #128	; 0x80
 8000948:	60e3      	str	r3, [r4, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800094a:	3380      	adds	r3, #128	; 0x80
 800094c:	6123      	str	r3, [r4, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800094e:	2380      	movs	r3, #128	; 0x80
 8000950:	00db      	lsls	r3, r3, #3
 8000952:	6163      	str	r3, [r4, #20]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8000954:	2320      	movs	r3, #32
 8000956:	61a3      	str	r3, [r4, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000958:	2380      	movs	r3, #128	; 0x80
 800095a:	019b      	lsls	r3, r3, #6
 800095c:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800095e:	f000 f9c9 	bl	8000cf4 <HAL_DMA_Init>
 8000962:	2800      	cmp	r0, #0
 8000964:	d001      	beq.n	800096a <HAL_I2S_MspInit+0x82>
    {
      Error_Handler();
 8000966:	f7ff ffa5 	bl	80008b4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
 800096a:	632c      	str	r4, [r5, #48]	; 0x30
 800096c:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800096e:	b009      	add	sp, #36	; 0x24
 8000970:	bd30      	pop	{r4, r5, pc}
 8000972:	46c0      	nop			; (mov r8, r8)
 8000974:	40013000 	.word	0x40013000
 8000978:	40021000 	.word	0x40021000
 800097c:	200000c4 	.word	0x200000c4
 8000980:	4002001c 	.word	0x4002001c

08000984 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000984:	b510      	push	{r4, lr}
 8000986:	0004      	movs	r4, r0
 8000988:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098a:	2214      	movs	r2, #20
 800098c:	2100      	movs	r1, #0
 800098e:	a803      	add	r0, sp, #12
 8000990:	f003 fbe9 	bl	8004166 <memset>
  if(huart->Instance==USART2)
 8000994:	4b11      	ldr	r3, [pc, #68]	; (80009dc <HAL_UART_MspInit+0x58>)
 8000996:	6822      	ldr	r2, [r4, #0]
 8000998:	429a      	cmp	r2, r3
 800099a:	d11d      	bne.n	80009d8 <HAL_UART_MspInit+0x54>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800099c:	2280      	movs	r2, #128	; 0x80
 800099e:	4b10      	ldr	r3, [pc, #64]	; (80009e0 <HAL_UART_MspInit+0x5c>)
 80009a0:	0292      	lsls	r2, r2, #10
 80009a2:	69d9      	ldr	r1, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a4:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_ENABLE();
 80009a6:	4311      	orrs	r1, r2
 80009a8:	61d9      	str	r1, [r3, #28]
 80009aa:	69d9      	ldr	r1, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ac:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 80009ae:	4011      	ands	r1, r2
 80009b0:	9101      	str	r1, [sp, #4]
 80009b2:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b4:	6959      	ldr	r1, [r3, #20]
 80009b6:	4311      	orrs	r1, r2
 80009b8:	6159      	str	r1, [r3, #20]
 80009ba:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009bc:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009be:	401a      	ands	r2, r3
 80009c0:	9202      	str	r2, [sp, #8]
 80009c2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 80009c4:	4b07      	ldr	r3, [pc, #28]	; (80009e4 <HAL_UART_MspInit+0x60>)
 80009c6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c8:	2302      	movs	r3, #2
 80009ca:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009cc:	3301      	adds	r3, #1
 80009ce:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80009d0:	3b02      	subs	r3, #2
 80009d2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d4:	f000 fa48 	bl	8000e68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009d8:	b008      	add	sp, #32
 80009da:	bd10      	pop	{r4, pc}
 80009dc:	40004400 	.word	0x40004400
 80009e0:	40021000 	.word	0x40021000
 80009e4:	00008004 	.word	0x00008004

080009e8 <HAL_PCD_MspInit>:
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
  if(hpcd->Instance==USB)
 80009e8:	4b08      	ldr	r3, [pc, #32]	; (8000a0c <HAL_PCD_MspInit+0x24>)
 80009ea:	6802      	ldr	r2, [r0, #0]
{
 80009ec:	b082      	sub	sp, #8
  if(hpcd->Instance==USB)
 80009ee:	429a      	cmp	r2, r3
 80009f0:	d109      	bne.n	8000a06 <HAL_PCD_MspInit+0x1e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80009f2:	2080      	movs	r0, #128	; 0x80
 80009f4:	4a06      	ldr	r2, [pc, #24]	; (8000a10 <HAL_PCD_MspInit+0x28>)
 80009f6:	0400      	lsls	r0, r0, #16
 80009f8:	69d1      	ldr	r1, [r2, #28]
 80009fa:	4301      	orrs	r1, r0
 80009fc:	61d1      	str	r1, [r2, #28]
 80009fe:	69d3      	ldr	r3, [r2, #28]
 8000a00:	4003      	ands	r3, r0
 8000a02:	9301      	str	r3, [sp, #4]
 8000a04:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000a06:	b002      	add	sp, #8
 8000a08:	4770      	bx	lr
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	40005c00 	.word	0x40005c00
 8000a10:	40021000 	.word	0x40021000

08000a14 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a14:	e7fe      	b.n	8000a14 <NMI_Handler>

08000a16 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a16:	e7fe      	b.n	8000a16 <HardFault_Handler>

08000a18 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a18:	4770      	bx	lr

08000a1a <PendSV_Handler>:
 8000a1a:	4770      	bx	lr

08000a1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a1c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a1e:	f000 f907 	bl	8000c30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a22:	bd10      	pop	{r4, pc}

08000a24 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000a24:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000a26:	4802      	ldr	r0, [pc, #8]	; (8000a30 <DMA1_Channel2_3_IRQHandler+0xc>)
 8000a28:	f000 f9d4 	bl	8000dd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000a2c:	bd10      	pop	{r4, pc}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	200000c4 	.word	0x200000c4

08000a34 <USB_IRQHandler>:

/* USER CODE BEGIN 1 */
void USB_IRQHandler(void)
{
 8000a34:	b510      	push	{r4, lr}
  tud_int_handler(0);
 8000a36:	2000      	movs	r0, #0
 8000a38:	f003 f8f8 	bl	8003c2c <dcd_int_handler>
}
 8000a3c:	bd10      	pop	{r4, pc}

08000a3e <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a3e:	b570      	push	{r4, r5, r6, lr}
 8000a40:	000e      	movs	r6, r1
 8000a42:	0014      	movs	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a44:	2500      	movs	r5, #0
 8000a46:	42a5      	cmp	r5, r4
 8000a48:	db01      	blt.n	8000a4e <_read+0x10>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8000a4a:	0020      	movs	r0, r4
 8000a4c:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8000a4e:	e000      	b.n	8000a52 <_read+0x14>
 8000a50:	bf00      	nop
 8000a52:	5570      	strb	r0, [r6, r5]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a54:	3501      	adds	r5, #1
 8000a56:	e7f6      	b.n	8000a46 <_read+0x8>

08000a58 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a58:	b570      	push	{r4, r5, r6, lr}
 8000a5a:	000e      	movs	r6, r1
 8000a5c:	0014      	movs	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a5e:	2500      	movs	r5, #0
 8000a60:	42a5      	cmp	r5, r4
 8000a62:	db01      	blt.n	8000a68 <_write+0x10>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8000a64:	0020      	movs	r0, r4
 8000a66:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8000a68:	5d70      	ldrb	r0, [r6, r5]
 8000a6a:	e000      	b.n	8000a6e <_write+0x16>
 8000a6c:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a6e:	3501      	adds	r5, #1
 8000a70:	e7f6      	b.n	8000a60 <_write+0x8>

08000a72 <_close>:

int _close(int file)
{
	return -1;
 8000a72:	2001      	movs	r0, #1
}
 8000a74:	4240      	negs	r0, r0
 8000a76:	4770      	bx	lr

08000a78 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8000a78:	2380      	movs	r3, #128	; 0x80
 8000a7a:	019b      	lsls	r3, r3, #6
	return 0;
}
 8000a7c:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8000a7e:	604b      	str	r3, [r1, #4]
}
 8000a80:	4770      	bx	lr

08000a82 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8000a82:	2001      	movs	r0, #1
 8000a84:	4770      	bx	lr

08000a86 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8000a86:	2000      	movs	r0, #0
 8000a88:	4770      	bx	lr
	...

08000a8c <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a8c:	4a0b      	ldr	r2, [pc, #44]	; (8000abc <_sbrk+0x30>)
 8000a8e:	490c      	ldr	r1, [pc, #48]	; (8000ac0 <_sbrk+0x34>)
{
 8000a90:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a92:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a94:	4a0b      	ldr	r2, [pc, #44]	; (8000ac4 <_sbrk+0x38>)
{
 8000a96:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000a98:	6810      	ldr	r0, [r2, #0]
 8000a9a:	2800      	cmp	r0, #0
 8000a9c:	d101      	bne.n	8000aa2 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8000a9e:	480a      	ldr	r0, [pc, #40]	; (8000ac8 <_sbrk+0x3c>)
 8000aa0:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aa2:	6810      	ldr	r0, [r2, #0]
 8000aa4:	18c3      	adds	r3, r0, r3
 8000aa6:	428b      	cmp	r3, r1
 8000aa8:	d906      	bls.n	8000ab8 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8000aaa:	f003 fb29 	bl	8004100 <__errno>
 8000aae:	230c      	movs	r3, #12
 8000ab0:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000ab6:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000ab8:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000aba:	e7fc      	b.n	8000ab6 <_sbrk+0x2a>
 8000abc:	00000400 	.word	0x00000400
 8000ac0:	20001800 	.word	0x20001800
 8000ac4:	200007d0 	.word	0x200007d0
 8000ac8:	20000e30 	.word	0x20000e30

08000acc <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000acc:	4770      	bx	lr
	...

08000ad0 <tud_descriptor_device_cb>:
// Invoked when received GET DEVICE DESCRIPTOR
// Application return pointer to descriptor
uint8_t const * tud_descriptor_device_cb(void)
{
  return (uint8_t const *) &desc_device;
}
 8000ad0:	4800      	ldr	r0, [pc, #0]	; (8000ad4 <tud_descriptor_device_cb+0x4>)
 8000ad2:	4770      	bx	lr
 8000ad4:	0800531d 	.word	0x0800531d

08000ad8 <tud_descriptor_configuration_cb>:
// Descriptor contents must exist long enough for transfer to complete
uint8_t const * tud_descriptor_configuration_cb(uint8_t index)
{
  (void) index; // for multiple configurations
  return desc_configuration;
}
 8000ad8:	4800      	ldr	r0, [pc, #0]	; (8000adc <tud_descriptor_configuration_cb+0x4>)
 8000ada:	4770      	bx	lr
 8000adc:	0800528c 	.word	0x0800528c

08000ae0 <tud_descriptor_string_cb>:
static uint16_t _desc_str[32];

// Invoked when received GET STRING DESCRIPTOR request
// Application return pointer to descriptor, whose contents must exist long enough for transfer to complete
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid)
{
 8000ae0:	0003      	movs	r3, r0
 8000ae2:	b510      	push	{r4, lr}
  (void) langid;

  uint8_t chr_count;

  if ( index == 0)
 8000ae4:	2800      	cmp	r0, #0
 8000ae6:	d110      	bne.n	8000b0a <tud_descriptor_string_cb+0x2a>
  {
    memcpy(&_desc_str[1], string_desc_arr[0], 2);
 8000ae8:	2202      	movs	r2, #2
 8000aea:	4b14      	ldr	r3, [pc, #80]	; (8000b3c <tud_descriptor_string_cb+0x5c>)
 8000aec:	4814      	ldr	r0, [pc, #80]	; (8000b40 <tud_descriptor_string_cb+0x60>)
 8000aee:	6819      	ldr	r1, [r3, #0]
 8000af0:	1880      	adds	r0, r0, r2
 8000af2:	f003 fb2f 	bl	8004154 <memcpy>
    chr_count = 1;
 8000af6:	2301      	movs	r3, #1
      _desc_str[1+i] = str[i];
    }
  }

  // first byte is length (including header), second byte is string type
  _desc_str[0] = (TUSB_DESC_STRING << 8 ) | (2*chr_count + 2);
 8000af8:	22c0      	movs	r2, #192	; 0xc0
 8000afa:	3301      	adds	r3, #1
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	4810      	ldr	r0, [pc, #64]	; (8000b40 <tud_descriptor_string_cb+0x60>)
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	0092      	lsls	r2, r2, #2
 8000b04:	4313      	orrs	r3, r2
 8000b06:	8003      	strh	r3, [r0, #0]

  return _desc_str;
}
 8000b08:	bd10      	pop	{r4, pc}
    if ( !(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0])) ) return NULL;
 8000b0a:	2000      	movs	r0, #0
 8000b0c:	2b04      	cmp	r3, #4
 8000b0e:	d8fb      	bhi.n	8000b08 <tud_descriptor_string_cb+0x28>
    const char* str = string_desc_arr[index];
 8000b10:	4a0a      	ldr	r2, [pc, #40]	; (8000b3c <tud_descriptor_string_cb+0x5c>)
 8000b12:	009b      	lsls	r3, r3, #2
 8000b14:	589c      	ldr	r4, [r3, r2]
    chr_count = strlen(str);
 8000b16:	0020      	movs	r0, r4
 8000b18:	f7ff faf6 	bl	8000108 <strlen>
 8000b1c:	b2c0      	uxtb	r0, r0
    if ( chr_count > 31 ) chr_count = 31;
 8000b1e:	1c03      	adds	r3, r0, #0
 8000b20:	281f      	cmp	r0, #31
 8000b22:	d900      	bls.n	8000b26 <tud_descriptor_string_cb+0x46>
 8000b24:	231f      	movs	r3, #31
 8000b26:	0020      	movs	r0, r4
 8000b28:	b2db      	uxtb	r3, r3
    for(uint8_t i=0; i<chr_count; i++)
 8000b2a:	4a05      	ldr	r2, [pc, #20]	; (8000b40 <tud_descriptor_string_cb+0x60>)
 8000b2c:	18e1      	adds	r1, r4, r3
 8000b2e:	3202      	adds	r2, #2
 8000b30:	4288      	cmp	r0, r1
 8000b32:	d0e1      	beq.n	8000af8 <tud_descriptor_string_cb+0x18>
      _desc_str[1+i] = str[i];
 8000b34:	7804      	ldrb	r4, [r0, #0]
 8000b36:	3001      	adds	r0, #1
 8000b38:	8014      	strh	r4, [r2, #0]
    for(uint8_t i=0; i<chr_count; i++)
 8000b3a:	e7f8      	b.n	8000b2e <tud_descriptor_string_cb+0x4e>
 8000b3c:	20000004 	.word	0x20000004
 8000b40:	200007d4 	.word	0x200007d4

08000b44 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b44:	4813      	ldr	r0, [pc, #76]	; (8000b94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b46:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000b48:	4813      	ldr	r0, [pc, #76]	; (8000b98 <LoopForever+0x6>)
    LDR R1, [R0]
 8000b4a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000b4c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000b4e:	4a13      	ldr	r2, [pc, #76]	; (8000b9c <LoopForever+0xa>)
    CMP R1, R2
 8000b50:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000b52:	d105      	bne.n	8000b60 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000b54:	4812      	ldr	r0, [pc, #72]	; (8000ba0 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000b56:	4913      	ldr	r1, [pc, #76]	; (8000ba4 <LoopForever+0x12>)
    STR R1, [R0]
 8000b58:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000b5a:	4813      	ldr	r0, [pc, #76]	; (8000ba8 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000b5c:	4913      	ldr	r1, [pc, #76]	; (8000bac <LoopForever+0x1a>)
    STR R1, [R0]
 8000b5e:	6001      	str	r1, [r0, #0]

08000b60 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b60:	4813      	ldr	r0, [pc, #76]	; (8000bb0 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000b62:	4914      	ldr	r1, [pc, #80]	; (8000bb4 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000b64:	4a14      	ldr	r2, [pc, #80]	; (8000bb8 <LoopForever+0x26>)
  movs r3, #0
 8000b66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b68:	e002      	b.n	8000b70 <LoopCopyDataInit>

08000b6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b6e:	3304      	adds	r3, #4

08000b70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b74:	d3f9      	bcc.n	8000b6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b76:	4a11      	ldr	r2, [pc, #68]	; (8000bbc <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000b78:	4c11      	ldr	r4, [pc, #68]	; (8000bc0 <LoopForever+0x2e>)
  movs r3, #0
 8000b7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b7c:	e001      	b.n	8000b82 <LoopFillZerobss>

08000b7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b80:	3204      	adds	r2, #4

08000b82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b84:	d3fb      	bcc.n	8000b7e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000b86:	f7ff ffa1 	bl	8000acc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000b8a:	f003 fabf 	bl	800410c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b8e:	f7ff fda1 	bl	80006d4 <main>

08000b92 <LoopForever>:

LoopForever:
    b LoopForever
 8000b92:	e7fe      	b.n	8000b92 <LoopForever>
  ldr   r0, =_estack
 8000b94:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000b98:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000b9c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000ba0:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000ba4:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000ba8:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000bac:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000bb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bb4:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8000bb8:	08005424 	.word	0x08005424
  ldr r2, =_sbss
 8000bbc:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8000bc0:	20000e30 	.word	0x20000e30

08000bc4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bc4:	e7fe      	b.n	8000bc4 <ADC1_IRQHandler>
	...

08000bc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc8:	b570      	push	{r4, r5, r6, lr}
 8000bca:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bcc:	20fa      	movs	r0, #250	; 0xfa
 8000bce:	4b0d      	ldr	r3, [pc, #52]	; (8000c04 <HAL_InitTick+0x3c>)
 8000bd0:	0080      	lsls	r0, r0, #2
 8000bd2:	7819      	ldrb	r1, [r3, #0]
 8000bd4:	f7ff fabe 	bl	8000154 <__udivsi3>
 8000bd8:	4b0b      	ldr	r3, [pc, #44]	; (8000c08 <HAL_InitTick+0x40>)
 8000bda:	0001      	movs	r1, r0
 8000bdc:	6818      	ldr	r0, [r3, #0]
 8000bde:	f7ff fab9 	bl	8000154 <__udivsi3>
 8000be2:	f000 f86d 	bl	8000cc0 <HAL_SYSTICK_Config>
 8000be6:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8000be8:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bea:	2c00      	cmp	r4, #0
 8000bec:	d109      	bne.n	8000c02 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bee:	2d03      	cmp	r5, #3
 8000bf0:	d807      	bhi.n	8000c02 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bf2:	3802      	subs	r0, #2
 8000bf4:	0022      	movs	r2, r4
 8000bf6:	0029      	movs	r1, r5
 8000bf8:	f000 f82c 	bl	8000c54 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bfc:	0020      	movs	r0, r4
 8000bfe:	4b03      	ldr	r3, [pc, #12]	; (8000c0c <HAL_InitTick+0x44>)
 8000c00:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8000c02:	bd70      	pop	{r4, r5, r6, pc}
 8000c04:	20000018 	.word	0x20000018
 8000c08:	20000000 	.word	0x20000000
 8000c0c:	2000001c 	.word	0x2000001c

08000c10 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c10:	2310      	movs	r3, #16
 8000c12:	4a06      	ldr	r2, [pc, #24]	; (8000c2c <HAL_Init+0x1c>)
{
 8000c14:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c16:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c18:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c1a:	430b      	orrs	r3, r1
 8000c1c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c1e:	f7ff ffd3 	bl	8000bc8 <HAL_InitTick>
  HAL_MspInit();
 8000c22:	f7ff fe49 	bl	80008b8 <HAL_MspInit>
}
 8000c26:	2000      	movs	r0, #0
 8000c28:	bd10      	pop	{r4, pc}
 8000c2a:	46c0      	nop			; (mov r8, r8)
 8000c2c:	40022000 	.word	0x40022000

08000c30 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c30:	4a03      	ldr	r2, [pc, #12]	; (8000c40 <HAL_IncTick+0x10>)
 8000c32:	4b04      	ldr	r3, [pc, #16]	; (8000c44 <HAL_IncTick+0x14>)
 8000c34:	6811      	ldr	r1, [r2, #0]
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	185b      	adds	r3, r3, r1
 8000c3a:	6013      	str	r3, [r2, #0]
}
 8000c3c:	4770      	bx	lr
 8000c3e:	46c0      	nop			; (mov r8, r8)
 8000c40:	20000814 	.word	0x20000814
 8000c44:	20000018 	.word	0x20000018

08000c48 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c48:	4b01      	ldr	r3, [pc, #4]	; (8000c50 <HAL_GetTick+0x8>)
 8000c4a:	6818      	ldr	r0, [r3, #0]
}
 8000c4c:	4770      	bx	lr
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	20000814 	.word	0x20000814

08000c54 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c54:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c56:	25ff      	movs	r5, #255	; 0xff
 8000c58:	2403      	movs	r4, #3
 8000c5a:	002a      	movs	r2, r5
 8000c5c:	4004      	ands	r4, r0
 8000c5e:	00e4      	lsls	r4, r4, #3
 8000c60:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c62:	0189      	lsls	r1, r1, #6
 8000c64:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c66:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c68:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c6a:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8000c6c:	2800      	cmp	r0, #0
 8000c6e:	db0a      	blt.n	8000c86 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c70:	24c0      	movs	r4, #192	; 0xc0
 8000c72:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <HAL_NVIC_SetPriority+0x4c>)
 8000c74:	0880      	lsrs	r0, r0, #2
 8000c76:	0080      	lsls	r0, r0, #2
 8000c78:	18c0      	adds	r0, r0, r3
 8000c7a:	00a4      	lsls	r4, r4, #2
 8000c7c:	5903      	ldr	r3, [r0, r4]
 8000c7e:	401a      	ands	r2, r3
 8000c80:	4311      	orrs	r1, r2
 8000c82:	5101      	str	r1, [r0, r4]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000c84:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c86:	200f      	movs	r0, #15
 8000c88:	4003      	ands	r3, r0
 8000c8a:	3b08      	subs	r3, #8
 8000c8c:	4805      	ldr	r0, [pc, #20]	; (8000ca4 <HAL_NVIC_SetPriority+0x50>)
 8000c8e:	089b      	lsrs	r3, r3, #2
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	181b      	adds	r3, r3, r0
 8000c94:	69d8      	ldr	r0, [r3, #28]
 8000c96:	4002      	ands	r2, r0
 8000c98:	4311      	orrs	r1, r2
 8000c9a:	61d9      	str	r1, [r3, #28]
 8000c9c:	e7f2      	b.n	8000c84 <HAL_NVIC_SetPriority+0x30>
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	e000e100 	.word	0xe000e100
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000ca8:	2800      	cmp	r0, #0
 8000caa:	db05      	blt.n	8000cb8 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cac:	231f      	movs	r3, #31
 8000cae:	4018      	ands	r0, r3
 8000cb0:	3b1e      	subs	r3, #30
 8000cb2:	4083      	lsls	r3, r0
 8000cb4:	4a01      	ldr	r2, [pc, #4]	; (8000cbc <HAL_NVIC_EnableIRQ+0x14>)
 8000cb6:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000cb8:	4770      	bx	lr
 8000cba:	46c0      	nop			; (mov r8, r8)
 8000cbc:	e000e100 	.word	0xe000e100

08000cc0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cc0:	2280      	movs	r2, #128	; 0x80
 8000cc2:	1e43      	subs	r3, r0, #1
 8000cc4:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cc6:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d20d      	bcs.n	8000ce8 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ccc:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cce:	4a07      	ldr	r2, [pc, #28]	; (8000cec <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cd0:	4807      	ldr	r0, [pc, #28]	; (8000cf0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cd2:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cd4:	6a03      	ldr	r3, [r0, #32]
 8000cd6:	0609      	lsls	r1, r1, #24
 8000cd8:	021b      	lsls	r3, r3, #8
 8000cda:	0a1b      	lsrs	r3, r3, #8
 8000cdc:	430b      	orrs	r3, r1
 8000cde:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ce0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ce2:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ce4:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ce6:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000ce8:	4770      	bx	lr
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	e000e010 	.word	0xe000e010
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000cf4:	b570      	push	{r4, r5, r6, lr}
 8000cf6:	0004      	movs	r4, r0
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
  {
    return HAL_ERROR;
 8000cf8:	2001      	movs	r0, #1
  if(NULL == hdma)
 8000cfa:	2c00      	cmp	r4, #0
 8000cfc:	d024      	beq.n	8000d48 <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	1ca5      	adds	r5, r4, #2
 8000d02:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000d04:	6820      	ldr	r0, [r4, #0]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000d06:	4b11      	ldr	r3, [pc, #68]	; (8000d4c <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 8000d08:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000d0a:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000d0c:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8000d0e:	6863      	ldr	r3, [r4, #4]
 8000d10:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d12:	68e1      	ldr	r1, [r4, #12]
 8000d14:	430b      	orrs	r3, r1
 8000d16:	6921      	ldr	r1, [r4, #16]
 8000d18:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d1a:	6961      	ldr	r1, [r4, #20]
 8000d1c:	430b      	orrs	r3, r1
 8000d1e:	69a1      	ldr	r1, [r4, #24]
 8000d20:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d22:	69e1      	ldr	r1, [r4, #28]
 8000d24:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8000d26:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000d28:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000d2a:	4b09      	ldr	r3, [pc, #36]	; (8000d50 <HAL_DMA_Init+0x5c>)
 8000d2c:	2114      	movs	r1, #20
 8000d2e:	18c0      	adds	r0, r0, r3
 8000d30:	f7ff fa10 	bl	8000154 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8000d34:	4b07      	ldr	r3, [pc, #28]	; (8000d54 <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000d36:	0080      	lsls	r0, r0, #2
 8000d38:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000d3a:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d3c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000d3e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d40:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8000d42:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8000d44:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8000d46:	77e0      	strb	r0, [r4, #31]
}  
 8000d48:	bd70      	pop	{r4, r5, r6, pc}
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	ffffc00f 	.word	0xffffc00f
 8000d50:	bffdfff8 	.word	0xbffdfff8
 8000d54:	40020000 	.word	0x40020000

08000d58 <HAL_DMA_Start_IT>:
{
 8000d58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8000d5a:	1c45      	adds	r5, r0, #1
{
 8000d5c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8000d5e:	7feb      	ldrb	r3, [r5, #31]
{
 8000d60:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8000d62:	2002      	movs	r0, #2
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d027      	beq.n	8000db8 <HAL_DMA_Start_IT+0x60>
 8000d68:	2301      	movs	r3, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8000d6a:	1827      	adds	r7, r4, r0
  __HAL_LOCK(hdma);
 8000d6c:	77eb      	strb	r3, [r5, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000d6e:	7ffb      	ldrb	r3, [r7, #31]
 8000d70:	2600      	movs	r6, #0
 8000d72:	469c      	mov	ip, r3
 8000d74:	4660      	mov	r0, ip
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	2801      	cmp	r0, #1
 8000d7a:	d128      	bne.n	8000dce <HAL_DMA_Start_IT+0x76>
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000d7c:	3001      	adds	r0, #1
 8000d7e:	77f8      	strb	r0, [r7, #31]
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d80:	6820      	ldr	r0, [r4, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d82:	63a6      	str	r6, [r4, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d84:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d86:	6c26      	ldr	r6, [r4, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d88:	439d      	bics	r5, r3
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d8a:	40b3      	lsls	r3, r6
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d8c:	6005      	str	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d8e:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8000d90:	606b      	str	r3, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 8000d92:	9b01      	ldr	r3, [sp, #4]
 8000d94:	6043      	str	r3, [r0, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000d96:	6863      	ldr	r3, [r4, #4]
 8000d98:	2b10      	cmp	r3, #16
 8000d9a:	d10e      	bne.n	8000dba <HAL_DMA_Start_IT+0x62>
    hdma->Instance->CPAR = DstAddress;
 8000d9c:	6082      	str	r2, [r0, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000d9e:	60c1      	str	r1, [r0, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8000da0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000da2:	6802      	ldr	r2, [r0, #0]
    if(NULL != hdma->XferHalfCpltCallback )
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d00b      	beq.n	8000dc0 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000da8:	230e      	movs	r3, #14
 8000daa:	4313      	orrs	r3, r2
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000dac:	6003      	str	r3, [r0, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000dae:	2301      	movs	r3, #1
 8000db0:	6802      	ldr	r2, [r0, #0]
 8000db2:	4313      	orrs	r3, r2
 8000db4:	6003      	str	r3, [r0, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000db6:	2000      	movs	r0, #0
} 
 8000db8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 8000dba:	6081      	str	r1, [r0, #8]
    hdma->Instance->CMAR = DstAddress;
 8000dbc:	60c2      	str	r2, [r0, #12]
 8000dbe:	e7ef      	b.n	8000da0 <HAL_DMA_Start_IT+0x48>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000dc0:	230a      	movs	r3, #10
 8000dc2:	4313      	orrs	r3, r2
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000dc4:	2204      	movs	r2, #4
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000dc6:	6003      	str	r3, [r0, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000dc8:	6803      	ldr	r3, [r0, #0]
 8000dca:	4393      	bics	r3, r2
 8000dcc:	e7ee      	b.n	8000dac <HAL_DMA_Start_IT+0x54>
    status = HAL_BUSY;
 8000dce:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma); 
 8000dd0:	77ee      	strb	r6, [r5, #31]
    status = HAL_BUSY;
 8000dd2:	e7f1      	b.n	8000db8 <HAL_DMA_Start_IT+0x60>

08000dd4 <HAL_DMA_IRQHandler>:
{
 8000dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000dd6:	2704      	movs	r7, #4
 8000dd8:	003e      	movs	r6, r7
 8000dda:	6c01      	ldr	r1, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000ddc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000dde:	408e      	lsls	r6, r1
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000de0:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000de2:	6803      	ldr	r3, [r0, #0]
 8000de4:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000de6:	4235      	tst	r5, r6
 8000de8:	d00d      	beq.n	8000e06 <HAL_DMA_IRQHandler+0x32>
 8000dea:	423c      	tst	r4, r7
 8000dec:	d00b      	beq.n	8000e06 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000dee:	6819      	ldr	r1, [r3, #0]
 8000df0:	0689      	lsls	r1, r1, #26
 8000df2:	d402      	bmi.n	8000dfa <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000df4:	6819      	ldr	r1, [r3, #0]
 8000df6:	43b9      	bics	r1, r7
 8000df8:	6019      	str	r1, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000dfa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000dfc:	6056      	str	r6, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d019      	beq.n	8000e36 <HAL_DMA_IRQHandler+0x62>
    	hdma->XferErrorCallback(hdma);
 8000e02:	4798      	blx	r3
}  
 8000e04:	e017      	b.n	8000e36 <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000e06:	2702      	movs	r7, #2
 8000e08:	003e      	movs	r6, r7
 8000e0a:	408e      	lsls	r6, r1
 8000e0c:	4235      	tst	r5, r6
 8000e0e:	d013      	beq.n	8000e38 <HAL_DMA_IRQHandler+0x64>
 8000e10:	423c      	tst	r4, r7
 8000e12:	d011      	beq.n	8000e38 <HAL_DMA_IRQHandler+0x64>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e14:	6819      	ldr	r1, [r3, #0]
 8000e16:	0689      	lsls	r1, r1, #26
 8000e18:	d406      	bmi.n	8000e28 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000e1a:	240a      	movs	r4, #10
 8000e1c:	6819      	ldr	r1, [r3, #0]
 8000e1e:	43a1      	bics	r1, r4
 8000e20:	6019      	str	r1, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8000e22:	2101      	movs	r1, #1
 8000e24:	19c3      	adds	r3, r0, r7
 8000e26:	77d9      	strb	r1, [r3, #31]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000e28:	6056      	str	r6, [r2, #4]
  	__HAL_UNLOCK(hdma);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	1c43      	adds	r3, r0, #1
 8000e2e:	77da      	strb	r2, [r3, #31]
  	if(hdma->XferCpltCallback != NULL)
 8000e30:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if(hdma->XferErrorCallback != NULL)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d1e5      	bne.n	8000e02 <HAL_DMA_IRQHandler+0x2e>
}  
 8000e36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000e38:	2608      	movs	r6, #8
 8000e3a:	0037      	movs	r7, r6
 8000e3c:	408f      	lsls	r7, r1
 8000e3e:	423d      	tst	r5, r7
 8000e40:	d0f9      	beq.n	8000e36 <HAL_DMA_IRQHandler+0x62>
 8000e42:	4234      	tst	r4, r6
 8000e44:	d0f7      	beq.n	8000e36 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e46:	250e      	movs	r5, #14
 8000e48:	681c      	ldr	r4, [r3, #0]
 8000e4a:	43ac      	bics	r4, r5
 8000e4c:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	001c      	movs	r4, r3
 8000e52:	408c      	lsls	r4, r1
 8000e54:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;    
 8000e56:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000e58:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8000e5a:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma); 
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	18c3      	adds	r3, r0, r3
 8000e60:	77da      	strb	r2, [r3, #31]
    if(hdma->XferErrorCallback != NULL)
 8000e62:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000e64:	e7e5      	b.n	8000e32 <HAL_DMA_IRQHandler+0x5e>
	...

08000e68 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8000e68:	2300      	movs	r3, #0
{
 8000e6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e6c:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e6e:	680a      	ldr	r2, [r1, #0]
 8000e70:	0014      	movs	r4, r2
 8000e72:	40dc      	lsrs	r4, r3
 8000e74:	d101      	bne.n	8000e7a <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 8000e76:	b007      	add	sp, #28
 8000e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e7a:	2501      	movs	r5, #1
 8000e7c:	0014      	movs	r4, r2
 8000e7e:	409d      	lsls	r5, r3
 8000e80:	402c      	ands	r4, r5
 8000e82:	9401      	str	r4, [sp, #4]
    if (iocurrent != 0x00u)
 8000e84:	422a      	tst	r2, r5
 8000e86:	d100      	bne.n	8000e8a <HAL_GPIO_Init+0x22>
 8000e88:	e091      	b.n	8000fae <HAL_GPIO_Init+0x146>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e8a:	684a      	ldr	r2, [r1, #4]
 8000e8c:	005e      	lsls	r6, r3, #1
 8000e8e:	4694      	mov	ip, r2
 8000e90:	2203      	movs	r2, #3
 8000e92:	4664      	mov	r4, ip
 8000e94:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e96:	2403      	movs	r4, #3
 8000e98:	40b4      	lsls	r4, r6
 8000e9a:	43e4      	mvns	r4, r4
 8000e9c:	9402      	str	r4, [sp, #8]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e9e:	1e54      	subs	r4, r2, #1
 8000ea0:	2c01      	cmp	r4, #1
 8000ea2:	d82a      	bhi.n	8000efa <HAL_GPIO_Init+0x92>
        temp = GPIOx->OSPEEDR;
 8000ea4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000ea6:	9c02      	ldr	r4, [sp, #8]
 8000ea8:	4027      	ands	r7, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000eaa:	68cc      	ldr	r4, [r1, #12]
 8000eac:	40b4      	lsls	r4, r6
 8000eae:	433c      	orrs	r4, r7
        GPIOx->OSPEEDR = temp;
 8000eb0:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8000eb2:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eb4:	2701      	movs	r7, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000eb6:	43ac      	bics	r4, r5
 8000eb8:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eba:	4664      	mov	r4, ip
 8000ebc:	0924      	lsrs	r4, r4, #4
 8000ebe:	403c      	ands	r4, r7
 8000ec0:	409c      	lsls	r4, r3
 8000ec2:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8000ec4:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8000ec6:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ec8:	9c02      	ldr	r4, [sp, #8]
 8000eca:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ecc:	688c      	ldr	r4, [r1, #8]
 8000ece:	40b4      	lsls	r4, r6
 8000ed0:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8000ed2:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ed4:	2a02      	cmp	r2, #2
 8000ed6:	d112      	bne.n	8000efe <HAL_GPIO_Init+0x96>
        temp = GPIOx->AFR[position >> 3u];
 8000ed8:	08dc      	lsrs	r4, r3, #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000eda:	2507      	movs	r5, #7
 8000edc:	00a4      	lsls	r4, r4, #2
 8000ede:	1904      	adds	r4, r0, r4
        temp = GPIOx->AFR[position >> 3u];
 8000ee0:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ee2:	9403      	str	r4, [sp, #12]
 8000ee4:	240f      	movs	r4, #15
 8000ee6:	401d      	ands	r5, r3
 8000ee8:	00ad      	lsls	r5, r5, #2
 8000eea:	40ac      	lsls	r4, r5
 8000eec:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000eee:	690c      	ldr	r4, [r1, #16]
 8000ef0:	40ac      	lsls	r4, r5
 8000ef2:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3u] = temp;
 8000ef4:	9c03      	ldr	r4, [sp, #12]
 8000ef6:	6227      	str	r7, [r4, #32]
 8000ef8:	e001      	b.n	8000efe <HAL_GPIO_Init+0x96>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000efa:	2a03      	cmp	r2, #3
 8000efc:	d1e3      	bne.n	8000ec6 <HAL_GPIO_Init+0x5e>
      temp = GPIOx->MODER;
 8000efe:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f00:	9d02      	ldr	r5, [sp, #8]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f02:	40b2      	lsls	r2, r6
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f04:	4025      	ands	r5, r4
 8000f06:	002c      	movs	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f08:	4314      	orrs	r4, r2
      GPIOx->MODER = temp;
 8000f0a:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f0c:	24c0      	movs	r4, #192	; 0xc0
 8000f0e:	4662      	mov	r2, ip
 8000f10:	02a4      	lsls	r4, r4, #10
 8000f12:	4222      	tst	r2, r4
 8000f14:	d04b      	beq.n	8000fae <HAL_GPIO_Init+0x146>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f16:	2501      	movs	r5, #1
 8000f18:	4a26      	ldr	r2, [pc, #152]	; (8000fb4 <HAL_GPIO_Init+0x14c>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f1a:	2790      	movs	r7, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f1c:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f1e:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f20:	432c      	orrs	r4, r5
 8000f22:	6194      	str	r4, [r2, #24]
 8000f24:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000f26:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f28:	402a      	ands	r2, r5
 8000f2a:	9205      	str	r2, [sp, #20]
 8000f2c:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000f2e:	4a22      	ldr	r2, [pc, #136]	; (8000fb8 <HAL_GPIO_Init+0x150>)
 8000f30:	00a4      	lsls	r4, r4, #2
 8000f32:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f34:	220f      	movs	r2, #15
 8000f36:	3502      	adds	r5, #2
 8000f38:	401d      	ands	r5, r3
 8000f3a:	00ad      	lsls	r5, r5, #2
 8000f3c:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8000f3e:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f40:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f42:	2200      	movs	r2, #0
 8000f44:	42b8      	cmp	r0, r7
 8000f46:	d008      	beq.n	8000f5a <HAL_GPIO_Init+0xf2>
 8000f48:	4f1c      	ldr	r7, [pc, #112]	; (8000fbc <HAL_GPIO_Init+0x154>)
 8000f4a:	3201      	adds	r2, #1
 8000f4c:	42b8      	cmp	r0, r7
 8000f4e:	d004      	beq.n	8000f5a <HAL_GPIO_Init+0xf2>
 8000f50:	4f1b      	ldr	r7, [pc, #108]	; (8000fc0 <HAL_GPIO_Init+0x158>)
 8000f52:	3201      	adds	r2, #1
 8000f54:	42b8      	cmp	r0, r7
 8000f56:	d000      	beq.n	8000f5a <HAL_GPIO_Init+0xf2>
 8000f58:	3203      	adds	r2, #3
 8000f5a:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f5c:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f5e:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f60:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8000f62:	4a18      	ldr	r2, [pc, #96]	; (8000fc4 <HAL_GPIO_Init+0x15c>)
        temp &= ~(iocurrent);
 8000f64:	9c01      	ldr	r4, [sp, #4]
        temp = EXTI->IMR;
 8000f66:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 8000f68:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(iocurrent);
 8000f6a:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8000f6c:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f6e:	03ff      	lsls	r7, r7, #15
 8000f70:	d401      	bmi.n	8000f76 <HAL_GPIO_Init+0x10e>
        temp &= ~(iocurrent);
 8000f72:	0035      	movs	r5, r6
 8000f74:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f76:	4667      	mov	r7, ip
        EXTI->IMR = temp;
 8000f78:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000f7a:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8000f7c:	9d01      	ldr	r5, [sp, #4]
 8000f7e:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f80:	03bf      	lsls	r7, r7, #14
 8000f82:	d401      	bmi.n	8000f88 <HAL_GPIO_Init+0x120>
        temp &= ~(iocurrent);
 8000f84:	0035      	movs	r5, r6
 8000f86:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f88:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8000f8a:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000f8c:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8000f8e:	9d01      	ldr	r5, [sp, #4]
 8000f90:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f92:	02ff      	lsls	r7, r7, #11
 8000f94:	d401      	bmi.n	8000f9a <HAL_GPIO_Init+0x132>
        temp &= ~(iocurrent);
 8000f96:	0035      	movs	r5, r6
 8000f98:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f9a:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8000f9c:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000f9e:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8000fa0:	9e01      	ldr	r6, [sp, #4]
 8000fa2:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fa4:	02bf      	lsls	r7, r7, #10
 8000fa6:	d401      	bmi.n	8000fac <HAL_GPIO_Init+0x144>
        temp &= ~(iocurrent);
 8000fa8:	4025      	ands	r5, r4
 8000faa:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8000fac:	60d6      	str	r6, [r2, #12]
    position++;
 8000fae:	3301      	adds	r3, #1
 8000fb0:	e75d      	b.n	8000e6e <HAL_GPIO_Init+0x6>
 8000fb2:	46c0      	nop			; (mov r8, r8)
 8000fb4:	40021000 	.word	0x40021000
 8000fb8:	40010000 	.word	0x40010000
 8000fbc:	48000400 	.word	0x48000400
 8000fc0:	48000800 	.word	0x48000800
 8000fc4:	40010400 	.word	0x40010400

08000fc8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fc8:	2a00      	cmp	r2, #0
 8000fca:	d001      	beq.n	8000fd0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fcc:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000fce:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000fd0:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000fd2:	e7fc      	b.n	8000fce <HAL_GPIO_WritePin+0x6>

08000fd4 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000fd4:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000fd6:	0013      	movs	r3, r2
 8000fd8:	400b      	ands	r3, r1
 8000fda:	041b      	lsls	r3, r3, #16
 8000fdc:	4391      	bics	r1, r2
 8000fde:	4319      	orrs	r1, r3
 8000fe0:	6181      	str	r1, [r0, #24]
}
 8000fe2:	4770      	bx	lr

08000fe4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8000fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fe6:	0004      	movs	r4, r0
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
  {
    return HAL_ERROR;
 8000fe8:	2001      	movs	r0, #1
  if (hi2s == NULL)
 8000fea:	2c00      	cmp	r4, #0
 8000fec:	d045      	beq.n	800107a <HAL_I2S_Init+0x96>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8000fee:	0026      	movs	r6, r4
 8000ff0:	3635      	adds	r6, #53	; 0x35
 8000ff2:	7833      	ldrb	r3, [r6, #0]
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d105      	bne.n	8001006 <HAL_I2S_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8000ffa:	0023      	movs	r3, r4
 8000ffc:	3334      	adds	r3, #52	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8000ffe:	0020      	movs	r0, r4
    hi2s->Lock = HAL_UNLOCKED;
 8001000:	701a      	strb	r2, [r3, #0]
    HAL_I2S_MspInit(hi2s);
 8001002:	f7ff fc71 	bl	80008e8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001006:	2102      	movs	r1, #2
 8001008:	7031      	strb	r1, [r6, #0]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800100a:	6823      	ldr	r3, [r4, #0]
 800100c:	482c      	ldr	r0, [pc, #176]	; (80010c0 <HAL_I2S_Init+0xdc>)
 800100e:	69da      	ldr	r2, [r3, #28]
 8001010:	4002      	ands	r2, r0
 8001012:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001014:	6219      	str	r1, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001016:	6963      	ldr	r3, [r4, #20]
 8001018:	428b      	cmp	r3, r1
 800101a:	d036      	beq.n	800108a <HAL_I2S_Init+0xa6>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800101c:	68e3      	ldr	r3, [r4, #12]
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800101e:	2510      	movs	r5, #16
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001020:	2b00      	cmp	r3, #0
 8001022:	d000      	beq.n	8001026 <HAL_I2S_Init+0x42>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001024:	196d      	adds	r5, r5, r5
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001026:	68a3      	ldr	r3, [r4, #8]
 8001028:	2b20      	cmp	r3, #32
 800102a:	d800      	bhi.n	800102e <HAL_I2S_Init+0x4a>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800102c:	006d      	lsls	r5, r5, #1
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCC_GetSysClockFreq();
 800102e:	f000 fbb9 	bl	80017a4 <HAL_RCC_GetSysClockFreq>

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001032:	2380      	movs	r3, #128	; 0x80
 8001034:	6922      	ldr	r2, [r4, #16]
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	429a      	cmp	r2, r3
 800103a:	d11f      	bne.n	800107c <HAL_I2S_Init+0x98>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800103c:	68e3      	ldr	r3, [r4, #12]
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800103e:	6967      	ldr	r7, [r4, #20]
 8001040:	00a9      	lsls	r1, r5, #2
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001042:	2b00      	cmp	r3, #0
 8001044:	d100      	bne.n	8001048 <HAL_I2S_Init+0x64>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001046:	00e9      	lsls	r1, r5, #3
 8001048:	f7ff f884 	bl	8000154 <__udivsi3>
 800104c:	230a      	movs	r3, #10
 800104e:	0039      	movs	r1, r7
 8001050:	4358      	muls	r0, r3
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001052:	f7ff f87f 	bl	8000154 <__udivsi3>
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001056:	210a      	movs	r1, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001058:	3005      	adds	r0, #5
    tmp = tmp / 10U;
 800105a:	f7ff f87b 	bl	8000154 <__udivsi3>

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800105e:	2201      	movs	r2, #1
 8001060:	0001      	movs	r1, r0

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001062:	4390      	bics	r0, r2
 8001064:	0843      	lsrs	r3, r0, #1
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001066:	4011      	ands	r1, r2
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001068:	1e98      	subs	r0, r3, #2
    i2sodd = (uint32_t)(i2sodd << 8U);
 800106a:	0209      	lsls	r1, r1, #8
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800106c:	28fd      	cmp	r0, #253	; 0xfd
 800106e:	d90d      	bls.n	800108c <HAL_I2S_Init+0xa8>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001070:	2310      	movs	r3, #16
    return  HAL_ERROR;
 8001072:	0010      	movs	r0, r2
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001074:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001076:	430b      	orrs	r3, r1
 8001078:	63a3      	str	r3, [r4, #56]	; 0x38

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->State     = HAL_I2S_STATE_READY;

  return HAL_OK;
}
 800107a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800107c:	0029      	movs	r1, r5
 800107e:	f7ff f869 	bl	8000154 <__udivsi3>
 8001082:	230a      	movs	r3, #10
 8001084:	6961      	ldr	r1, [r4, #20]
 8001086:	4358      	muls	r0, r3
 8001088:	e7e3      	b.n	8001052 <HAL_I2S_Init+0x6e>
    i2sodd = 0U;
 800108a:	2100      	movs	r1, #0
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800108c:	430b      	orrs	r3, r1
 800108e:	6921      	ldr	r1, [r4, #16]
 8001090:	6822      	ldr	r2, [r4, #0]
 8001092:	430b      	orrs	r3, r1
 8001094:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001096:	68a0      	ldr	r0, [r4, #8]
 8001098:	6863      	ldr	r3, [r4, #4]
 800109a:	69d1      	ldr	r1, [r2, #28]
 800109c:	4303      	orrs	r3, r0
 800109e:	4808      	ldr	r0, [pc, #32]	; (80010c0 <HAL_I2S_Init+0xdc>)
 80010a0:	4001      	ands	r1, r0
 80010a2:	430b      	orrs	r3, r1
 80010a4:	68e1      	ldr	r1, [r4, #12]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80010a6:	2000      	movs	r0, #0
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80010a8:	430b      	orrs	r3, r1
 80010aa:	69a1      	ldr	r1, [r4, #24]
 80010ac:	430b      	orrs	r3, r1
 80010ae:	2180      	movs	r1, #128	; 0x80
 80010b0:	0109      	lsls	r1, r1, #4
 80010b2:	430b      	orrs	r3, r1
 80010b4:	61d3      	str	r3, [r2, #28]
  hi2s->State     = HAL_I2S_STATE_READY;
 80010b6:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80010b8:	63a0      	str	r0, [r4, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80010ba:	7033      	strb	r3, [r6, #0]
  return HAL_OK;
 80010bc:	e7dd      	b.n	800107a <HAL_I2S_Init+0x96>
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	fffff040 	.word	0xfffff040

080010c4 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80010c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010c6:	b085      	sub	sp, #20
 80010c8:	0004      	movs	r4, r0
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
  {
    return  HAL_ERROR;
 80010ca:	2501      	movs	r5, #1
{
 80010cc:	9101      	str	r1, [sp, #4]
  if ((pData == NULL) || (Size == 0U))
 80010ce:	2900      	cmp	r1, #0
 80010d0:	d012      	beq.n	80010f8 <HAL_I2S_Receive_DMA+0x34>
 80010d2:	2a00      	cmp	r2, #0
 80010d4:	d010      	beq.n	80010f8 <HAL_I2S_Receive_DMA+0x34>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80010d6:	0006      	movs	r6, r0
 80010d8:	3634      	adds	r6, #52	; 0x34
 80010da:	7833      	ldrb	r3, [r6, #0]
 80010dc:	196d      	adds	r5, r5, r5
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d00a      	beq.n	80010f8 <HAL_I2S_Receive_DMA+0x34>
 80010e2:	2301      	movs	r3, #1

  if (hi2s->State != HAL_I2S_STATE_READY)
 80010e4:	0007      	movs	r7, r0
  __HAL_LOCK(hi2s);
 80010e6:	7033      	strb	r3, [r6, #0]
  if (hi2s->State != HAL_I2S_STATE_READY)
 80010e8:	3735      	adds	r7, #53	; 0x35
 80010ea:	7838      	ldrb	r0, [r7, #0]
 80010ec:	2300      	movs	r3, #0
 80010ee:	b2c5      	uxtb	r5, r0
 80010f0:	2801      	cmp	r0, #1
 80010f2:	d004      	beq.n	80010fe <HAL_I2S_Receive_DMA+0x3a>
  {
    __HAL_UNLOCK(hi2s);
    return HAL_BUSY;
 80010f4:	2502      	movs	r5, #2
    __HAL_UNLOCK(hi2s);
 80010f6:	7033      	strb	r3, [r6, #0]
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
  }

  __HAL_UNLOCK(hi2s);
  return HAL_OK;
}
 80010f8:	0028      	movs	r0, r5
 80010fa:	b005      	add	sp, #20
 80010fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 80010fe:	2004      	movs	r0, #4
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8001100:	2107      	movs	r1, #7
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8001102:	7038      	strb	r0, [r7, #0]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001104:	63a3      	str	r3, [r4, #56]	; 0x38
  hi2s->pRxBuffPtr = pData;
 8001106:	9b01      	ldr	r3, [sp, #4]
 8001108:	6263      	str	r3, [r4, #36]	; 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800110a:	6823      	ldr	r3, [r4, #0]
 800110c:	69d8      	ldr	r0, [r3, #28]
 800110e:	4008      	ands	r0, r1
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8001110:	3803      	subs	r0, #3
 8001112:	3905      	subs	r1, #5
 8001114:	4388      	bics	r0, r1
 8001116:	d101      	bne.n	800111c <HAL_I2S_Receive_DMA+0x58>
    hi2s->RxXferSize = (Size << 1U);
 8001118:	0052      	lsls	r2, r2, #1
 800111a:	b292      	uxth	r2, r2
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800111c:	21c0      	movs	r1, #192	; 0xc0
    hi2s->RxXferSize = Size;
 800111e:	8522      	strh	r2, [r4, #40]	; 0x28
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8001120:	6b20      	ldr	r0, [r4, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8001122:	8562      	strh	r2, [r4, #42]	; 0x2a
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8001124:	4a1c      	ldr	r2, [pc, #112]	; (8001198 <HAL_I2S_Receive_DMA+0xd4>)
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8001126:	0089      	lsls	r1, r1, #2
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8001128:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 800112a:	4a1c      	ldr	r2, [pc, #112]	; (800119c <HAL_I2S_Receive_DMA+0xd8>)
 800112c:	6282      	str	r2, [r0, #40]	; 0x28
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 800112e:	4a1c      	ldr	r2, [pc, #112]	; (80011a0 <HAL_I2S_Receive_DMA+0xdc>)
 8001130:	6302      	str	r2, [r0, #48]	; 0x30
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8001132:	69da      	ldr	r2, [r3, #28]
 8001134:	400a      	ands	r2, r1
 8001136:	428a      	cmp	r2, r1
 8001138:	d106      	bne.n	8001148 <HAL_I2S_Receive_DMA+0x84>
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800113a:	2200      	movs	r2, #0
 800113c:	9203      	str	r2, [sp, #12]
 800113e:	68da      	ldr	r2, [r3, #12]
 8001140:	9203      	str	r2, [sp, #12]
 8001142:	689a      	ldr	r2, [r3, #8]
 8001144:	9203      	str	r2, [sp, #12]
 8001146:	9a03      	ldr	r2, [sp, #12]
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8001148:	330c      	adds	r3, #12
 800114a:	469c      	mov	ip, r3
                                 hi2s->RxXferSize))
 800114c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800114e:	4661      	mov	r1, ip
                                 hi2s->RxXferSize))
 8001150:	b292      	uxth	r2, r2
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8001152:	0013      	movs	r3, r2
 8001154:	9a01      	ldr	r2, [sp, #4]
 8001156:	f7ff fdff 	bl	8000d58 <HAL_DMA_Start_IT>
 800115a:	2800      	cmp	r0, #0
 800115c:	d008      	beq.n	8001170 <HAL_I2S_Receive_DMA+0xac>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800115e:	2308      	movs	r3, #8
 8001160:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001162:	4313      	orrs	r3, r2
 8001164:	63a3      	str	r3, [r4, #56]	; 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 8001166:	2301      	movs	r3, #1
 8001168:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(hi2s);
 800116a:	2300      	movs	r3, #0
 800116c:	7033      	strb	r3, [r6, #0]
    return HAL_ERROR;
 800116e:	e7c3      	b.n	80010f8 <HAL_I2S_Receive_DMA+0x34>
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8001170:	2280      	movs	r2, #128	; 0x80
 8001172:	6823      	ldr	r3, [r4, #0]
 8001174:	00d2      	lsls	r2, r2, #3
 8001176:	69d9      	ldr	r1, [r3, #28]
 8001178:	4211      	tst	r1, r2
 800117a:	d102      	bne.n	8001182 <HAL_I2S_Receive_DMA+0xbe>
    __HAL_I2S_ENABLE(hi2s);
 800117c:	69d9      	ldr	r1, [r3, #28]
 800117e:	430a      	orrs	r2, r1
 8001180:	61da      	str	r2, [r3, #28]
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8001182:	2201      	movs	r2, #1
 8001184:	6859      	ldr	r1, [r3, #4]
 8001186:	4211      	tst	r1, r2
 8001188:	d102      	bne.n	8001190 <HAL_I2S_Receive_DMA+0xcc>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800118a:	6859      	ldr	r1, [r3, #4]
 800118c:	430a      	orrs	r2, r1
 800118e:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hi2s);
 8001190:	2500      	movs	r5, #0
 8001192:	7035      	strb	r5, [r6, #0]
  return HAL_OK;
 8001194:	e7b0      	b.n	80010f8 <HAL_I2S_Receive_DMA+0x34>
 8001196:	46c0      	nop			; (mov r8, r8)
 8001198:	080011a7 	.word	0x080011a7
 800119c:	080011b3 	.word	0x080011b3
 80011a0:	080011d9 	.word	0x080011d9

080011a4 <HAL_I2S_RxHalfCpltCallback>:
 80011a4:	4770      	bx	lr

080011a6 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80011a6:	b510      	push	{r4, lr}

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80011a8:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80011aa:	f7ff fffb 	bl	80011a4 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80011ae:	bd10      	pop	{r4, pc}

080011b0 <HAL_I2S_RxCpltCallback>:
 80011b0:	4770      	bx	lr

080011b2 <I2S_DMARxCplt>:
{
 80011b2:	0003      	movs	r3, r0
  if (hdma->Init.Mode == DMA_NORMAL)
 80011b4:	6999      	ldr	r1, [r3, #24]
{
 80011b6:	b510      	push	{r4, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80011b8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if (hdma->Init.Mode == DMA_NORMAL)
 80011ba:	2900      	cmp	r1, #0
 80011bc:	d108      	bne.n	80011d0 <I2S_DMARxCplt+0x1e>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80011be:	2201      	movs	r2, #1
 80011c0:	6804      	ldr	r4, [r0, #0]
 80011c2:	6863      	ldr	r3, [r4, #4]
 80011c4:	4393      	bics	r3, r2
 80011c6:	6063      	str	r3, [r4, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 80011c8:	0003      	movs	r3, r0
 80011ca:	3335      	adds	r3, #53	; 0x35
    hi2s->RxXferCount = 0U;
 80011cc:	8541      	strh	r1, [r0, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80011ce:	701a      	strb	r2, [r3, #0]
  HAL_I2S_RxCpltCallback(hi2s);
 80011d0:	f7ff ffee 	bl	80011b0 <HAL_I2S_RxCpltCallback>
}
 80011d4:	bd10      	pop	{r4, pc}

080011d6 <HAL_I2S_ErrorCallback>:
 80011d6:	4770      	bx	lr

080011d8 <I2S_DMAError>:
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80011d8:	2103      	movs	r1, #3
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80011da:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 80011dc:	b510      	push	{r4, lr}
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80011de:	6802      	ldr	r2, [r0, #0]
 80011e0:	6853      	ldr	r3, [r2, #4]
 80011e2:	438b      	bics	r3, r1
 80011e4:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 80011e6:	2300      	movs	r3, #0
 80011e8:	8443      	strh	r3, [r0, #34]	; 0x22
  hi2s->RxXferCount = 0U;
 80011ea:	8543      	strh	r3, [r0, #42]	; 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 80011ec:	0003      	movs	r3, r0
 80011ee:	2201      	movs	r2, #1
 80011f0:	3335      	adds	r3, #53	; 0x35
 80011f2:	701a      	strb	r2, [r3, #0]

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80011f4:	2308      	movs	r3, #8
 80011f6:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80011f8:	4313      	orrs	r3, r2
 80011fa:	6383      	str	r3, [r0, #56]	; 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80011fc:	f7ff ffeb 	bl	80011d6 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001200:	bd10      	pop	{r4, pc}
	...

08001204 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001206:	0004      	movs	r4, r0
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
  {
    return HAL_ERROR;
 8001208:	2501      	movs	r5, #1
{
 800120a:	b087      	sub	sp, #28
  if (hpcd == NULL)
 800120c:	2800      	cmp	r0, #0
 800120e:	d032      	beq.n	8001276 <HAL_PCD_Init+0x72>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001210:	4d31      	ldr	r5, [pc, #196]	; (80012d8 <HAL_PCD_Init+0xd4>)
 8001212:	5d43      	ldrb	r3, [r0, r5]
 8001214:	b2da      	uxtb	r2, r3
 8001216:	2b00      	cmp	r3, #0
 8001218:	d104      	bne.n	8001224 <HAL_PCD_Init+0x20>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800121a:	23aa      	movs	r3, #170	; 0xaa
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	54c2      	strb	r2, [r0, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001220:	f7ff fbe2 	bl	80009e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001224:	2303      	movs	r3, #3
 8001226:	5563      	strb	r3, [r4, r5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001228:	6820      	ldr	r0, [r4, #0]
 800122a:	f000 fdf9 	bl	8001e20 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800122e:	2300      	movs	r3, #0
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001230:	2701      	movs	r7, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001232:	0019      	movs	r1, r3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001234:	6860      	ldr	r0, [r4, #4]
 8001236:	4283      	cmp	r3, r0
 8001238:	d320      	bcc.n	800127c <HAL_PCD_Init+0x78>
    hpcd->IN_ep[i].maxpacket = 0U;
    hpcd->IN_ep[i].xfer_buff = 0U;
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800123a:	2200      	movs	r2, #0
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800123c:	2628      	movs	r6, #40	; 0x28
 800123e:	0011      	movs	r1, r2
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001240:	4290      	cmp	r0, r2
 8001242:	d834      	bhi.n	80012ae <HAL_PCD_Init+0xaa>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001244:	0023      	movs	r3, r4
 8001246:	466a      	mov	r2, sp
 8001248:	3310      	adds	r3, #16
 800124a:	cb43      	ldmia	r3!, {r0, r1, r6}
 800124c:	c243      	stmia	r2!, {r0, r1, r6}
 800124e:	cb03      	ldmia	r3!, {r0, r1}
 8001250:	c203      	stmia	r2!, {r0, r1}
 8001252:	68a2      	ldr	r2, [r4, #8]
 8001254:	68e3      	ldr	r3, [r4, #12]
 8001256:	6861      	ldr	r1, [r4, #4]
 8001258:	6820      	ldr	r0, [r4, #0]
 800125a:	f000 fdeb 	bl	8001e34 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800125e:	2300      	movs	r3, #0
 8001260:	1d62      	adds	r2, r4, #5
 8001262:	77d3      	strb	r3, [r2, #31]
  hpcd->State = HAL_PCD_STATE_READY;
 8001264:	2201      	movs	r2, #1
 8001266:	5562      	strb	r2, [r4, r5]
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }

  return HAL_OK;
 8001268:	001d      	movs	r5, r3
  if (hpcd->Init.lpm_enable == 1U)
 800126a:	69e3      	ldr	r3, [r4, #28]
 800126c:	4293      	cmp	r3, r2
 800126e:	d102      	bne.n	8001276 <HAL_PCD_Init+0x72>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001270:	0020      	movs	r0, r4
 8001272:	f000 f833 	bl	80012dc <HAL_PCDEx_ActivateLPM>
}
 8001276:	0028      	movs	r0, r5
 8001278:	b007      	add	sp, #28
 800127a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->IN_ep[i].is_in = 1U;
 800127c:	2629      	movs	r6, #41	; 0x29
 800127e:	2228      	movs	r2, #40	; 0x28
 8001280:	46b4      	mov	ip, r6
 8001282:	435a      	muls	r2, r3
 8001284:	18a2      	adds	r2, r4, r2
 8001286:	4494      	add	ip, r2
 8001288:	4666      	mov	r6, ip
 800128a:	7037      	strb	r7, [r6, #0]
    hpcd->IN_ep[i].num = i;
 800128c:	2628      	movs	r6, #40	; 0x28
 800128e:	46b4      	mov	ip, r6
 8001290:	4494      	add	ip, r2
 8001292:	4666      	mov	r6, ip
 8001294:	7033      	strb	r3, [r6, #0]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001296:	262b      	movs	r6, #43	; 0x2b
 8001298:	46b4      	mov	ip, r6
 800129a:	4494      	add	ip, r2
 800129c:	4666      	mov	r6, ip
    hpcd->IN_ep[i].tx_fifo_num = i;
 800129e:	86d3      	strh	r3, [r2, #54]	; 0x36
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012a0:	3301      	adds	r3, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80012a2:	7031      	strb	r1, [r6, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012a4:	b2db      	uxtb	r3, r3
    hpcd->IN_ep[i].maxpacket = 0U;
 80012a6:	6391      	str	r1, [r2, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 80012a8:	63d1      	str	r1, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 80012aa:	6411      	str	r1, [r2, #64]	; 0x40
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012ac:	e7c3      	b.n	8001236 <HAL_PCD_Init+0x32>
    hpcd->OUT_ep[i].is_in = 0U;
 80012ae:	0033      	movs	r3, r6
 80012b0:	4353      	muls	r3, r2
 80012b2:	18e3      	adds	r3, r4, r3
 80012b4:	001f      	movs	r7, r3
 80012b6:	376a      	adds	r7, #106	; 0x6a
 80012b8:	37ff      	adds	r7, #255	; 0xff
 80012ba:	7039      	strb	r1, [r7, #0]
    hpcd->OUT_ep[i].num = i;
 80012bc:	3f01      	subs	r7, #1
 80012be:	703a      	strb	r2, [r7, #0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80012c0:	70f9      	strb	r1, [r7, #3]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80012c2:	3381      	adds	r3, #129	; 0x81
    hpcd->OUT_ep[i].maxpacket = 0U;
 80012c4:	3f6c      	subs	r7, #108	; 0x6c
 80012c6:	67f9      	str	r1, [r7, #124]	; 0x7c
    hpcd->OUT_ep[i].xfer_len = 0U;
 80012c8:	33ff      	adds	r3, #255	; 0xff
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80012ca:	3780      	adds	r7, #128	; 0x80
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012cc:	3201      	adds	r2, #1
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80012ce:	6039      	str	r1, [r7, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012d0:	b2d2      	uxtb	r2, r2
    hpcd->OUT_ep[i].xfer_len = 0U;
 80012d2:	6019      	str	r1, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012d4:	e7b4      	b.n	8001240 <HAL_PCD_Init+0x3c>
 80012d6:	46c0      	nop			; (mov r8, r8)
 80012d8:	000002a9 	.word	0x000002a9

080012dc <HAL_PCDEx_ActivateLPM>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
 80012dc:	6803      	ldr	r3, [r0, #0]
{
 80012de:	0002      	movs	r2, r0
  hpcd->lpm_active = 1U;
 80012e0:	20ba      	movs	r0, #186	; 0xba
 80012e2:	2101      	movs	r1, #1
{
 80012e4:	b510      	push	{r4, lr}
  hpcd->lpm_active = 1U;
 80012e6:	0080      	lsls	r0, r0, #2
  hpcd->LPM_State = LPM_L0;
 80012e8:	24b8      	movs	r4, #184	; 0xb8
  hpcd->lpm_active = 1U;
 80012ea:	5011      	str	r1, [r2, r0]
  hpcd->LPM_State = LPM_L0;
 80012ec:	2000      	movs	r0, #0
 80012ee:	00a4      	lsls	r4, r4, #2
 80012f0:	5510      	strb	r0, [r2, r4]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80012f2:	3354      	adds	r3, #84	; 0x54
 80012f4:	881a      	ldrh	r2, [r3, #0]
 80012f6:	4311      	orrs	r1, r2
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80012f8:	2202      	movs	r2, #2
  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80012fa:	8019      	strh	r1, [r3, #0]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80012fc:	8819      	ldrh	r1, [r3, #0]
 80012fe:	430a      	orrs	r2, r1
 8001300:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
}
 8001302:	bd10      	pop	{r4, pc}

08001304 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001306:	0004      	movs	r4, r0
 8001308:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800130a:	2800      	cmp	r0, #0
 800130c:	d04e      	beq.n	80013ac <HAL_RCC_OscConfig+0xa8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800130e:	6803      	ldr	r3, [r0, #0]
 8001310:	07db      	lsls	r3, r3, #31
 8001312:	d433      	bmi.n	800137c <HAL_RCC_OscConfig+0x78>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001314:	6823      	ldr	r3, [r4, #0]
 8001316:	079b      	lsls	r3, r3, #30
 8001318:	d500      	bpl.n	800131c <HAL_RCC_OscConfig+0x18>
 800131a:	e08a      	b.n	8001432 <HAL_RCC_OscConfig+0x12e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800131c:	6823      	ldr	r3, [r4, #0]
 800131e:	071b      	lsls	r3, r3, #28
 8001320:	d500      	bpl.n	8001324 <HAL_RCC_OscConfig+0x20>
 8001322:	e0ca      	b.n	80014ba <HAL_RCC_OscConfig+0x1b6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001324:	6823      	ldr	r3, [r4, #0]
 8001326:	075b      	lsls	r3, r3, #29
 8001328:	d500      	bpl.n	800132c <HAL_RCC_OscConfig+0x28>
 800132a:	e0ed      	b.n	8001508 <HAL_RCC_OscConfig+0x204>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800132c:	6823      	ldr	r3, [r4, #0]
 800132e:	06db      	lsls	r3, r3, #27
 8001330:	d51a      	bpl.n	8001368 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001332:	6962      	ldr	r2, [r4, #20]
 8001334:	2304      	movs	r3, #4
 8001336:	4dbc      	ldr	r5, [pc, #752]	; (8001628 <HAL_RCC_OscConfig+0x324>)
 8001338:	2a01      	cmp	r2, #1
 800133a:	d000      	beq.n	800133e <HAL_RCC_OscConfig+0x3a>
 800133c:	e158      	b.n	80015f0 <HAL_RCC_OscConfig+0x2ec>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800133e:	6b69      	ldr	r1, [r5, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001340:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8001342:	430b      	orrs	r3, r1
 8001344:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8001346:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001348:	431a      	orrs	r2, r3
 800134a:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 800134c:	f7ff fc7c 	bl	8000c48 <HAL_GetTick>
 8001350:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001352:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001354:	423b      	tst	r3, r7
 8001356:	d100      	bne.n	800135a <HAL_RCC_OscConfig+0x56>
 8001358:	e143      	b.n	80015e2 <HAL_RCC_OscConfig+0x2de>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800135a:	21f8      	movs	r1, #248	; 0xf8
 800135c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800135e:	69a3      	ldr	r3, [r4, #24]
 8001360:	438a      	bics	r2, r1
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	4313      	orrs	r3, r2
 8001366:	636b      	str	r3, [r5, #52]	; 0x34
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001368:	6823      	ldr	r3, [r4, #0]
 800136a:	069b      	lsls	r3, r3, #26
 800136c:	d500      	bpl.n	8001370 <HAL_RCC_OscConfig+0x6c>
 800136e:	e167      	b.n	8001640 <HAL_RCC_OscConfig+0x33c>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001370:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001372:	2b00      	cmp	r3, #0
 8001374:	d000      	beq.n	8001378 <HAL_RCC_OscConfig+0x74>
 8001376:	e1a4      	b.n	80016c2 <HAL_RCC_OscConfig+0x3be>
        }
      }
    }
  }

  return HAL_OK;
 8001378:	2000      	movs	r0, #0
 800137a:	e02f      	b.n	80013dc <HAL_RCC_OscConfig+0xd8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800137c:	210c      	movs	r1, #12
 800137e:	4daa      	ldr	r5, [pc, #680]	; (8001628 <HAL_RCC_OscConfig+0x324>)
 8001380:	686a      	ldr	r2, [r5, #4]
 8001382:	400a      	ands	r2, r1
 8001384:	2a04      	cmp	r2, #4
 8001386:	d00b      	beq.n	80013a0 <HAL_RCC_OscConfig+0x9c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001388:	686b      	ldr	r3, [r5, #4]
 800138a:	400b      	ands	r3, r1
 800138c:	2b08      	cmp	r3, #8
 800138e:	d10f      	bne.n	80013b0 <HAL_RCC_OscConfig+0xac>
 8001390:	22c0      	movs	r2, #192	; 0xc0
 8001392:	686b      	ldr	r3, [r5, #4]
 8001394:	0252      	lsls	r2, r2, #9
 8001396:	4013      	ands	r3, r2
 8001398:	2280      	movs	r2, #128	; 0x80
 800139a:	0252      	lsls	r2, r2, #9
 800139c:	4293      	cmp	r3, r2
 800139e:	d107      	bne.n	80013b0 <HAL_RCC_OscConfig+0xac>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a0:	682b      	ldr	r3, [r5, #0]
 80013a2:	039b      	lsls	r3, r3, #14
 80013a4:	d5b6      	bpl.n	8001314 <HAL_RCC_OscConfig+0x10>
 80013a6:	6863      	ldr	r3, [r4, #4]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1b3      	bne.n	8001314 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 80013ac:	2001      	movs	r0, #1
 80013ae:	e015      	b.n	80013dc <HAL_RCC_OscConfig+0xd8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013b0:	6863      	ldr	r3, [r4, #4]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d114      	bne.n	80013e0 <HAL_RCC_OscConfig+0xdc>
 80013b6:	2380      	movs	r3, #128	; 0x80
 80013b8:	682a      	ldr	r2, [r5, #0]
 80013ba:	025b      	lsls	r3, r3, #9
 80013bc:	4313      	orrs	r3, r2
 80013be:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80013c0:	f7ff fc42 	bl	8000c48 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c4:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80013c6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c8:	02bf      	lsls	r7, r7, #10
 80013ca:	682b      	ldr	r3, [r5, #0]
 80013cc:	423b      	tst	r3, r7
 80013ce:	d1a1      	bne.n	8001314 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013d0:	f7ff fc3a 	bl	8000c48 <HAL_GetTick>
 80013d4:	1b80      	subs	r0, r0, r6
 80013d6:	2864      	cmp	r0, #100	; 0x64
 80013d8:	d9f7      	bls.n	80013ca <HAL_RCC_OscConfig+0xc6>
            return HAL_TIMEOUT;
 80013da:	2003      	movs	r0, #3
}
 80013dc:	b005      	add	sp, #20
 80013de:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d116      	bne.n	8001412 <HAL_RCC_OscConfig+0x10e>
 80013e4:	682b      	ldr	r3, [r5, #0]
 80013e6:	4a91      	ldr	r2, [pc, #580]	; (800162c <HAL_RCC_OscConfig+0x328>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013e8:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ea:	4013      	ands	r3, r2
 80013ec:	602b      	str	r3, [r5, #0]
 80013ee:	682b      	ldr	r3, [r5, #0]
 80013f0:	4a8f      	ldr	r2, [pc, #572]	; (8001630 <HAL_RCC_OscConfig+0x32c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013f2:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013f4:	4013      	ands	r3, r2
 80013f6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80013f8:	f7ff fc26 	bl	8000c48 <HAL_GetTick>
 80013fc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013fe:	682b      	ldr	r3, [r5, #0]
 8001400:	423b      	tst	r3, r7
 8001402:	d100      	bne.n	8001406 <HAL_RCC_OscConfig+0x102>
 8001404:	e786      	b.n	8001314 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001406:	f7ff fc1f 	bl	8000c48 <HAL_GetTick>
 800140a:	1b80      	subs	r0, r0, r6
 800140c:	2864      	cmp	r0, #100	; 0x64
 800140e:	d9f6      	bls.n	80013fe <HAL_RCC_OscConfig+0xfa>
 8001410:	e7e3      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001412:	2b05      	cmp	r3, #5
 8001414:	d105      	bne.n	8001422 <HAL_RCC_OscConfig+0x11e>
 8001416:	2380      	movs	r3, #128	; 0x80
 8001418:	682a      	ldr	r2, [r5, #0]
 800141a:	02db      	lsls	r3, r3, #11
 800141c:	4313      	orrs	r3, r2
 800141e:	602b      	str	r3, [r5, #0]
 8001420:	e7c9      	b.n	80013b6 <HAL_RCC_OscConfig+0xb2>
 8001422:	682b      	ldr	r3, [r5, #0]
 8001424:	4a81      	ldr	r2, [pc, #516]	; (800162c <HAL_RCC_OscConfig+0x328>)
 8001426:	4013      	ands	r3, r2
 8001428:	602b      	str	r3, [r5, #0]
 800142a:	682b      	ldr	r3, [r5, #0]
 800142c:	4a80      	ldr	r2, [pc, #512]	; (8001630 <HAL_RCC_OscConfig+0x32c>)
 800142e:	4013      	ands	r3, r2
 8001430:	e7c5      	b.n	80013be <HAL_RCC_OscConfig+0xba>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001432:	220c      	movs	r2, #12
 8001434:	4d7c      	ldr	r5, [pc, #496]	; (8001628 <HAL_RCC_OscConfig+0x324>)
 8001436:	686b      	ldr	r3, [r5, #4]
 8001438:	4213      	tst	r3, r2
 800143a:	d00b      	beq.n	8001454 <HAL_RCC_OscConfig+0x150>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800143c:	686b      	ldr	r3, [r5, #4]
 800143e:	4013      	ands	r3, r2
 8001440:	2b08      	cmp	r3, #8
 8001442:	d115      	bne.n	8001470 <HAL_RCC_OscConfig+0x16c>
 8001444:	22c0      	movs	r2, #192	; 0xc0
 8001446:	686b      	ldr	r3, [r5, #4]
 8001448:	0252      	lsls	r2, r2, #9
 800144a:	4013      	ands	r3, r2
 800144c:	2280      	movs	r2, #128	; 0x80
 800144e:	0212      	lsls	r2, r2, #8
 8001450:	4293      	cmp	r3, r2
 8001452:	d10d      	bne.n	8001470 <HAL_RCC_OscConfig+0x16c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001454:	682b      	ldr	r3, [r5, #0]
 8001456:	079b      	lsls	r3, r3, #30
 8001458:	d502      	bpl.n	8001460 <HAL_RCC_OscConfig+0x15c>
 800145a:	68e3      	ldr	r3, [r4, #12]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d1a5      	bne.n	80013ac <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001460:	21f8      	movs	r1, #248	; 0xf8
 8001462:	682a      	ldr	r2, [r5, #0]
 8001464:	6923      	ldr	r3, [r4, #16]
 8001466:	438a      	bics	r2, r1
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	4313      	orrs	r3, r2
 800146c:	602b      	str	r3, [r5, #0]
 800146e:	e755      	b.n	800131c <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001470:	68e2      	ldr	r2, [r4, #12]
 8001472:	2301      	movs	r3, #1
 8001474:	2a00      	cmp	r2, #0
 8001476:	d00f      	beq.n	8001498 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8001478:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800147a:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 800147c:	4313      	orrs	r3, r2
 800147e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001480:	f7ff fbe2 	bl	8000c48 <HAL_GetTick>
 8001484:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001486:	682b      	ldr	r3, [r5, #0]
 8001488:	423b      	tst	r3, r7
 800148a:	d1e9      	bne.n	8001460 <HAL_RCC_OscConfig+0x15c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800148c:	f7ff fbdc 	bl	8000c48 <HAL_GetTick>
 8001490:	1b80      	subs	r0, r0, r6
 8001492:	2802      	cmp	r0, #2
 8001494:	d9f7      	bls.n	8001486 <HAL_RCC_OscConfig+0x182>
 8001496:	e7a0      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
        __HAL_RCC_HSI_DISABLE();
 8001498:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800149a:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 800149c:	439a      	bics	r2, r3
 800149e:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 80014a0:	f7ff fbd2 	bl	8000c48 <HAL_GetTick>
 80014a4:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014a6:	682b      	ldr	r3, [r5, #0]
 80014a8:	423b      	tst	r3, r7
 80014aa:	d100      	bne.n	80014ae <HAL_RCC_OscConfig+0x1aa>
 80014ac:	e736      	b.n	800131c <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014ae:	f7ff fbcb 	bl	8000c48 <HAL_GetTick>
 80014b2:	1b80      	subs	r0, r0, r6
 80014b4:	2802      	cmp	r0, #2
 80014b6:	d9f6      	bls.n	80014a6 <HAL_RCC_OscConfig+0x1a2>
 80014b8:	e78f      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014ba:	69e2      	ldr	r2, [r4, #28]
 80014bc:	2301      	movs	r3, #1
 80014be:	4d5a      	ldr	r5, [pc, #360]	; (8001628 <HAL_RCC_OscConfig+0x324>)
 80014c0:	2a00      	cmp	r2, #0
 80014c2:	d010      	beq.n	80014e6 <HAL_RCC_OscConfig+0x1e2>
      __HAL_RCC_LSI_ENABLE();
 80014c4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014c6:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 80014c8:	4313      	orrs	r3, r2
 80014ca:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80014cc:	f7ff fbbc 	bl	8000c48 <HAL_GetTick>
 80014d0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80014d4:	423b      	tst	r3, r7
 80014d6:	d000      	beq.n	80014da <HAL_RCC_OscConfig+0x1d6>
 80014d8:	e724      	b.n	8001324 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014da:	f7ff fbb5 	bl	8000c48 <HAL_GetTick>
 80014de:	1b80      	subs	r0, r0, r6
 80014e0:	2802      	cmp	r0, #2
 80014e2:	d9f6      	bls.n	80014d2 <HAL_RCC_OscConfig+0x1ce>
 80014e4:	e779      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
      __HAL_RCC_LSI_DISABLE();
 80014e6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014e8:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 80014ea:	439a      	bics	r2, r3
 80014ec:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80014ee:	f7ff fbab 	bl	8000c48 <HAL_GetTick>
 80014f2:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014f4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80014f6:	423b      	tst	r3, r7
 80014f8:	d100      	bne.n	80014fc <HAL_RCC_OscConfig+0x1f8>
 80014fa:	e713      	b.n	8001324 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014fc:	f7ff fba4 	bl	8000c48 <HAL_GetTick>
 8001500:	1b80      	subs	r0, r0, r6
 8001502:	2802      	cmp	r0, #2
 8001504:	d9f6      	bls.n	80014f4 <HAL_RCC_OscConfig+0x1f0>
 8001506:	e768      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001508:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800150a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800150c:	4d46      	ldr	r5, [pc, #280]	; (8001628 <HAL_RCC_OscConfig+0x324>)
 800150e:	0552      	lsls	r2, r2, #21
 8001510:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 8001512:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001514:	4213      	tst	r3, r2
 8001516:	d108      	bne.n	800152a <HAL_RCC_OscConfig+0x226>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001518:	69eb      	ldr	r3, [r5, #28]
 800151a:	4313      	orrs	r3, r2
 800151c:	61eb      	str	r3, [r5, #28]
 800151e:	69eb      	ldr	r3, [r5, #28]
 8001520:	4013      	ands	r3, r2
 8001522:	9303      	str	r3, [sp, #12]
 8001524:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8001526:	2301      	movs	r3, #1
 8001528:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800152a:	2780      	movs	r7, #128	; 0x80
 800152c:	4e41      	ldr	r6, [pc, #260]	; (8001634 <HAL_RCC_OscConfig+0x330>)
 800152e:	007f      	lsls	r7, r7, #1
 8001530:	6833      	ldr	r3, [r6, #0]
 8001532:	423b      	tst	r3, r7
 8001534:	d006      	beq.n	8001544 <HAL_RCC_OscConfig+0x240>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001536:	68a3      	ldr	r3, [r4, #8]
 8001538:	2b01      	cmp	r3, #1
 800153a:	d113      	bne.n	8001564 <HAL_RCC_OscConfig+0x260>
 800153c:	6a2a      	ldr	r2, [r5, #32]
 800153e:	4313      	orrs	r3, r2
 8001540:	622b      	str	r3, [r5, #32]
 8001542:	e030      	b.n	80015a6 <HAL_RCC_OscConfig+0x2a2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001544:	6833      	ldr	r3, [r6, #0]
 8001546:	433b      	orrs	r3, r7
 8001548:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800154a:	f7ff fb7d 	bl	8000c48 <HAL_GetTick>
 800154e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001550:	6833      	ldr	r3, [r6, #0]
 8001552:	423b      	tst	r3, r7
 8001554:	d1ef      	bne.n	8001536 <HAL_RCC_OscConfig+0x232>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001556:	f7ff fb77 	bl	8000c48 <HAL_GetTick>
 800155a:	9b01      	ldr	r3, [sp, #4]
 800155c:	1ac0      	subs	r0, r0, r3
 800155e:	2864      	cmp	r0, #100	; 0x64
 8001560:	d9f6      	bls.n	8001550 <HAL_RCC_OscConfig+0x24c>
 8001562:	e73a      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001564:	2201      	movs	r2, #1
 8001566:	2b00      	cmp	r3, #0
 8001568:	d114      	bne.n	8001594 <HAL_RCC_OscConfig+0x290>
 800156a:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800156c:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800156e:	4393      	bics	r3, r2
 8001570:	622b      	str	r3, [r5, #32]
 8001572:	6a2b      	ldr	r3, [r5, #32]
 8001574:	3203      	adds	r2, #3
 8001576:	4393      	bics	r3, r2
 8001578:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800157a:	f7ff fb65 	bl	8000c48 <HAL_GetTick>
 800157e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001580:	6a2b      	ldr	r3, [r5, #32]
 8001582:	423b      	tst	r3, r7
 8001584:	d016      	beq.n	80015b4 <HAL_RCC_OscConfig+0x2b0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001586:	f7ff fb5f 	bl	8000c48 <HAL_GetTick>
 800158a:	4b2b      	ldr	r3, [pc, #172]	; (8001638 <HAL_RCC_OscConfig+0x334>)
 800158c:	1b80      	subs	r0, r0, r6
 800158e:	4298      	cmp	r0, r3
 8001590:	d9f6      	bls.n	8001580 <HAL_RCC_OscConfig+0x27c>
 8001592:	e722      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001594:	2b05      	cmp	r3, #5
 8001596:	d116      	bne.n	80015c6 <HAL_RCC_OscConfig+0x2c2>
 8001598:	6a29      	ldr	r1, [r5, #32]
 800159a:	3b01      	subs	r3, #1
 800159c:	430b      	orrs	r3, r1
 800159e:	622b      	str	r3, [r5, #32]
 80015a0:	6a2b      	ldr	r3, [r5, #32]
 80015a2:	431a      	orrs	r2, r3
 80015a4:	622a      	str	r2, [r5, #32]
      tickstart = HAL_GetTick();
 80015a6:	f7ff fb4f 	bl	8000c48 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015aa:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80015ac:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ae:	6a2b      	ldr	r3, [r5, #32]
 80015b0:	423b      	tst	r3, r7
 80015b2:	d00f      	beq.n	80015d4 <HAL_RCC_OscConfig+0x2d0>
    if(pwrclkchanged == SET)
 80015b4:	9b00      	ldr	r3, [sp, #0]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d000      	beq.n	80015bc <HAL_RCC_OscConfig+0x2b8>
 80015ba:	e6b7      	b.n	800132c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80015bc:	69eb      	ldr	r3, [r5, #28]
 80015be:	4a1f      	ldr	r2, [pc, #124]	; (800163c <HAL_RCC_OscConfig+0x338>)
 80015c0:	4013      	ands	r3, r2
 80015c2:	61eb      	str	r3, [r5, #28]
 80015c4:	e6b2      	b.n	800132c <HAL_RCC_OscConfig+0x28>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015c6:	6a2b      	ldr	r3, [r5, #32]
 80015c8:	4393      	bics	r3, r2
 80015ca:	2204      	movs	r2, #4
 80015cc:	622b      	str	r3, [r5, #32]
 80015ce:	6a2b      	ldr	r3, [r5, #32]
 80015d0:	4393      	bics	r3, r2
 80015d2:	e7b5      	b.n	8001540 <HAL_RCC_OscConfig+0x23c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015d4:	f7ff fb38 	bl	8000c48 <HAL_GetTick>
 80015d8:	4b17      	ldr	r3, [pc, #92]	; (8001638 <HAL_RCC_OscConfig+0x334>)
 80015da:	1b80      	subs	r0, r0, r6
 80015dc:	4298      	cmp	r0, r3
 80015de:	d9e6      	bls.n	80015ae <HAL_RCC_OscConfig+0x2aa>
 80015e0:	e6fb      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80015e2:	f7ff fb31 	bl	8000c48 <HAL_GetTick>
 80015e6:	1b80      	subs	r0, r0, r6
 80015e8:	2802      	cmp	r0, #2
 80015ea:	d800      	bhi.n	80015ee <HAL_RCC_OscConfig+0x2ea>
 80015ec:	e6b1      	b.n	8001352 <HAL_RCC_OscConfig+0x4e>
 80015ee:	e6f4      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80015f0:	3205      	adds	r2, #5
 80015f2:	d103      	bne.n	80015fc <HAL_RCC_OscConfig+0x2f8>
      __HAL_RCC_HSI14ADC_ENABLE();
 80015f4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80015f6:	439a      	bics	r2, r3
 80015f8:	636a      	str	r2, [r5, #52]	; 0x34
 80015fa:	e6ae      	b.n	800135a <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 80015fc:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80015fe:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8001600:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8001602:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8001604:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8001606:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001608:	4393      	bics	r3, r2
 800160a:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 800160c:	f7ff fb1c 	bl	8000c48 <HAL_GetTick>
 8001610:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001612:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001614:	423b      	tst	r3, r7
 8001616:	d100      	bne.n	800161a <HAL_RCC_OscConfig+0x316>
 8001618:	e6a6      	b.n	8001368 <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800161a:	f7ff fb15 	bl	8000c48 <HAL_GetTick>
 800161e:	1b80      	subs	r0, r0, r6
 8001620:	2802      	cmp	r0, #2
 8001622:	d9f6      	bls.n	8001612 <HAL_RCC_OscConfig+0x30e>
 8001624:	e6d9      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	40021000 	.word	0x40021000
 800162c:	fffeffff 	.word	0xfffeffff
 8001630:	fffbffff 	.word	0xfffbffff
 8001634:	40007000 	.word	0x40007000
 8001638:	00001388 	.word	0x00001388
 800163c:	efffffff 	.word	0xefffffff
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001640:	210c      	movs	r1, #12
 8001642:	4d54      	ldr	r5, [pc, #336]	; (8001794 <HAL_RCC_OscConfig+0x490>)
 8001644:	686a      	ldr	r2, [r5, #4]
 8001646:	400a      	ands	r2, r1
 8001648:	428a      	cmp	r2, r1
 800164a:	d009      	beq.n	8001660 <HAL_RCC_OscConfig+0x35c>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800164c:	686b      	ldr	r3, [r5, #4]
 800164e:	400b      	ands	r3, r1
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001650:	2b08      	cmp	r3, #8
 8001652:	d10e      	bne.n	8001672 <HAL_RCC_OscConfig+0x36e>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001654:	22c0      	movs	r2, #192	; 0xc0
 8001656:	686b      	ldr	r3, [r5, #4]
 8001658:	0252      	lsls	r2, r2, #9
 800165a:	4013      	ands	r3, r2
 800165c:	4293      	cmp	r3, r2
 800165e:	d108      	bne.n	8001672 <HAL_RCC_OscConfig+0x36e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001660:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001662:	03db      	lsls	r3, r3, #15
 8001664:	d400      	bmi.n	8001668 <HAL_RCC_OscConfig+0x364>
 8001666:	e683      	b.n	8001370 <HAL_RCC_OscConfig+0x6c>
 8001668:	6a23      	ldr	r3, [r4, #32]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d000      	beq.n	8001670 <HAL_RCC_OscConfig+0x36c>
 800166e:	e69d      	b.n	80013ac <HAL_RCC_OscConfig+0xa8>
 8001670:	e67e      	b.n	8001370 <HAL_RCC_OscConfig+0x6c>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001672:	6a23      	ldr	r3, [r4, #32]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d011      	beq.n	800169c <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_HSI48_ENABLE();
 8001678:	2780      	movs	r7, #128	; 0x80
 800167a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800167c:	027f      	lsls	r7, r7, #9
 800167e:	433b      	orrs	r3, r7
 8001680:	636b      	str	r3, [r5, #52]	; 0x34
        tickstart = HAL_GetTick();
 8001682:	f7ff fae1 	bl	8000c48 <HAL_GetTick>
 8001686:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001688:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800168a:	423b      	tst	r3, r7
 800168c:	d000      	beq.n	8001690 <HAL_RCC_OscConfig+0x38c>
 800168e:	e66f      	b.n	8001370 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001690:	f7ff fada 	bl	8000c48 <HAL_GetTick>
 8001694:	1b80      	subs	r0, r0, r6
 8001696:	2802      	cmp	r0, #2
 8001698:	d9f6      	bls.n	8001688 <HAL_RCC_OscConfig+0x384>
 800169a:	e69e      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
        __HAL_RCC_HSI48_DISABLE();
 800169c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800169e:	4a3e      	ldr	r2, [pc, #248]	; (8001798 <HAL_RCC_OscConfig+0x494>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80016a0:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI48_DISABLE();
 80016a2:	4013      	ands	r3, r2
 80016a4:	636b      	str	r3, [r5, #52]	; 0x34
        tickstart = HAL_GetTick();
 80016a6:	f7ff facf 	bl	8000c48 <HAL_GetTick>
 80016aa:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80016ac:	027f      	lsls	r7, r7, #9
 80016ae:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80016b0:	423b      	tst	r3, r7
 80016b2:	d100      	bne.n	80016b6 <HAL_RCC_OscConfig+0x3b2>
 80016b4:	e65c      	b.n	8001370 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80016b6:	f7ff fac7 	bl	8000c48 <HAL_GetTick>
 80016ba:	1b80      	subs	r0, r0, r6
 80016bc:	2802      	cmp	r0, #2
 80016be:	d9f6      	bls.n	80016ae <HAL_RCC_OscConfig+0x3aa>
 80016c0:	e68b      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016c2:	210c      	movs	r1, #12
 80016c4:	4d33      	ldr	r5, [pc, #204]	; (8001794 <HAL_RCC_OscConfig+0x490>)
 80016c6:	686a      	ldr	r2, [r5, #4]
 80016c8:	400a      	ands	r2, r1
 80016ca:	2a08      	cmp	r2, #8
 80016cc:	d047      	beq.n	800175e <HAL_RCC_OscConfig+0x45a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016ce:	4a33      	ldr	r2, [pc, #204]	; (800179c <HAL_RCC_OscConfig+0x498>)
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d132      	bne.n	800173a <HAL_RCC_OscConfig+0x436>
        __HAL_RCC_PLL_DISABLE();
 80016d4:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016d6:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80016d8:	4013      	ands	r3, r2
 80016da:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80016dc:	f7ff fab4 	bl	8000c48 <HAL_GetTick>
 80016e0:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016e2:	04bf      	lsls	r7, r7, #18
 80016e4:	682b      	ldr	r3, [r5, #0]
 80016e6:	423b      	tst	r3, r7
 80016e8:	d121      	bne.n	800172e <HAL_RCC_OscConfig+0x42a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016ea:	220f      	movs	r2, #15
 80016ec:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016ee:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016f0:	4393      	bics	r3, r2
 80016f2:	6b22      	ldr	r2, [r4, #48]	; 0x30
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016f4:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016f6:	4313      	orrs	r3, r2
 80016f8:	62eb      	str	r3, [r5, #44]	; 0x2c
 80016fa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80016fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016fe:	686a      	ldr	r2, [r5, #4]
 8001700:	430b      	orrs	r3, r1
 8001702:	4927      	ldr	r1, [pc, #156]	; (80017a0 <HAL_RCC_OscConfig+0x49c>)
 8001704:	400a      	ands	r2, r1
 8001706:	4313      	orrs	r3, r2
 8001708:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800170a:	2380      	movs	r3, #128	; 0x80
 800170c:	682a      	ldr	r2, [r5, #0]
 800170e:	045b      	lsls	r3, r3, #17
 8001710:	4313      	orrs	r3, r2
 8001712:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001714:	f7ff fa98 	bl	8000c48 <HAL_GetTick>
 8001718:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800171a:	682b      	ldr	r3, [r5, #0]
 800171c:	4233      	tst	r3, r6
 800171e:	d000      	beq.n	8001722 <HAL_RCC_OscConfig+0x41e>
 8001720:	e62a      	b.n	8001378 <HAL_RCC_OscConfig+0x74>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001722:	f7ff fa91 	bl	8000c48 <HAL_GetTick>
 8001726:	1b00      	subs	r0, r0, r4
 8001728:	2802      	cmp	r0, #2
 800172a:	d9f6      	bls.n	800171a <HAL_RCC_OscConfig+0x416>
 800172c:	e655      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800172e:	f7ff fa8b 	bl	8000c48 <HAL_GetTick>
 8001732:	1b80      	subs	r0, r0, r6
 8001734:	2802      	cmp	r0, #2
 8001736:	d9d5      	bls.n	80016e4 <HAL_RCC_OscConfig+0x3e0>
 8001738:	e64f      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
        __HAL_RCC_PLL_DISABLE();
 800173a:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800173c:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800173e:	4013      	ands	r3, r2
 8001740:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001742:	f7ff fa81 	bl	8000c48 <HAL_GetTick>
 8001746:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001748:	04b6      	lsls	r6, r6, #18
 800174a:	682b      	ldr	r3, [r5, #0]
 800174c:	4233      	tst	r3, r6
 800174e:	d100      	bne.n	8001752 <HAL_RCC_OscConfig+0x44e>
 8001750:	e612      	b.n	8001378 <HAL_RCC_OscConfig+0x74>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001752:	f7ff fa79 	bl	8000c48 <HAL_GetTick>
 8001756:	1b00      	subs	r0, r0, r4
 8001758:	2802      	cmp	r0, #2
 800175a:	d9f6      	bls.n	800174a <HAL_RCC_OscConfig+0x446>
 800175c:	e63d      	b.n	80013da <HAL_RCC_OscConfig+0xd6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800175e:	2b01      	cmp	r3, #1
 8001760:	d100      	bne.n	8001764 <HAL_RCC_OscConfig+0x460>
 8001762:	e623      	b.n	80013ac <HAL_RCC_OscConfig+0xa8>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001764:	21c0      	movs	r1, #192	; 0xc0
        pll_config  = RCC->CFGR;
 8001766:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001768:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800176a:	0249      	lsls	r1, r1, #9
        pll_config2 = RCC->CFGR2;
 800176c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800176e:	4019      	ands	r1, r3
 8001770:	4281      	cmp	r1, r0
 8001772:	d000      	beq.n	8001776 <HAL_RCC_OscConfig+0x472>
 8001774:	e61a      	b.n	80013ac <HAL_RCC_OscConfig+0xa8>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001776:	210f      	movs	r1, #15
 8001778:	400a      	ands	r2, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800177a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800177c:	428a      	cmp	r2, r1
 800177e:	d000      	beq.n	8001782 <HAL_RCC_OscConfig+0x47e>
 8001780:	e614      	b.n	80013ac <HAL_RCC_OscConfig+0xa8>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001782:	22f0      	movs	r2, #240	; 0xf0
 8001784:	0392      	lsls	r2, r2, #14
 8001786:	4013      	ands	r3, r2
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001788:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800178a:	4293      	cmp	r3, r2
 800178c:	d100      	bne.n	8001790 <HAL_RCC_OscConfig+0x48c>
 800178e:	e5f3      	b.n	8001378 <HAL_RCC_OscConfig+0x74>
 8001790:	e60c      	b.n	80013ac <HAL_RCC_OscConfig+0xa8>
 8001792:	46c0      	nop			; (mov r8, r8)
 8001794:	40021000 	.word	0x40021000
 8001798:	fffeffff 	.word	0xfffeffff
 800179c:	feffffff 	.word	0xfeffffff
 80017a0:	ffc27fff 	.word	0xffc27fff

080017a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017a4:	b530      	push	{r4, r5, lr}
 80017a6:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80017a8:	2210      	movs	r2, #16
 80017aa:	4919      	ldr	r1, [pc, #100]	; (8001810 <HAL_RCC_GetSysClockFreq+0x6c>)
 80017ac:	4668      	mov	r0, sp
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80017ae:	ad04      	add	r5, sp, #16
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80017b0:	f002 fcd0 	bl	8004154 <memcpy>
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80017b4:	2210      	movs	r2, #16
 80017b6:	0028      	movs	r0, r5
 80017b8:	4916      	ldr	r1, [pc, #88]	; (8001814 <HAL_RCC_GetSysClockFreq+0x70>)
 80017ba:	f002 fccb 	bl	8004154 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80017be:	200c      	movs	r0, #12
  tmpreg = RCC->CFGR;
 80017c0:	4a15      	ldr	r2, [pc, #84]	; (8001818 <HAL_RCC_GetSysClockFreq+0x74>)
 80017c2:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80017c4:	4018      	ands	r0, r3
 80017c6:	2808      	cmp	r0, #8
 80017c8:	d009      	beq.n	80017de <HAL_RCC_GetSysClockFreq+0x3a>
 80017ca:	380c      	subs	r0, #12
 80017cc:	1e43      	subs	r3, r0, #1
 80017ce:	4198      	sbcs	r0, r3
 80017d0:	4b12      	ldr	r3, [pc, #72]	; (800181c <HAL_RCC_GetSysClockFreq+0x78>)
 80017d2:	4240      	negs	r0, r0
 80017d4:	4018      	ands	r0, r3
 80017d6:	4b12      	ldr	r3, [pc, #72]	; (8001820 <HAL_RCC_GetSysClockFreq+0x7c>)
 80017d8:	18c0      	adds	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80017da:	b009      	add	sp, #36	; 0x24
 80017dc:	bd30      	pop	{r4, r5, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80017de:	200f      	movs	r0, #15
 80017e0:	466c      	mov	r4, sp
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80017e2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80017e4:	0c99      	lsrs	r1, r3, #18
 80017e6:	4001      	ands	r1, r0
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80017e8:	4002      	ands	r2, r0
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80017ea:	5c64      	ldrb	r4, [r4, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80017ec:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80017ee:	22c0      	movs	r2, #192	; 0xc0
 80017f0:	2080      	movs	r0, #128	; 0x80
 80017f2:	0252      	lsls	r2, r2, #9
 80017f4:	4013      	ands	r3, r2
 80017f6:	0240      	lsls	r0, r0, #9
 80017f8:	4283      	cmp	r3, r0
 80017fa:	d101      	bne.n	8001800 <HAL_RCC_GetSysClockFreq+0x5c>
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80017fc:	4809      	ldr	r0, [pc, #36]	; (8001824 <HAL_RCC_GetSysClockFreq+0x80>)
 80017fe:	e002      	b.n	8001806 <HAL_RCC_GetSysClockFreq+0x62>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001800:	4293      	cmp	r3, r2
 8001802:	d1fb      	bne.n	80017fc <HAL_RCC_GetSysClockFreq+0x58>
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001804:	4806      	ldr	r0, [pc, #24]	; (8001820 <HAL_RCC_GetSysClockFreq+0x7c>)
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001806:	f7fe fca5 	bl	8000154 <__udivsi3>
 800180a:	4360      	muls	r0, r4
 800180c:	e7e5      	b.n	80017da <HAL_RCC_GetSysClockFreq+0x36>
 800180e:	46c0      	nop			; (mov r8, r8)
 8001810:	0800532f 	.word	0x0800532f
 8001814:	08005340 	.word	0x08005340
 8001818:	40021000 	.word	0x40021000
 800181c:	fd9da600 	.word	0xfd9da600
 8001820:	02dc6c00 	.word	0x02dc6c00
 8001824:	007a1200 	.word	0x007a1200

08001828 <HAL_RCC_ClockConfig>:
{
 8001828:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800182a:	0004      	movs	r4, r0
 800182c:	000f      	movs	r7, r1
  if(RCC_ClkInitStruct == NULL)
 800182e:	2800      	cmp	r0, #0
 8001830:	d101      	bne.n	8001836 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8001832:	2001      	movs	r0, #1
}
 8001834:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001836:	2201      	movs	r2, #1
 8001838:	4d3b      	ldr	r5, [pc, #236]	; (8001928 <HAL_RCC_ClockConfig+0x100>)
 800183a:	682b      	ldr	r3, [r5, #0]
 800183c:	4013      	ands	r3, r2
 800183e:	428b      	cmp	r3, r1
 8001840:	d31c      	bcc.n	800187c <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001842:	6821      	ldr	r1, [r4, #0]
 8001844:	078b      	lsls	r3, r1, #30
 8001846:	d422      	bmi.n	800188e <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001848:	07cb      	lsls	r3, r1, #31
 800184a:	d42f      	bmi.n	80018ac <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800184c:	2301      	movs	r3, #1
 800184e:	682a      	ldr	r2, [r5, #0]
 8001850:	401a      	ands	r2, r3
 8001852:	42ba      	cmp	r2, r7
 8001854:	d859      	bhi.n	800190a <HAL_RCC_ClockConfig+0xe2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001856:	6823      	ldr	r3, [r4, #0]
 8001858:	4d34      	ldr	r5, [pc, #208]	; (800192c <HAL_RCC_ClockConfig+0x104>)
 800185a:	075b      	lsls	r3, r3, #29
 800185c:	d45c      	bmi.n	8001918 <HAL_RCC_ClockConfig+0xf0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800185e:	f7ff ffa1 	bl	80017a4 <HAL_RCC_GetSysClockFreq>
 8001862:	686b      	ldr	r3, [r5, #4]
 8001864:	4a32      	ldr	r2, [pc, #200]	; (8001930 <HAL_RCC_ClockConfig+0x108>)
 8001866:	061b      	lsls	r3, r3, #24
 8001868:	0f1b      	lsrs	r3, r3, #28
 800186a:	5cd3      	ldrb	r3, [r2, r3]
 800186c:	40d8      	lsrs	r0, r3
 800186e:	4b31      	ldr	r3, [pc, #196]	; (8001934 <HAL_RCC_ClockConfig+0x10c>)
 8001870:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001872:	2003      	movs	r0, #3
 8001874:	f7ff f9a8 	bl	8000bc8 <HAL_InitTick>
  return HAL_OK;
 8001878:	2000      	movs	r0, #0
 800187a:	e7db      	b.n	8001834 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800187c:	682b      	ldr	r3, [r5, #0]
 800187e:	4393      	bics	r3, r2
 8001880:	430b      	orrs	r3, r1
 8001882:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001884:	682b      	ldr	r3, [r5, #0]
 8001886:	4013      	ands	r3, r2
 8001888:	428b      	cmp	r3, r1
 800188a:	d1d2      	bne.n	8001832 <HAL_RCC_ClockConfig+0xa>
 800188c:	e7d9      	b.n	8001842 <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800188e:	4a27      	ldr	r2, [pc, #156]	; (800192c <HAL_RCC_ClockConfig+0x104>)
 8001890:	074b      	lsls	r3, r1, #29
 8001892:	d504      	bpl.n	800189e <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001894:	23e0      	movs	r3, #224	; 0xe0
 8001896:	6850      	ldr	r0, [r2, #4]
 8001898:	00db      	lsls	r3, r3, #3
 800189a:	4303      	orrs	r3, r0
 800189c:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800189e:	20f0      	movs	r0, #240	; 0xf0
 80018a0:	6853      	ldr	r3, [r2, #4]
 80018a2:	4383      	bics	r3, r0
 80018a4:	68a0      	ldr	r0, [r4, #8]
 80018a6:	4303      	orrs	r3, r0
 80018a8:	6053      	str	r3, [r2, #4]
 80018aa:	e7cd      	b.n	8001848 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018ac:	6862      	ldr	r2, [r4, #4]
 80018ae:	4e1f      	ldr	r6, [pc, #124]	; (800192c <HAL_RCC_ClockConfig+0x104>)
 80018b0:	2a01      	cmp	r2, #1
 80018b2:	d11a      	bne.n	80018ea <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018b4:	6833      	ldr	r3, [r6, #0]
 80018b6:	039b      	lsls	r3, r3, #14
 80018b8:	d5bb      	bpl.n	8001832 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018ba:	2103      	movs	r1, #3
 80018bc:	6873      	ldr	r3, [r6, #4]
 80018be:	438b      	bics	r3, r1
 80018c0:	4313      	orrs	r3, r2
 80018c2:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80018c4:	f7ff f9c0 	bl	8000c48 <HAL_GetTick>
 80018c8:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ca:	230c      	movs	r3, #12
 80018cc:	6872      	ldr	r2, [r6, #4]
 80018ce:	401a      	ands	r2, r3
 80018d0:	6863      	ldr	r3, [r4, #4]
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d0b9      	beq.n	800184c <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018d8:	f7ff f9b6 	bl	8000c48 <HAL_GetTick>
 80018dc:	9b01      	ldr	r3, [sp, #4]
 80018de:	1ac0      	subs	r0, r0, r3
 80018e0:	4b15      	ldr	r3, [pc, #84]	; (8001938 <HAL_RCC_ClockConfig+0x110>)
 80018e2:	4298      	cmp	r0, r3
 80018e4:	d9f1      	bls.n	80018ca <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 80018e6:	2003      	movs	r0, #3
 80018e8:	e7a4      	b.n	8001834 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018ea:	2a02      	cmp	r2, #2
 80018ec:	d103      	bne.n	80018f6 <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018ee:	6833      	ldr	r3, [r6, #0]
 80018f0:	019b      	lsls	r3, r3, #6
 80018f2:	d4e2      	bmi.n	80018ba <HAL_RCC_ClockConfig+0x92>
 80018f4:	e79d      	b.n	8001832 <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80018f6:	2a03      	cmp	r2, #3
 80018f8:	d103      	bne.n	8001902 <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80018fa:	6b73      	ldr	r3, [r6, #52]	; 0x34
 80018fc:	03db      	lsls	r3, r3, #15
 80018fe:	d4dc      	bmi.n	80018ba <HAL_RCC_ClockConfig+0x92>
 8001900:	e797      	b.n	8001832 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001902:	6833      	ldr	r3, [r6, #0]
 8001904:	079b      	lsls	r3, r3, #30
 8001906:	d4d8      	bmi.n	80018ba <HAL_RCC_ClockConfig+0x92>
 8001908:	e793      	b.n	8001832 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800190a:	682a      	ldr	r2, [r5, #0]
 800190c:	439a      	bics	r2, r3
 800190e:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001910:	682a      	ldr	r2, [r5, #0]
 8001912:	421a      	tst	r2, r3
 8001914:	d09f      	beq.n	8001856 <HAL_RCC_ClockConfig+0x2e>
 8001916:	e78c      	b.n	8001832 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001918:	686b      	ldr	r3, [r5, #4]
 800191a:	4a08      	ldr	r2, [pc, #32]	; (800193c <HAL_RCC_ClockConfig+0x114>)
 800191c:	4013      	ands	r3, r2
 800191e:	68e2      	ldr	r2, [r4, #12]
 8001920:	4313      	orrs	r3, r2
 8001922:	606b      	str	r3, [r5, #4]
 8001924:	e79b      	b.n	800185e <HAL_RCC_ClockConfig+0x36>
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	40022000 	.word	0x40022000
 800192c:	40021000 	.word	0x40021000
 8001930:	08005272 	.word	0x08005272
 8001934:	20000000 	.word	0x20000000
 8001938:	00001388 	.word	0x00001388
 800193c:	fffff8ff 	.word	0xfffff8ff

08001940 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001940:	4b04      	ldr	r3, [pc, #16]	; (8001954 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001942:	4a05      	ldr	r2, [pc, #20]	; (8001958 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	055b      	lsls	r3, r3, #21
 8001948:	0f5b      	lsrs	r3, r3, #29
 800194a:	5cd3      	ldrb	r3, [r2, r3]
 800194c:	4a03      	ldr	r2, [pc, #12]	; (800195c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800194e:	6810      	ldr	r0, [r2, #0]
 8001950:	40d8      	lsrs	r0, r3
}    
 8001952:	4770      	bx	lr
 8001954:	40021000 	.word	0x40021000
 8001958:	08005282 	.word	0x08005282
 800195c:	20000000 	.word	0x20000000

08001960 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001960:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001962:	6803      	ldr	r3, [r0, #0]
{
 8001964:	0005      	movs	r5, r0
 8001966:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001968:	03db      	lsls	r3, r3, #15
 800196a:	d52a      	bpl.n	80019c2 <HAL_RCCEx_PeriphCLKConfig+0x62>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800196c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800196e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001970:	4c41      	ldr	r4, [pc, #260]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001972:	0552      	lsls	r2, r2, #21
 8001974:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8001976:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001978:	4213      	tst	r3, r2
 800197a:	d108      	bne.n	800198e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800197c:	69e3      	ldr	r3, [r4, #28]
 800197e:	4313      	orrs	r3, r2
 8001980:	61e3      	str	r3, [r4, #28]
 8001982:	69e3      	ldr	r3, [r4, #28]
 8001984:	4013      	ands	r3, r2
 8001986:	9303      	str	r3, [sp, #12]
 8001988:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800198a:	2301      	movs	r3, #1
 800198c:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800198e:	2780      	movs	r7, #128	; 0x80
 8001990:	4e3a      	ldr	r6, [pc, #232]	; (8001a7c <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 8001992:	007f      	lsls	r7, r7, #1
 8001994:	6833      	ldr	r3, [r6, #0]
 8001996:	423b      	tst	r3, r7
 8001998:	d03a      	beq.n	8001a10 <HAL_RCCEx_PeriphCLKConfig+0xb0>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800199a:	6a22      	ldr	r2, [r4, #32]
 800199c:	23c0      	movs	r3, #192	; 0xc0
 800199e:	0011      	movs	r1, r2
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	4e37      	ldr	r6, [pc, #220]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x120>)
 80019a4:	4019      	ands	r1, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80019a6:	421a      	tst	r2, r3
 80019a8:	d144      	bne.n	8001a34 <HAL_RCCEx_PeriphCLKConfig+0xd4>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80019aa:	6a23      	ldr	r3, [r4, #32]
 80019ac:	401e      	ands	r6, r3
 80019ae:	686b      	ldr	r3, [r5, #4]
 80019b0:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80019b2:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80019b4:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d103      	bne.n	80019c2 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019ba:	69e3      	ldr	r3, [r4, #28]
 80019bc:	4a31      	ldr	r2, [pc, #196]	; (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80019be:	4013      	ands	r3, r2
 80019c0:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80019c2:	682a      	ldr	r2, [r5, #0]
 80019c4:	07d3      	lsls	r3, r2, #31
 80019c6:	d506      	bpl.n	80019d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80019c8:	2003      	movs	r0, #3
 80019ca:	492b      	ldr	r1, [pc, #172]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80019cc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80019ce:	4383      	bics	r3, r0
 80019d0:	68a8      	ldr	r0, [r5, #8]
 80019d2:	4303      	orrs	r3, r0
 80019d4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80019d6:	0693      	lsls	r3, r2, #26
 80019d8:	d506      	bpl.n	80019e8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80019da:	2010      	movs	r0, #16
 80019dc:	4926      	ldr	r1, [pc, #152]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80019de:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80019e0:	4383      	bics	r3, r0
 80019e2:	68e8      	ldr	r0, [r5, #12]
 80019e4:	4303      	orrs	r3, r0
 80019e6:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80019e8:	0393      	lsls	r3, r2, #14
 80019ea:	d506      	bpl.n	80019fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80019ec:	2080      	movs	r0, #128	; 0x80
 80019ee:	4922      	ldr	r1, [pc, #136]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80019f0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80019f2:	4383      	bics	r3, r0
 80019f4:	6968      	ldr	r0, [r5, #20]
 80019f6:	4303      	orrs	r3, r0
 80019f8:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80019fa:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80019fc:	0553      	lsls	r3, r2, #21
 80019fe:	d517      	bpl.n	8001a30 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001a00:	2140      	movs	r1, #64	; 0x40
 8001a02:	4a1d      	ldr	r2, [pc, #116]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001a04:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a06:	438b      	bics	r3, r1
 8001a08:	6929      	ldr	r1, [r5, #16]
 8001a0a:	430b      	orrs	r3, r1
 8001a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0e:	e00f      	b.n	8001a30 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a10:	6833      	ldr	r3, [r6, #0]
 8001a12:	433b      	orrs	r3, r7
 8001a14:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001a16:	f7ff f917 	bl	8000c48 <HAL_GetTick>
 8001a1a:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a1c:	6833      	ldr	r3, [r6, #0]
 8001a1e:	423b      	tst	r3, r7
 8001a20:	d1bb      	bne.n	800199a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a22:	f7ff f911 	bl	8000c48 <HAL_GetTick>
 8001a26:	9b01      	ldr	r3, [sp, #4]
 8001a28:	1ac0      	subs	r0, r0, r3
 8001a2a:	2864      	cmp	r0, #100	; 0x64
 8001a2c:	d9f6      	bls.n	8001a1c <HAL_RCCEx_PeriphCLKConfig+0xbc>
          return HAL_TIMEOUT;
 8001a2e:	2003      	movs	r0, #3
}
 8001a30:	b005      	add	sp, #20
 8001a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a34:	686a      	ldr	r2, [r5, #4]
 8001a36:	4013      	ands	r3, r2
 8001a38:	428b      	cmp	r3, r1
 8001a3a:	d0b6      	beq.n	80019aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a3c:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a3e:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a40:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a42:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a44:	025b      	lsls	r3, r3, #9
 8001a46:	4303      	orrs	r3, r0
 8001a48:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a4a:	6a23      	ldr	r3, [r4, #32]
 8001a4c:	480e      	ldr	r0, [pc, #56]	; (8001a88 <HAL_RCCEx_PeriphCLKConfig+0x128>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a4e:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a50:	4003      	ands	r3, r0
 8001a52:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8001a54:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001a56:	07d3      	lsls	r3, r2, #31
 8001a58:	d5a7      	bpl.n	80019aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
        tickstart = HAL_GetTick();
 8001a5a:	f7ff f8f5 	bl	8000c48 <HAL_GetTick>
 8001a5e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a60:	2202      	movs	r2, #2
 8001a62:	6a23      	ldr	r3, [r4, #32]
 8001a64:	4213      	tst	r3, r2
 8001a66:	d1a0      	bne.n	80019aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a68:	f7ff f8ee 	bl	8000c48 <HAL_GetTick>
 8001a6c:	4b07      	ldr	r3, [pc, #28]	; (8001a8c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8001a6e:	1bc0      	subs	r0, r0, r7
 8001a70:	4298      	cmp	r0, r3
 8001a72:	d9f5      	bls.n	8001a60 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8001a74:	e7db      	b.n	8001a2e <HAL_RCCEx_PeriphCLKConfig+0xce>
 8001a76:	46c0      	nop			; (mov r8, r8)
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	40007000 	.word	0x40007000
 8001a80:	fffffcff 	.word	0xfffffcff
 8001a84:	efffffff 	.word	0xefffffff
 8001a88:	fffeffff 	.word	0xfffeffff
 8001a8c:	00001388 	.word	0x00001388

08001a90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a90:	b570      	push	{r4, r5, r6, lr}
 8001a92:	0004      	movs	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a94:	6925      	ldr	r5, [r4, #16]
 8001a96:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001a98:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a9a:	432a      	orrs	r2, r5
 8001a9c:	6965      	ldr	r5, [r4, #20]
 8001a9e:	69c3      	ldr	r3, [r0, #28]
 8001aa0:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001aa2:	6808      	ldr	r0, [r1, #0]
 8001aa4:	4d3e      	ldr	r5, [pc, #248]	; (8001ba0 <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001aa6:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001aa8:	4028      	ands	r0, r5
 8001aaa:	4302      	orrs	r2, r0
 8001aac:	600a      	str	r2, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001aae:	684a      	ldr	r2, [r1, #4]
 8001ab0:	483c      	ldr	r0, [pc, #240]	; (8001ba4 <UART_SetConfig+0x114>)
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  tmpreg |= huart->Init.OneBitSampling;
 8001ab2:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ab4:	4002      	ands	r2, r0
 8001ab6:	68e0      	ldr	r0, [r4, #12]
 8001ab8:	4302      	orrs	r2, r0
 8001aba:	604a      	str	r2, [r1, #4]
  tmpreg |= huart->Init.OneBitSampling;
 8001abc:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001abe:	6888      	ldr	r0, [r1, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8001ac0:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001ac2:	4d39      	ldr	r5, [pc, #228]	; (8001ba8 <UART_SetConfig+0x118>)
 8001ac4:	4028      	ands	r0, r5
 8001ac6:	4302      	orrs	r2, r0
 8001ac8:	608a      	str	r2, [r1, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001aca:	4a38      	ldr	r2, [pc, #224]	; (8001bac <UART_SetConfig+0x11c>)
 8001acc:	4291      	cmp	r1, r2
 8001ace:	d115      	bne.n	8001afc <UART_SetConfig+0x6c>
 8001ad0:	2103      	movs	r1, #3
 8001ad2:	4a37      	ldr	r2, [pc, #220]	; (8001bb0 <UART_SetConfig+0x120>)
 8001ad4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001ad6:	400a      	ands	r2, r1
 8001ad8:	2180      	movs	r1, #128	; 0x80
 8001ada:	3a01      	subs	r2, #1
 8001adc:	0209      	lsls	r1, r1, #8
 8001ade:	2a02      	cmp	r2, #2
 8001ae0:	d853      	bhi.n	8001b8a <UART_SetConfig+0xfa>
 8001ae2:	4834      	ldr	r0, [pc, #208]	; (8001bb4 <UART_SetConfig+0x124>)
 8001ae4:	5c80      	ldrb	r0, [r0, r2]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ae6:	428b      	cmp	r3, r1
 8001ae8:	d014      	beq.n	8001b14 <UART_SetConfig+0x84>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001aea:	2808      	cmp	r0, #8
 8001aec:	d84b      	bhi.n	8001b86 <UART_SetConfig+0xf6>
 8001aee:	f7fe fb13 	bl	8000118 <__gnu_thumb1_case_uqi>
 8001af2:	4a0c      	.short	0x4a0c
 8001af4:	4a454a48 	.word	0x4a454a48
 8001af8:	4a4a      	.short	0x4a4a
 8001afa:	34          	.byte	0x34
 8001afb:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001afc:	4a2e      	ldr	r2, [pc, #184]	; (8001bb8 <UART_SetConfig+0x128>)
 8001afe:	4291      	cmp	r1, r2
 8001b00:	d141      	bne.n	8001b86 <UART_SetConfig+0xf6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001b02:	2280      	movs	r2, #128	; 0x80
 8001b04:	0212      	lsls	r2, r2, #8
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d041      	beq.n	8001b8e <UART_SetConfig+0xfe>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001b0a:	f7ff ff19 	bl	8001940 <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 8001b0e:	2800      	cmp	r0, #0
 8001b10:	d041      	beq.n	8001b96 <UART_SetConfig+0x106>
 8001b12:	e024      	b.n	8001b5e <UART_SetConfig+0xce>
    switch (clocksource)
 8001b14:	2808      	cmp	r0, #8
 8001b16:	d836      	bhi.n	8001b86 <UART_SetConfig+0xf6>
 8001b18:	f7fe fafe 	bl	8000118 <__gnu_thumb1_case_uqi>
 8001b1c:	35083539 	.word	0x35083539
 8001b20:	35353505 	.word	0x35353505
 8001b24:	09          	.byte	0x09
 8001b25:	00          	.byte	0x00
        pclk = HAL_RCC_GetSysClockFreq();
 8001b26:	f7ff fe3d 	bl	80017a4 <HAL_RCC_GetSysClockFreq>
 8001b2a:	e032      	b.n	8001b92 <UART_SetConfig+0x102>
    switch (clocksource)
 8001b2c:	4b23      	ldr	r3, [pc, #140]	; (8001bbc <UART_SetConfig+0x12c>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001b2e:	0058      	lsls	r0, r3, #1
 8001b30:	6863      	ldr	r3, [r4, #4]
 8001b32:	6861      	ldr	r1, [r4, #4]
 8001b34:	085b      	lsrs	r3, r3, #1
 8001b36:	18c0      	adds	r0, r0, r3
 8001b38:	f7fe fb0c 	bl	8000154 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001b3c:	4920      	ldr	r1, [pc, #128]	; (8001bc0 <UART_SetConfig+0x130>)
 8001b3e:	b282      	uxth	r2, r0
 8001b40:	3a10      	subs	r2, #16
 8001b42:	0403      	lsls	r3, r0, #16
 8001b44:	428a      	cmp	r2, r1
 8001b46:	d81e      	bhi.n	8001b86 <UART_SetConfig+0xf6>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001b48:	220f      	movs	r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001b4a:	031b      	lsls	r3, r3, #12
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001b4c:	4390      	bics	r0, r2
 8001b4e:	b280      	uxth	r0, r0
        huart->Instance->BRR = brrtemp;
 8001b50:	6822      	ldr	r2, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001b52:	0f5b      	lsrs	r3, r3, #29
        huart->Instance->BRR = brrtemp;
 8001b54:	4318      	orrs	r0, r3
 8001b56:	60d0      	str	r0, [r2, #12]
 8001b58:	e01d      	b.n	8001b96 <UART_SetConfig+0x106>
    switch (clocksource)
 8001b5a:	2080      	movs	r0, #128	; 0x80
 8001b5c:	0200      	lsls	r0, r0, #8
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001b5e:	6863      	ldr	r3, [r4, #4]
 8001b60:	6861      	ldr	r1, [r4, #4]
 8001b62:	085b      	lsrs	r3, r3, #1
 8001b64:	1818      	adds	r0, r3, r0
 8001b66:	f7fe faf5 	bl	8000154 <__udivsi3>
 8001b6a:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001b6c:	0002      	movs	r2, r0
 8001b6e:	4b14      	ldr	r3, [pc, #80]	; (8001bc0 <UART_SetConfig+0x130>)
 8001b70:	3a10      	subs	r2, #16
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d807      	bhi.n	8001b86 <UART_SetConfig+0xf6>
      {
        huart->Instance->BRR = usartdiv;
 8001b76:	6823      	ldr	r3, [r4, #0]
 8001b78:	60d8      	str	r0, [r3, #12]
 8001b7a:	e00c      	b.n	8001b96 <UART_SetConfig+0x106>
        pclk = HAL_RCC_GetSysClockFreq();
 8001b7c:	f7ff fe12 	bl	80017a4 <HAL_RCC_GetSysClockFreq>
        break;
 8001b80:	e7c5      	b.n	8001b0e <UART_SetConfig+0x7e>
        pclk = (uint32_t) HSI_VALUE;
 8001b82:	480e      	ldr	r0, [pc, #56]	; (8001bbc <UART_SetConfig+0x12c>)
 8001b84:	e7eb      	b.n	8001b5e <UART_SetConfig+0xce>
    switch (clocksource)
 8001b86:	2001      	movs	r0, #1
 8001b88:	e006      	b.n	8001b98 <UART_SetConfig+0x108>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001b8a:	428b      	cmp	r3, r1
 8001b8c:	d1bd      	bne.n	8001b0a <UART_SetConfig+0x7a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001b8e:	f7ff fed7 	bl	8001940 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8001b92:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 8001b94:	d1cb      	bne.n	8001b2e <UART_SetConfig+0x9e>
 8001b96:	2000      	movs	r0, #0
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 8001b9c:	66a3      	str	r3, [r4, #104]	; 0x68

  return ret;
}
 8001b9e:	bd70      	pop	{r4, r5, r6, pc}
 8001ba0:	efff69f3 	.word	0xefff69f3
 8001ba4:	ffffcfff 	.word	0xffffcfff
 8001ba8:	fffff4ff 	.word	0xfffff4ff
 8001bac:	40013800 	.word	0x40013800
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	08005351 	.word	0x08005351
 8001bb8:	40004400 	.word	0x40004400
 8001bbc:	007a1200 	.word	0x007a1200
 8001bc0:	0000ffef 	.word	0x0000ffef

08001bc4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001bc4:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001bc6:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001bc8:	07da      	lsls	r2, r3, #31
 8001bca:	d506      	bpl.n	8001bda <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001bcc:	6801      	ldr	r1, [r0, #0]
 8001bce:	4c28      	ldr	r4, [pc, #160]	; (8001c70 <UART_AdvFeatureConfig+0xac>)
 8001bd0:	684a      	ldr	r2, [r1, #4]
 8001bd2:	4022      	ands	r2, r4
 8001bd4:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001bd6:	4322      	orrs	r2, r4
 8001bd8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001bda:	079a      	lsls	r2, r3, #30
 8001bdc:	d506      	bpl.n	8001bec <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001bde:	6801      	ldr	r1, [r0, #0]
 8001be0:	4c24      	ldr	r4, [pc, #144]	; (8001c74 <UART_AdvFeatureConfig+0xb0>)
 8001be2:	684a      	ldr	r2, [r1, #4]
 8001be4:	4022      	ands	r2, r4
 8001be6:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001be8:	4322      	orrs	r2, r4
 8001bea:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001bec:	075a      	lsls	r2, r3, #29
 8001bee:	d506      	bpl.n	8001bfe <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001bf0:	6801      	ldr	r1, [r0, #0]
 8001bf2:	4c21      	ldr	r4, [pc, #132]	; (8001c78 <UART_AdvFeatureConfig+0xb4>)
 8001bf4:	684a      	ldr	r2, [r1, #4]
 8001bf6:	4022      	ands	r2, r4
 8001bf8:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001bfa:	4322      	orrs	r2, r4
 8001bfc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001bfe:	071a      	lsls	r2, r3, #28
 8001c00:	d506      	bpl.n	8001c10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001c02:	6801      	ldr	r1, [r0, #0]
 8001c04:	4c1d      	ldr	r4, [pc, #116]	; (8001c7c <UART_AdvFeatureConfig+0xb8>)
 8001c06:	684a      	ldr	r2, [r1, #4]
 8001c08:	4022      	ands	r2, r4
 8001c0a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001c0c:	4322      	orrs	r2, r4
 8001c0e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001c10:	06da      	lsls	r2, r3, #27
 8001c12:	d506      	bpl.n	8001c22 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001c14:	6801      	ldr	r1, [r0, #0]
 8001c16:	4c1a      	ldr	r4, [pc, #104]	; (8001c80 <UART_AdvFeatureConfig+0xbc>)
 8001c18:	688a      	ldr	r2, [r1, #8]
 8001c1a:	4022      	ands	r2, r4
 8001c1c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001c1e:	4322      	orrs	r2, r4
 8001c20:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001c22:	069a      	lsls	r2, r3, #26
 8001c24:	d506      	bpl.n	8001c34 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001c26:	6801      	ldr	r1, [r0, #0]
 8001c28:	4c16      	ldr	r4, [pc, #88]	; (8001c84 <UART_AdvFeatureConfig+0xc0>)
 8001c2a:	688a      	ldr	r2, [r1, #8]
 8001c2c:	4022      	ands	r2, r4
 8001c2e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001c30:	4322      	orrs	r2, r4
 8001c32:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001c34:	065a      	lsls	r2, r3, #25
 8001c36:	d510      	bpl.n	8001c5a <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001c38:	6801      	ldr	r1, [r0, #0]
 8001c3a:	4d13      	ldr	r5, [pc, #76]	; (8001c88 <UART_AdvFeatureConfig+0xc4>)
 8001c3c:	684a      	ldr	r2, [r1, #4]
 8001c3e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001c40:	402a      	ands	r2, r5
 8001c42:	4322      	orrs	r2, r4
 8001c44:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001c46:	2280      	movs	r2, #128	; 0x80
 8001c48:	0352      	lsls	r2, r2, #13
 8001c4a:	4294      	cmp	r4, r2
 8001c4c:	d105      	bne.n	8001c5a <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001c4e:	684a      	ldr	r2, [r1, #4]
 8001c50:	4c0e      	ldr	r4, [pc, #56]	; (8001c8c <UART_AdvFeatureConfig+0xc8>)
 8001c52:	4022      	ands	r2, r4
 8001c54:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001c56:	4322      	orrs	r2, r4
 8001c58:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001c5a:	061b      	lsls	r3, r3, #24
 8001c5c:	d506      	bpl.n	8001c6c <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001c5e:	6802      	ldr	r2, [r0, #0]
 8001c60:	490b      	ldr	r1, [pc, #44]	; (8001c90 <UART_AdvFeatureConfig+0xcc>)
 8001c62:	6853      	ldr	r3, [r2, #4]
 8001c64:	400b      	ands	r3, r1
 8001c66:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001c68:	430b      	orrs	r3, r1
 8001c6a:	6053      	str	r3, [r2, #4]
  }
}
 8001c6c:	bd30      	pop	{r4, r5, pc}
 8001c6e:	46c0      	nop			; (mov r8, r8)
 8001c70:	fffdffff 	.word	0xfffdffff
 8001c74:	fffeffff 	.word	0xfffeffff
 8001c78:	fffbffff 	.word	0xfffbffff
 8001c7c:	ffff7fff 	.word	0xffff7fff
 8001c80:	ffffefff 	.word	0xffffefff
 8001c84:	ffffdfff 	.word	0xffffdfff
 8001c88:	ffefffff 	.word	0xffefffff
 8001c8c:	ff9fffff 	.word	0xff9fffff
 8001c90:	fff7ffff 	.word	0xfff7ffff

08001c94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001c94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001c96:	2780      	movs	r7, #128	; 0x80
{
 8001c98:	0004      	movs	r4, r0
 8001c9a:	000d      	movs	r5, r1
 8001c9c:	0016      	movs	r6, r2
 8001c9e:	9301      	str	r3, [sp, #4]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001ca0:	013f      	lsls	r7, r7, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ca2:	6822      	ldr	r2, [r4, #0]
 8001ca4:	69d3      	ldr	r3, [r2, #28]
 8001ca6:	402b      	ands	r3, r5
 8001ca8:	1b5b      	subs	r3, r3, r5
 8001caa:	4259      	negs	r1, r3
 8001cac:	414b      	adcs	r3, r1
 8001cae:	42b3      	cmp	r3, r6
 8001cb0:	d001      	beq.n	8001cb6 <UART_WaitOnFlagUntilTimeout+0x22>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8001cb2:	2000      	movs	r0, #0
 8001cb4:	e028      	b.n	8001d08 <UART_WaitOnFlagUntilTimeout+0x74>
    if (Timeout != HAL_MAX_DELAY)
 8001cb6:	9b08      	ldr	r3, [sp, #32]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	d0f3      	beq.n	8001ca4 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cbc:	f7fe ffc4 	bl	8000c48 <HAL_GetTick>
 8001cc0:	9b01      	ldr	r3, [sp, #4]
 8001cc2:	1ac0      	subs	r0, r0, r3
 8001cc4:	9b08      	ldr	r3, [sp, #32]
 8001cc6:	4298      	cmp	r0, r3
 8001cc8:	d801      	bhi.n	8001cce <UART_WaitOnFlagUntilTimeout+0x3a>
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d11d      	bne.n	8001d0a <UART_WaitOnFlagUntilTimeout+0x76>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001cce:	f3ef 8010 	mrs	r0, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001cd8:	6821      	ldr	r1, [r4, #0]
 8001cda:	4d1e      	ldr	r5, [pc, #120]	; (8001d54 <UART_WaitOnFlagUntilTimeout+0xc0>)
 8001cdc:	680b      	ldr	r3, [r1, #0]
 8001cde:	402b      	ands	r3, r5
 8001ce0:	600b      	str	r3, [r1, #0]
 8001ce2:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ce6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cea:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cee:	6821      	ldr	r1, [r4, #0]
 8001cf0:	688b      	ldr	r3, [r1, #8]
 8001cf2:	4393      	bics	r3, r2
 8001cf4:	608b      	str	r3, [r1, #8]
 8001cf6:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 8001cfa:	2320      	movs	r3, #32
 8001cfc:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8001cfe:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 8001d00:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 8001d02:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8001d04:	3474      	adds	r4, #116	; 0x74
 8001d06:	7023      	strb	r3, [r4, #0]
}
 8001d08:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001d0a:	2104      	movs	r1, #4
 8001d0c:	6823      	ldr	r3, [r4, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	420a      	tst	r2, r1
 8001d12:	d0c6      	beq.n	8001ca2 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001d14:	69da      	ldr	r2, [r3, #28]
 8001d16:	423a      	tst	r2, r7
 8001d18:	d0c3      	beq.n	8001ca2 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001d1a:	621f      	str	r7, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d1c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d20:	2201      	movs	r2, #1
 8001d22:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d26:	6821      	ldr	r1, [r4, #0]
 8001d28:	4d0a      	ldr	r5, [pc, #40]	; (8001d54 <UART_WaitOnFlagUntilTimeout+0xc0>)
 8001d2a:	680b      	ldr	r3, [r1, #0]
 8001d2c:	402b      	ands	r3, r5
 8001d2e:	600b      	str	r3, [r1, #0]
 8001d30:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d34:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d38:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d3c:	6821      	ldr	r1, [r4, #0]
 8001d3e:	688b      	ldr	r3, [r1, #8]
 8001d40:	4393      	bics	r3, r2
 8001d42:	608b      	str	r3, [r1, #8]
 8001d44:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8001d48:	2320      	movs	r3, #32
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001d4a:	1d22      	adds	r2, r4, #4
          huart->gState = HAL_UART_STATE_READY;
 8001d4c:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8001d4e:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001d50:	67d3      	str	r3, [r2, #124]	; 0x7c
 8001d52:	e7d5      	b.n	8001d00 <UART_WaitOnFlagUntilTimeout+0x6c>
 8001d54:	fffffe5f 	.word	0xfffffe5f

08001d58 <UART_CheckIdleState>:
{
 8001d58:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d5a:	2600      	movs	r6, #0
{
 8001d5c:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d5e:	1d03      	adds	r3, r0, #4
 8001d60:	67de      	str	r6, [r3, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8001d62:	f7fe ff71 	bl	8000c48 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001d66:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001d68:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	071b      	lsls	r3, r3, #28
 8001d6e:	d416      	bmi.n	8001d9e <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001d70:	6823      	ldr	r3, [r4, #0]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	075b      	lsls	r3, r3, #29
 8001d76:	d50a      	bpl.n	8001d8e <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001d78:	2180      	movs	r1, #128	; 0x80
 8001d7a:	4b0f      	ldr	r3, [pc, #60]	; (8001db8 <UART_CheckIdleState+0x60>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	0020      	movs	r0, r4
 8001d82:	002b      	movs	r3, r5
 8001d84:	03c9      	lsls	r1, r1, #15
 8001d86:	f7ff ff85 	bl	8001c94 <UART_WaitOnFlagUntilTimeout>
 8001d8a:	2800      	cmp	r0, #0
 8001d8c:	d112      	bne.n	8001db4 <UART_CheckIdleState+0x5c>
  huart->gState = HAL_UART_STATE_READY;
 8001d8e:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d90:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001d92:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8001d94:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d96:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 8001d98:	3474      	adds	r4, #116	; 0x74
 8001d9a:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8001d9c:	e00b      	b.n	8001db6 <UART_CheckIdleState+0x5e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001d9e:	2180      	movs	r1, #128	; 0x80
 8001da0:	4b05      	ldr	r3, [pc, #20]	; (8001db8 <UART_CheckIdleState+0x60>)
 8001da2:	0032      	movs	r2, r6
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	0389      	lsls	r1, r1, #14
 8001da8:	0003      	movs	r3, r0
 8001daa:	0020      	movs	r0, r4
 8001dac:	f7ff ff72 	bl	8001c94 <UART_WaitOnFlagUntilTimeout>
 8001db0:	2800      	cmp	r0, #0
 8001db2:	d0dd      	beq.n	8001d70 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8001db4:	2003      	movs	r0, #3
}
 8001db6:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8001db8:	01ffffff 	.word	0x01ffffff

08001dbc <HAL_UART_Init>:
{
 8001dbc:	b510      	push	{r4, lr}
 8001dbe:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8001dc0:	d101      	bne.n	8001dc6 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8001dc2:	2001      	movs	r0, #1
}
 8001dc4:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8001dc6:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d104      	bne.n	8001dd6 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8001dcc:	0002      	movs	r2, r0
 8001dce:	3274      	adds	r2, #116	; 0x74
 8001dd0:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8001dd2:	f7fe fdd7 	bl	8000984 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001dd6:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001dd8:	2101      	movs	r1, #1
 8001dda:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001ddc:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8001dde:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001de0:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8001de2:	438b      	bics	r3, r1
 8001de4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001de6:	f7ff fe53 	bl	8001a90 <UART_SetConfig>
 8001dea:	2801      	cmp	r0, #1
 8001dec:	d0e9      	beq.n	8001dc2 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001dee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d002      	beq.n	8001dfa <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8001df4:	0020      	movs	r0, r4
 8001df6:	f7ff fee5 	bl	8001bc4 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dfa:	6823      	ldr	r3, [r4, #0]
 8001dfc:	4907      	ldr	r1, [pc, #28]	; (8001e1c <HAL_UART_Init+0x60>)
 8001dfe:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8001e00:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e02:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e04:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e08:	689a      	ldr	r2, [r3, #8]
 8001e0a:	438a      	bics	r2, r1
 8001e0c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001e0e:	2201      	movs	r2, #1
 8001e10:	6819      	ldr	r1, [r3, #0]
 8001e12:	430a      	orrs	r2, r1
 8001e14:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8001e16:	f7ff ff9f 	bl	8001d58 <UART_CheckIdleState>
 8001e1a:	e7d3      	b.n	8001dc4 <HAL_UART_Init+0x8>
 8001e1c:	ffffb7ff 	.word	0xffffb7ff

08001e20 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8001e20:	3002      	adds	r0, #2
 8001e22:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8001e24:	4a02      	ldr	r2, [pc, #8]	; (8001e30 <USB_DisableGlobalInt+0x10>)
 8001e26:	4013      	ands	r3, r2
 8001e28:	87c3      	strh	r3, [r0, #62]	; 0x3e

  return HAL_OK;
}
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	4770      	bx	lr
 8001e2e:	46c0      	nop			; (mov r8, r8)
 8001e30:	0000407f 	.word	0x0000407f

08001e34 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8001e34:	b084      	sub	sp, #16
 8001e36:	b510      	push	{r4, lr}
 8001e38:	0004      	movs	r4, r0
 8001e3a:	9204      	str	r2, [sp, #16]
 8001e3c:	9305      	str	r3, [sp, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8001e3e:	2201      	movs	r2, #1
 8001e40:	1c83      	adds	r3, r0, #2

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8001e42:	2000      	movs	r0, #0
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8001e44:	87da      	strh	r2, [r3, #62]	; 0x3e
  USBx->CNTR = 0U;
 8001e46:	87d8      	strh	r0, [r3, #62]	; 0x3e

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8001e48:	1da3      	adds	r3, r4, #6

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8001e4a:	3450      	adds	r4, #80	; 0x50
  USBx->ISTR = 0U;
 8001e4c:	87d8      	strh	r0, [r3, #62]	; 0x3e
{
 8001e4e:	9103      	str	r1, [sp, #12]
  USBx->BTABLE = BTABLE_ADDRESS;
 8001e50:	8020      	strh	r0, [r4, #0]

  return HAL_OK;
}
 8001e52:	bc10      	pop	{r4}
 8001e54:	bc08      	pop	{r3}
 8001e56:	b004      	add	sp, #16
 8001e58:	4718      	bx	r3

08001e5a <audiod_get_AS_interface_index>:

// This helper function finds for a given audio function and AS interface number the index of the attached driver structure, the index of the interface in the audio function
// (e.g. the std. AS interface with interface number 15 is the first AS interface for the given audio function and thus gets index zero), and
// finally a pointer to the std. AS interface, where the pointer always points to the first alternate setting i.e. alternate interface zero.
static bool audiod_get_AS_interface_index(uint8_t itf, audiod_function_t * audio, uint8_t *idxItf, uint8_t const **pp_desc_int)
{
 8001e5a:	b570      	push	{r4, r5, r6, lr}
  if (audio->p_desc)
 8001e5c:	684d      	ldr	r5, [r1, #4]
{
 8001e5e:	0006      	movs	r6, r0
        tmp++;
      }
      p_desc = tu_desc_next(p_desc);
    }
  }
  return false;
 8001e60:	1e28      	subs	r0, r5, #0
  if (audio->p_desc)
 8001e62:	d01a      	beq.n	8001e9a <audiod_get_AS_interface_index+0x40>
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 8001e64:	89cc      	ldrh	r4, [r1, #14]
// Descriptor helper
//--------------------------------------------------------------------+
static inline uint8_t const * tu_desc_next(void const* desc)
{
  uint8_t const* desc8 = (uint8_t const*) desc;
  return desc8 + desc8[DESC_OFFSET_LEN];
 8001e66:	7829      	ldrb	r1, [r5, #0]
 8001e68:	3c08      	subs	r4, #8
 8001e6a:	1869      	adds	r1, r5, r1
 8001e6c:	192c      	adds	r4, r5, r4
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 8001e6e:	79cd      	ldrb	r5, [r1, #7]
 8001e70:	7988      	ldrb	r0, [r1, #6]
 8001e72:	022d      	lsls	r5, r5, #8
 8001e74:	4305      	orrs	r5, r0
 8001e76:	1949      	adds	r1, r1, r5
    uint8_t tmp = 0;
 8001e78:	2500      	movs	r5, #0
    while (p_desc < p_desc_end)
 8001e7a:	42a1      	cmp	r1, r4
 8001e7c:	d301      	bcc.n	8001e82 <audiod_get_AS_interface_index+0x28>
  return false;
 8001e7e:	2000      	movs	r0, #0
 8001e80:	e00b      	b.n	8001e9a <audiod_get_AS_interface_index+0x40>
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 8001e82:	7848      	ldrb	r0, [r1, #1]
 8001e84:	2804      	cmp	r0, #4
 8001e86:	d10b      	bne.n	8001ea0 <audiod_get_AS_interface_index+0x46>
 8001e88:	78c8      	ldrb	r0, [r1, #3]
 8001e8a:	2800      	cmp	r0, #0
 8001e8c:	d108      	bne.n	8001ea0 <audiod_get_AS_interface_index+0x46>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 8001e8e:	7888      	ldrb	r0, [r1, #2]
 8001e90:	42b0      	cmp	r0, r6
 8001e92:	d103      	bne.n	8001e9c <audiod_get_AS_interface_index+0x42>
          return true;
 8001e94:	2001      	movs	r0, #1
          *idxItf = tmp;
 8001e96:	7015      	strb	r5, [r2, #0]
          *pp_desc_int = p_desc;
 8001e98:	6019      	str	r1, [r3, #0]
}
 8001e9a:	bd70      	pop	{r4, r5, r6, pc}
        tmp++;
 8001e9c:	3501      	adds	r5, #1
 8001e9e:	b2ed      	uxtb	r5, r5
 8001ea0:	7808      	ldrb	r0, [r1, #0]
 8001ea2:	1809      	adds	r1, r1, r0
 8001ea4:	e7e9      	b.n	8001e7a <audiod_get_AS_interface_index+0x20>
	...

08001ea8 <audiod_verify_entity_exists>:
{
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++)
  {
    // Look for the correct driver by checking if the unique standard AC interface number fits
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 8001ea8:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <audiod_verify_entity_exists+0x3c>)
{
 8001eaa:	b530      	push	{r4, r5, lr}
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 8001eac:	685b      	ldr	r3, [r3, #4]
{
 8001eae:	0004      	movs	r4, r0
        }
        p_desc = tu_desc_next(p_desc);
      }
    }
  }
  return false;
 8001eb0:	1e18      	subs	r0, r3, #0
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 8001eb2:	d016      	beq.n	8001ee2 <audiod_verify_entity_exists+0x3a>
 8001eb4:	789d      	ldrb	r5, [r3, #2]
  return false;
 8001eb6:	2000      	movs	r0, #0
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 8001eb8:	42a5      	cmp	r5, r4
 8001eba:	d112      	bne.n	8001ee2 <audiod_verify_entity_exists+0x3a>
 8001ebc:	7818      	ldrb	r0, [r3, #0]
 8001ebe:	181b      	adds	r3, r3, r0
      uint8_t const *p_desc_end = ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength + p_desc;
 8001ec0:	79d8      	ldrb	r0, [r3, #7]
 8001ec2:	799d      	ldrb	r5, [r3, #6]
 8001ec4:	0200      	lsls	r0, r0, #8
 8001ec6:	4328      	orrs	r0, r5
 8001ec8:	1818      	adds	r0, r3, r0
 8001eca:	781c      	ldrb	r4, [r3, #0]
 8001ecc:	191b      	adds	r3, r3, r4
      while (p_desc < p_desc_end)
 8001ece:	4283      	cmp	r3, r0
 8001ed0:	d301      	bcc.n	8001ed6 <audiod_verify_entity_exists+0x2e>
  return false;
 8001ed2:	2000      	movs	r0, #0
 8001ed4:	e005      	b.n	8001ee2 <audiod_verify_entity_exists+0x3a>
        if (p_desc[3] == entityID)  // Entity IDs are always at offset 3
 8001ed6:	78dc      	ldrb	r4, [r3, #3]
 8001ed8:	428c      	cmp	r4, r1
 8001eda:	d1f6      	bne.n	8001eca <audiod_verify_entity_exists+0x22>
          *func_id = i;
 8001edc:	2300      	movs	r3, #0
          return true;
 8001ede:	2001      	movs	r0, #1
          *func_id = i;
 8001ee0:	7013      	strb	r3, [r2, #0]
}
 8001ee2:	bd30      	pop	{r4, r5, pc}
 8001ee4:	20000818 	.word	0x20000818

08001ee8 <audiod_verify_itf_exists>:
static bool audiod_verify_itf_exists(uint8_t itf, uint8_t *func_id)
{
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++)
  {
    if (_audiod_fct[i].p_desc)
 8001ee8:	4b0d      	ldr	r3, [pc, #52]	; (8001f20 <audiod_verify_itf_exists+0x38>)
{
 8001eea:	b530      	push	{r4, r5, lr}
    if (_audiod_fct[i].p_desc)
 8001eec:	685c      	ldr	r4, [r3, #4]
{
 8001eee:	0005      	movs	r5, r0
        }
        p_desc = tu_desc_next(p_desc);
      }
    }
  }
  return false;
 8001ef0:	1e20      	subs	r0, r4, #0
    if (_audiod_fct[i].p_desc)
 8001ef2:	d010      	beq.n	8001f16 <audiod_verify_itf_exists+0x2e>
      while (p_desc < p_desc_end)
 8001ef4:	0022      	movs	r2, r4
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length - TUD_AUDIO_DESC_IAD_LEN;
 8001ef6:	89db      	ldrh	r3, [r3, #14]
 8001ef8:	3b08      	subs	r3, #8
 8001efa:	18e3      	adds	r3, r4, r3
      while (p_desc < p_desc_end)
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d301      	bcc.n	8001f04 <audiod_verify_itf_exists+0x1c>
  return false;
 8001f00:	2000      	movs	r0, #0
 8001f02:	e008      	b.n	8001f16 <audiod_verify_itf_exists+0x2e>
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 8001f04:	7850      	ldrb	r0, [r2, #1]
 8001f06:	2804      	cmp	r0, #4
 8001f08:	d106      	bne.n	8001f18 <audiod_verify_itf_exists+0x30>
 8001f0a:	78a0      	ldrb	r0, [r4, #2]
 8001f0c:	42a8      	cmp	r0, r5
 8001f0e:	d103      	bne.n	8001f18 <audiod_verify_itf_exists+0x30>
          *func_id = i;
 8001f10:	2300      	movs	r3, #0
          return true;
 8001f12:	2001      	movs	r0, #1
          *func_id = i;
 8001f14:	700b      	strb	r3, [r1, #0]
}
 8001f16:	bd30      	pop	{r4, r5, pc}
 8001f18:	7810      	ldrb	r0, [r2, #0]
 8001f1a:	1812      	adds	r2, r2, r0
 8001f1c:	e7ee      	b.n	8001efc <audiod_verify_itf_exists+0x14>
 8001f1e:	46c0      	nop			; (mov r8, r8)
 8001f20:	20000818 	.word	0x20000818

08001f24 <audiod_verify_ep_exists>:
static bool audiod_verify_ep_exists(uint8_t ep, uint8_t *func_id)
{
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++)
  {
    if (_audiod_fct[i].p_desc)
 8001f24:	4a0f      	ldr	r2, [pc, #60]	; (8001f64 <audiod_verify_ep_exists+0x40>)
{
 8001f26:	b530      	push	{r4, r5, lr}
    if (_audiod_fct[i].p_desc)
 8001f28:	6853      	ldr	r3, [r2, #4]
{
 8001f2a:	0005      	movs	r5, r0
        }
        p_desc = tu_desc_next(p_desc);
      }
    }
  }
  return false;
 8001f2c:	1e18      	subs	r0, r3, #0
    if (_audiod_fct[i].p_desc)
 8001f2e:	d015      	beq.n	8001f5c <audiod_verify_ep_exists+0x38>
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 8001f30:	89d4      	ldrh	r4, [r2, #14]
 8001f32:	781a      	ldrb	r2, [r3, #0]
 8001f34:	191c      	adds	r4, r3, r4
 8001f36:	189b      	adds	r3, r3, r2
      p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 8001f38:	79da      	ldrb	r2, [r3, #7]
 8001f3a:	7998      	ldrb	r0, [r3, #6]
 8001f3c:	0212      	lsls	r2, r2, #8
 8001f3e:	4302      	orrs	r2, r0
 8001f40:	189b      	adds	r3, r3, r2
      while (p_desc < p_desc_end)
 8001f42:	42a3      	cmp	r3, r4
 8001f44:	d301      	bcc.n	8001f4a <audiod_verify_ep_exists+0x26>
  return false;
 8001f46:	2000      	movs	r0, #0
 8001f48:	e008      	b.n	8001f5c <audiod_verify_ep_exists+0x38>
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const * )p_desc)->bEndpointAddress == ep)
 8001f4a:	785a      	ldrb	r2, [r3, #1]
 8001f4c:	2a05      	cmp	r2, #5
 8001f4e:	d106      	bne.n	8001f5e <audiod_verify_ep_exists+0x3a>
 8001f50:	789a      	ldrb	r2, [r3, #2]
 8001f52:	42aa      	cmp	r2, r5
 8001f54:	d103      	bne.n	8001f5e <audiod_verify_ep_exists+0x3a>
          *func_id = i;
 8001f56:	2300      	movs	r3, #0
          return true;
 8001f58:	2001      	movs	r0, #1
          *func_id = i;
 8001f5a:	700b      	strb	r3, [r1, #0]
}
 8001f5c:	bd30      	pop	{r4, r5, pc}
 8001f5e:	781a      	ldrb	r2, [r3, #0]
 8001f60:	e7ee      	b.n	8001f40 <audiod_verify_ep_exists+0x1c>
 8001f62:	46c0      	nop			; (mov r8, r8)
 8001f64:	20000818 	.word	0x20000818

08001f68 <audiod_interleaved_copy_bytes_fast_encode>:
{
 8001f68:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8001f6a:	001c      	movs	r4, r3
  switch (nBytesToCopy)
 8001f6c:	3801      	subs	r0, #1
{
 8001f6e:	ab08      	add	r3, sp, #32
 8001f70:	000e      	movs	r6, r1
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	9201      	str	r2, [sp, #4]
  switch (nBytesToCopy)
 8001f76:	2803      	cmp	r0, #3
 8001f78:	d80e      	bhi.n	8001f98 <audiod_interleaved_copy_bytes_fast_encode+0x30>
 8001f7a:	f7fe f8cd 	bl	8000118 <__gnu_thumb1_case_uqi>
 8001f7e:	2f02      	.short	0x2f02
 8001f80:	1021      	.short	0x1021
 8001f82:	000a      	movs	r2, r1
 8001f84:	0021      	movs	r1, r4
      while(src < src_end)
 8001f86:	9801      	ldr	r0, [sp, #4]
 8001f88:	4290      	cmp	r0, r2
 8001f8a:	d83b      	bhi.n	8002004 <audiod_interleaved_copy_bytes_fast_encode+0x9c>
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	4286      	cmp	r6, r0
 8001f90:	d800      	bhi.n	8001f94 <audiod_interleaved_copy_bytes_fast_encode+0x2c>
 8001f92:	1b82      	subs	r2, r0, r6
 8001f94:	4353      	muls	r3, r2
 8001f96:	18e4      	adds	r4, r4, r3
}
 8001f98:	0020      	movs	r0, r4
 8001f9a:	b004      	add	sp, #16
 8001f9c:	bd70      	pop	{r4, r5, r6, pc}
        dst += 4 * n_ff_used;
 8001f9e:	000d      	movs	r5, r1
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	9303      	str	r3, [sp, #12]
 8001fa4:	9402      	str	r4, [sp, #8]
      while(src < src_end)
 8001fa6:	9b01      	ldr	r3, [sp, #4]
 8001fa8:	429d      	cmp	r5, r3
 8001faa:	d33c      	bcc.n	8002026 <audiod_interleaved_copy_bytes_fast_encode+0xbe>
 8001fac:	9a01      	ldr	r2, [sp, #4]
 8001fae:	1ef3      	subs	r3, r6, #3
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d822      	bhi.n	8001ffc <audiod_interleaved_copy_bytes_fast_encode+0x94>
 8001fb6:	0011      	movs	r1, r2
 8001fb8:	3103      	adds	r1, #3
 8001fba:	1b89      	subs	r1, r1, r6
 8001fbc:	0889      	lsrs	r1, r1, #2
 8001fbe:	e01d      	b.n	8001ffc <audiod_interleaved_copy_bytes_fast_encode+0x94>
 8001fc0:	2203      	movs	r2, #3
 8001fc2:	4353      	muls	r3, r2
      while(src < src_end)
 8001fc4:	9a01      	ldr	r2, [sp, #4]
 8001fc6:	42b2      	cmp	r2, r6
 8001fc8:	d9e6      	bls.n	8001f98 <audiod_interleaved_copy_bytes_fast_encode+0x30>
        *dst++ = *src++;
 8001fca:	7832      	ldrb	r2, [r6, #0]
 8001fcc:	7022      	strb	r2, [r4, #0]
        *dst++ = *src++;
 8001fce:	7872      	ldrb	r2, [r6, #1]
 8001fd0:	7062      	strb	r2, [r4, #1]
        *dst++ = *src++;
 8001fd2:	78b2      	ldrb	r2, [r6, #2]
 8001fd4:	3603      	adds	r6, #3
 8001fd6:	70a2      	strb	r2, [r4, #2]
        dst += 3 * (n_ff_used - 1);
 8001fd8:	18e4      	adds	r4, r4, r3
 8001fda:	e7f3      	b.n	8001fc4 <audiod_interleaved_copy_bytes_fast_encode+0x5c>
        dst += 2 * n_ff_used;
 8001fdc:	000d      	movs	r5, r1
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	9303      	str	r3, [sp, #12]
 8001fe2:	9402      	str	r4, [sp, #8]
      while(src < src_end)
 8001fe4:	9b01      	ldr	r3, [sp, #4]
 8001fe6:	429d      	cmp	r5, r3
 8001fe8:	d311      	bcc.n	800200e <audiod_interleaved_copy_bytes_fast_encode+0xa6>
 8001fea:	9a01      	ldr	r2, [sp, #4]
 8001fec:	1e73      	subs	r3, r6, #1
 8001fee:	2100      	movs	r1, #0
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d303      	bcc.n	8001ffc <audiod_interleaved_copy_bytes_fast_encode+0x94>
 8001ff4:	0011      	movs	r1, r2
 8001ff6:	3101      	adds	r1, #1
 8001ff8:	1b89      	subs	r1, r1, r6
 8001ffa:	0849      	lsrs	r1, r1, #1
 8001ffc:	9b03      	ldr	r3, [sp, #12]
 8001ffe:	434b      	muls	r3, r1
 8002000:	18e4      	adds	r4, r4, r3
 8002002:	e7c9      	b.n	8001f98 <audiod_interleaved_copy_bytes_fast_encode+0x30>
        *dst = *src++;
 8002004:	7810      	ldrb	r0, [r2, #0]
 8002006:	3201      	adds	r2, #1
 8002008:	7008      	strb	r0, [r1, #0]
        dst += n_ff_used;
 800200a:	18c9      	adds	r1, r1, r3
 800200c:	e7bb      	b.n	8001f86 <audiod_interleaved_copy_bytes_fast_encode+0x1e>
        *(unaligned_uint16_t*)dst = *(unaligned_uint16_t*)src;
 800200e:	2202      	movs	r2, #2
 8002010:	0029      	movs	r1, r5
 8002012:	9802      	ldr	r0, [sp, #8]
 8002014:	f002 f89e 	bl	8004154 <memcpy>
        dst += 2 * n_ff_used;
 8002018:	9a03      	ldr	r2, [sp, #12]
 800201a:	9b02      	ldr	r3, [sp, #8]
 800201c:	4694      	mov	ip, r2
 800201e:	4463      	add	r3, ip
        src += 2;
 8002020:	3502      	adds	r5, #2
        dst += 2 * n_ff_used;
 8002022:	9302      	str	r3, [sp, #8]
 8002024:	e7de      	b.n	8001fe4 <audiod_interleaved_copy_bytes_fast_encode+0x7c>
        *(unaligned_uint32_t*)dst = *(unaligned_uint32_t*)src;
 8002026:	2204      	movs	r2, #4
 8002028:	0029      	movs	r1, r5
 800202a:	9802      	ldr	r0, [sp, #8]
 800202c:	f002 f892 	bl	8004154 <memcpy>
        dst += 4 * n_ff_used;
 8002030:	9a03      	ldr	r2, [sp, #12]
 8002032:	9b02      	ldr	r3, [sp, #8]
 8002034:	4694      	mov	ip, r2
 8002036:	4463      	add	r3, ip
        src += 4;
 8002038:	3504      	adds	r5, #4
        dst += 4 * n_ff_used;
 800203a:	9302      	str	r3, [sp, #8]
 800203c:	e7b3      	b.n	8001fa6 <audiod_interleaved_copy_bytes_fast_encode+0x3e>
	...

08002040 <audiod_tx_done_cb>:
{
 8002040:	b570      	push	{r4, r5, r6, lr}
  TU_VERIFY(audiod_get_AS_interface_index(audio->ep_in_as_intf_num, audio, &idxItf, &dummy2));
 8002042:	250f      	movs	r5, #15
{
 8002044:	b090      	sub	sp, #64	; 0x40
  TU_VERIFY(audiod_get_AS_interface_index(audio->ep_in_as_intf_num, audio, &idxItf, &dummy2));
 8002046:	ab08      	add	r3, sp, #32
 8002048:	18ed      	adds	r5, r5, r3
{
 800204a:	9005      	str	r0, [sp, #20]
  TU_VERIFY(audiod_get_AS_interface_index(audio->ep_in_as_intf_num, audio, &idxItf, &dummy2));
 800204c:	002a      	movs	r2, r5
 800204e:	7b08      	ldrb	r0, [r1, #12]
 8002050:	ab0c      	add	r3, sp, #48	; 0x30
{
 8002052:	000c      	movs	r4, r1
  TU_VERIFY(audiod_get_AS_interface_index(audio->ep_in_as_intf_num, audio, &idxItf, &dummy2));
 8002054:	f7ff ff01 	bl	8001e5a <audiod_get_AS_interface_index>
 8002058:	2800      	cmp	r0, #0
 800205a:	d102      	bne.n	8002062 <audiod_tx_done_cb+0x22>
 800205c:	2000      	movs	r0, #0
}
 800205e:	b010      	add	sp, #64	; 0x40
 8002060:	bd70      	pop	{r4, r5, r6, pc}
  if (audio->alt_setting[idxItf] == 0) return false;
 8002062:	782b      	ldrb	r3, [r5, #0]
 8002064:	69a2      	ldr	r2, [r4, #24]
 8002066:	5cd3      	ldrb	r3, [r2, r3]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d0f7      	beq.n	800205c <audiod_tx_done_cb+0x1c>
  if (tud_audio_tx_done_pre_load_cb) TU_VERIFY(tud_audio_tx_done_pre_load_cb(rhport, idx_audio_fct, audio->ep_in, audio->alt_setting[idxItf]));
 800206c:	4a61      	ldr	r2, [pc, #388]	; (80021f4 <audiod_tx_done_cb+0x1b4>)
 800206e:	2a00      	cmp	r2, #0
 8002070:	d11c      	bne.n	80020ac <audiod_tx_done_cb+0x6c>
  switch (audio->format_type_tx)
 8002072:	7f23      	ldrb	r3, [r4, #28]
      n_bytes_tx = 0;
 8002074:	2500      	movs	r5, #0
  switch (audio->format_type_tx)
 8002076:	2b01      	cmp	r3, #1
 8002078:	d020      	beq.n	80020bc <audiod_tx_done_cb+0x7c>
  TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_in, audio->lin_buf_in, n_bytes_tx));
 800207a:	002b      	movs	r3, r5
 800207c:	7a21      	ldrb	r1, [r4, #8]
 800207e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002080:	9805      	ldr	r0, [sp, #20]
 8002082:	f000 ff25 	bl	8002ed0 <usbd_edpt_xfer>
 8002086:	2800      	cmp	r0, #0
 8002088:	d0e8      	beq.n	800205c <audiod_tx_done_cb+0x1c>
  if (tud_audio_tx_done_post_load_cb) TU_VERIFY(tud_audio_tx_done_post_load_cb(rhport, n_bytes_tx, idx_audio_fct, audio->ep_in, audio->alt_setting[idxItf]));
 800208a:	4b5b      	ldr	r3, [pc, #364]	; (80021f8 <audiod_tx_done_cb+0x1b8>)
 800208c:	2b00      	cmp	r3, #0
 800208e:	d0e6      	beq.n	800205e <audiod_tx_done_cb+0x1e>
 8002090:	220f      	movs	r2, #15
 8002092:	a908      	add	r1, sp, #32
 8002094:	1852      	adds	r2, r2, r1
 8002096:	7812      	ldrb	r2, [r2, #0]
 8002098:	69a1      	ldr	r1, [r4, #24]
 800209a:	7a23      	ldrb	r3, [r4, #8]
 800209c:	5c8a      	ldrb	r2, [r1, r2]
 800209e:	9805      	ldr	r0, [sp, #20]
 80020a0:	9200      	str	r2, [sp, #0]
 80020a2:	0029      	movs	r1, r5
 80020a4:	2200      	movs	r2, #0
 80020a6:	f7fe fad9 	bl	800065c <tud_audio_tx_done_post_load_cb>
 80020aa:	e7d8      	b.n	800205e <audiod_tx_done_cb+0x1e>
  if (tud_audio_tx_done_pre_load_cb) TU_VERIFY(tud_audio_tx_done_pre_load_cb(rhport, idx_audio_fct, audio->ep_in, audio->alt_setting[idxItf]));
 80020ac:	2100      	movs	r1, #0
 80020ae:	7a22      	ldrb	r2, [r4, #8]
 80020b0:	9805      	ldr	r0, [sp, #20]
 80020b2:	f7fe facb 	bl	800064c <tud_audio_tx_done_pre_load_cb>
 80020b6:	2800      	cmp	r0, #0
 80020b8:	d1db      	bne.n	8002072 <audiod_tx_done_cb+0x32>
 80020ba:	e7cf      	b.n	800205c <audiod_tx_done_cb+0x1c>
      switch (audio->format_type_I_tx)
 80020bc:	6a23      	ldr	r3, [r4, #32]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d1db      	bne.n	800207a <audiod_tx_done_cb+0x3a>
  TU_VERIFY(!usbd_edpt_busy(rhport, audio->ep_in));
 80020c2:	7a21      	ldrb	r1, [r4, #8]
 80020c4:	9805      	ldr	r0, [sp, #20]
 80020c6:	f000 ff25 	bl	8002f14 <usbd_edpt_busy>
 80020ca:	1e05      	subs	r5, r0, #0
 80020cc:	d001      	beq.n	80020d2 <audiod_tx_done_cb+0x92>
 80020ce:	2500      	movs	r5, #0
 80020d0:	e7d3      	b.n	800207a <audiod_tx_done_cb+0x3a>
  uint8_t const n_ff_used               = audio->n_ff_used_tx;
 80020d2:	1de3      	adds	r3, r4, #7
 80020d4:	7fdb      	ldrb	r3, [r3, #31]
  uint16_t nBytesPerFFToSend            = tu_fifo_count(&audio->tx_supp_ff[0]);
 80020d6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  uint8_t const n_ff_used               = audio->n_ff_used_tx;
 80020d8:	9303      	str	r3, [sp, #12]
  uint16_t const nBytesToCopy           = audio->n_channels_per_ff_tx * audio->n_bytes_per_sampe_tx;
 80020da:	1da3      	adds	r3, r4, #6
 80020dc:	7fdb      	ldrb	r3, [r3, #31]
 80020de:	9304      	str	r3, [sp, #16]
 80020e0:	1d63      	adds	r3, r4, #5
 80020e2:	7fdb      	ldrb	r3, [r3, #31]
 80020e4:	9306      	str	r3, [sp, #24]
  uint16_t const capPerFF               = audio->ep_in_sz / n_ff_used;                                        // Sample capacity per FIFO in bytes
 80020e6:	8963      	ldrh	r3, [r4, #10]
 80020e8:	9307      	str	r3, [sp, #28]
  uint16_t nBytesPerFFToSend            = tu_fifo_count(&audio->tx_supp_ff[0]);
 80020ea:	f000 fca2 	bl	8002a32 <tu_fifo_count>
 80020ee:	0006      	movs	r6, r0
  for (cnt_ff = 1; cnt_ff < n_ff_used; cnt_ff++)
 80020f0:	3501      	adds	r5, #1
 80020f2:	9a03      	ldr	r2, [sp, #12]
 80020f4:	b2eb      	uxtb	r3, r5
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d320      	bcc.n	800213c <audiod_tx_done_cb+0xfc>
  if (nBytesPerFFToSend == 0)    return 0;
 80020fa:	2e00      	cmp	r6, #0
 80020fc:	d0e7      	beq.n	80020ce <audiod_tx_done_cb+0x8e>
  uint16_t const nBytesToCopy           = audio->n_channels_per_ff_tx * audio->n_bytes_per_sampe_tx;
 80020fe:	9b06      	ldr	r3, [sp, #24]
 8002100:	9d04      	ldr	r5, [sp, #16]
  uint16_t const capPerFF               = audio->ep_in_sz / n_ff_used;                                        // Sample capacity per FIFO in bytes
 8002102:	0011      	movs	r1, r2
 8002104:	9807      	ldr	r0, [sp, #28]
  uint16_t const nBytesToCopy           = audio->n_channels_per_ff_tx * audio->n_bytes_per_sampe_tx;
 8002106:	435d      	muls	r5, r3
  uint16_t const capPerFF               = audio->ep_in_sz / n_ff_used;                                        // Sample capacity per FIFO in bytes
 8002108:	f7fe f8ae 	bl	8000268 <__divsi3>
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos));               }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800210c:	1c03      	adds	r3, r0, #0
 800210e:	b280      	uxth	r0, r0
 8002110:	42b0      	cmp	r0, r6
 8002112:	d900      	bls.n	8002116 <audiod_tx_done_cb+0xd6>
 8002114:	1c33      	adds	r3, r6, #0
  nBytesPerFFToSend = (nBytesPerFFToSend / nBytesToCopy) * nBytesToCopy;
 8002116:	0029      	movs	r1, r5
 8002118:	b298      	uxth	r0, r3
 800211a:	f7fe f81b 	bl	8000154 <__udivsi3>
  for (cnt_ff = 0; cnt_ff < n_ff_used; cnt_ff++)
 800211e:	2600      	movs	r6, #0
  nBytesPerFFToSend = (nBytesPerFFToSend / nBytesToCopy) * nBytesToCopy;
 8002120:	4345      	muls	r5, r0
 8002122:	b2ab      	uxth	r3, r5
 8002124:	9304      	str	r3, [sp, #16]
    dst = &audio->lin_buf_in[cnt_ff*audio->n_channels_per_ff_tx*audio->n_bytes_per_sampe_tx];
 8002126:	6b23      	ldr	r3, [r4, #48]	; 0x30
  for (cnt_ff = 0; cnt_ff < n_ff_used; cnt_ff++)
 8002128:	9a03      	ldr	r2, [sp, #12]
    dst = &audio->lin_buf_in[cnt_ff*audio->n_channels_per_ff_tx*audio->n_bytes_per_sampe_tx];
 800212a:	9309      	str	r3, [sp, #36]	; 0x24
  for (cnt_ff = 0; cnt_ff < n_ff_used; cnt_ff++)
 800212c:	b2f3      	uxtb	r3, r6
 800212e:	429a      	cmp	r2, r3
 8002130:	d810      	bhi.n	8002154 <audiod_tx_done_cb+0x114>
  return nBytesPerFFToSend * n_ff_used;
 8002132:	0015      	movs	r5, r2
 8002134:	9b04      	ldr	r3, [sp, #16]
 8002136:	435d      	muls	r5, r3
 8002138:	b2ad      	uxth	r5, r5
          break;
 800213a:	e79e      	b.n	800207a <audiod_tx_done_cb+0x3a>
    uint16_t const count = tu_fifo_count(&audio->tx_supp_ff[cnt_ff]);
 800213c:	2014      	movs	r0, #20
 800213e:	4368      	muls	r0, r5
 8002140:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002142:	1818      	adds	r0, r3, r0
 8002144:	f000 fc75 	bl	8002a32 <tu_fifo_count>
    if (count < nBytesPerFFToSend)
 8002148:	1c03      	adds	r3, r0, #0
 800214a:	42b0      	cmp	r0, r6
 800214c:	d900      	bls.n	8002150 <audiod_tx_done_cb+0x110>
 800214e:	1c33      	adds	r3, r6, #0
 8002150:	b29e      	uxth	r6, r3
  for (cnt_ff = 1; cnt_ff < n_ff_used; cnt_ff++)
 8002152:	e7cd      	b.n	80020f0 <audiod_tx_done_cb+0xb0>
    dst = &audio->lin_buf_in[cnt_ff*audio->n_channels_per_ff_tx*audio->n_bytes_per_sampe_tx];
 8002154:	1da3      	adds	r3, r4, #6
 8002156:	7fdb      	ldrb	r3, [r3, #31]
    tu_fifo_get_read_info(&audio->tx_supp_ff[cnt_ff], &info);
 8002158:	ad0d      	add	r5, sp, #52	; 0x34
    dst = &audio->lin_buf_in[cnt_ff*audio->n_channels_per_ff_tx*audio->n_bytes_per_sampe_tx];
 800215a:	9307      	str	r3, [sp, #28]
 800215c:	1d63      	adds	r3, r4, #5
 800215e:	7fdb      	ldrb	r3, [r3, #31]
    tu_fifo_get_read_info(&audio->tx_supp_ff[cnt_ff], &info);
 8002160:	0029      	movs	r1, r5
    dst = &audio->lin_buf_in[cnt_ff*audio->n_channels_per_ff_tx*audio->n_bytes_per_sampe_tx];
 8002162:	9308      	str	r3, [sp, #32]
    tu_fifo_get_read_info(&audio->tx_supp_ff[cnt_ff], &info);
 8002164:	2314      	movs	r3, #20
 8002166:	4373      	muls	r3, r6
 8002168:	9306      	str	r3, [sp, #24]
 800216a:	9a06      	ldr	r2, [sp, #24]
 800216c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800216e:	1898      	adds	r0, r3, r2
 8002170:	f000 fcc6 	bl	8002b00 <tu_fifo_get_read_info>
    if (info.len_lin != 0)
 8002174:	882a      	ldrh	r2, [r5, #0]
 8002176:	2a00      	cmp	r2, #0
 8002178:	d039      	beq.n	80021ee <audiod_tx_done_cb+0x1ae>
 800217a:	466b      	mov	r3, sp
 800217c:	9904      	ldr	r1, [sp, #16]
 800217e:	8a1b      	ldrh	r3, [r3, #16]
 8002180:	4291      	cmp	r1, r2
 8002182:	d900      	bls.n	8002186 <audiod_tx_done_cb+0x146>
 8002184:	1c13      	adds	r3, r2, #0
      info.len_lin = tu_min16(nBytesPerFFToSend, info.len_lin);       // Limit up to desired length
 8002186:	802b      	strh	r3, [r5, #0]
 8002188:	b29a      	uxth	r2, r3
    dst = &audio->lin_buf_in[cnt_ff*audio->n_channels_per_ff_tx*audio->n_bytes_per_sampe_tx];
 800218a:	9b07      	ldr	r3, [sp, #28]
 800218c:	9908      	ldr	r1, [sp, #32]
 800218e:	4373      	muls	r3, r6
 8002190:	4359      	muls	r1, r3
 8002192:	000b      	movs	r3, r1
 8002194:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002196:	18cb      	adds	r3, r1, r3
      src_end = (uint8_t *)info.ptr_lin + info.len_lin;
 8002198:	6869      	ldr	r1, [r5, #4]
 800219a:	188a      	adds	r2, r1, r2
      dst = audiod_interleaved_copy_bytes_fast_encode(audio->n_bytes_per_sampe_tx, info.ptr_lin, src_end, dst, n_ff_used);
 800219c:	1d61      	adds	r1, r4, #5
 800219e:	7fc8      	ldrb	r0, [r1, #31]
 80021a0:	9903      	ldr	r1, [sp, #12]
 80021a2:	9100      	str	r1, [sp, #0]
 80021a4:	6869      	ldr	r1, [r5, #4]
 80021a6:	f7ff fedf 	bl	8001f68 <audiod_interleaved_copy_bytes_fast_encode>
      info.len_wrap = tu_min16(nBytesPerFFToSend - info.len_lin, info.len_wrap);
 80021aa:	9904      	ldr	r1, [sp, #16]
 80021ac:	882a      	ldrh	r2, [r5, #0]
      dst = audiod_interleaved_copy_bytes_fast_encode(audio->n_bytes_per_sampe_tx, info.ptr_lin, src_end, dst, n_ff_used);
 80021ae:	0003      	movs	r3, r0
      info.len_wrap = tu_min16(nBytesPerFFToSend - info.len_lin, info.len_wrap);
 80021b0:	1a8a      	subs	r2, r1, r2
 80021b2:	8868      	ldrh	r0, [r5, #2]
 80021b4:	1c11      	adds	r1, r2, #0
 80021b6:	b292      	uxth	r2, r2
 80021b8:	4282      	cmp	r2, r0
 80021ba:	d900      	bls.n	80021be <audiod_tx_done_cb+0x17e>
 80021bc:	1c01      	adds	r1, r0, #0
 80021be:	a80d      	add	r0, sp, #52	; 0x34
 80021c0:	b28a      	uxth	r2, r1
 80021c2:	8041      	strh	r1, [r0, #2]
      if (info.len_wrap != 0)
 80021c4:	2a00      	cmp	r2, #0
 80021c6:	d007      	beq.n	80021d8 <audiod_tx_done_cb+0x198>
        src_end = (uint8_t *)info.ptr_wrap + info.len_wrap;
 80021c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
        audiod_interleaved_copy_bytes_fast_encode(audio->n_bytes_per_sampe_tx, info.ptr_wrap, src_end, dst, n_ff_used);
 80021ca:	9d03      	ldr	r5, [sp, #12]
 80021cc:	1d60      	adds	r0, r4, #5
 80021ce:	7fc0      	ldrb	r0, [r0, #31]
        src_end = (uint8_t *)info.ptr_wrap + info.len_wrap;
 80021d0:	188a      	adds	r2, r1, r2
        audiod_interleaved_copy_bytes_fast_encode(audio->n_bytes_per_sampe_tx, info.ptr_wrap, src_end, dst, n_ff_used);
 80021d2:	9500      	str	r5, [sp, #0]
 80021d4:	f7ff fec8 	bl	8001f68 <audiod_interleaved_copy_bytes_fast_encode>
      tu_fifo_advance_read_pointer(&audio->tx_supp_ff[cnt_ff], info.len_lin + info.len_wrap);
 80021d8:	ab0d      	add	r3, sp, #52	; 0x34
 80021da:	8819      	ldrh	r1, [r3, #0]
 80021dc:	885b      	ldrh	r3, [r3, #2]
 80021de:	9806      	ldr	r0, [sp, #24]
 80021e0:	18c9      	adds	r1, r1, r3
 80021e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80021e4:	b289      	uxth	r1, r1
 80021e6:	469c      	mov	ip, r3
 80021e8:	4460      	add	r0, ip
 80021ea:	f000 fc80 	bl	8002aee <tu_fifo_advance_read_pointer>
  for (cnt_ff = 0; cnt_ff < n_ff_used; cnt_ff++)
 80021ee:	3601      	adds	r6, #1
 80021f0:	e799      	b.n	8002126 <audiod_tx_done_cb+0xe6>
 80021f2:	46c0      	nop			; (mov r8, r8)
 80021f4:	0800064d 	.word	0x0800064d
 80021f8:	0800065d 	.word	0x0800065d

080021fc <tud_audio_n_write_support_ff>:
{
 80021fc:	b570      	push	{r4, r5, r6, lr}
 80021fe:	0005      	movs	r5, r0
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL && ff_idx < _audiod_fct[func_id].n_tx_supp_ff);
 8002200:	2000      	movs	r0, #0
{
 8002202:	000c      	movs	r4, r1
 8002204:	0011      	movs	r1, r2
 8002206:	001a      	movs	r2, r3
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL && ff_idx < _audiod_fct[func_id].n_tx_supp_ff);
 8002208:	4285      	cmp	r5, r0
 800220a:	d10f      	bne.n	800222c <tud_audio_n_write_support_ff+0x30>
 800220c:	4b08      	ldr	r3, [pc, #32]	; (8002230 <tud_audio_n_write_support_ff+0x34>)
 800220e:	6858      	ldr	r0, [r3, #4]
 8002210:	2800      	cmp	r0, #0
 8002212:	d00b      	beq.n	800222c <tud_audio_n_write_support_ff+0x30>
 8002214:	0018      	movs	r0, r3
 8002216:	302c      	adds	r0, #44	; 0x2c
 8002218:	7806      	ldrb	r6, [r0, #0]
 800221a:	0028      	movs	r0, r5
 800221c:	42a6      	cmp	r6, r4
 800221e:	d905      	bls.n	800222c <tud_audio_n_write_support_ff+0x30>
  return tu_fifo_write_n(&_audiod_fct[func_id].tx_supp_ff[ff_idx], data, len);
 8002220:	2014      	movs	r0, #20
 8002222:	4344      	muls	r4, r0
 8002224:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002226:	1900      	adds	r0, r0, r4
 8002228:	f000 fc4c 	bl	8002ac4 <tu_fifo_write_n>
}
 800222c:	bd70      	pop	{r4, r5, r6, pc}
 800222e:	46c0      	nop			; (mov r8, r8)
 8002230:	20000818 	.word	0x20000818

08002234 <audiod_init>:
{
 8002234:	b513      	push	{r0, r1, r4, lr}
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 8002236:	4c0f      	ldr	r4, [pc, #60]	; (8002274 <audiod_init+0x40>)
 8002238:	222e      	movs	r2, #46	; 0x2e
 800223a:	2100      	movs	r1, #0
 800223c:	0020      	movs	r0, r4
 800223e:	f001 ff92 	bl	8004166 <memset>
        audio->ctrl_buf = ctrl_buf_1;
 8002242:	4b0d      	ldr	r3, [pc, #52]	; (8002278 <audiod_init+0x44>)
        audio->n_tx_supp_ff = CFG_TUD_AUDIO_FUNC_1_N_TX_SUPP_SW_FIFO;
 8002244:	0022      	movs	r2, r4
        audio->ctrl_buf = ctrl_buf_1;
 8002246:	6123      	str	r3, [r4, #16]
        audio->ctrl_buf_sz = CFG_TUD_AUDIO_FUNC_1_CTRL_BUF_SZ;
 8002248:	2340      	movs	r3, #64	; 0x40
 800224a:	7523      	strb	r3, [r4, #20]
        audio->alt_setting = alt_setting_1;
 800224c:	4b0b      	ldr	r3, [pc, #44]	; (800227c <audiod_init+0x48>)
        audio->n_tx_supp_ff = CFG_TUD_AUDIO_FUNC_1_N_TX_SUPP_SW_FIFO;
 800224e:	322c      	adds	r2, #44	; 0x2c
        audio->alt_setting = alt_setting_1;
 8002250:	61a3      	str	r3, [r4, #24]
        audio->lin_buf_in = lin_buf_in_1;
 8002252:	4b0b      	ldr	r3, [pc, #44]	; (8002280 <audiod_init+0x4c>)
        audio->tx_supp_ff = tx_supp_ff_1;
 8002254:	480b      	ldr	r0, [pc, #44]	; (8002284 <audiod_init+0x50>)
        audio->lin_buf_in = lin_buf_in_1;
 8002256:	6323      	str	r3, [r4, #48]	; 0x30
        audio->n_tx_supp_ff = CFG_TUD_AUDIO_FUNC_1_N_TX_SUPP_SW_FIFO;
 8002258:	2301      	movs	r3, #1
 800225a:	7013      	strb	r3, [r2, #0]
        audio->tx_supp_ff_sz_max = CFG_TUD_AUDIO_FUNC_1_TX_SUPP_SW_FIFO_SZ;
 800225c:	22c4      	movs	r2, #196	; 0xc4
 800225e:	0052      	lsls	r2, r2, #1
 8002260:	85e2      	strh	r2, [r4, #46]	; 0x2e
        audio->tx_supp_ff = tx_supp_ff_1;
 8002262:	62a0      	str	r0, [r4, #40]	; 0x28
          tu_fifo_config(&tx_supp_ff_1[cnt], tx_supp_ff_buf_1[cnt], CFG_TUD_AUDIO_FUNC_1_TX_SUPP_SW_FIFO_SZ, 1, true);
 8002264:	4908      	ldr	r1, [pc, #32]	; (8002288 <audiod_init+0x54>)
 8002266:	9300      	str	r3, [sp, #0]
 8002268:	f000 fbcc 	bl	8002a04 <tu_fifo_config>
        audio->n_channels_per_ff_tx = CFG_TUD_AUDIO_FUNC_1_CHANNEL_PER_FIFO_TX;
 800226c:	2302      	movs	r3, #2
 800226e:	3406      	adds	r4, #6
 8002270:	77e3      	strb	r3, [r4, #31]
}
 8002272:	bd13      	pop	{r0, r1, r4, pc}
 8002274:	20000818 	.word	0x20000818
 8002278:	20000850 	.word	0x20000850
 800227c:	2000084c 	.word	0x2000084c
 8002280:	20000890 	.word	0x20000890
 8002284:	20000a18 	.word	0x20000a18
 8002288:	20000a2c 	.word	0x20000a2c

0800228c <audiod_reset>:
{
 800228c:	b570      	push	{r4, r5, r6, lr}
    tu_memclr(audio, ITF_MEM_RESET_SIZE);
 800228e:	4d0b      	ldr	r5, [pc, #44]	; (80022bc <audiod_reset+0x30>)
 8002290:	2210      	movs	r2, #16
 8002292:	2100      	movs	r1, #0
 8002294:	0028      	movs	r0, r5
 8002296:	f001 ff66 	bl	8004166 <memset>
    for (uint8_t cnt = 0; cnt < audio->n_tx_supp_ff; cnt++)
 800229a:	2400      	movs	r4, #0
      tu_fifo_clear(&audio->tx_supp_ff[cnt]);
 800229c:	2614      	movs	r6, #20
    for (uint8_t cnt = 0; cnt < audio->n_tx_supp_ff; cnt++)
 800229e:	002b      	movs	r3, r5
 80022a0:	332c      	adds	r3, #44	; 0x2c
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	42a3      	cmp	r3, r4
 80022a6:	d800      	bhi.n	80022aa <audiod_reset+0x1e>
}
 80022a8:	bd70      	pop	{r4, r5, r6, pc}
      tu_fifo_clear(&audio->tx_supp_ff[cnt]);
 80022aa:	0030      	movs	r0, r6
 80022ac:	4360      	muls	r0, r4
 80022ae:	6aab      	ldr	r3, [r5, #40]	; 0x28
    for (uint8_t cnt = 0; cnt < audio->n_tx_supp_ff; cnt++)
 80022b0:	3401      	adds	r4, #1
      tu_fifo_clear(&audio->tx_supp_ff[cnt]);
 80022b2:	1818      	adds	r0, r3, r0
 80022b4:	f000 fc0f 	bl	8002ad6 <tu_fifo_clear>
    for (uint8_t cnt = 0; cnt < audio->n_tx_supp_ff; cnt++)
 80022b8:	b2e4      	uxtb	r4, r4
 80022ba:	e7f0      	b.n	800229e <audiod_reset+0x12>
 80022bc:	20000818 	.word	0x20000818

080022c0 <audiod_open>:
  TU_VERIFY ( TUSB_CLASS_AUDIO  == itf_desc->bInterfaceClass &&
 80022c0:	794b      	ldrb	r3, [r1, #5]
{
 80022c2:	0002      	movs	r2, r0
 80022c4:	b510      	push	{r4, lr}
  TU_VERIFY ( TUSB_CLASS_AUDIO  == itf_desc->bInterfaceClass &&
 80022c6:	2000      	movs	r0, #0
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d114      	bne.n	80022f6 <audiod_open+0x36>
 80022cc:	798b      	ldrb	r3, [r1, #6]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d111      	bne.n	80022f6 <audiod_open+0x36>
  TU_VERIFY(itf_desc->bInterfaceProtocol == AUDIO_INT_PROTOCOL_CODE_V2);
 80022d2:	79cb      	ldrb	r3, [r1, #7]
 80022d4:	2b20      	cmp	r3, #32
 80022d6:	d10e      	bne.n	80022f6 <audiod_open+0x36>
  if (itf_desc->bNumEndpoints == 1) // 0 or 1 EPs are allowed
 80022d8:	790b      	ldrb	r3, [r1, #4]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d00b      	beq.n	80022f6 <audiod_open+0x36>
  TU_VERIFY(itf_desc->bAlternateSetting == 0);
 80022de:	78cb      	ldrb	r3, [r1, #3]
 80022e0:	4283      	cmp	r3, r0
 80022e2:	d108      	bne.n	80022f6 <audiod_open+0x36>
    if (!_audiod_fct[i].p_desc)
 80022e4:	4b04      	ldr	r3, [pc, #16]	; (80022f8 <audiod_open+0x38>)
 80022e6:	685c      	ldr	r4, [r3, #4]
 80022e8:	4284      	cmp	r4, r0
 80022ea:	d104      	bne.n	80022f6 <audiod_open+0x36>
      _audiod_fct[i].rhport = rhport;
 80022ec:	701a      	strb	r2, [r3, #0]
          _audiod_fct[i].desc_length = CFG_TUD_AUDIO_FUNC_1_DESC_LEN;
 80022ee:	2288      	movs	r2, #136	; 0x88
      _audiod_fct[i].p_desc = (uint8_t const *)itf_desc;    // Save pointer to AC descriptor which is by specification always the first one
 80022f0:	6059      	str	r1, [r3, #4]
          _audiod_fct[i].desc_length = CFG_TUD_AUDIO_FUNC_1_DESC_LEN;
 80022f2:	81da      	strh	r2, [r3, #14]
  return drv_len;
 80022f4:	3080      	adds	r0, #128	; 0x80
}
 80022f6:	bd10      	pop	{r4, pc}
 80022f8:	20000818 	.word	0x20000818

080022fc <audiod_control_xfer_cb>:
{
 80022fc:	b570      	push	{r4, r5, r6, lr}
 80022fe:	0005      	movs	r5, r0
 8002300:	000c      	movs	r4, r1
 8002302:	0016      	movs	r6, r2
 8002304:	b08e      	sub	sp, #56	; 0x38
  if ( stage == CONTROL_STAGE_SETUP )
 8002306:	2901      	cmp	r1, #1
 8002308:	d000      	beq.n	800230c <audiod_control_xfer_cb+0x10>
 800230a:	e130      	b.n	800256e <audiod_control_xfer_cb+0x272>
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD)
 800230c:	7812      	ldrb	r2, [r2, #0]
 800230e:	2360      	movs	r3, #96	; 0x60
 8002310:	0011      	movs	r1, r2
 8002312:	4019      	ands	r1, r3
 8002314:	9105      	str	r1, [sp, #20]
 8002316:	421a      	tst	r2, r3
 8002318:	d000      	beq.n	800231c <audiod_control_xfer_cb+0x20>
 800231a:	e0cf      	b.n	80024bc <audiod_control_xfer_cb+0x1c0>
    switch (p_request->bRequest)
 800231c:	7873      	ldrb	r3, [r6, #1]
 800231e:	2b0a      	cmp	r3, #10
 8002320:	d004      	beq.n	800232c <audiod_control_xfer_cb+0x30>
 8002322:	2b0b      	cmp	r3, #11
 8002324:	d011      	beq.n	800234a <audiod_control_xfer_cb+0x4e>
 8002326:	000b      	movs	r3, r1
  TU_VERIFY(audiod_get_AS_interface_index_global(itf, &func_id, &idxItf, &p_desc));
 8002328:	9303      	str	r3, [sp, #12]
 800232a:	e00b      	b.n	8002344 <audiod_control_xfer_cb+0x48>
    if (audiod_get_AS_interface_index(itf, &_audiod_fct[i], idxItf, pp_desc_int))
 800232c:	220b      	movs	r2, #11
 800232e:	a90a      	add	r1, sp, #40	; 0x28
 8002330:	1852      	adds	r2, r2, r1
 8002332:	7930      	ldrb	r0, [r6, #4]
 8002334:	49c0      	ldr	r1, [pc, #768]	; (8002638 <audiod_control_xfer_cb+0x33c>)
 8002336:	ab0d      	add	r3, sp, #52	; 0x34
 8002338:	f7ff fd8f 	bl	8001e5a <audiod_get_AS_interface_index>
 800233c:	9003      	str	r0, [sp, #12]
 800233e:	2800      	cmp	r0, #0
 8002340:	d000      	beq.n	8002344 <audiod_control_xfer_cb+0x48>
 8002342:	e172      	b.n	800262a <audiod_control_xfer_cb+0x32e>
}
 8002344:	9803      	ldr	r0, [sp, #12]
 8002346:	b00e      	add	sp, #56	; 0x38
 8002348:	bd70      	pop	{r4, r5, r6, pc}
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800234a:	7933      	ldrb	r3, [r6, #4]
  uint8_t const alt = tu_u16_low(p_request->wValue);
 800234c:	78f2      	ldrb	r2, [r6, #3]
 800234e:	9306      	str	r3, [sp, #24]
 8002350:	78b3      	ldrb	r3, [r6, #2]
 8002352:	0212      	lsls	r2, r2, #8
 8002354:	431a      	orrs	r2, r3
 8002356:	9204      	str	r2, [sp, #16]
    if (audiod_get_AS_interface_index(itf, &_audiod_fct[i], idxItf, pp_desc_int))
 8002358:	220b      	movs	r2, #11
 800235a:	4cb7      	ldr	r4, [pc, #732]	; (8002638 <audiod_control_xfer_cb+0x33c>)
 800235c:	a90a      	add	r1, sp, #40	; 0x28
 800235e:	1852      	adds	r2, r2, r1
 8002360:	9806      	ldr	r0, [sp, #24]
 8002362:	0021      	movs	r1, r4
 8002364:	ab0d      	add	r3, sp, #52	; 0x34
 8002366:	f7ff fd78 	bl	8001e5a <audiod_get_AS_interface_index>
 800236a:	9003      	str	r0, [sp, #12]
 800236c:	2800      	cmp	r0, #0
 800236e:	d000      	beq.n	8002372 <audiod_control_xfer_cb+0x76>
 8002370:	e172      	b.n	8002658 <audiod_control_xfer_cb+0x35c>
  TU_VERIFY(audiod_get_AS_interface_index_global(itf, &func_id, &idxItf, &p_desc));
 8002372:	2300      	movs	r3, #0
 8002374:	e7d8      	b.n	8002328 <audiod_control_xfer_cb+0x2c>
      tu_fifo_clear(&audio->tx_supp_ff[cnt]);
 8002376:	2214      	movs	r2, #20
 8002378:	4362      	muls	r2, r4
 800237a:	6a98      	ldr	r0, [r3, #40]	; 0x28
    for (uint8_t cnt = 0; cnt < audio->n_tx_supp_ff; cnt++)
 800237c:	3401      	adds	r4, #1
      tu_fifo_clear(&audio->tx_supp_ff[cnt]);
 800237e:	1880      	adds	r0, r0, r2
 8002380:	f000 fba9 	bl	8002ad6 <tu_fifo_clear>
    for (uint8_t cnt = 0; cnt < audio->n_tx_supp_ff; cnt++)
 8002384:	b2e4      	uxtb	r4, r4
 8002386:	e172      	b.n	800266e <audiod_control_xfer_cb+0x372>
    if (tud_audio_set_itf_close_EP_cb) TU_VERIFY(tud_audio_set_itf_close_EP_cb(rhport, p_request));
 8002388:	0031      	movs	r1, r6
 800238a:	0028      	movs	r0, r5
 800238c:	f7fe f968 	bl	8000660 <tud_audio_set_itf_close_EP_cb>
 8002390:	2800      	cmp	r0, #0
 8002392:	d000      	beq.n	8002396 <audiod_control_xfer_cb+0x9a>
 8002394:	e176      	b.n	8002684 <audiod_control_xfer_cb+0x388>
 8002396:	e7ec      	b.n	8002372 <audiod_control_xfer_cb+0x76>
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN && desc_ep->bmAttributes.usage == 0x00)   // Check if usage is data EP
 8002398:	2230      	movs	r2, #48	; 0x30
 800239a:	78e3      	ldrb	r3, [r4, #3]
 800239c:	401a      	ands	r2, r3
 800239e:	9207      	str	r2, [sp, #28]
 80023a0:	2230      	movs	r2, #48	; 0x30
 80023a2:	4213      	tst	r3, r2
 80023a4:	d000      	beq.n	80023a8 <audiod_control_xfer_cb+0xac>
 80023a6:	e1b7      	b.n	8002718 <audiod_control_xfer_cb+0x41c>
            audio->ep_in = ep_addr;
 80023a8:	4aa3      	ldr	r2, [pc, #652]	; (8002638 <audiod_control_xfer_cb+0x33c>)
 80023aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80023ac:	9904      	ldr	r1, [sp, #16]
 80023ae:	7213      	strb	r3, [r2, #8]
            audio->ep_in_as_intf_num = itf;
 80023b0:	9b06      	ldr	r3, [sp, #24]
 80023b2:	7313      	strb	r3, [r2, #12]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 80023b4:	7963      	ldrb	r3, [r4, #5]
 80023b6:	7920      	ldrb	r0, [r4, #4]
 80023b8:	021b      	lsls	r3, r3, #8
 80023ba:	4303      	orrs	r3, r0
 80023bc:	055b      	lsls	r3, r3, #21
 80023be:	0d5b      	lsrs	r3, r3, #21
            audio->ep_in_sz = tu_edpt_packet_size(desc_ep);
 80023c0:	8153      	strh	r3, [r2, #10]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80023c2:	9b04      	ldr	r3, [sp, #16]
#endif

#if CFG_TUD_AUDIO_ENABLE_EP_IN
      if (as_itf == audio->ep_in_as_intf_num)
      {
        audio->n_bytes_per_sampe_tx = ((audio_desc_type_I_format_t const * )p_desc)->bSubslotSize;
 80023c4:	1d50      	adds	r0, r2, #5
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	18cb      	adds	r3, r1, r3
  while (p_desc < p_desc_end)
 80023ca:	9908      	ldr	r1, [sp, #32]
 80023cc:	4299      	cmp	r1, r3
 80023ce:	d828      	bhi.n	8002422 <audiod_control_xfer_cb+0x126>
            const uint16_t active_fifo_depth = (audio->tx_supp_ff_sz_max / audio->n_bytes_per_sampe_tx) * audio->n_bytes_per_sampe_tx;
 80023d0:	4b99      	ldr	r3, [pc, #612]	; (8002638 <audiod_control_xfer_cb+0x33c>)
 80023d2:	1d5a      	adds	r2, r3, #5
 80023d4:	7fd4      	ldrb	r4, [r2, #31]
 80023d6:	8dd8      	ldrh	r0, [r3, #46]	; 0x2e
 80023d8:	0021      	movs	r1, r4
 80023da:	f7fd ff45 	bl	8000268 <__divsi3>
 80023de:	4344      	muls	r4, r0
 80023e0:	b2a3      	uxth	r3, r4
 80023e2:	930b      	str	r3, [sp, #44]	; 0x2c
            for (uint8_t cnt = 0; cnt < audio->n_tx_supp_ff; cnt++)
 80023e4:	4c94      	ldr	r4, [pc, #592]	; (8002638 <audiod_control_xfer_cb+0x33c>)
 80023e6:	0023      	movs	r3, r4
 80023e8:	332c      	adds	r3, #44	; 0x2c
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	9309      	str	r3, [sp, #36]	; 0x24
 80023ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80023f0:	9b07      	ldr	r3, [sp, #28]
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d33b      	bcc.n	800246e <audiod_control_xfer_cb+0x172>
            audio->n_ff_used_tx = audio->n_channels_tx / audio->n_channels_per_ff_tx;
 80023f6:	1da3      	adds	r3, r4, #6
 80023f8:	7f60      	ldrb	r0, [r4, #29]
 80023fa:	7fd9      	ldrb	r1, [r3, #31]
 80023fc:	f7fd feaa 	bl	8000154 <__udivsi3>
            TU_ASSERT( audio->n_ff_used_tx <= audio->n_tx_supp_ff );
 8002400:	9b09      	ldr	r3, [sp, #36]	; 0x24
            audio->n_ff_used_tx = audio->n_channels_tx / audio->n_channels_per_ff_tx;
 8002402:	b2c0      	uxtb	r0, r0
 8002404:	3407      	adds	r4, #7
 8002406:	77e0      	strb	r0, [r4, #31]
            TU_ASSERT( audio->n_ff_used_tx <= audio->n_tx_supp_ff );
 8002408:	4283      	cmp	r3, r0
 800240a:	d3b2      	bcc.n	8002372 <audiod_control_xfer_cb+0x76>
            if (tud_audio_set_itf_cb) TU_VERIFY(tud_audio_set_itf_cb(rhport, p_request));
 800240c:	4b8b      	ldr	r3, [pc, #556]	; (800263c <audiod_control_xfer_cb+0x340>)
 800240e:	2b00      	cmp	r3, #0
 8002410:	d13d      	bne.n	800248e <audiod_control_xfer_cb+0x192>
            TU_VERIFY(audiod_tx_done_cb(rhport, &_audiod_fct[func_id]));
 8002412:	0028      	movs	r0, r5
 8002414:	4988      	ldr	r1, [pc, #544]	; (8002638 <audiod_control_xfer_cb+0x33c>)
 8002416:	f7ff fe13 	bl	8002040 <audiod_tx_done_cb>
 800241a:	2800      	cmp	r0, #0
 800241c:	d000      	beq.n	8002420 <audiod_control_xfer_cb+0x124>
 800241e:	e17b      	b.n	8002718 <audiod_control_xfer_cb+0x41c>
 8002420:	e7a7      	b.n	8002372 <audiod_control_xfer_cb+0x76>
}

static inline uint8_t tu_desc_type(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8002422:	7859      	ldrb	r1, [r3, #1]
    if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE) break;
 8002424:	2904      	cmp	r1, #4
 8002426:	d0d3      	beq.n	80023d0 <audiod_control_xfer_cb+0xd4>
    if (tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO_CS_AS_INTERFACE_AS_GENERAL)
 8002428:	2924      	cmp	r1, #36	; 0x24
 800242a:	d11d      	bne.n	8002468 <audiod_control_xfer_cb+0x16c>
 800242c:	7899      	ldrb	r1, [r3, #2]
 800242e:	2901      	cmp	r1, #1
 8002430:	d008      	beq.n	8002444 <audiod_control_xfer_cb+0x148>
    if (tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO_CS_AS_INTERFACE_FORMAT_TYPE && ((audio_desc_type_I_format_t const * )p_desc)->bFormatType == AUDIO_FORMAT_TYPE_I)
 8002432:	7899      	ldrb	r1, [r3, #2]
 8002434:	2902      	cmp	r1, #2
 8002436:	d117      	bne.n	8002468 <audiod_control_xfer_cb+0x16c>
 8002438:	78d9      	ldrb	r1, [r3, #3]
 800243a:	2901      	cmp	r1, #1
 800243c:	d114      	bne.n	8002468 <audiod_control_xfer_cb+0x16c>
        audio->n_bytes_per_sampe_tx = ((audio_desc_type_I_format_t const * )p_desc)->bSubslotSize;
 800243e:	7919      	ldrb	r1, [r3, #4]
 8002440:	77c1      	strb	r1, [r0, #31]
 8002442:	e011      	b.n	8002468 <audiod_control_xfer_cb+0x16c>
        audio->n_channels_tx = ((audio_desc_cs_as_interface_t const * )p_desc)->bNrChannels;
 8002444:	7a99      	ldrb	r1, [r3, #10]
 8002446:	7751      	strb	r1, [r2, #29]
        audio->format_type_tx = (audio_format_type_t)(((audio_desc_cs_as_interface_t const * )p_desc)->bFormatType);
 8002448:	7959      	ldrb	r1, [r3, #5]
 800244a:	7711      	strb	r1, [r2, #28]
        audio->format_type_I_tx = (audio_data_format_type_I_t)(((audio_desc_cs_as_interface_t const * )p_desc)->bmFormats);
 800244c:	79d9      	ldrb	r1, [r3, #7]
 800244e:	799c      	ldrb	r4, [r3, #6]
 8002450:	0209      	lsls	r1, r1, #8
 8002452:	4321      	orrs	r1, r4
 8002454:	7a1c      	ldrb	r4, [r3, #8]
 8002456:	0424      	lsls	r4, r4, #16
 8002458:	430c      	orrs	r4, r1
 800245a:	7a59      	ldrb	r1, [r3, #9]
 800245c:	0609      	lsls	r1, r1, #24
 800245e:	4321      	orrs	r1, r4
 8002460:	6211      	str	r1, [r2, #32]
    if (tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO_CS_AS_INTERFACE_FORMAT_TYPE && ((audio_desc_type_I_format_t const * )p_desc)->bFormatType == AUDIO_FORMAT_TYPE_I)
 8002462:	7859      	ldrb	r1, [r3, #1]
 8002464:	2924      	cmp	r1, #36	; 0x24
 8002466:	d0e4      	beq.n	8002432 <audiod_control_xfer_cb+0x136>
  return desc8 + desc8[DESC_OFFSET_LEN];
 8002468:	7819      	ldrb	r1, [r3, #0]
 800246a:	185b      	adds	r3, r3, r1
 800246c:	e7ad      	b.n	80023ca <audiod_control_xfer_cb+0xce>
              tu_fifo_config(&audio->tx_supp_ff[cnt], audio->tx_supp_ff[cnt].buffer, active_fifo_depth, 1, true);
 800246e:	2314      	movs	r3, #20
 8002470:	9a07      	ldr	r2, [sp, #28]
 8002472:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002474:	4353      	muls	r3, r2
 8002476:	18c0      	adds	r0, r0, r3
 8002478:	2301      	movs	r3, #1
 800247a:	9300      	str	r3, [sp, #0]
 800247c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800247e:	6801      	ldr	r1, [r0, #0]
 8002480:	f000 fac0 	bl	8002a04 <tu_fifo_config>
            for (uint8_t cnt = 0; cnt < audio->n_tx_supp_ff; cnt++)
 8002484:	9b07      	ldr	r3, [sp, #28]
 8002486:	3301      	adds	r3, #1
 8002488:	b2db      	uxtb	r3, r3
 800248a:	9307      	str	r3, [sp, #28]
 800248c:	e7aa      	b.n	80023e4 <audiod_control_xfer_cb+0xe8>
            if (tud_audio_set_itf_cb) TU_VERIFY(tud_audio_set_itf_cb(rhport, p_request));
 800248e:	0031      	movs	r1, r6
 8002490:	0028      	movs	r0, r5
 8002492:	e000      	b.n	8002496 <audiod_control_xfer_cb+0x19a>
 8002494:	bf00      	nop
 8002496:	2800      	cmp	r0, #0
 8002498:	d1bb      	bne.n	8002412 <audiod_control_xfer_cb+0x116>
 800249a:	e76a      	b.n	8002372 <audiod_control_xfer_cb+0x76>
      TU_VERIFY(foundEPs == nEps);
 800249c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800249e:	9a05      	ldr	r2, [sp, #20]
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d000      	beq.n	80024a6 <audiod_control_xfer_cb+0x1aa>
 80024a4:	e765      	b.n	8002372 <audiod_control_xfer_cb+0x76>
  tud_control_status(rhport, p_request);
 80024a6:	0031      	movs	r1, r6
 80024a8:	0028      	movs	r0, r5
 80024aa:	f001 f869 	bl	8003580 <tud_control_status>
  return true;
 80024ae:	e749      	b.n	8002344 <audiod_control_xfer_cb+0x48>
 80024b0:	9b04      	ldr	r3, [sp, #16]
 80024b2:	9a04      	ldr	r2, [sp, #16]
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	18d3      	adds	r3, r2, r3
    p_desc = tu_desc_next(p_desc);
 80024b8:	930d      	str	r3, [sp, #52]	; 0x34
 80024ba:	e0f4      	b.n	80026a6 <audiod_control_xfer_cb+0x3aa>
  return false;
 80024bc:	2300      	movs	r3, #0
 80024be:	9303      	str	r3, [sp, #12]
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS)
 80024c0:	9b05      	ldr	r3, [sp, #20]
 80024c2:	2b20      	cmp	r3, #32
 80024c4:	d000      	beq.n	80024c8 <audiod_control_xfer_cb+0x1cc>
 80024c6:	e73d      	b.n	8002344 <audiod_control_xfer_cb+0x48>
    uint8_t itf = TU_U16_LOW(p_request->wIndex);
 80024c8:	7971      	ldrb	r1, [r6, #5]
 80024ca:	7930      	ldrb	r0, [r6, #4]
 80024cc:	0209      	lsls	r1, r1, #8
 80024ce:	4301      	orrs	r1, r0
    switch (p_request->bmRequestType_bit.recipient)
 80024d0:	06d2      	lsls	r2, r2, #27
    uint8_t itf = TU_U16_LOW(p_request->wIndex);
 80024d2:	b2c8      	uxtb	r0, r1
    switch (p_request->bmRequestType_bit.recipient)
 80024d4:	0ed2      	lsrs	r2, r2, #27
 80024d6:	2a01      	cmp	r2, #1
 80024d8:	d014      	beq.n	8002504 <audiod_control_xfer_cb+0x208>
 80024da:	2a02      	cmp	r2, #2
 80024dc:	d000      	beq.n	80024e0 <audiod_control_xfer_cb+0x1e4>
 80024de:	e731      	b.n	8002344 <audiod_control_xfer_cb+0x48>
        TU_VERIFY(audiod_verify_ep_exists(ep, &func_id));
 80024e0:	a90d      	add	r1, sp, #52	; 0x34
 80024e2:	f7ff fd1f 	bl	8001f24 <audiod_verify_ep_exists>
 80024e6:	2800      	cmp	r0, #0
 80024e8:	d100      	bne.n	80024ec <audiod_control_xfer_cb+0x1f0>
 80024ea:	e742      	b.n	8002372 <audiod_control_xfer_cb+0x76>
        if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 80024ec:	7833      	ldrb	r3, [r6, #0]
 80024ee:	2b7f      	cmp	r3, #127	; 0x7f
 80024f0:	d930      	bls.n	8002554 <audiod_control_xfer_cb+0x258>
          if (tud_audio_get_req_ep_cb)
 80024f2:	4b53      	ldr	r3, [pc, #332]	; (8002640 <audiod_control_xfer_cb+0x344>)
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d100      	bne.n	80024fa <audiod_control_xfer_cb+0x1fe>
 80024f8:	e73b      	b.n	8002372 <audiod_control_xfer_cb+0x76>
            return tud_audio_get_req_ep_cb(rhport, p_request);
 80024fa:	0031      	movs	r1, r6
 80024fc:	0028      	movs	r0, r5
 80024fe:	f7fe f83f 	bl	8000580 <tud_audio_get_req_ep_cb>
 8002502:	e013      	b.n	800252c <audiod_control_xfer_cb+0x230>
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 8002504:	0a09      	lsrs	r1, r1, #8
        if (entityID != 0)
 8002506:	d013      	beq.n	8002530 <audiod_control_xfer_cb+0x234>
          TU_VERIFY(audiod_verify_entity_exists(itf, entityID, &func_id));
 8002508:	b2c9      	uxtb	r1, r1
 800250a:	aa0d      	add	r2, sp, #52	; 0x34
 800250c:	f7ff fccc 	bl	8001ea8 <audiod_verify_entity_exists>
 8002510:	2800      	cmp	r0, #0
 8002512:	d100      	bne.n	8002516 <audiod_control_xfer_cb+0x21a>
 8002514:	e72d      	b.n	8002372 <audiod_control_xfer_cb+0x76>
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 8002516:	7833      	ldrb	r3, [r6, #0]
 8002518:	2b7f      	cmp	r3, #127	; 0x7f
 800251a:	d91b      	bls.n	8002554 <audiod_control_xfer_cb+0x258>
            if (tud_audio_get_req_entity_cb)
 800251c:	4b49      	ldr	r3, [pc, #292]	; (8002644 <audiod_control_xfer_cb+0x348>)
 800251e:	2b00      	cmp	r3, #0
 8002520:	d100      	bne.n	8002524 <audiod_control_xfer_cb+0x228>
 8002522:	e726      	b.n	8002372 <audiod_control_xfer_cb+0x76>
              return tud_audio_get_req_entity_cb(rhport, p_request);
 8002524:	0031      	movs	r1, r6
 8002526:	0028      	movs	r0, r5
 8002528:	f7fe f82e 	bl	8000588 <tud_audio_get_req_entity_cb>
  TU_VERIFY(tud_control_xfer(rhport, p_request, &_audiod_fct[func_id].alt_setting[idxItf], 1));
 800252c:	9003      	str	r0, [sp, #12]
 800252e:	e709      	b.n	8002344 <audiod_control_xfer_cb+0x48>
          TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 8002530:	a90d      	add	r1, sp, #52	; 0x34
 8002532:	f7ff fcd9 	bl	8001ee8 <audiod_verify_itf_exists>
 8002536:	2800      	cmp	r0, #0
 8002538:	d100      	bne.n	800253c <audiod_control_xfer_cb+0x240>
 800253a:	e71a      	b.n	8002372 <audiod_control_xfer_cb+0x76>
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 800253c:	7833      	ldrb	r3, [r6, #0]
 800253e:	2b7f      	cmp	r3, #127	; 0x7f
 8002540:	d908      	bls.n	8002554 <audiod_control_xfer_cb+0x258>
            if (tud_audio_get_req_itf_cb)
 8002542:	4b41      	ldr	r3, [pc, #260]	; (8002648 <audiod_control_xfer_cb+0x34c>)
 8002544:	2b00      	cmp	r3, #0
 8002546:	d100      	bne.n	800254a <audiod_control_xfer_cb+0x24e>
 8002548:	e713      	b.n	8002372 <audiod_control_xfer_cb+0x76>
              return tud_audio_get_req_itf_cb(rhport, p_request);
 800254a:	0031      	movs	r1, r6
 800254c:	0028      	movs	r0, r5
 800254e:	f7fe f819 	bl	8000584 <tud_audio_get_req_itf_cb>
 8002552:	e7eb      	b.n	800252c <audiod_control_xfer_cb+0x230>
    TU_VERIFY(tud_control_xfer(rhport, p_request, _audiod_fct[func_id].ctrl_buf, _audiod_fct[func_id].ctrl_buf_sz));
 8002554:	2234      	movs	r2, #52	; 0x34
 8002556:	ab0d      	add	r3, sp, #52	; 0x34
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	4353      	muls	r3, r2
 800255c:	4a36      	ldr	r2, [pc, #216]	; (8002638 <audiod_control_xfer_cb+0x33c>)
 800255e:	18d2      	adds	r2, r2, r3
 8002560:	7d13      	ldrb	r3, [r2, #20]
 8002562:	6912      	ldr	r2, [r2, #16]
  TU_VERIFY(tud_control_xfer(rhport, p_request, &_audiod_fct[func_id].alt_setting[idxItf], 1));
 8002564:	0031      	movs	r1, r6
 8002566:	0028      	movs	r0, r5
 8002568:	f001 f81c 	bl	80035a4 <tud_control_xfer>
 800256c:	e7de      	b.n	800252c <audiod_control_xfer_cb+0x230>
  return true;
 800256e:	2301      	movs	r3, #1
 8002570:	9303      	str	r3, [sp, #12]
  else if ( stage == CONTROL_STAGE_DATA )
 8002572:	2902      	cmp	r1, #2
 8002574:	d000      	beq.n	8002578 <audiod_control_xfer_cb+0x27c>
 8002576:	e6e5      	b.n	8002344 <audiod_control_xfer_cb+0x48>
  if(p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS && p_request->bmRequestType_bit.direction == TUSB_DIR_OUT)
 8002578:	7813      	ldrb	r3, [r2, #0]
 800257a:	221f      	movs	r2, #31
 800257c:	0019      	movs	r1, r3
 800257e:	4391      	bics	r1, r2
 8002580:	2920      	cmp	r1, #32
 8002582:	d000      	beq.n	8002586 <audiod_control_xfer_cb+0x28a>
 8002584:	e6de      	b.n	8002344 <audiod_control_xfer_cb+0x48>
    switch (p_request->bmRequestType_bit.recipient)
 8002586:	06db      	lsls	r3, r3, #27
 8002588:	0edb      	lsrs	r3, r3, #27
 800258a:	2b01      	cmp	r3, #1
 800258c:	d019      	beq.n	80025c2 <audiod_control_xfer_cb+0x2c6>
 800258e:	2b02      	cmp	r3, #2
 8002590:	d000      	beq.n	8002594 <audiod_control_xfer_cb+0x298>
 8002592:	e6ee      	b.n	8002372 <audiod_control_xfer_cb+0x76>
        if (tud_audio_set_req_ep_cb)
 8002594:	4b2d      	ldr	r3, [pc, #180]	; (800264c <audiod_control_xfer_cb+0x350>)
 8002596:	2b00      	cmp	r3, #0
 8002598:	d100      	bne.n	800259c <audiod_control_xfer_cb+0x2a0>
 800259a:	e6ea      	b.n	8002372 <audiod_control_xfer_cb+0x76>
          TU_VERIFY(audiod_verify_ep_exists(ep, &func_id));
 800259c:	ac0d      	add	r4, sp, #52	; 0x34
 800259e:	0021      	movs	r1, r4
 80025a0:	7930      	ldrb	r0, [r6, #4]
 80025a2:	f7ff fcbf 	bl	8001f24 <audiod_verify_ep_exists>
 80025a6:	2800      	cmp	r0, #0
 80025a8:	d100      	bne.n	80025ac <audiod_control_xfer_cb+0x2b0>
 80025aa:	e6e2      	b.n	8002372 <audiod_control_xfer_cb+0x76>
          return tud_audio_set_req_ep_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 80025ac:	2334      	movs	r3, #52	; 0x34
 80025ae:	7822      	ldrb	r2, [r4, #0]
 80025b0:	0031      	movs	r1, r6
 80025b2:	435a      	muls	r2, r3
 80025b4:	4b20      	ldr	r3, [pc, #128]	; (8002638 <audiod_control_xfer_cb+0x33c>)
 80025b6:	0028      	movs	r0, r5
 80025b8:	189b      	adds	r3, r3, r2
 80025ba:	691a      	ldr	r2, [r3, #16]
 80025bc:	f7fd ffa6 	bl	800050c <tud_audio_set_req_ep_cb>
 80025c0:	e7b4      	b.n	800252c <audiod_control_xfer_cb+0x230>
        uint8_t itf = TU_U16_LOW(p_request->wIndex);
 80025c2:	7971      	ldrb	r1, [r6, #5]
 80025c4:	7932      	ldrb	r2, [r6, #4]
 80025c6:	0209      	lsls	r1, r1, #8
 80025c8:	4311      	orrs	r1, r2
 80025ca:	b2c8      	uxtb	r0, r1
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 80025cc:	0a09      	lsrs	r1, r1, #8
        if (entityID != 0)
 80025ce:	d016      	beq.n	80025fe <audiod_control_xfer_cb+0x302>
          if (tud_audio_set_req_entity_cb)
 80025d0:	4b1f      	ldr	r3, [pc, #124]	; (8002650 <audiod_control_xfer_cb+0x354>)
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d100      	bne.n	80025d8 <audiod_control_xfer_cb+0x2dc>
 80025d6:	e6cc      	b.n	8002372 <audiod_control_xfer_cb+0x76>
            TU_VERIFY(audiod_verify_entity_exists(itf, entityID, &func_id));
 80025d8:	ac0d      	add	r4, sp, #52	; 0x34
 80025da:	0022      	movs	r2, r4
 80025dc:	b2c9      	uxtb	r1, r1
 80025de:	f7ff fc63 	bl	8001ea8 <audiod_verify_entity_exists>
 80025e2:	2800      	cmp	r0, #0
 80025e4:	d100      	bne.n	80025e8 <audiod_control_xfer_cb+0x2ec>
 80025e6:	e6c4      	b.n	8002372 <audiod_control_xfer_cb+0x76>
            return tud_audio_set_req_entity_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 80025e8:	2334      	movs	r3, #52	; 0x34
 80025ea:	7822      	ldrb	r2, [r4, #0]
 80025ec:	0031      	movs	r1, r6
 80025ee:	435a      	muls	r2, r3
 80025f0:	4b11      	ldr	r3, [pc, #68]	; (8002638 <audiod_control_xfer_cb+0x33c>)
 80025f2:	0028      	movs	r0, r5
 80025f4:	189b      	adds	r3, r3, r2
 80025f6:	691a      	ldr	r2, [r3, #16]
 80025f8:	f7fd ff8c 	bl	8000514 <tud_audio_set_req_entity_cb>
 80025fc:	e796      	b.n	800252c <audiod_control_xfer_cb+0x230>
          if (tud_audio_set_req_itf_cb)
 80025fe:	4b15      	ldr	r3, [pc, #84]	; (8002654 <audiod_control_xfer_cb+0x358>)
 8002600:	2b00      	cmp	r3, #0
 8002602:	d100      	bne.n	8002606 <audiod_control_xfer_cb+0x30a>
 8002604:	e6b5      	b.n	8002372 <audiod_control_xfer_cb+0x76>
            TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 8002606:	ac0d      	add	r4, sp, #52	; 0x34
 8002608:	0021      	movs	r1, r4
 800260a:	f7ff fc6d 	bl	8001ee8 <audiod_verify_itf_exists>
 800260e:	2800      	cmp	r0, #0
 8002610:	d100      	bne.n	8002614 <audiod_control_xfer_cb+0x318>
 8002612:	e6ae      	b.n	8002372 <audiod_control_xfer_cb+0x76>
            return tud_audio_set_req_itf_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 8002614:	2334      	movs	r3, #52	; 0x34
 8002616:	7822      	ldrb	r2, [r4, #0]
 8002618:	0031      	movs	r1, r6
 800261a:	435a      	muls	r2, r3
 800261c:	4b06      	ldr	r3, [pc, #24]	; (8002638 <audiod_control_xfer_cb+0x33c>)
 800261e:	0028      	movs	r0, r5
 8002620:	189b      	adds	r3, r3, r2
 8002622:	691a      	ldr	r2, [r3, #16]
 8002624:	f7fd ff74 	bl	8000510 <tud_audio_set_req_itf_cb>
 8002628:	e780      	b.n	800252c <audiod_control_xfer_cb+0x230>
  TU_VERIFY(tud_control_xfer(rhport, p_request, &_audiod_fct[func_id].alt_setting[idxItf], 1));
 800262a:	4a03      	ldr	r2, [pc, #12]	; (8002638 <audiod_control_xfer_cb+0x33c>)
 800262c:	ab0a      	add	r3, sp, #40	; 0x28
 800262e:	7adb      	ldrb	r3, [r3, #11]
 8002630:	6992      	ldr	r2, [r2, #24]
 8002632:	18d2      	adds	r2, r2, r3
 8002634:	0023      	movs	r3, r4
 8002636:	e795      	b.n	8002564 <audiod_control_xfer_cb+0x268>
 8002638:	20000818 	.word	0x20000818
 800263c:	00000000 	.word	0x00000000
 8002640:	08000581 	.word	0x08000581
 8002644:	08000589 	.word	0x08000589
 8002648:	08000585 	.word	0x08000585
 800264c:	0800050d 	.word	0x0800050d
 8002650:	08000515 	.word	0x08000515
 8002654:	08000511 	.word	0x08000511
  if (audio->ep_in_as_intf_num == itf)
 8002658:	7b23      	ldrb	r3, [r4, #12]
 800265a:	9a06      	ldr	r2, [sp, #24]
 800265c:	4293      	cmp	r3, r2
 800265e:	d114      	bne.n	800268a <audiod_control_xfer_cb+0x38e>
    audio->ep_in_as_intf_num = 0;
 8002660:	9b05      	ldr	r3, [sp, #20]
    usbd_edpt_close(rhport, audio->ep_in);
 8002662:	7a21      	ldrb	r1, [r4, #8]
    audio->ep_in_as_intf_num = 0;
 8002664:	7323      	strb	r3, [r4, #12]
    usbd_edpt_close(rhport, audio->ep_in);
 8002666:	0028      	movs	r0, r5
 8002668:	f000 ff34 	bl	80034d4 <usbd_edpt_close>
    for (uint8_t cnt = 0; cnt < audio->n_tx_supp_ff; cnt++)
 800266c:	9c05      	ldr	r4, [sp, #20]
 800266e:	4b2f      	ldr	r3, [pc, #188]	; (800272c <audiod_control_xfer_cb+0x430>)
 8002670:	001a      	movs	r2, r3
 8002672:	322c      	adds	r2, #44	; 0x2c
 8002674:	7812      	ldrb	r2, [r2, #0]
 8002676:	42a2      	cmp	r2, r4
 8002678:	d900      	bls.n	800267c <audiod_control_xfer_cb+0x380>
 800267a:	e67c      	b.n	8002376 <audiod_control_xfer_cb+0x7a>
    if (tud_audio_set_itf_close_EP_cb) TU_VERIFY(tud_audio_set_itf_close_EP_cb(rhport, p_request));
 800267c:	4b2c      	ldr	r3, [pc, #176]	; (8002730 <audiod_control_xfer_cb+0x434>)
 800267e:	2b00      	cmp	r3, #0
 8002680:	d000      	beq.n	8002684 <audiod_control_xfer_cb+0x388>
 8002682:	e681      	b.n	8002388 <audiod_control_xfer_cb+0x8c>
    audio->ep_in = 0;                           // Necessary?
 8002684:	2200      	movs	r2, #0
 8002686:	4b29      	ldr	r3, [pc, #164]	; (800272c <audiod_control_xfer_cb+0x430>)
 8002688:	721a      	strb	r2, [r3, #8]
 800268a:	466b      	mov	r3, sp
 800268c:	7c19      	ldrb	r1, [r3, #16]
  audio->alt_setting[idxItf] = alt;
 800268e:	230b      	movs	r3, #11
 8002690:	4a26      	ldr	r2, [pc, #152]	; (800272c <audiod_control_xfer_cb+0x430>)
 8002692:	a80a      	add	r0, sp, #40	; 0x28
 8002694:	181b      	adds	r3, r3, r0
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	6990      	ldr	r0, [r2, #24]
 800269a:	54c1      	strb	r1, [r0, r3]
  uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800269c:	89d3      	ldrh	r3, [r2, #14]
 800269e:	6852      	ldr	r2, [r2, #4]
 80026a0:	3b08      	subs	r3, #8
 80026a2:	18d3      	adds	r3, r2, r3
 80026a4:	9308      	str	r3, [sp, #32]
  while (p_desc < p_desc_end)
 80026a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80026a8:	9304      	str	r3, [sp, #16]
 80026aa:	9a04      	ldr	r2, [sp, #16]
 80026ac:	9b08      	ldr	r3, [sp, #32]
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d800      	bhi.n	80026b4 <audiod_control_xfer_cb+0x3b8>
 80026b2:	e6f8      	b.n	80024a6 <audiod_control_xfer_cb+0x1aa>
    if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == alt)
 80026b4:	9b04      	ldr	r3, [sp, #16]
 80026b6:	785b      	ldrb	r3, [r3, #1]
 80026b8:	2b04      	cmp	r3, #4
 80026ba:	d000      	beq.n	80026be <audiod_control_xfer_cb+0x3c2>
 80026bc:	e6f8      	b.n	80024b0 <audiod_control_xfer_cb+0x1b4>
 80026be:	9b04      	ldr	r3, [sp, #16]
 80026c0:	9a06      	ldr	r2, [sp, #24]
 80026c2:	789b      	ldrb	r3, [r3, #2]
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d000      	beq.n	80026ca <audiod_control_xfer_cb+0x3ce>
 80026c8:	e6f2      	b.n	80024b0 <audiod_control_xfer_cb+0x1b4>
 80026ca:	9b04      	ldr	r3, [sp, #16]
 80026cc:	78db      	ldrb	r3, [r3, #3]
 80026ce:	428b      	cmp	r3, r1
 80026d0:	d000      	beq.n	80026d4 <audiod_control_xfer_cb+0x3d8>
 80026d2:	e6ed      	b.n	80024b0 <audiod_control_xfer_cb+0x1b4>
      uint8_t foundEPs = 0, nEps = ((tusb_desc_interface_t const * )p_desc)->bNumEndpoints;
 80026d4:	9b04      	ldr	r3, [sp, #16]
 80026d6:	791b      	ldrb	r3, [r3, #4]
 80026d8:	930a      	str	r3, [sp, #40]	; 0x28
      while (foundEPs < nEps && p_desc < p_desc_end)
 80026da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80026dc:	9a05      	ldr	r2, [sp, #20]
 80026de:	4293      	cmp	r3, r2
 80026e0:	d800      	bhi.n	80026e4 <audiod_control_xfer_cb+0x3e8>
 80026e2:	e6db      	b.n	800249c <audiod_control_xfer_cb+0x1a0>
 80026e4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80026e6:	9b08      	ldr	r3, [sp, #32]
 80026e8:	42a3      	cmp	r3, r4
 80026ea:	d800      	bhi.n	80026ee <audiod_control_xfer_cb+0x3f2>
 80026ec:	e641      	b.n	8002372 <audiod_control_xfer_cb+0x76>
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT)
 80026ee:	7863      	ldrb	r3, [r4, #1]
 80026f0:	2b05      	cmp	r3, #5
 80026f2:	d115      	bne.n	8002720 <audiod_control_xfer_cb+0x424>
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 80026f4:	0021      	movs	r1, r4
 80026f6:	0028      	movs	r0, r5
 80026f8:	f000 fbd2 	bl	8002ea0 <usbd_edpt_open>
 80026fc:	2800      	cmp	r0, #0
 80026fe:	d100      	bne.n	8002702 <audiod_control_xfer_cb+0x406>
 8002700:	e637      	b.n	8002372 <audiod_control_xfer_cb+0x76>
          uint8_t const ep_addr = desc_ep->bEndpointAddress;
 8002702:	78a3      	ldrb	r3, [r4, #2]
          usbd_edpt_clear_stall(rhport, ep_addr);
 8002704:	0028      	movs	r0, r5
 8002706:	0019      	movs	r1, r3
          uint8_t const ep_addr = desc_ep->bEndpointAddress;
 8002708:	9309      	str	r3, [sp, #36]	; 0x24
          usbd_edpt_clear_stall(rhport, ep_addr);
 800270a:	f000 fc2b 	bl	8002f64 <usbd_edpt_clear_stall>
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN && desc_ep->bmAttributes.usage == 0x00)   // Check if usage is data EP
 800270e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002710:	09db      	lsrs	r3, r3, #7
 8002712:	2b01      	cmp	r3, #1
 8002714:	d100      	bne.n	8002718 <audiod_control_xfer_cb+0x41c>
 8002716:	e63f      	b.n	8002398 <audiod_control_xfer_cb+0x9c>
          foundEPs += 1;
 8002718:	9b05      	ldr	r3, [sp, #20]
 800271a:	3301      	adds	r3, #1
 800271c:	b2db      	uxtb	r3, r3
 800271e:	9305      	str	r3, [sp, #20]
        p_desc = tu_desc_next(p_desc);
 8002720:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002722:	781a      	ldrb	r2, [r3, #0]
 8002724:	189b      	adds	r3, r3, r2
 8002726:	930d      	str	r3, [sp, #52]	; 0x34
 8002728:	e7d7      	b.n	80026da <audiod_control_xfer_cb+0x3de>
 800272a:	46c0      	nop			; (mov r8, r8)
 800272c:	20000818 	.word	0x20000818
 8002730:	08000661 	.word	0x08000661

08002734 <audiod_xfer_cb>:
{
 8002734:	b510      	push	{r4, lr}
    if (_audiod_fct[func_id].ep_in == ep_addr && _audiod_fct[func_id].alt_setting != 0)
 8002736:	4a07      	ldr	r2, [pc, #28]	; (8002754 <audiod_xfer_cb+0x20>)
{
 8002738:	0003      	movs	r3, r0
    if (_audiod_fct[func_id].ep_in == ep_addr && _audiod_fct[func_id].alt_setting != 0)
 800273a:	7a14      	ldrb	r4, [r2, #8]
  return false;
 800273c:	2000      	movs	r0, #0
    if (_audiod_fct[func_id].ep_in == ep_addr && _audiod_fct[func_id].alt_setting != 0)
 800273e:	428c      	cmp	r4, r1
 8002740:	d106      	bne.n	8002750 <audiod_xfer_cb+0x1c>
 8002742:	6991      	ldr	r1, [r2, #24]
 8002744:	4281      	cmp	r1, r0
 8002746:	d003      	beq.n	8002750 <audiod_xfer_cb+0x1c>
      TU_VERIFY(audiod_tx_done_cb(rhport, &_audiod_fct[func_id]));
 8002748:	0011      	movs	r1, r2
 800274a:	0018      	movs	r0, r3
 800274c:	f7ff fc78 	bl	8002040 <audiod_tx_done_cb>
}
 8002750:	bd10      	pop	{r4, pc}
 8002752:	46c0      	nop			; (mov r8, r8)
 8002754:	20000818 	.word	0x20000818

08002758 <tud_audio_buffer_and_schedule_control_xfer>:
{
 8002758:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800275a:	9201      	str	r2, [sp, #4]
  if (p_request->bmRequestType_bit.direction == TUSB_DIR_OUT) return false;
 800275c:	780a      	ldrb	r2, [r1, #0]
{
 800275e:	000c      	movs	r4, r1
 8002760:	001d      	movs	r5, r3
 8002762:	9000      	str	r0, [sp, #0]
  if (p_request->bmRequestType_bit.direction == TUSB_DIR_OUT) return false;
 8002764:	2a7f      	cmp	r2, #127	; 0x7f
 8002766:	d802      	bhi.n	800276e <tud_audio_buffer_and_schedule_control_xfer+0x16>
  switch (p_request->bmRequestType_bit.recipient)
 8002768:	2000      	movs	r0, #0
}
 800276a:	b004      	add	sp, #16
 800276c:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800276e:	7908      	ldrb	r0, [r1, #4]
 8002770:	7949      	ldrb	r1, [r1, #5]
  switch (p_request->bmRequestType_bit.recipient)
 8002772:	06d3      	lsls	r3, r2, #27
  uint8_t itf = TU_U16_LOW(p_request->wIndex);
 8002774:	0209      	lsls	r1, r1, #8
 8002776:	4301      	orrs	r1, r0
 8002778:	b2c8      	uxtb	r0, r1
  switch (p_request->bmRequestType_bit.recipient)
 800277a:	0edb      	lsrs	r3, r3, #27
 800277c:	2b01      	cmp	r3, #1
 800277e:	d006      	beq.n	800278e <tud_audio_buffer_and_schedule_control_xfer+0x36>
 8002780:	2b02      	cmp	r3, #2
 8002782:	d1f1      	bne.n	8002768 <tud_audio_buffer_and_schedule_control_xfer+0x10>
      TU_VERIFY(audiod_verify_ep_exists(ep, &func_id));
 8002784:	ab02      	add	r3, sp, #8
 8002786:	1dd9      	adds	r1, r3, #7
 8002788:	f7ff fbcc 	bl	8001f24 <audiod_verify_ep_exists>
 800278c:	e006      	b.n	800279c <tud_audio_buffer_and_schedule_control_xfer+0x44>
      uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 800278e:	0a09      	lsrs	r1, r1, #8
      if (entityID != 0)
 8002790:	d027      	beq.n	80027e2 <tud_audio_buffer_and_schedule_control_xfer+0x8a>
        TU_VERIFY(audiod_verify_entity_exists(itf, entityID, &func_id));
 8002792:	ab02      	add	r3, sp, #8
 8002794:	b2c9      	uxtb	r1, r1
 8002796:	1dda      	adds	r2, r3, #7
 8002798:	f7ff fb86 	bl	8001ea8 <audiod_verify_entity_exists>
      TU_VERIFY(audiod_verify_ep_exists(ep, &func_id));
 800279c:	2800      	cmp	r0, #0
 800279e:	d0e3      	beq.n	8002768 <tud_audio_buffer_and_schedule_control_xfer+0x10>
  if (len > _audiod_fct[func_id].ctrl_buf_sz) len = _audiod_fct[func_id].ctrl_buf_sz;
 80027a0:	2234      	movs	r2, #52	; 0x34
 80027a2:	ab02      	add	r3, sp, #8
 80027a4:	3307      	adds	r3, #7
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	4e10      	ldr	r6, [pc, #64]	; (80027ec <tud_audio_buffer_and_schedule_control_xfer+0x94>)
 80027aa:	435a      	muls	r2, r3
 80027ac:	18b2      	adds	r2, r6, r2
 80027ae:	7d11      	ldrb	r1, [r2, #20]
 80027b0:	1c0a      	adds	r2, r1, #0
 80027b2:	42a9      	cmp	r1, r5
 80027b4:	d900      	bls.n	80027b8 <tud_audio_buffer_and_schedule_control_xfer+0x60>
 80027b6:	1c2a      	adds	r2, r5, #0
 80027b8:	b295      	uxth	r5, r2
  memcpy((void *)_audiod_fct[func_id].ctrl_buf, data, (size_t)len);
 80027ba:	2234      	movs	r2, #52	; 0x34
 80027bc:	4353      	muls	r3, r2
 80027be:	18f3      	adds	r3, r6, r3
 80027c0:	002a      	movs	r2, r5
 80027c2:	9901      	ldr	r1, [sp, #4]
 80027c4:	6918      	ldr	r0, [r3, #16]
 80027c6:	f001 fcc5 	bl	8004154 <memcpy>
  return tud_control_xfer(rhport, p_request, (void*)_audiod_fct[func_id].ctrl_buf, len);
 80027ca:	2334      	movs	r3, #52	; 0x34
 80027cc:	a902      	add	r1, sp, #8
 80027ce:	79ca      	ldrb	r2, [r1, #7]
 80027d0:	9800      	ldr	r0, [sp, #0]
 80027d2:	435a      	muls	r2, r3
 80027d4:	18b2      	adds	r2, r6, r2
 80027d6:	002b      	movs	r3, r5
 80027d8:	0021      	movs	r1, r4
 80027da:	6912      	ldr	r2, [r2, #16]
 80027dc:	f000 fee2 	bl	80035a4 <tud_control_xfer>
 80027e0:	e7c3      	b.n	800276a <tud_audio_buffer_and_schedule_control_xfer+0x12>
        TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 80027e2:	ab02      	add	r3, sp, #8
 80027e4:	1dd9      	adds	r1, r3, #7
 80027e6:	f7ff fb7f 	bl	8001ee8 <audiod_verify_itf_exists>
 80027ea:	e7d7      	b.n	800279c <tud_audio_buffer_and_schedule_control_xfer+0x44>
 80027ec:	20000818 	.word	0x20000818

080027f0 <advance_pointer>:
static uint16_t advance_pointer(tu_fifo_t* f, uint16_t p, uint16_t offset)
{
  // We limit the index space of p such that a correct wrap around happens
  // Check for a wrap around or if we are in unused index space - This has to be checked first!!
  // We are exploiting the wrap around to the correct index
  if ((p > (uint16_t)(p + offset)) || ((uint16_t)(p + offset) > f->max_pointer_idx))
 80027f0:	188a      	adds	r2, r1, r2
{
 80027f2:	0003      	movs	r3, r0
  if ((p > (uint16_t)(p + offset)) || ((uint16_t)(p + offset) > f->max_pointer_idx))
 80027f4:	b290      	uxth	r0, r2
 80027f6:	4288      	cmp	r0, r1
 80027f8:	d302      	bcc.n	8002800 <advance_pointer+0x10>
 80027fa:	899a      	ldrh	r2, [r3, #12]
 80027fc:	4282      	cmp	r2, r0
 80027fe:	d202      	bcs.n	8002806 <advance_pointer+0x16>
  {
    p = (p + offset) + f->non_used_index_space;
 8002800:	895a      	ldrh	r2, [r3, #10]
 8002802:	1880      	adds	r0, r0, r2
 8002804:	b280      	uxth	r0, r0
  else
  {
    p += offset;
  }
  return p;
}
 8002806:	4770      	bx	lr

08002808 <_tu_fifo_correct_read_pointer>:

// Works on local copies of w
// For more details see _tu_fifo_overflow()!
static inline void _tu_fifo_correct_read_pointer(tu_fifo_t* f, uint16_t wAbs)
{
  f->rd_idx = backward_pointer(f, wAbs, f->depth);
 8002808:	8882      	ldrh	r2, [r0, #4]
{
 800280a:	b510      	push	{r4, lr}
  if ((p < (uint16_t)(p - offset)) || ((uint16_t)(p - offset) > f->max_pointer_idx))
 800280c:	428a      	cmp	r2, r1
 800280e:	d804      	bhi.n	800281a <_tu_fifo_correct_read_pointer+0x12>
 8002810:	1a8b      	subs	r3, r1, r2
 8002812:	8984      	ldrh	r4, [r0, #12]
 8002814:	b29b      	uxth	r3, r3
 8002816:	429c      	cmp	r4, r3
 8002818:	d203      	bcs.n	8002822 <_tu_fifo_correct_read_pointer+0x1a>
    p = (p - offset) - f->non_used_index_space;
 800281a:	8943      	ldrh	r3, [r0, #10]
 800281c:	18d2      	adds	r2, r2, r3
 800281e:	1a89      	subs	r1, r1, r2
 8002820:	b28b      	uxth	r3, r1
  f->rd_idx = backward_pointer(f, wAbs, f->depth);
 8002822:	8203      	strh	r3, [r0, #16]
}
 8002824:	bd10      	pop	{r4, pc}
	...

08002828 <_ff_push_const_addr>:
{
 8002828:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint16_t full_words = len >> 2;
 800282a:	0896      	lsrs	r6, r2, #2
{
 800282c:	0015      	movs	r5, r2
  while(full_words--)
 800282e:	0003      	movs	r3, r0
  uint16_t full_words = len >> 2;
 8002830:	0032      	movs	r2, r6
{
 8002832:	9101      	str	r1, [sp, #4]
  while(full_words--)
 8002834:	3a01      	subs	r2, #1
 8002836:	490e      	ldr	r1, [pc, #56]	; (8002870 <_ff_push_const_addr+0x48>)
 8002838:	b292      	uxth	r2, r2
 800283a:	428a      	cmp	r2, r1
 800283c:	d10d      	bne.n	800285a <_ff_push_const_addr+0x32>
  uint8_t const bytes_rem = len & 0x03;
 800283e:	2303      	movs	r3, #3
 8002840:	002a      	movs	r2, r5
 8002842:	00b6      	lsls	r6, r6, #2
 8002844:	1980      	adds	r0, r0, r6
 8002846:	401a      	ands	r2, r3
  if ( bytes_rem )
 8002848:	421d      	tst	r5, r3
 800284a:	d005      	beq.n	8002858 <_ff_push_const_addr+0x30>
    uint32_t tmp32 = *rx_fifo;
 800284c:	9b01      	ldr	r3, [sp, #4]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800284e:	a903      	add	r1, sp, #12
    uint32_t tmp32 = *rx_fifo;
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	9303      	str	r3, [sp, #12]
    memcpy(ff_buf, &tmp32, bytes_rem);
 8002854:	f001 fc7e 	bl	8004154 <memcpy>
}
 8002858:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
    tu_unaligned_write32(ff_buf, *rx_fifo);
 800285a:	9901      	ldr	r1, [sp, #4]
 800285c:	680c      	ldr	r4, [r1, #0]
}

TU_ATTR_ALWAYS_INLINE static inline void tu_unaligned_write32(void* mem, uint32_t value)
{
  tu_unaligned_uint32_t* ua32 = (tu_unaligned_uint32_t*) mem;
  ua32->val = value;
 800285e:	0a21      	lsrs	r1, r4, #8
 8002860:	701c      	strb	r4, [r3, #0]
 8002862:	7059      	strb	r1, [r3, #1]
 8002864:	0c21      	lsrs	r1, r4, #16
 8002866:	0e24      	lsrs	r4, r4, #24
 8002868:	7099      	strb	r1, [r3, #2]
 800286a:	70dc      	strb	r4, [r3, #3]
    ff_buf += 4;
 800286c:	3304      	adds	r3, #4
 800286e:	e7e1      	b.n	8002834 <_ff_push_const_addr+0xc>
 8002870:	0000ffff 	.word	0x0000ffff

08002874 <_tu_fifo_peek>:

// Works on local copies of w and r
// Must be protected by mutexes since in case of an overflow read pointer gets modified
static bool _tu_fifo_peek(tu_fifo_t* f, void * p_buffer, uint16_t wAbs, uint16_t rAbs)
{
 8002874:	b570      	push	{r4, r5, r6, lr}
 8002876:	001c      	movs	r4, r3
  uint16_t cnt = wAbs-rAbs;
 8002878:	1ad3      	subs	r3, r2, r3
{
 800287a:	000e      	movs	r6, r1
 800287c:	0005      	movs	r5, r0
 800287e:	0011      	movs	r1, r2
  uint16_t cnt = wAbs-rAbs;
 8002880:	b29b      	uxth	r3, r3
  if (rAbs > wAbs) cnt -= f->non_used_index_space;
 8002882:	42a2      	cmp	r2, r4
 8002884:	d202      	bcs.n	800288c <_tu_fifo_peek+0x18>
 8002886:	8942      	ldrh	r2, [r0, #10]
 8002888:	1a9b      	subs	r3, r3, r2
 800288a:	b29b      	uxth	r3, r3
  uint16_t cnt = _tu_fifo_count(f, wAbs, rAbs);

  // Check overflow and correct if required
  if (cnt > f->depth)
 800288c:	88aa      	ldrh	r2, [r5, #4]
 800288e:	429a      	cmp	r2, r3
 8002890:	d203      	bcs.n	800289a <_tu_fifo_peek+0x26>
  {
    _tu_fifo_correct_read_pointer(f, wAbs);
 8002892:	0028      	movs	r0, r5
 8002894:	f7ff ffb8 	bl	8002808 <_tu_fifo_correct_read_pointer>
    cnt = f->depth;
 8002898:	88ab      	ldrh	r3, [r5, #4]
  }

  // Skip beginning of buffer
  if (cnt == 0) return false;
 800289a:	1e18      	subs	r0, r3, #0
 800289c:	d00a      	beq.n	80028b4 <_tu_fifo_peek+0x40>
  return _ff_mod(p, f->depth);
 800289e:	88aa      	ldrh	r2, [r5, #4]
  while ( idx >= depth) idx -= depth;
 80028a0:	42a2      	cmp	r2, r4
 80028a2:	d908      	bls.n	80028b6 <_tu_fifo_peek+0x42>
  memcpy(app_buf, f->buffer + (rel * f->item_size), f->item_size);
 80028a4:	88ea      	ldrh	r2, [r5, #6]
 80028a6:	6829      	ldr	r1, [r5, #0]
 80028a8:	4354      	muls	r4, r2
 80028aa:	0030      	movs	r0, r6
 80028ac:	1909      	adds	r1, r1, r4
 80028ae:	f001 fc51 	bl	8004154 <memcpy>
 80028b2:	2001      	movs	r0, #1

  // Peek data
  _ff_pull(f, p_buffer, rRel);

  return true;
}
 80028b4:	bd70      	pop	{r4, r5, r6, pc}
  while ( idx >= depth) idx -= depth;
 80028b6:	1aa4      	subs	r4, r4, r2
 80028b8:	b2a4      	uxth	r4, r4
 80028ba:	e7f1      	b.n	80028a0 <_tu_fifo_peek+0x2c>

080028bc <_tu_fifo_write_n.part.0>:
static inline uint16_t _tu_fifo_remaining(tu_fifo_t* f, uint16_t wAbs, uint16_t rAbs)
{
  return f->depth - _tu_fifo_count(f, wAbs, rAbs);
}

static uint16_t _tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n, tu_fifo_copy_mode_t copy_mode)
 80028bc:	b570      	push	{r4, r5, r6, lr}
 80028be:	0004      	movs	r4, r0
 80028c0:	b08a      	sub	sp, #40	; 0x28
 80028c2:	0018      	movs	r0, r3
{
  if ( n == 0 ) return 0;

  _ff_lock(f->mutex_wr);

  uint16_t w = f->wr_idx, r = f->rd_idx;
 80028c4:	89e3      	ldrh	r3, [r4, #14]
static uint16_t _tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n, tu_fifo_copy_mode_t copy_mode)
 80028c6:	9102      	str	r1, [sp, #8]
  uint16_t w = f->wr_idx, r = f->rd_idx;
 80028c8:	8a25      	ldrh	r5, [r4, #16]
  uint8_t const* buf8 = (uint8_t const*) data;

  if (!f->overwritable)
 80028ca:	7a21      	ldrb	r1, [r4, #8]
  uint16_t w = f->wr_idx, r = f->rd_idx;
 80028cc:	b29b      	uxth	r3, r3
static uint16_t _tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n, tu_fifo_copy_mode_t copy_mode)
 80028ce:	9201      	str	r2, [sp, #4]
  uint16_t w = f->wr_idx, r = f->rd_idx;
 80028d0:	9304      	str	r3, [sp, #16]
    n = tu_min16(n, _tu_fifo_remaining(f, w, r));
  }
  else if (n >= f->depth)
  {
    // Only copy last part
    buf8 = buf8 + (n - f->depth) * f->item_size;
 80028d2:	88e2      	ldrh	r2, [r4, #6]
  return f->depth - _tu_fifo_count(f, wAbs, rAbs);
 80028d4:	88a3      	ldrh	r3, [r4, #4]
  uint16_t w = f->wr_idx, r = f->rd_idx;
 80028d6:	b2ad      	uxth	r5, r5
  if (!f->overwritable)
 80028d8:	2900      	cmp	r1, #0
 80028da:	d136      	bne.n	800294a <_tu_fifo_write_n.part.0+0x8e>
  uint16_t cnt = wAbs-rAbs;
 80028dc:	9904      	ldr	r1, [sp, #16]
  if (rAbs > wAbs) cnt -= f->non_used_index_space;
 80028de:	9e04      	ldr	r6, [sp, #16]
  uint16_t cnt = wAbs-rAbs;
 80028e0:	1b49      	subs	r1, r1, r5
 80028e2:	b289      	uxth	r1, r1
  if (rAbs > wAbs) cnt -= f->non_used_index_space;
 80028e4:	42ae      	cmp	r6, r5
 80028e6:	d202      	bcs.n	80028ee <_tu_fifo_write_n.part.0+0x32>
 80028e8:	8965      	ldrh	r5, [r4, #10]
 80028ea:	1b49      	subs	r1, r1, r5
 80028ec:	b289      	uxth	r1, r1
  return f->depth - _tu_fifo_count(f, wAbs, rAbs);
 80028ee:	1a59      	subs	r1, r3, r1
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80028f0:	9e01      	ldr	r6, [sp, #4]
 80028f2:	1c0d      	adds	r5, r1, #0
 80028f4:	b289      	uxth	r1, r1
 80028f6:	42b1      	cmp	r1, r6
 80028f8:	d901      	bls.n	80028fe <_tu_fifo_write_n.part.0+0x42>
 80028fa:	4669      	mov	r1, sp
 80028fc:	888d      	ldrh	r5, [r1, #4]
 80028fe:	b2a9      	uxth	r1, r5
 8002900:	9101      	str	r1, [sp, #4]
  while ( idx >= depth) idx -= depth;
 8002902:	9d04      	ldr	r5, [sp, #16]
 8002904:	429d      	cmp	r5, r3
 8002906:	d22b      	bcs.n	8002960 <_tu_fifo_write_n.part.0+0xa4>
  uint16_t nLin_bytes = nLin * f->item_size;
 8002908:	0011      	movs	r1, r2
  uint16_t const nLin = f->depth - rel;
 800290a:	1b5e      	subs	r6, r3, r5
 800290c:	b2b6      	uxth	r6, r6
  uint16_t nLin_bytes = nLin * f->item_size;
 800290e:	4371      	muls	r1, r6
 8002910:	b289      	uxth	r1, r1
 8002912:	9105      	str	r1, [sp, #20]
  uint16_t const nWrap = n - nLin;
 8002914:	9901      	ldr	r1, [sp, #4]
 8002916:	1acb      	subs	r3, r1, r3
 8002918:	18eb      	adds	r3, r5, r3
  uint16_t nWrap_bytes = nWrap * f->item_size;
 800291a:	4353      	muls	r3, r2
  uint8_t* ff_buf = f->buffer + (rel * f->item_size);
 800291c:	4355      	muls	r5, r2
  uint16_t nWrap_bytes = nWrap * f->item_size;
 800291e:	b29b      	uxth	r3, r3
 8002920:	9303      	str	r3, [sp, #12]
  uint8_t* ff_buf = f->buffer + (rel * f->item_size);
 8002922:	6823      	ldr	r3, [r4, #0]
 8002924:	195d      	adds	r5, r3, r5
  switch (copy_mode)
 8002926:	2801      	cmp	r0, #1
 8002928:	d029      	beq.n	800297e <_tu_fifo_write_n.part.0+0xc2>
      if(n <= nLin)
 800292a:	42b1      	cmp	r1, r6
 800292c:	d81b      	bhi.n	8002966 <_tu_fifo_write_n.part.0+0xaa>
        memcpy(ff_buf, app_buf, n*f->item_size);
 800292e:	0028      	movs	r0, r5
 8002930:	434a      	muls	r2, r1
 8002932:	9902      	ldr	r1, [sp, #8]
        memcpy(f->buffer, ((uint8_t const*) app_buf) + nLin_bytes, nWrap_bytes);
 8002934:	f001 fc0e 	bl	8004154 <memcpy>

  // Write data
  _ff_push_n(f, buf8, n, wRel, copy_mode);

  // Advance pointer
  f->wr_idx = advance_pointer(f, w, n);
 8002938:	0020      	movs	r0, r4
 800293a:	9a01      	ldr	r2, [sp, #4]
 800293c:	9904      	ldr	r1, [sp, #16]
 800293e:	f7ff ff57 	bl	80027f0 <advance_pointer>
 8002942:	81e0      	strh	r0, [r4, #14]

  _ff_unlock(f->mutex_wr);

  return n;
}
 8002944:	9801      	ldr	r0, [sp, #4]
 8002946:	b00a      	add	sp, #40	; 0x28
 8002948:	bd70      	pop	{r4, r5, r6, pc}
  else if (n >= f->depth)
 800294a:	9901      	ldr	r1, [sp, #4]
 800294c:	4299      	cmp	r1, r3
 800294e:	d3d8      	bcc.n	8002902 <_tu_fifo_write_n.part.0+0x46>
    buf8 = buf8 + (n - f->depth) * f->item_size;
 8002950:	1ac9      	subs	r1, r1, r3
 8002952:	4351      	muls	r1, r2
 8002954:	9e02      	ldr	r6, [sp, #8]
  uint16_t w = f->wr_idx, r = f->rd_idx;
 8002956:	9504      	str	r5, [sp, #16]
    buf8 = buf8 + (n - f->depth) * f->item_size;
 8002958:	1871      	adds	r1, r6, r1
 800295a:	9102      	str	r1, [sp, #8]
 800295c:	9301      	str	r3, [sp, #4]
 800295e:	e7d0      	b.n	8002902 <_tu_fifo_write_n.part.0+0x46>
  while ( idx >= depth) idx -= depth;
 8002960:	1aed      	subs	r5, r5, r3
 8002962:	b2ad      	uxth	r5, r5
 8002964:	e7ce      	b.n	8002904 <_tu_fifo_write_n.part.0+0x48>
        memcpy(ff_buf, app_buf, nLin_bytes);
 8002966:	9a05      	ldr	r2, [sp, #20]
 8002968:	9902      	ldr	r1, [sp, #8]
 800296a:	0028      	movs	r0, r5
 800296c:	f001 fbf2 	bl	8004154 <memcpy>
        memcpy(f->buffer, ((uint8_t const*) app_buf) + nLin_bytes, nWrap_bytes);
 8002970:	9b05      	ldr	r3, [sp, #20]
 8002972:	9902      	ldr	r1, [sp, #8]
 8002974:	469c      	mov	ip, r3
 8002976:	9a03      	ldr	r2, [sp, #12]
 8002978:	6820      	ldr	r0, [r4, #0]
 800297a:	4461      	add	r1, ip
 800297c:	e7da      	b.n	8002934 <_tu_fifo_write_n.part.0+0x78>
      if(n <= nLin)
 800297e:	9b01      	ldr	r3, [sp, #4]
 8002980:	42b3      	cmp	r3, r6
 8002982:	d806      	bhi.n	8002992 <_tu_fifo_write_n.part.0+0xd6>
        _ff_push_const_addr(ff_buf, app_buf, n*f->item_size);
 8002984:	0028      	movs	r0, r5
 8002986:	435a      	muls	r2, r3
 8002988:	9902      	ldr	r1, [sp, #8]
 800298a:	b292      	uxth	r2, r2
        if (nWrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, nWrap_bytes);
 800298c:	f7ff ff4c 	bl	8002828 <_ff_push_const_addr>
 8002990:	e7d2      	b.n	8002938 <_tu_fifo_write_n.part.0+0x7c>
        uint16_t nLin_4n_bytes = nLin_bytes & 0xFFFC;
 8002992:	2603      	movs	r6, #3
 8002994:	9b05      	ldr	r3, [sp, #20]
        _ff_push_const_addr(ff_buf, app_buf, nLin_4n_bytes);
 8002996:	0028      	movs	r0, r5
        uint16_t nLin_4n_bytes = nLin_bytes & 0xFFFC;
 8002998:	43b3      	bics	r3, r6
        _ff_push_const_addr(ff_buf, app_buf, nLin_4n_bytes);
 800299a:	001a      	movs	r2, r3
 800299c:	9902      	ldr	r1, [sp, #8]
        uint16_t nLin_4n_bytes = nLin_bytes & 0xFFFC;
 800299e:	9307      	str	r3, [sp, #28]
        _ff_push_const_addr(ff_buf, app_buf, nLin_4n_bytes);
 80029a0:	f7ff ff42 	bl	8002828 <_ff_push_const_addr>
        uint8_t rem = nLin_bytes & 0x03;
 80029a4:	9b05      	ldr	r3, [sp, #20]
 80029a6:	4033      	ands	r3, r6
 80029a8:	9306      	str	r3, [sp, #24]
        if (rem > 0)
 80029aa:	9b05      	ldr	r3, [sp, #20]
 80029ac:	4233      	tst	r3, r6
 80029ae:	d027      	beq.n	8002a00 <_tu_fifo_write_n.part.0+0x144>
          uint8_t remrem = tu_min16(nWrap_bytes, 4-rem);
 80029b0:	2304      	movs	r3, #4
 80029b2:	9a06      	ldr	r2, [sp, #24]
 80029b4:	1a9b      	subs	r3, r3, r2
 80029b6:	9a03      	ldr	r2, [sp, #12]
 80029b8:	1c1e      	adds	r6, r3, #0
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	4293      	cmp	r3, r2
 80029be:	d901      	bls.n	80029c4 <_tu_fifo_write_n.part.0+0x108>
 80029c0:	466b      	mov	r3, sp
 80029c2:	899e      	ldrh	r6, [r3, #12]
          nWrap_bytes -= remrem;
 80029c4:	9b03      	ldr	r3, [sp, #12]
 80029c6:	b2b6      	uxth	r6, r6
 80029c8:	1b9b      	subs	r3, r3, r6
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	9303      	str	r3, [sp, #12]
          uint32_t tmp32 = *rx_fifo;
 80029ce:	9b02      	ldr	r3, [sp, #8]
          while(rem--) *ff_buf++ = *src_u8++;
 80029d0:	9a06      	ldr	r2, [sp, #24]
          uint32_t tmp32 = *rx_fifo;
 80029d2:	681b      	ldr	r3, [r3, #0]
          while(rem--) *ff_buf++ = *src_u8++;
 80029d4:	a909      	add	r1, sp, #36	; 0x24
          uint32_t tmp32 = *rx_fifo;
 80029d6:	9309      	str	r3, [sp, #36]	; 0x24
        ff_buf += nLin_4n_bytes;
 80029d8:	9b07      	ldr	r3, [sp, #28]
 80029da:	18e8      	adds	r0, r5, r3
          while(rem--) *ff_buf++ = *src_u8++;
 80029dc:	f001 fbba 	bl	8004154 <memcpy>
          while(remrem--) *ff_buf++ = *src_u8++;
 80029e0:	ab09      	add	r3, sp, #36	; 0x24
 80029e2:	469c      	mov	ip, r3
          ff_buf = f->buffer;
 80029e4:	6825      	ldr	r5, [r4, #0]
          while(remrem--) *ff_buf++ = *src_u8++;
 80029e6:	9906      	ldr	r1, [sp, #24]
 80029e8:	0032      	movs	r2, r6
 80029ea:	0028      	movs	r0, r5
 80029ec:	4461      	add	r1, ip
 80029ee:	f001 fbb1 	bl	8004154 <memcpy>
 80029f2:	19a8      	adds	r0, r5, r6
        if (nWrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, nWrap_bytes);
 80029f4:	9b03      	ldr	r3, [sp, #12]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d09e      	beq.n	8002938 <_tu_fifo_write_n.part.0+0x7c>
 80029fa:	001a      	movs	r2, r3
 80029fc:	9902      	ldr	r1, [sp, #8]
 80029fe:	e7c5      	b.n	800298c <_tu_fifo_write_n.part.0+0xd0>
          ff_buf = f->buffer; // wrap around to beginning
 8002a00:	6820      	ldr	r0, [r4, #0]
 8002a02:	e7f7      	b.n	80029f4 <_tu_fifo_write_n.part.0+0x138>

08002a04 <tu_fifo_config>:
{
 8002a04:	b570      	push	{r4, r5, r6, lr}
  if (depth > 0x8000) return false;               // Maximum depth is 2^15 items
 8002a06:	2680      	movs	r6, #128	; 0x80
{
 8002a08:	0004      	movs	r4, r0
 8002a0a:	a804      	add	r0, sp, #16
 8002a0c:	7805      	ldrb	r5, [r0, #0]
  if (depth > 0x8000) return false;               // Maximum depth is 2^15 items
 8002a0e:	0236      	lsls	r6, r6, #8
 8002a10:	2000      	movs	r0, #0
 8002a12:	42b2      	cmp	r2, r6
 8002a14:	d80c      	bhi.n	8002a30 <tu_fifo_config+0x2c>
  f->depth  = depth;
 8002a16:	80a2      	strh	r2, [r4, #4]
  f->max_pointer_idx = 2*depth - 1;
 8002a18:	0052      	lsls	r2, r2, #1
 8002a1a:	b292      	uxth	r2, r2
  f->item_size = item_size;
 8002a1c:	80e3      	strh	r3, [r4, #6]
  f->max_pointer_idx = 2*depth - 1;
 8002a1e:	1e53      	subs	r3, r2, #1
  f->non_used_index_space = UINT16_MAX - f->max_pointer_idx;
 8002a20:	4252      	negs	r2, r2
  f->rd_idx = f->wr_idx = 0;
 8002a22:	81e0      	strh	r0, [r4, #14]
  f->buffer = (uint8_t*) buffer;
 8002a24:	6021      	str	r1, [r4, #0]
  f->rd_idx = f->wr_idx = 0;
 8002a26:	8220      	strh	r0, [r4, #16]
  f->overwritable = overwritable;
 8002a28:	7225      	strb	r5, [r4, #8]
  f->max_pointer_idx = 2*depth - 1;
 8002a2a:	81a3      	strh	r3, [r4, #12]
  f->non_used_index_space = UINT16_MAX - f->max_pointer_idx;
 8002a2c:	8162      	strh	r2, [r4, #10]
  return true;
 8002a2e:	3001      	adds	r0, #1
}
 8002a30:	bd70      	pop	{r4, r5, r6, pc}

08002a32 <tu_fifo_count>:
    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_count(tu_fifo_t* f)
{
  return tu_min16(_tu_fifo_count(f, f->wr_idx, f->rd_idx), f->depth);
 8002a32:	89c1      	ldrh	r1, [r0, #14]
 8002a34:	8a02      	ldrh	r2, [r0, #16]
  uint16_t cnt = wAbs-rAbs;
 8002a36:	1a8b      	subs	r3, r1, r2
 8002a38:	b29b      	uxth	r3, r3
  if (rAbs > wAbs) cnt -= f->non_used_index_space;
 8002a3a:	4291      	cmp	r1, r2
 8002a3c:	d202      	bcs.n	8002a44 <tu_fifo_count+0x12>
 8002a3e:	8942      	ldrh	r2, [r0, #10]
 8002a40:	1a9b      	subs	r3, r3, r2
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	8882      	ldrh	r2, [r0, #4]
 8002a46:	1c10      	adds	r0, r2, #0
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d900      	bls.n	8002a4e <tu_fifo_count+0x1c>
 8002a4c:	1c18      	adds	r0, r3, #0
  return tu_min16(_tu_fifo_count(f, f->wr_idx, f->rd_idx), f->depth);
 8002a4e:	b280      	uxth	r0, r0
}
 8002a50:	4770      	bx	lr

08002a52 <tu_fifo_read>:

    @returns TRUE if the queue is not empty
 */
/******************************************************************************/
bool tu_fifo_read(tu_fifo_t* f, void * buffer)
{
 8002a52:	b570      	push	{r4, r5, r6, lr}
  _ff_lock(f->mutex_rd);

  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 8002a54:	89c2      	ldrh	r2, [r0, #14]
 8002a56:	8a03      	ldrh	r3, [r0, #16]
{
 8002a58:	0004      	movs	r4, r0
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	b292      	uxth	r2, r2
 8002a5e:	f7ff ff09 	bl	8002874 <_tu_fifo_peek>

  // Advance pointer
  f->rd_idx = advance_pointer(f, f->rd_idx, ret);
 8002a62:	8a21      	ldrh	r1, [r4, #16]
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 8002a64:	0005      	movs	r5, r0
  f->rd_idx = advance_pointer(f, f->rd_idx, ret);
 8002a66:	b282      	uxth	r2, r0
 8002a68:	b289      	uxth	r1, r1
 8002a6a:	0020      	movs	r0, r4
 8002a6c:	f7ff fec0 	bl	80027f0 <advance_pointer>
 8002a70:	8220      	strh	r0, [r4, #16]

  _ff_unlock(f->mutex_rd);
  return ret;
}
 8002a72:	0028      	movs	r0, r5
 8002a74:	bd70      	pop	{r4, r5, r6, pc}

08002a76 <tu_fifo_write>:
    @returns TRUE if the data was written to the FIFO (overwrittable
             FIFO will always return TRUE)
 */
/******************************************************************************/
bool tu_fifo_write(tu_fifo_t* f, const void * data)
{
 8002a76:	b570      	push	{r4, r5, r6, lr}
 8002a78:	0004      	movs	r4, r0
  _ff_lock(f->mutex_wr);

  bool ret;
  uint16_t const w = f->wr_idx;
 8002a7a:	89c2      	ldrh	r2, [r0, #14]

  if ( _tu_fifo_full(f, w, f->rd_idx) && !f->overwritable )
 8002a7c:	8a00      	ldrh	r0, [r0, #16]
  uint16_t const w = f->wr_idx;
 8002a7e:	b295      	uxth	r5, r2
  uint16_t cnt = wAbs-rAbs;
 8002a80:	1a13      	subs	r3, r2, r0
 8002a82:	b29b      	uxth	r3, r3
  if (rAbs > wAbs) cnt -= f->non_used_index_space;
 8002a84:	4290      	cmp	r0, r2
 8002a86:	d902      	bls.n	8002a8e <tu_fifo_write+0x18>
 8002a88:	8962      	ldrh	r2, [r4, #10]
 8002a8a:	1a9b      	subs	r3, r3, r2
 8002a8c:	b29b      	uxth	r3, r3
  return (_tu_fifo_count(f, wAbs, rAbs) == f->depth);
 8002a8e:	88a2      	ldrh	r2, [r4, #4]
  if ( _tu_fifo_full(f, w, f->rd_idx) && !f->overwritable )
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d115      	bne.n	8002ac0 <tu_fifo_write+0x4a>
 8002a94:	7a20      	ldrb	r0, [r4, #8]
 8002a96:	2800      	cmp	r0, #0
 8002a98:	d112      	bne.n	8002ac0 <tu_fifo_write+0x4a>
  }

  _ff_unlock(f->mutex_wr);

  return ret;
}
 8002a9a:	bd70      	pop	{r4, r5, r6, pc}
  while ( idx >= depth) idx -= depth;
 8002a9c:	1a80      	subs	r0, r0, r2
 8002a9e:	b280      	uxth	r0, r0
 8002aa0:	4290      	cmp	r0, r2
 8002aa2:	d2fb      	bcs.n	8002a9c <tu_fifo_write+0x26>
  memcpy(f->buffer + (rel * f->item_size), app_buf, f->item_size);
 8002aa4:	88e2      	ldrh	r2, [r4, #6]
 8002aa6:	6823      	ldr	r3, [r4, #0]
 8002aa8:	4350      	muls	r0, r2
 8002aaa:	1818      	adds	r0, r3, r0
 8002aac:	f001 fb52 	bl	8004154 <memcpy>
    f->wr_idx = advance_pointer(f, w, 1);
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	0029      	movs	r1, r5
 8002ab4:	0020      	movs	r0, r4
 8002ab6:	f7ff fe9b 	bl	80027f0 <advance_pointer>
 8002aba:	81e0      	strh	r0, [r4, #14]
    ret = true;
 8002abc:	2001      	movs	r0, #1
 8002abe:	e7ec      	b.n	8002a9a <tu_fifo_write+0x24>
 8002ac0:	0028      	movs	r0, r5
 8002ac2:	e7ed      	b.n	8002aa0 <tu_fifo_write+0x2a>

08002ac4 <tu_fifo_write_n>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n)
{
 8002ac4:	b510      	push	{r4, lr}
  if ( n == 0 ) return 0;
 8002ac6:	2a00      	cmp	r2, #0
 8002ac8:	d003      	beq.n	8002ad2 <tu_fifo_write_n+0xe>
 8002aca:	2300      	movs	r3, #0
 8002acc:	f7ff fef6 	bl	80028bc <_tu_fifo_write_n.part.0>
 8002ad0:	0002      	movs	r2, r0
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_INC);
}
 8002ad2:	0010      	movs	r0, r2
 8002ad4:	bd10      	pop	{r4, pc}

08002ad6 <tu_fifo_clear>:
bool tu_fifo_clear(tu_fifo_t *f)
{
  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->rd_idx = f->wr_idx = 0;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	81c3      	strh	r3, [r0, #14]
 8002ada:	8203      	strh	r3, [r0, #16]
  f->max_pointer_idx = 2*f->depth-1;
 8002adc:	8883      	ldrh	r3, [r0, #4]
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	1e5a      	subs	r2, r3, #1
  f->non_used_index_space = UINT16_MAX - f->max_pointer_idx;
 8002ae4:	425b      	negs	r3, r3
  f->max_pointer_idx = 2*f->depth-1;
 8002ae6:	8182      	strh	r2, [r0, #12]
  f->non_used_index_space = UINT16_MAX - f->max_pointer_idx;
 8002ae8:	8143      	strh	r3, [r0, #10]

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);
  return true;
}
 8002aea:	2001      	movs	r0, #1
 8002aec:	4770      	bx	lr

08002aee <tu_fifo_advance_read_pointer>:
    @param[in]  n
                Number of items the read pointer moves forward
 */
/******************************************************************************/
void tu_fifo_advance_read_pointer(tu_fifo_t *f, uint16_t n)
{
 8002aee:	b510      	push	{r4, lr}
 8002af0:	000a      	movs	r2, r1
  f->rd_idx = advance_pointer(f, f->rd_idx, n);
 8002af2:	8a01      	ldrh	r1, [r0, #16]
{
 8002af4:	0004      	movs	r4, r0
  f->rd_idx = advance_pointer(f, f->rd_idx, n);
 8002af6:	b289      	uxth	r1, r1
 8002af8:	f7ff fe7a 	bl	80027f0 <advance_pointer>
 8002afc:	8220      	strh	r0, [r4, #16]
}
 8002afe:	bd10      	pop	{r4, pc}

08002b00 <tu_fifo_get_read_info>:
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info)
{
 8002b00:	b570      	push	{r4, r5, r6, lr}
 8002b02:	0005      	movs	r5, r0
 8002b04:	000c      	movs	r4, r1
  // Operate on temporary values in case they change in between
  uint16_t w = f->wr_idx, r = f->rd_idx;
 8002b06:	89c0      	ldrh	r0, [r0, #14]
 8002b08:	8a29      	ldrh	r1, [r5, #16]
 8002b0a:	b286      	uxth	r6, r0
  uint16_t cnt = wAbs-rAbs;
 8002b0c:	1a42      	subs	r2, r0, r1
  uint16_t w = f->wr_idx, r = f->rd_idx;
 8002b0e:	b28b      	uxth	r3, r1
  uint16_t cnt = wAbs-rAbs;
 8002b10:	b292      	uxth	r2, r2
  if (rAbs > wAbs) cnt -= f->non_used_index_space;
 8002b12:	4288      	cmp	r0, r1
 8002b14:	d202      	bcs.n	8002b1c <tu_fifo_get_read_info+0x1c>
 8002b16:	8969      	ldrh	r1, [r5, #10]
 8002b18:	1a52      	subs	r2, r2, r1
 8002b1a:	b292      	uxth	r2, r2

  uint16_t cnt = _tu_fifo_count(f, w, r);

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth)
 8002b1c:	88a9      	ldrh	r1, [r5, #4]
 8002b1e:	4291      	cmp	r1, r2
 8002b20:	d206      	bcs.n	8002b30 <tu_fifo_get_read_info+0x30>
  {
    _ff_lock(f->mutex_rd);
    _tu_fifo_correct_read_pointer(f, w);
 8002b22:	0031      	movs	r1, r6
 8002b24:	0028      	movs	r0, r5
 8002b26:	f7ff fe6f 	bl	8002808 <_tu_fifo_correct_read_pointer>
    _ff_unlock(f->mutex_rd);
    r = f->rd_idx;
 8002b2a:	8a2b      	ldrh	r3, [r5, #16]
    cnt = f->depth;
 8002b2c:	88aa      	ldrh	r2, [r5, #4]
    r = f->rd_idx;
 8002b2e:	b29b      	uxth	r3, r3
  }

  // Check if fifo is empty
  if (cnt == 0)
 8002b30:	2a00      	cmp	r2, #0
 8002b32:	d103      	bne.n	8002b3c <tu_fifo_get_read_info+0x3c>
  {
    info->len_lin  = 0;
 8002b34:	6022      	str	r2, [r4, #0]
    info->len_wrap = 0;
    info->ptr_lin  = NULL;
 8002b36:	6062      	str	r2, [r4, #4]
    info->ptr_wrap = NULL;
 8002b38:	60a2      	str	r2, [r4, #8]
  {
    info->len_lin  = f->depth - r;         // Also the case if FIFO was full
    info->len_wrap = cnt - info->len_lin;
    info->ptr_wrap = f->buffer;
  }
}
 8002b3a:	bd70      	pop	{r4, r5, r6, pc}
  return _ff_mod(p, f->depth);
 8002b3c:	88a9      	ldrh	r1, [r5, #4]
  while ( idx >= depth) idx -= depth;
 8002b3e:	42b1      	cmp	r1, r6
 8002b40:	d90b      	bls.n	8002b5a <tu_fifo_get_read_info+0x5a>
 8002b42:	428b      	cmp	r3, r1
 8002b44:	d20c      	bcs.n	8002b60 <tu_fifo_get_read_info+0x60>
  info->ptr_lin = &f->buffer[r];
 8002b46:	6828      	ldr	r0, [r5, #0]
 8002b48:	18c5      	adds	r5, r0, r3
 8002b4a:	6065      	str	r5, [r4, #4]
  if (w > r) {
 8002b4c:	42b3      	cmp	r3, r6
 8002b4e:	d20a      	bcs.n	8002b66 <tu_fifo_get_read_info+0x66>
    info->len_wrap = 0;
 8002b50:	2300      	movs	r3, #0
    info->len_lin  = cnt;
 8002b52:	8022      	strh	r2, [r4, #0]
    info->len_wrap = 0;
 8002b54:	8063      	strh	r3, [r4, #2]
    info->ptr_wrap = NULL;
 8002b56:	60a3      	str	r3, [r4, #8]
 8002b58:	e7ef      	b.n	8002b3a <tu_fifo_get_read_info+0x3a>
  while ( idx >= depth) idx -= depth;
 8002b5a:	1a76      	subs	r6, r6, r1
 8002b5c:	b2b6      	uxth	r6, r6
 8002b5e:	e7ee      	b.n	8002b3e <tu_fifo_get_read_info+0x3e>
 8002b60:	1a5b      	subs	r3, r3, r1
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	e7ed      	b.n	8002b42 <tu_fifo_get_read_info+0x42>
    info->len_wrap = cnt - info->len_lin;
 8002b66:	1a52      	subs	r2, r2, r1
    info->len_lin  = f->depth - r;         // Also the case if FIFO was full
 8002b68:	1acd      	subs	r5, r1, r3
    info->len_wrap = cnt - info->len_lin;
 8002b6a:	189a      	adds	r2, r3, r2
    info->len_lin  = f->depth - r;         // Also the case if FIFO was full
 8002b6c:	8025      	strh	r5, [r4, #0]
    info->len_wrap = cnt - info->len_lin;
 8002b6e:	8062      	strh	r2, [r4, #2]
    info->ptr_wrap = f->buffer;
 8002b70:	60a0      	str	r0, [r4, #8]
 8002b72:	e7e2      	b.n	8002b3a <tu_fifo_get_read_info+0x3a>

08002b74 <osal_queue_send>:
}

#pragma GCC push_options
#pragma GCC optimize ("O0")
static bool osal_queue_send(osal_queue_t qhdl, void const * data, bool in_isr)
{
 8002b74:	b590      	push	{r4, r7, lr}
 8002b76:	b087      	sub	sp, #28
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	1dfb      	adds	r3, r7, #7
 8002b80:	701a      	strb	r2, [r3, #0]
  if (!in_isr) {
 8002b82:	1dfb      	adds	r3, r7, #7
 8002b84:	781b      	ldrb	r3, [r3, #0]
 8002b86:	2201      	movs	r2, #1
 8002b88:	4053      	eors	r3, r2
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d003      	beq.n	8002b98 <osal_queue_send+0x24>
    _osal_q_lock(qhdl);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	0018      	movs	r0, r3
 8002b94:	f000 f836 	bl	8002c04 <_osal_q_lock>
  }

  bool success = tu_fifo_write(&qhdl->ff, data);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	3304      	adds	r3, #4
 8002b9c:	2217      	movs	r2, #23
 8002b9e:	18bc      	adds	r4, r7, r2
 8002ba0:	68ba      	ldr	r2, [r7, #8]
 8002ba2:	0011      	movs	r1, r2
 8002ba4:	0018      	movs	r0, r3
 8002ba6:	f7ff ff66 	bl	8002a76 <tu_fifo_write>
 8002baa:	0003      	movs	r3, r0
 8002bac:	7023      	strb	r3, [r4, #0]

  if (!in_isr) {
 8002bae:	1dfb      	adds	r3, r7, #7
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	4053      	eors	r3, r2
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d003      	beq.n	8002bc4 <osal_queue_send+0x50>
    _osal_q_unlock(qhdl);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f000 f825 	bl	8002c0e <_osal_q_unlock>
  }

  if(!success)
 8002bc4:	2317      	movs	r3, #23
 8002bc6:	18fb      	adds	r3, r7, r3
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	4053      	eors	r3, r2
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d003      	beq.n	8002bdc <osal_queue_send+0x68>
	  printf("p\n");
 8002bd4:	4b0a      	ldr	r3, [pc, #40]	; (8002c00 <osal_queue_send+0x8c>)
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	f001 fb5a 	bl	8004290 <puts>

  TU_ASSERT(success);
 8002bdc:	2317      	movs	r3, #23
 8002bde:	18fb      	adds	r3, r7, r3
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	2201      	movs	r2, #1
 8002be4:	4053      	eors	r3, r2
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <osal_queue_send+0x7c>
 8002bec:	2300      	movs	r3, #0
 8002bee:	e002      	b.n	8002bf6 <osal_queue_send+0x82>

  return success;
 8002bf0:	2317      	movs	r3, #23
 8002bf2:	18fb      	adds	r3, r7, r3
 8002bf4:	781b      	ldrb	r3, [r3, #0]
}
 8002bf6:	0018      	movs	r0, r3
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	b007      	add	sp, #28
 8002bfc:	bd90      	pop	{r4, r7, pc}
 8002bfe:	46c0      	nop			; (mov r8, r8)
 8002c00:	08005270 	.word	0x08005270

08002c04 <_osal_q_lock>:
{
 8002c04:	b510      	push	{r4, lr}
  qhdl->interrupt_set(false);
 8002c06:	6803      	ldr	r3, [r0, #0]
 8002c08:	2000      	movs	r0, #0
 8002c0a:	4798      	blx	r3
}
 8002c0c:	bd10      	pop	{r4, pc}

08002c0e <_osal_q_unlock>:
{
 8002c0e:	b510      	push	{r4, lr}
  qhdl->interrupt_set(true);
 8002c10:	6803      	ldr	r3, [r0, #0]
 8002c12:	2001      	movs	r0, #1
 8002c14:	4798      	blx	r3
}
 8002c16:	bd10      	pop	{r4, pc}

08002c18 <get_driver>:
// virtually joins built-in and application drivers together.
// Application is positioned first to allow overwriting built-in ones.
static inline usbd_class_driver_t const * get_driver(uint8_t drvid)
{
  // Application drivers
  if ( usbd_app_driver_get_cb )
 8002c18:	4a0a      	ldr	r2, [pc, #40]	; (8002c44 <get_driver+0x2c>)
{
 8002c1a:	0003      	movs	r3, r0
  if ( usbd_app_driver_get_cb )
 8002c1c:	2a00      	cmp	r2, #0
 8002c1e:	d00b      	beq.n	8002c38 <get_driver+0x20>
  {
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8002c20:	4a09      	ldr	r2, [pc, #36]	; (8002c48 <get_driver+0x30>)
 8002c22:	7810      	ldrb	r0, [r2, #0]
 8002c24:	4298      	cmp	r0, r3
 8002c26:	d905      	bls.n	8002c34 <get_driver+0x1c>
 8002c28:	2018      	movs	r0, #24
 8002c2a:	4a08      	ldr	r2, [pc, #32]	; (8002c4c <get_driver+0x34>)
 8002c2c:	4343      	muls	r3, r0
 8002c2e:	6810      	ldr	r0, [r2, #0]
 8002c30:	18c0      	adds	r0, r0, r3

  // Built-in drivers
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];

  return NULL;
}
 8002c32:	4770      	bx	lr
    drvid -= _app_driver_count;
 8002c34:	1a1b      	subs	r3, r3, r0
 8002c36:	b2db      	uxtb	r3, r3
  return NULL;
 8002c38:	2000      	movs	r0, #0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 8002c3a:	4283      	cmp	r3, r0
 8002c3c:	d1f9      	bne.n	8002c32 <get_driver+0x1a>
 8002c3e:	4804      	ldr	r0, [pc, #16]	; (8002c50 <get_driver+0x38>)
 8002c40:	e7f7      	b.n	8002c32 <get_driver+0x1a>
 8002c42:	46c0      	nop			; (mov r8, r8)
 8002c44:	00000000 	.word	0x00000000
 8002c48:	20000bb8 	.word	0x20000bb8
 8002c4c:	20000bb4 	.word	0x20000bb4
 8002c50:	08005354 	.word	0x08005354

08002c54 <configuration_reset>:

  return true;
}

static void configuration_reset(uint8_t rhport)
{
 8002c54:	b570      	push	{r4, r5, r6, lr}
 8002c56:	0005      	movs	r5, r0
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 8002c58:	2400      	movs	r4, #0
  {
    get_driver(i)->reset(rhport);
 8002c5a:	0020      	movs	r0, r4
 8002c5c:	f7ff ffdc 	bl	8002c18 <get_driver>
 8002c60:	6843      	ldr	r3, [r0, #4]
 8002c62:	0028      	movs	r0, r5
 8002c64:	4798      	blx	r3
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 8002c66:	4b0c      	ldr	r3, [pc, #48]	; (8002c98 <configuration_reset+0x44>)
 8002c68:	3401      	adds	r4, #1
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	b2e4      	uxtb	r4, r4
 8002c6e:	42a3      	cmp	r3, r4
 8002c70:	d2f3      	bcs.n	8002c5a <configuration_reset+0x6>
  }

  tu_varclr(&_usbd_dev);
 8002c72:	4c0a      	ldr	r4, [pc, #40]	; (8002c9c <configuration_reset+0x48>)
 8002c74:	2233      	movs	r2, #51	; 0x33
 8002c76:	2100      	movs	r1, #0
 8002c78:	0020      	movs	r0, r4
 8002c7a:	f001 fa74 	bl	8004166 <memset>
  memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 8002c7e:	2210      	movs	r2, #16
 8002c80:	21ff      	movs	r1, #255	; 0xff
 8002c82:	1ce0      	adds	r0, r4, #3
 8002c84:	f001 fa6f 	bl	8004166 <memset>
  memset(_usbd_dev.ep2drv , DRVID_INVALID, sizeof(_usbd_dev.ep2drv )); // invalid mapping
 8002c88:	0020      	movs	r0, r4
 8002c8a:	2210      	movs	r2, #16
 8002c8c:	21ff      	movs	r1, #255	; 0xff
 8002c8e:	3013      	adds	r0, #19
 8002c90:	f001 fa69 	bl	8004166 <memset>
}
 8002c94:	bd70      	pop	{r4, r5, r6, pc}
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	20000bb8 	.word	0x20000bb8
 8002c9c:	20000bb9 	.word	0x20000bb9

08002ca0 <invoke_class_control>:
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request)
{
 8002ca0:	b570      	push	{r4, r5, r6, lr}
 8002ca2:	0005      	movs	r5, r0
 8002ca4:	000c      	movs	r4, r1
 8002ca6:	0016      	movs	r6, r2
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 8002ca8:	68c8      	ldr	r0, [r1, #12]
 8002caa:	f000 fcb1 	bl	8003610 <usbd_control_set_complete_callback>
  TU_LOG2("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8002cae:	0032      	movs	r2, r6
 8002cb0:	0028      	movs	r0, r5
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	68e3      	ldr	r3, [r4, #12]
 8002cb6:	4798      	blx	r3
}
 8002cb8:	bd70      	pop	{r4, r5, r6, pc}
	...

08002cbc <usbd_int_set>:
//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled)
{
 8002cbc:	b510      	push	{r4, lr}
  if (enabled)
  {
    dcd_int_enable(_usbd_rhport);
 8002cbe:	4a05      	ldr	r2, [pc, #20]	; (8002cd4 <usbd_int_set+0x18>)
{
 8002cc0:	0003      	movs	r3, r0
    dcd_int_enable(_usbd_rhport);
 8002cc2:	7810      	ldrb	r0, [r2, #0]
  if (enabled)
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d002      	beq.n	8002cce <usbd_int_set+0x12>
    dcd_int_enable(_usbd_rhport);
 8002cc8:	f000 fe6a 	bl	80039a0 <dcd_int_enable>
  }else
  {
    dcd_int_disable(_usbd_rhport);
  }
}
 8002ccc:	bd10      	pop	{r4, pc}
    dcd_int_disable(_usbd_rhport);
 8002cce:	f000 fe73 	bl	80039b8 <dcd_int_disable>
}
 8002cd2:	e7fb      	b.n	8002ccc <usbd_int_set+0x10>
 8002cd4:	20000038 	.word	0x20000038

08002cd8 <tud_inited>:
  return _usbd_rhport != RHPORT_INVALID;
 8002cd8:	4b03      	ldr	r3, [pc, #12]	; (8002ce8 <tud_inited+0x10>)
 8002cda:	7818      	ldrb	r0, [r3, #0]
 8002cdc:	38ff      	subs	r0, #255	; 0xff
 8002cde:	1e43      	subs	r3, r0, #1
 8002ce0:	4198      	sbcs	r0, r3
 8002ce2:	b2c0      	uxtb	r0, r0
}
 8002ce4:	4770      	bx	lr
 8002ce6:	46c0      	nop			; (mov r8, r8)
 8002ce8:	20000038 	.word	0x20000038

08002cec <tud_init>:
{
 8002cec:	b570      	push	{r4, r5, r6, lr}
  if ( tud_inited() ) return true;
 8002cee:	4b17      	ldr	r3, [pc, #92]	; (8002d4c <tud_init+0x60>)
{
 8002cf0:	0005      	movs	r5, r0
  if ( tud_inited() ) return true;
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	2bff      	cmp	r3, #255	; 0xff
 8002cf6:	d126      	bne.n	8002d46 <tud_init+0x5a>
  tu_varclr(&_usbd_dev);
 8002cf8:	2233      	movs	r2, #51	; 0x33
 8002cfa:	2100      	movs	r1, #0
 8002cfc:	4814      	ldr	r0, [pc, #80]	; (8002d50 <tud_init+0x64>)
 8002cfe:	f001 fa32 	bl	8004166 <memset>
  tu_fifo_clear(&qdef->ff);
 8002d02:	4c14      	ldr	r4, [pc, #80]	; (8002d54 <tud_init+0x68>)
 8002d04:	1d20      	adds	r0, r4, #4
 8002d06:	f7ff fee6 	bl	8002ad6 <tu_fifo_clear>
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8002d0a:	4b13      	ldr	r3, [pc, #76]	; (8002d58 <tud_init+0x6c>)
 8002d0c:	4e13      	ldr	r6, [pc, #76]	; (8002d5c <tud_init+0x70>)
 8002d0e:	601c      	str	r4, [r3, #0]
  if ( usbd_app_driver_get_cb )
 8002d10:	4b13      	ldr	r3, [pc, #76]	; (8002d60 <tud_init+0x74>)
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d004      	beq.n	8002d20 <tud_init+0x34>
    _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8002d16:	0030      	movs	r0, r6
 8002d18:	e000      	b.n	8002d1c <tud_init+0x30>
 8002d1a:	bf00      	nop
 8002d1c:	4b11      	ldr	r3, [pc, #68]	; (8002d64 <tud_init+0x78>)
 8002d1e:	6018      	str	r0, [r3, #0]
{
 8002d20:	2400      	movs	r4, #0
    usbd_class_driver_t const * driver = get_driver(i);
 8002d22:	0020      	movs	r0, r4
 8002d24:	f7ff ff78 	bl	8002c18 <get_driver>
    driver->init();
 8002d28:	6803      	ldr	r3, [r0, #0]
 8002d2a:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8002d2c:	3401      	adds	r4, #1
 8002d2e:	7833      	ldrb	r3, [r6, #0]
 8002d30:	b2e4      	uxtb	r4, r4
 8002d32:	42a3      	cmp	r3, r4
 8002d34:	d2f5      	bcs.n	8002d22 <tud_init+0x36>
  dcd_init(rhport);
 8002d36:	0028      	movs	r0, r5
 8002d38:	f000 ff3c 	bl	8003bb4 <dcd_init>
  dcd_int_enable(rhport);
 8002d3c:	0028      	movs	r0, r5
 8002d3e:	f000 fe2f 	bl	80039a0 <dcd_int_enable>
  _usbd_rhport = rhport;
 8002d42:	4b02      	ldr	r3, [pc, #8]	; (8002d4c <tud_init+0x60>)
 8002d44:	701d      	strb	r5, [r3, #0]
}
 8002d46:	2001      	movs	r0, #1
 8002d48:	bd70      	pop	{r4, r5, r6, pc}
 8002d4a:	46c0      	nop			; (mov r8, r8)
 8002d4c:	20000038 	.word	0x20000038
 8002d50:	20000bb9 	.word	0x20000bb9
 8002d54:	20000020 	.word	0x20000020
 8002d58:	20000bec 	.word	0x20000bec
 8002d5c:	20000bb8 	.word	0x20000bb8
 8002d60:	00000000 	.word	0x00000000
 8002d64:	20000bb4 	.word	0x20000bb4

08002d68 <dcd_event_handler>:
{
 8002d68:	b530      	push	{r4, r5, lr}
 8002d6a:	0004      	movs	r4, r0
  switch (event->event_id)
 8002d6c:	7840      	ldrb	r0, [r0, #1]
{
 8002d6e:	000d      	movs	r5, r1
  switch (event->event_id)
 8002d70:	3802      	subs	r0, #2
{
 8002d72:	b085      	sub	sp, #20
  switch (event->event_id)
 8002d74:	2803      	cmp	r0, #3
 8002d76:	d818      	bhi.n	8002daa <dcd_event_handler+0x42>
 8002d78:	4b1b      	ldr	r3, [pc, #108]	; (8002de8 <dcd_event_handler+0x80>)
      if ( _usbd_dev.connected )
 8002d7a:	781a      	ldrb	r2, [r3, #0]
  switch (event->event_id)
 8002d7c:	f7fd f9cc 	bl	8000118 <__gnu_thumb1_case_uqi>
 8002d80:	180f1c02 	.word	0x180f1c02
      _usbd_dev.connected  = 0;
 8002d84:	2101      	movs	r1, #1
 8002d86:	438a      	bics	r2, r1
 8002d88:	701a      	strb	r2, [r3, #0]
      _usbd_dev.addressed  = 0;
 8002d8a:	781a      	ldrb	r2, [r3, #0]
 8002d8c:	1849      	adds	r1, r1, r1
 8002d8e:	438a      	bics	r2, r1
 8002d90:	701a      	strb	r2, [r3, #0]
      _usbd_dev.cfg_num    = 0;
 8002d92:	2200      	movs	r2, #0
 8002d94:	705a      	strb	r2, [r3, #1]
        _usbd_dev.suspended = 0;
 8002d96:	2104      	movs	r1, #4
 8002d98:	781a      	ldrb	r2, [r3, #0]
 8002d9a:	438a      	bics	r2, r1
 8002d9c:	e004      	b.n	8002da8 <dcd_event_handler+0x40>
      if ( _usbd_dev.connected )
 8002d9e:	07d2      	lsls	r2, r2, #31
 8002da0:	d508      	bpl.n	8002db4 <dcd_event_handler+0x4c>
        _usbd_dev.suspended = 1;
 8002da2:	2204      	movs	r2, #4
 8002da4:	7819      	ldrb	r1, [r3, #0]
 8002da6:	430a      	orrs	r2, r1
        _usbd_dev.suspended = 0;
 8002da8:	701a      	strb	r2, [r3, #0]
      osal_queue_send(_usbd_q, event, in_isr);
 8002daa:	002a      	movs	r2, r5
 8002dac:	0021      	movs	r1, r4
 8002dae:	e015      	b.n	8002ddc <dcd_event_handler+0x74>
      if ( _usbd_dev.connected )
 8002db0:	07d2      	lsls	r2, r2, #31
 8002db2:	d4f0      	bmi.n	8002d96 <dcd_event_handler+0x2e>
}
 8002db4:	b005      	add	sp, #20
 8002db6:	bd30      	pop	{r4, r5, pc}
      if ( _usbd_dev.suspended )
 8002db8:	0752      	lsls	r2, r2, #29
 8002dba:	d5fb      	bpl.n	8002db4 <dcd_event_handler+0x4c>
        _usbd_dev.suspended = 0;
 8002dbc:	2104      	movs	r1, #4
 8002dbe:	781a      	ldrb	r2, [r3, #0]
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8002dc0:	a801      	add	r0, sp, #4
        _usbd_dev.suspended = 0;
 8002dc2:	438a      	bics	r2, r1
 8002dc4:	701a      	strb	r2, [r3, #0]
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	220c      	movs	r2, #12
 8002dca:	f001 f9cc 	bl	8004166 <memset>
 8002dce:	466a      	mov	r2, sp
 8002dd0:	7823      	ldrb	r3, [r4, #0]
        osal_queue_send(_usbd_q, &event_resume, in_isr);
 8002dd2:	a901      	add	r1, sp, #4
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8002dd4:	7113      	strb	r3, [r2, #4]
 8002dd6:	2305      	movs	r3, #5
 8002dd8:	7153      	strb	r3, [r2, #5]
        osal_queue_send(_usbd_q, &event_resume, in_isr);
 8002dda:	002a      	movs	r2, r5
      osal_queue_send(_usbd_q, event, in_isr);
 8002ddc:	4b03      	ldr	r3, [pc, #12]	; (8002dec <dcd_event_handler+0x84>)
 8002dde:	6818      	ldr	r0, [r3, #0]
 8002de0:	f7ff fec8 	bl	8002b74 <osal_queue_send>
}
 8002de4:	e7e6      	b.n	8002db4 <dcd_event_handler+0x4c>
 8002de6:	46c0      	nop			; (mov r8, r8)
 8002de8:	20000bb9 	.word	0x20000bb9
 8002dec:	20000bec 	.word	0x20000bec

08002df0 <dcd_event_bus_signal>:
{
 8002df0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8002df2:	0006      	movs	r6, r0
 8002df4:	000d      	movs	r5, r1
 8002df6:	0014      	movs	r4, r2
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8002df8:	2100      	movs	r1, #0
 8002dfa:	220c      	movs	r2, #12
 8002dfc:	a801      	add	r0, sp, #4
 8002dfe:	f001 f9b2 	bl	8004166 <memset>
 8002e02:	466b      	mov	r3, sp
  dcd_event_handler(&event, in_isr);
 8002e04:	0021      	movs	r1, r4
 8002e06:	a801      	add	r0, sp, #4
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8002e08:	711e      	strb	r6, [r3, #4]
 8002e0a:	715d      	strb	r5, [r3, #5]
  dcd_event_handler(&event, in_isr);
 8002e0c:	f7ff ffac 	bl	8002d68 <dcd_event_handler>
}
 8002e10:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}

08002e12 <dcd_event_bus_reset>:
{
 8002e12:	b570      	push	{r4, r5, r6, lr}
 8002e14:	b086      	sub	sp, #24
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 8002e16:	ac03      	add	r4, sp, #12
{
 8002e18:	0006      	movs	r6, r0
 8002e1a:	0015      	movs	r5, r2
 8002e1c:	9101      	str	r1, [sp, #4]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 8002e1e:	220c      	movs	r2, #12
 8002e20:	2100      	movs	r1, #0
 8002e22:	0020      	movs	r0, r4
 8002e24:	f001 f99f 	bl	8004166 <memset>
 8002e28:	2301      	movs	r3, #1
 8002e2a:	7063      	strb	r3, [r4, #1]
  event.bus_reset.speed = speed;
 8002e2c:	9b01      	ldr	r3, [sp, #4]
  dcd_event_handler(&event, in_isr);
 8002e2e:	0029      	movs	r1, r5
 8002e30:	0020      	movs	r0, r4
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 8002e32:	7026      	strb	r6, [r4, #0]
  event.bus_reset.speed = speed;
 8002e34:	7123      	strb	r3, [r4, #4]
  dcd_event_handler(&event, in_isr);
 8002e36:	f7ff ff97 	bl	8002d68 <dcd_event_handler>
}
 8002e3a:	b006      	add	sp, #24
 8002e3c:	bd70      	pop	{r4, r5, r6, pc}

08002e3e <dcd_event_setup_received>:
{
 8002e3e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002e40:	0014      	movs	r4, r2
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 8002e42:	466b      	mov	r3, sp
 8002e44:	2200      	movs	r2, #0
 8002e46:	80da      	strh	r2, [r3, #6]
 8002e48:	466b      	mov	r3, sp
 8002e4a:	466a      	mov	r2, sp
 8002e4c:	7118      	strb	r0, [r3, #4]
 8002e4e:	2306      	movs	r3, #6
  memcpy(&event.setup_received, setup, 8);
 8002e50:	a802      	add	r0, sp, #8
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 8002e52:	7153      	strb	r3, [r2, #5]
  memcpy(&event.setup_received, setup, 8);
 8002e54:	2208      	movs	r2, #8
 8002e56:	f001 f97d 	bl	8004154 <memcpy>
  dcd_event_handler(&event, in_isr);
 8002e5a:	0021      	movs	r1, r4
 8002e5c:	a801      	add	r0, sp, #4
 8002e5e:	f7ff ff83 	bl	8002d68 <dcd_event_handler>
}
 8002e62:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08002e64 <dcd_event_xfer_complete>:
{
 8002e64:	b570      	push	{r4, r5, r6, lr}
 8002e66:	b088      	sub	sp, #32
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8002e68:	ac05      	add	r4, sp, #20
{
 8002e6a:	0005      	movs	r5, r0
 8002e6c:	9101      	str	r1, [sp, #4]
 8002e6e:	9202      	str	r2, [sp, #8]
 8002e70:	9303      	str	r3, [sp, #12]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8002e72:	2208      	movs	r2, #8
{
 8002e74:	ab0c      	add	r3, sp, #48	; 0x30
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8002e76:	2100      	movs	r1, #0
 8002e78:	0020      	movs	r0, r4
{
 8002e7a:	781e      	ldrb	r6, [r3, #0]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8002e7c:	f001 f973 	bl	8004166 <memset>
 8002e80:	2307      	movs	r3, #7
 8002e82:	7063      	strb	r3, [r4, #1]
  event.xfer_complete.ep_addr = ep_addr;
 8002e84:	9b01      	ldr	r3, [sp, #4]
  dcd_event_handler(&event, in_isr);
 8002e86:	0031      	movs	r1, r6
  event.xfer_complete.ep_addr = ep_addr;
 8002e88:	7123      	strb	r3, [r4, #4]
  event.xfer_complete.len     = xferred_bytes;
 8002e8a:	9b02      	ldr	r3, [sp, #8]
  dcd_event_handler(&event, in_isr);
 8002e8c:	0020      	movs	r0, r4
  event.xfer_complete.len     = xferred_bytes;
 8002e8e:	9307      	str	r3, [sp, #28]
  event.xfer_complete.result  = result;
 8002e90:	9b03      	ldr	r3, [sp, #12]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8002e92:	7025      	strb	r5, [r4, #0]
  event.xfer_complete.result  = result;
 8002e94:	7163      	strb	r3, [r4, #5]
  dcd_event_handler(&event, in_isr);
 8002e96:	f7ff ff67 	bl	8002d68 <dcd_event_handler>
}
 8002e9a:	b008      	add	sp, #32
 8002e9c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002ea0 <usbd_edpt_open>:
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const * desc_ep)
{
  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 8002ea0:	2378      	movs	r3, #120	; 0x78
{
 8002ea2:	b570      	push	{r4, r5, r6, lr}
  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 8002ea4:	788a      	ldrb	r2, [r1, #2]
{
 8002ea6:	0005      	movs	r5, r0
 8002ea8:	000c      	movs	r4, r1
  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 8002eaa:	421a      	tst	r2, r3
 8002eac:	d001      	beq.n	8002eb2 <usbd_edpt_open+0x12>
 8002eae:	2000      	movs	r0, #0
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));

  return dcd_edpt_open(rhport, desc_ep);
}
 8002eb0:	bd70      	pop	{r4, r5, r6, pc}
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8002eb2:	4b06      	ldr	r3, [pc, #24]	; (8002ecc <usbd_edpt_open+0x2c>)
 8002eb4:	0020      	movs	r0, r4
 8002eb6:	7899      	ldrb	r1, [r3, #2]
 8002eb8:	f001 f8de 	bl	8004078 <tu_edpt_validate>
 8002ebc:	2800      	cmp	r0, #0
 8002ebe:	d0f6      	beq.n	8002eae <usbd_edpt_open+0xe>
  return dcd_edpt_open(rhport, desc_ep);
 8002ec0:	0021      	movs	r1, r4
 8002ec2:	0028      	movs	r0, r5
 8002ec4:	f000 fd98 	bl	80039f8 <dcd_edpt_open>
 8002ec8:	e7f2      	b.n	8002eb0 <usbd_edpt_open+0x10>
 8002eca:	46c0      	nop			; (mov r8, r8)
 8002ecc:	20000bb9 	.word	0x20000bb9

08002ed0 <usbd_edpt_xfer>:
  return tu_edpt_release(ep_state, NULL);
#endif
}

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t * buffer, uint16_t total_bytes)
{
 8002ed0:	b570      	push	{r4, r5, r6, lr}
  // TU_VERIFY(tud_ready());

  TU_LOG2("  Queue EP %02X with %u bytes ...\r\n", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8002ed2:	247f      	movs	r4, #127	; 0x7f
 8002ed4:	400c      	ands	r4, r1
{
 8002ed6:	0006      	movs	r6, r0
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8002ed8:	0060      	lsls	r0, r4, #1
 8002eda:	4c0d      	ldr	r4, [pc, #52]	; (8002f10 <usbd_edpt_xfer+0x40>)
 8002edc:	09cd      	lsrs	r5, r1, #7
 8002ede:	1824      	adds	r4, r4, r0
 8002ee0:	1964      	adds	r4, r4, r5
 8002ee2:	3404      	adds	r4, #4
 8002ee4:	7fe5      	ldrb	r5, [r4, #31]
 8002ee6:	2000      	movs	r0, #0
 8002ee8:	07ed      	lsls	r5, r5, #31
 8002eea:	d40f      	bmi.n	8002f0c <usbd_edpt_xfer+0x3c>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = true;
 8002eec:	2501      	movs	r5, #1
 8002eee:	7fe0      	ldrb	r0, [r4, #31]
 8002ef0:	4328      	orrs	r0, r5
 8002ef2:	77e0      	strb	r0, [r4, #31]

  if ( dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes) )
 8002ef4:	0030      	movs	r0, r6
 8002ef6:	f001 f829 	bl	8003f4c <dcd_edpt_xfer>
 8002efa:	2800      	cmp	r0, #0
 8002efc:	d106      	bne.n	8002f0c <usbd_edpt_xfer+0x3c>
    return true;
  }else
  {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = false;
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8002efe:	2204      	movs	r2, #4
    _usbd_dev.ep_status[epnum][dir].busy = false;
 8002f00:	7fe3      	ldrb	r3, [r4, #31]
 8002f02:	43ab      	bics	r3, r5
 8002f04:	77e3      	strb	r3, [r4, #31]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8002f06:	7fe3      	ldrb	r3, [r4, #31]
 8002f08:	4393      	bics	r3, r2
 8002f0a:	77e3      	strb	r3, [r4, #31]
    TU_LOG2("FAILED\r\n");
    TU_BREAKPOINT();
    return false;
  }
}
 8002f0c:	bd70      	pop	{r4, r5, r6, pc}
 8002f0e:	46c0      	nop			; (mov r8, r8)
 8002f10:	20000bb9 	.word	0x20000bb9

08002f14 <usbd_edpt_busy>:
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  return _usbd_dev.ep_status[epnum][dir].busy;
 8002f14:	227f      	movs	r2, #127	; 0x7f
 8002f16:	09cb      	lsrs	r3, r1, #7
 8002f18:	400a      	ands	r2, r1
 8002f1a:	4904      	ldr	r1, [pc, #16]	; (8002f2c <usbd_edpt_busy+0x18>)
 8002f1c:	0052      	lsls	r2, r2, #1
 8002f1e:	1889      	adds	r1, r1, r2
 8002f20:	18c9      	adds	r1, r1, r3
 8002f22:	3104      	adds	r1, #4
 8002f24:	7fc8      	ldrb	r0, [r1, #31]
 8002f26:	07c0      	lsls	r0, r0, #31
 8002f28:	0fc0      	lsrs	r0, r0, #31
}
 8002f2a:	4770      	bx	lr
 8002f2c:	20000bb9 	.word	0x20000bb9

08002f30 <usbd_edpt_stall>:

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  // only stalled if currently cleared
  if ( !_usbd_dev.ep_status[epnum][dir].stalled )
 8002f30:	237f      	movs	r3, #127	; 0x7f
{
 8002f32:	b510      	push	{r4, lr}
  if ( !_usbd_dev.ep_status[epnum][dir].stalled )
 8002f34:	400b      	ands	r3, r1
 8002f36:	4c0a      	ldr	r4, [pc, #40]	; (8002f60 <usbd_edpt_stall+0x30>)
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	18e4      	adds	r4, r4, r3
 8002f3c:	09ca      	lsrs	r2, r1, #7
 8002f3e:	18a4      	adds	r4, r4, r2
 8002f40:	3404      	adds	r4, #4
 8002f42:	7fe3      	ldrb	r3, [r4, #31]
 8002f44:	079b      	lsls	r3, r3, #30
 8002f46:	d409      	bmi.n	8002f5c <usbd_edpt_stall+0x2c>
  {
    TU_LOG(USBD_DBG, "    Stall EP %02X\r\n", ep_addr);
    dcd_edpt_stall(rhport, ep_addr);
 8002f48:	f001 f856 	bl	8003ff8 <dcd_edpt_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = true;
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	7fe2      	ldrb	r2, [r4, #31]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	77e3      	strb	r3, [r4, #31]
    _usbd_dev.ep_status[epnum][dir].busy = true;
 8002f54:	2301      	movs	r3, #1
 8002f56:	7fe2      	ldrb	r2, [r4, #31]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	77e3      	strb	r3, [r4, #31]
  }
}
 8002f5c:	bd10      	pop	{r4, pc}
 8002f5e:	46c0      	nop			; (mov r8, r8)
 8002f60:	20000bb9 	.word	0x20000bb9

08002f64 <usbd_edpt_clear_stall>:
{
  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  // only clear if currently stalled
  if ( _usbd_dev.ep_status[epnum][dir].stalled )
 8002f64:	237f      	movs	r3, #127	; 0x7f
{
 8002f66:	b510      	push	{r4, lr}
  if ( _usbd_dev.ep_status[epnum][dir].stalled )
 8002f68:	400b      	ands	r3, r1
 8002f6a:	4c0a      	ldr	r4, [pc, #40]	; (8002f94 <usbd_edpt_clear_stall+0x30>)
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	18e4      	adds	r4, r4, r3
 8002f70:	09ca      	lsrs	r2, r1, #7
 8002f72:	18a4      	adds	r4, r4, r2
 8002f74:	3404      	adds	r4, #4
 8002f76:	7fe3      	ldrb	r3, [r4, #31]
 8002f78:	079b      	lsls	r3, r3, #30
 8002f7a:	d509      	bpl.n	8002f90 <usbd_edpt_clear_stall+0x2c>
  {
    TU_LOG(USBD_DBG, "    Clear Stall EP %02X\r\n", ep_addr);
    dcd_edpt_clear_stall(rhport, ep_addr);
 8002f7c:	f001 f85a 	bl	8004034 <dcd_edpt_clear_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = false;
 8002f80:	2202      	movs	r2, #2
 8002f82:	7fe3      	ldrb	r3, [r4, #31]
 8002f84:	4393      	bics	r3, r2
 8002f86:	77e3      	strb	r3, [r4, #31]
    _usbd_dev.ep_status[epnum][dir].busy = false;
 8002f88:	7fe3      	ldrb	r3, [r4, #31]
 8002f8a:	3a01      	subs	r2, #1
 8002f8c:	4393      	bics	r3, r2
 8002f8e:	77e3      	strb	r3, [r4, #31]
  }
}
 8002f90:	bd10      	pop	{r4, pc}
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	20000bb9 	.word	0x20000bb9

08002f98 <usbd_edpt_stalled>:
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  return _usbd_dev.ep_status[epnum][dir].stalled;
 8002f98:	227f      	movs	r2, #127	; 0x7f
 8002f9a:	09cb      	lsrs	r3, r1, #7
 8002f9c:	400a      	ands	r2, r1
 8002f9e:	4904      	ldr	r1, [pc, #16]	; (8002fb0 <usbd_edpt_stalled+0x18>)
 8002fa0:	0052      	lsls	r2, r2, #1
 8002fa2:	1889      	adds	r1, r1, r2
 8002fa4:	18c9      	adds	r1, r1, r3
 8002fa6:	3104      	adds	r1, #4
 8002fa8:	7fc8      	ldrb	r0, [r1, #31]
 8002faa:	0780      	lsls	r0, r0, #30
 8002fac:	0fc0      	lsrs	r0, r0, #31
}
 8002fae:	4770      	bx	lr
 8002fb0:	20000bb9 	.word	0x20000bb9

08002fb4 <tud_task>:
{
 8002fb4:	b570      	push	{r4, r5, r6, lr}
 8002fb6:	b08a      	sub	sp, #40	; 0x28
  if ( !tusb_inited() ) return;
 8002fb8:	f001 f859 	bl	800406e <tusb_inited>
 8002fbc:	2800      	cmp	r0, #0
 8002fbe:	d100      	bne.n	8002fc2 <tud_task+0xe>
 8002fc0:	e27d      	b.n	80034be <tud_task+0x50a>
    if ( !osal_queue_receive(_usbd_q, &event) ) return;
 8002fc2:	4bbd      	ldr	r3, [pc, #756]	; (80032b8 <tud_task+0x304>)
  bool success = tu_fifo_read(&qhdl->ff, data);
 8002fc4:	ac07      	add	r4, sp, #28
 8002fc6:	681e      	ldr	r6, [r3, #0]
  _osal_q_lock(qhdl);
 8002fc8:	0030      	movs	r0, r6
 8002fca:	f7ff fe1b 	bl	8002c04 <_osal_q_lock>
  bool success = tu_fifo_read(&qhdl->ff, data);
 8002fce:	0021      	movs	r1, r4
 8002fd0:	1d30      	adds	r0, r6, #4
 8002fd2:	f7ff fd3e 	bl	8002a52 <tu_fifo_read>
 8002fd6:	0005      	movs	r5, r0
  _osal_q_unlock(qhdl);
 8002fd8:	0030      	movs	r0, r6
 8002fda:	f7ff fe18 	bl	8002c0e <_osal_q_unlock>
 8002fde:	2d00      	cmp	r5, #0
 8002fe0:	d100      	bne.n	8002fe4 <tud_task+0x30>
 8002fe2:	e26c      	b.n	80034be <tud_task+0x50a>
    switch ( event.event_id )
 8002fe4:	7860      	ldrb	r0, [r4, #1]
 8002fe6:	3801      	subs	r0, #1
 8002fe8:	2807      	cmp	r0, #7
 8002fea:	d8ea      	bhi.n	8002fc2 <tud_task+0xe>
 8002fec:	f7fd f8a8 	bl	8000140 <__gnu_thumb1_case_uhi>
 8002ff0:	00110008 	.word	0x00110008
 8002ff4:	0234025e 	.word	0x0234025e
 8002ff8:	001c0243 	.word	0x001c0243
 8002ffc:	0260020e 	.word	0x0260020e
  configuration_reset(rhport);
 8003000:	7820      	ldrb	r0, [r4, #0]
 8003002:	f7ff fe27 	bl	8002c54 <configuration_reset>
  usbd_control_reset();
 8003006:	f000 faf9 	bl	80035fc <usbd_control_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 800300a:	7922      	ldrb	r2, [r4, #4]
 800300c:	4bab      	ldr	r3, [pc, #684]	; (80032bc <tud_task+0x308>)
 800300e:	709a      	strb	r2, [r3, #2]
      break;
 8003010:	e7d7      	b.n	8002fc2 <tud_task+0xe>
  configuration_reset(rhport);
 8003012:	7820      	ldrb	r0, [r4, #0]
 8003014:	f7ff fe1e 	bl	8002c54 <configuration_reset>
  usbd_control_reset();
 8003018:	f000 faf0 	bl	80035fc <usbd_control_reset>
        if (tud_umount_cb) tud_umount_cb();
 800301c:	4ba8      	ldr	r3, [pc, #672]	; (80032c0 <tud_task+0x30c>)
 800301e:	2b00      	cmp	r3, #0
 8003020:	d0cf      	beq.n	8002fc2 <tud_task+0xe>
 8003022:	e000      	b.n	8003026 <tud_task+0x72>
 8003024:	bf00      	nop
 8003026:	e7cc      	b.n	8002fc2 <tud_task+0xe>
        _usbd_dev.connected = 1;
 8003028:	2001      	movs	r0, #1
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800302a:	2104      	movs	r1, #4
        _usbd_dev.connected = 1;
 800302c:	4da3      	ldr	r5, [pc, #652]	; (80032bc <tud_task+0x308>)
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800302e:	7826      	ldrb	r6, [r4, #0]
        _usbd_dev.connected = 1;
 8003030:	782b      	ldrb	r3, [r5, #0]
 8003032:	4303      	orrs	r3, r0
 8003034:	702b      	strb	r3, [r5, #0]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = false;
 8003036:	1d2b      	adds	r3, r5, #4
 8003038:	7fda      	ldrb	r2, [r3, #31]
 800303a:	4382      	bics	r2, r0
 800303c:	77da      	strb	r2, [r3, #31]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800303e:	7fda      	ldrb	r2, [r3, #31]
 8003040:	438a      	bics	r2, r1
 8003042:	77da      	strb	r2, [r3, #31]
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].busy = false;
 8003044:	1d6b      	adds	r3, r5, #5
 8003046:	7fda      	ldrb	r2, [r3, #31]
 8003048:	4382      	bics	r2, r0
 800304a:	77da      	strb	r2, [r3, #31]
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].claimed = 0;
 800304c:	7fda      	ldrb	r2, [r3, #31]
  usbd_control_set_complete_callback(NULL);
 800304e:	2000      	movs	r0, #0
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].claimed = 0;
 8003050:	438a      	bics	r2, r1
 8003052:	77da      	strb	r2, [r3, #31]
  usbd_control_set_complete_callback(NULL);
 8003054:	f000 fadc 	bl	8003610 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 8003058:	2260      	movs	r2, #96	; 0x60
 800305a:	7923      	ldrb	r3, [r4, #4]
 800305c:	401a      	ands	r2, r3
 800305e:	9202      	str	r2, [sp, #8]
 8003060:	2a60      	cmp	r2, #96	; 0x60
 8003062:	d027      	beq.n	80030b4 <tud_task+0x100>
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR )
 8003064:	2a40      	cmp	r2, #64	; 0x40
 8003066:	d10c      	bne.n	8003082 <tud_task+0xce>
    TU_VERIFY(tud_vendor_control_xfer_cb);
 8003068:	4896      	ldr	r0, [pc, #600]	; (80032c4 <tud_task+0x310>)
 800306a:	2800      	cmp	r0, #0
 800306c:	d022      	beq.n	80030b4 <tud_task+0x100>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800306e:	f000 facf 	bl	8003610 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 8003072:	2101      	movs	r1, #1
 8003074:	0030      	movs	r0, r6
 8003076:	aa08      	add	r2, sp, #32
 8003078:	e000      	b.n	800307c <tud_task+0xc8>
 800307a:	bf00      	nop
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800307c:	2800      	cmp	r0, #0
 800307e:	d1a0      	bne.n	8002fc2 <tud_task+0xe>
 8003080:	e018      	b.n	80030b4 <tud_task+0x100>
  switch ( p_request->bmRequestType_bit.recipient )
 8003082:	06db      	lsls	r3, r3, #27
 8003084:	0edb      	lsrs	r3, r3, #27
 8003086:	9303      	str	r3, [sp, #12]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d100      	bne.n	800308e <tud_task+0xda>
 800308c:	e147      	b.n	800331e <tud_task+0x36a>
 800308e:	2b02      	cmp	r3, #2
 8003090:	d100      	bne.n	8003094 <tud_task+0xe0>
 8003092:	e16d      	b.n	8003370 <tud_task+0x3bc>
 8003094:	2b00      	cmp	r3, #0
 8003096:	d10d      	bne.n	80030b4 <tud_task+0x100>
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type )
 8003098:	9b02      	ldr	r3, [sp, #8]
 800309a:	2b20      	cmp	r3, #32
 800309c:	d114      	bne.n	80030c8 <tud_task+0x114>
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800309e:	7a23      	ldrb	r3, [r4, #8]
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 80030a0:	2b0f      	cmp	r3, #15
 80030a2:	d807      	bhi.n	80030b4 <tud_task+0x100>
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80030a4:	18eb      	adds	r3, r5, r3
 80030a6:	78d8      	ldrb	r0, [r3, #3]
 80030a8:	f7ff fdb6 	bl	8002c18 <get_driver>
        return invoke_class_control(rhport, driver, p_request);
 80030ac:	aa08      	add	r2, sp, #32
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80030ae:	1e01      	subs	r1, r0, #0
        TU_VERIFY(driver);
 80030b0:	d000      	beq.n	80030b4 <tud_task+0x100>
 80030b2:	e177      	b.n	80033a4 <tud_task+0x3f0>
          dcd_edpt_stall(event.rhport, 0);
 80030b4:	ac07      	add	r4, sp, #28
 80030b6:	7820      	ldrb	r0, [r4, #0]
 80030b8:	2100      	movs	r1, #0
 80030ba:	f000 ff9d 	bl	8003ff8 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 80030be:	2180      	movs	r1, #128	; 0x80
 80030c0:	7820      	ldrb	r0, [r4, #0]
 80030c2:	f000 ff99 	bl	8003ff8 <dcd_edpt_stall>
 80030c6:	e77c      	b.n	8002fc2 <tud_task+0xe>
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 80030c8:	9b02      	ldr	r3, [sp, #8]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1f2      	bne.n	80030b4 <tud_task+0x100>
      switch ( p_request->bRequest )
 80030ce:	7960      	ldrb	r0, [r4, #5]
 80030d0:	2809      	cmp	r0, #9
 80030d2:	d8ef      	bhi.n	80030b4 <tud_task+0x100>
 80030d4:	f7fd f82a 	bl	800012c <__gnu_thumb1_case_shi>
 80030d8:	010b0113 	.word	0x010b0113
 80030dc:	0102ffee 	.word	0x0102ffee
 80030e0:	000affee 	.word	0x000affee
 80030e4:	ffee00a3 	.word	0xffee00a3
 80030e8:	001c0016 	.word	0x001c0016
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 80030ec:	a808      	add	r0, sp, #32
 80030ee:	f000 fa95 	bl	800361c <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 80030f2:	0030      	movs	r0, r6
 80030f4:	79a1      	ldrb	r1, [r4, #6]
 80030f6:	f000 ff77 	bl	8003fe8 <dcd_set_address>
          _usbd_dev.addressed = 1;
 80030fa:	2302      	movs	r3, #2
 80030fc:	782a      	ldrb	r2, [r5, #0]
 80030fe:	4313      	orrs	r3, r2
 8003100:	702b      	strb	r3, [r5, #0]
        break;
 8003102:	e75e      	b.n	8002fc2 <tud_task+0xe>
          uint8_t cfg_num = _usbd_dev.cfg_num;
 8003104:	aa06      	add	r2, sp, #24
 8003106:	786b      	ldrb	r3, [r5, #1]
 8003108:	3202      	adds	r2, #2
 800310a:	7013      	strb	r3, [r2, #0]
              tud_control_xfer(rhport, p_request, &alternate, 1);
 800310c:	2301      	movs	r3, #1
 800310e:	e101      	b.n	8003314 <tud_task+0x360>
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8003110:	79a3      	ldrb	r3, [r4, #6]
 8003112:	9301      	str	r3, [sp, #4]
          if (_usbd_dev.cfg_num != cfg_num)
 8003114:	786b      	ldrb	r3, [r5, #1]
 8003116:	9a01      	ldr	r2, [sp, #4]
 8003118:	429a      	cmp	r2, r3
 800311a:	d034      	beq.n	8003186 <tud_task+0x1d2>
            if ( _usbd_dev.cfg_num )
 800311c:	786b      	ldrb	r3, [r5, #1]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d007      	beq.n	8003132 <tud_task+0x17e>
              dcd_edpt_close_all(rhport);
 8003122:	0030      	movs	r0, r6
 8003124:	f000 fede 	bl	8003ee4 <dcd_edpt_close_all>
              uint8_t const speed = _usbd_dev.speed;
 8003128:	78ac      	ldrb	r4, [r5, #2]
              configuration_reset(rhport);
 800312a:	0030      	movs	r0, r6
 800312c:	f7ff fd92 	bl	8002c54 <configuration_reset>
              _usbd_dev.speed = speed; // restore speed
 8003130:	70ac      	strb	r4, [r5, #2]
            if ( cfg_num ) TU_ASSERT( process_set_config(rhport, cfg_num) );
 8003132:	9b01      	ldr	r3, [sp, #4]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d026      	beq.n	8003186 <tud_task+0x1d2>
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 8003138:	1e58      	subs	r0, r3, #1
 800313a:	b2c0      	uxtb	r0, r0
 800313c:	f7fd fccc 	bl	8000ad8 <tud_descriptor_configuration_cb>
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 8003140:	2800      	cmp	r0, #0
 8003142:	d0b7      	beq.n	80030b4 <tud_task+0x100>
 8003144:	7843      	ldrb	r3, [r0, #1]
 8003146:	2b02      	cmp	r3, #2
 8003148:	d1b4      	bne.n	80030b4 <tud_task+0x100>
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1 : 0;
 800314a:	2101      	movs	r1, #1
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 800314c:	0004      	movs	r4, r0
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1 : 0;
 800314e:	79c2      	ldrb	r2, [r0, #7]
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 8003150:	3409      	adds	r4, #9
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1 : 0;
 8003152:	1193      	asrs	r3, r2, #6
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1 : 0;
 8003154:	1152      	asrs	r2, r2, #5
 8003156:	400b      	ands	r3, r1
 8003158:	400a      	ands	r2, r1
 800315a:	0112      	lsls	r2, r2, #4
 800315c:	015b      	lsls	r3, r3, #5
 800315e:	4313      	orrs	r3, r2
 8003160:	782a      	ldrb	r2, [r5, #0]
 8003162:	312f      	adds	r1, #47	; 0x2f
 8003164:	438a      	bics	r2, r1
 8003166:	4313      	orrs	r3, r2
 8003168:	702b      	strb	r3, [r5, #0]
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800316a:	78c3      	ldrb	r3, [r0, #3]
 800316c:	7882      	ldrb	r2, [r0, #2]
 800316e:	021b      	lsls	r3, r3, #8
 8003170:	4313      	orrs	r3, r2
 8003172:	18c3      	adds	r3, r0, r3
 8003174:	9303      	str	r3, [sp, #12]
  while( p_desc < desc_end )
 8003176:	9b03      	ldr	r3, [sp, #12]
 8003178:	42a3      	cmp	r3, r4
 800317a:	d80c      	bhi.n	8003196 <tud_task+0x1e2>
  if (tud_mount_cb) tud_mount_cb();
 800317c:	4b52      	ldr	r3, [pc, #328]	; (80032c8 <tud_task+0x314>)
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <tud_task+0x1d2>
 8003182:	e000      	b.n	8003186 <tud_task+0x1d2>
 8003184:	bf00      	nop
          _usbd_dev.cfg_num = cfg_num;
 8003186:	4b4d      	ldr	r3, [pc, #308]	; (80032bc <tud_task+0x308>)
 8003188:	9a01      	ldr	r2, [sp, #4]
 800318a:	705a      	strb	r2, [r3, #1]
          tud_control_status(rhport, p_request);
 800318c:	0030      	movs	r0, r6
 800318e:	a908      	add	r1, sp, #32
 8003190:	f000 f9f6 	bl	8003580 <tud_control_status>
        break;
 8003194:	e715      	b.n	8002fc2 <tud_task+0xe>
    uint8_t assoc_itf_count = 1;
 8003196:	2201      	movs	r2, #1
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 8003198:	7863      	ldrb	r3, [r4, #1]
    uint8_t assoc_itf_count = 1;
 800319a:	9205      	str	r2, [sp, #20]
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 800319c:	2b0b      	cmp	r3, #11
 800319e:	d103      	bne.n	80031a8 <tud_task+0x1f4>
      assoc_itf_count = desc_iad->bInterfaceCount;
 80031a0:	78e3      	ldrb	r3, [r4, #3]
 80031a2:	9305      	str	r3, [sp, #20]
 80031a4:	7823      	ldrb	r3, [r4, #0]
 80031a6:	18e4      	adds	r4, r4, r3
    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 80031a8:	7863      	ldrb	r3, [r4, #1]
 80031aa:	2b04      	cmp	r3, #4
 80031ac:	d182      	bne.n	80030b4 <tud_task+0x100>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 80031ae:	2500      	movs	r5, #0
    uint16_t const remaining_len = desc_end-p_desc;
 80031b0:	9b03      	ldr	r3, [sp, #12]
 80031b2:	1b1b      	subs	r3, r3, r4
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	9304      	str	r3, [sp, #16]
      usbd_class_driver_t const *driver = get_driver(drv_id);
 80031b8:	0028      	movs	r0, r5
 80031ba:	f7ff fd2d 	bl	8002c18 <get_driver>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 80031be:	0021      	movs	r1, r4
 80031c0:	6883      	ldr	r3, [r0, #8]
 80031c2:	9a04      	ldr	r2, [sp, #16]
 80031c4:	0030      	movs	r0, r6
 80031c6:	4798      	blx	r3
 80031c8:	9002      	str	r0, [sp, #8]
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 80031ca:	2808      	cmp	r0, #8
 80031cc:	d920      	bls.n	8003210 <tud_task+0x25c>
 80031ce:	9b04      	ldr	r3, [sp, #16]
 80031d0:	4283      	cmp	r3, r0
 80031d2:	d31d      	bcc.n	8003210 <tud_task+0x25c>
        for(uint8_t i=0; i<assoc_itf_count; i++)
 80031d4:	2200      	movs	r2, #0
 80031d6:	4839      	ldr	r0, [pc, #228]	; (80032bc <tud_task+0x308>)
 80031d8:	e00a      	b.n	80031f0 <tud_task+0x23c>
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 80031da:	78a3      	ldrb	r3, [r4, #2]
 80031dc:	18d3      	adds	r3, r2, r3
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	18c3      	adds	r3, r0, r3
 80031e2:	78d9      	ldrb	r1, [r3, #3]
 80031e4:	29ff      	cmp	r1, #255	; 0xff
 80031e6:	d000      	beq.n	80031ea <tud_task+0x236>
 80031e8:	e764      	b.n	80030b4 <tud_task+0x100>
        for(uint8_t i=0; i<assoc_itf_count; i++)
 80031ea:	3201      	adds	r2, #1
          _usbd_dev.itf2drv[itf_num] = drv_id;
 80031ec:	70dd      	strb	r5, [r3, #3]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 80031ee:	b2d2      	uxtb	r2, r2
 80031f0:	9b05      	ldr	r3, [sp, #20]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d1f1      	bne.n	80031da <tud_task+0x226>
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 80031f6:	002b      	movs	r3, r5
 80031f8:	0021      	movs	r1, r4
 80031fa:	9a02      	ldr	r2, [sp, #8]
 80031fc:	3013      	adds	r0, #19
 80031fe:	f000 ff6b 	bl	80040d8 <tu_edpt_bind_driver>
        p_desc += drv_len;
 8003202:	9b02      	ldr	r3, [sp, #8]
 8003204:	18e4      	adds	r4, r4, r3
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 8003206:	4b31      	ldr	r3, [pc, #196]	; (80032cc <tud_task+0x318>)
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	42ab      	cmp	r3, r5
 800320c:	d2b3      	bcs.n	8003176 <tud_task+0x1c2>
 800320e:	e751      	b.n	80030b4 <tud_task+0x100>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8003210:	4b2e      	ldr	r3, [pc, #184]	; (80032cc <tud_task+0x318>)
 8003212:	3501      	adds	r5, #1
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	b2ed      	uxtb	r5, r5
 8003218:	42ab      	cmp	r3, r5
 800321a:	d2cd      	bcs.n	80031b8 <tud_task+0x204>
 800321c:	e74a      	b.n	80030b4 <tud_task+0x100>
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800321e:	88e3      	ldrh	r3, [r4, #6]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8003220:	0a1a      	lsrs	r2, r3, #8
  switch(desc_type)
 8003222:	1e50      	subs	r0, r2, #1
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8003224:	b2db      	uxtb	r3, r3
 8003226:	280e      	cmp	r0, #14
 8003228:	d900      	bls.n	800322c <tud_task+0x278>
 800322a:	e743      	b.n	80030b4 <tud_task+0x100>
 800322c:	f7fc ff7e 	bl	800012c <__gnu_thumb1_case_shi>
 8003230:	0026000f 	.word	0x0026000f
 8003234:	ff420034 	.word	0xff420034
 8003238:	003dff42 	.word	0x003dff42
 800323c:	ff420026 	.word	0xff420026
 8003240:	ff42ff42 	.word	0xff42ff42
 8003244:	ff42ff42 	.word	0xff42ff42
 8003248:	ff42ff42 	.word	0xff42ff42
 800324c:	0018      	.short	0x0018
      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800324e:	f7fd fc3f 	bl	8000ad0 <tud_descriptor_device_cb>
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 8003252:	2312      	movs	r3, #18
      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8003254:	0002      	movs	r2, r0
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 8003256:	0030      	movs	r0, r6
 8003258:	a908      	add	r1, sp, #32
 800325a:	f000 f9a3 	bl	80035a4 <tud_control_xfer>
 800325e:	e70d      	b.n	800307c <tud_task+0xc8>
      if (!tud_descriptor_bos_cb) return false;
 8003260:	4b1b      	ldr	r3, [pc, #108]	; (80032d0 <tud_task+0x31c>)
 8003262:	2b00      	cmp	r3, #0
 8003264:	d100      	bne.n	8003268 <tud_task+0x2b4>
 8003266:	e725      	b.n	80030b4 <tud_task+0x100>
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 8003268:	e000      	b.n	800326c <tud_task+0x2b8>
 800326a:	bf00      	nop
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800326c:	1e02      	subs	r2, r0, #0
      TU_ASSERT(desc_config);
 800326e:	d100      	bne.n	8003272 <tud_task+0x2be>
 8003270:	e720      	b.n	80030b4 <tud_task+0x100>
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_unaligned_read16(const void* mem)
{
  tu_unaligned_uint16_t const* ua16 = (tu_unaligned_uint16_t const*) mem;
  return ua16->val;
 8003272:	78c3      	ldrb	r3, [r0, #3]
 8003274:	7881      	ldrb	r1, [r0, #2]
 8003276:	021b      	lsls	r3, r3, #8
      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 8003278:	430b      	orrs	r3, r1
 800327a:	e7ec      	b.n	8003256 <tud_task+0x2a2>
      if ( desc_type == TUSB_DESC_CONFIGURATION )
 800327c:	2a02      	cmp	r2, #2
 800327e:	d103      	bne.n	8003288 <tud_task+0x2d4>
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 8003280:	0018      	movs	r0, r3
 8003282:	f7fd fc29 	bl	8000ad8 <tud_descriptor_configuration_cb>
 8003286:	e7f1      	b.n	800326c <tud_task+0x2b8>
        TU_VERIFY( tud_descriptor_other_speed_configuration_cb );
 8003288:	4a12      	ldr	r2, [pc, #72]	; (80032d4 <tud_task+0x320>)
 800328a:	2a00      	cmp	r2, #0
 800328c:	d100      	bne.n	8003290 <tud_task+0x2dc>
 800328e:	e711      	b.n	80030b4 <tud_task+0x100>
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 8003290:	0018      	movs	r0, r3
 8003292:	e000      	b.n	8003296 <tud_task+0x2e2>
 8003294:	bf00      	nop
 8003296:	e7e9      	b.n	800326c <tud_task+0x2b8>
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 8003298:	0018      	movs	r0, r3
 800329a:	8921      	ldrh	r1, [r4, #8]
 800329c:	f7fd fc20 	bl	8000ae0 <tud_descriptor_string_cb>
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 80032a0:	1e02      	subs	r2, r0, #0
      TU_VERIFY(desc_qualifier);
 80032a2:	d100      	bne.n	80032a6 <tud_task+0x2f2>
 80032a4:	e706      	b.n	80030b4 <tud_task+0x100>
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 80032a6:	7803      	ldrb	r3, [r0, #0]
 80032a8:	e7d5      	b.n	8003256 <tud_task+0x2a2>
      TU_VERIFY( tud_descriptor_device_qualifier_cb );
 80032aa:	4b0b      	ldr	r3, [pc, #44]	; (80032d8 <tud_task+0x324>)
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d100      	bne.n	80032b2 <tud_task+0x2fe>
 80032b0:	e700      	b.n	80030b4 <tud_task+0x100>
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 80032b2:	e000      	b.n	80032b6 <tud_task+0x302>
 80032b4:	bf00      	nop
 80032b6:	e7f3      	b.n	80032a0 <tud_task+0x2ec>
 80032b8:	20000bec 	.word	0x20000bec
 80032bc:	20000bb9 	.word	0x20000bb9
	...
 80032cc:	20000bb8 	.word	0x20000bb8
	...
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 80032dc:	88e3      	ldrh	r3, [r4, #6]
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d000      	beq.n	80032e4 <tud_task+0x330>
 80032e2:	e6e7      	b.n	80030b4 <tud_task+0x100>
          _usbd_dev.remote_wakeup_en = true;
 80032e4:	782a      	ldrb	r2, [r5, #0]
 80032e6:	3307      	adds	r3, #7
 80032e8:	4313      	orrs	r3, r2
 80032ea:	702b      	strb	r3, [r5, #0]
 80032ec:	e74e      	b.n	800318c <tud_task+0x1d8>
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 80032ee:	88e3      	ldrh	r3, [r4, #6]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d000      	beq.n	80032f6 <tud_task+0x342>
 80032f4:	e6de      	b.n	80030b4 <tud_task+0x100>
          _usbd_dev.remote_wakeup_en = false;
 80032f6:	2208      	movs	r2, #8
 80032f8:	782b      	ldrb	r3, [r5, #0]
 80032fa:	4393      	bics	r3, r2
 80032fc:	e7f5      	b.n	80032ea <tud_task+0x336>
          uint16_t status = (_usbd_dev.self_powered ? 1 : 0) | (_usbd_dev.remote_wakeup_en ? 2 : 0);
 80032fe:	ab06      	add	r3, sp, #24
 8003300:	1c9a      	adds	r2, r3, #2
 8003302:	2301      	movs	r3, #1
 8003304:	7829      	ldrb	r1, [r5, #0]
 8003306:	0948      	lsrs	r0, r1, #5
 8003308:	4018      	ands	r0, r3
 800330a:	0889      	lsrs	r1, r1, #2
 800330c:	18db      	adds	r3, r3, r3
 800330e:	4019      	ands	r1, r3
 8003310:	4301      	orrs	r1, r0
 8003312:	8011      	strh	r1, [r2, #0]
          tud_control_xfer(rhport, p_request, &status, 2);
 8003314:	0030      	movs	r0, r6
 8003316:	a908      	add	r1, sp, #32
 8003318:	f000 f944 	bl	80035a4 <tud_control_xfer>
        break;
 800331c:	e651      	b.n	8002fc2 <tud_task+0xe>
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800331e:	7a23      	ldrb	r3, [r4, #8]
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8003320:	2b0f      	cmp	r3, #15
 8003322:	d900      	bls.n	8003326 <tud_task+0x372>
 8003324:	e6c6      	b.n	80030b4 <tud_task+0x100>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8003326:	18eb      	adds	r3, r5, r3
 8003328:	78d8      	ldrb	r0, [r3, #3]
 800332a:	f7ff fc75 	bl	8002c18 <get_driver>
 800332e:	1e01      	subs	r1, r0, #0
      TU_VERIFY(driver);
 8003330:	d100      	bne.n	8003334 <tud_task+0x380>
 8003332:	e6bf      	b.n	80030b4 <tud_task+0x100>
      if ( !invoke_class_control(rhport, driver, p_request) )
 8003334:	0030      	movs	r0, r6
 8003336:	aa08      	add	r2, sp, #32
 8003338:	f7ff fcb2 	bl	8002ca0 <invoke_class_control>
 800333c:	2800      	cmp	r0, #0
 800333e:	d000      	beq.n	8003342 <tud_task+0x38e>
 8003340:	e63f      	b.n	8002fc2 <tud_task+0xe>
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8003342:	2560      	movs	r5, #96	; 0x60
 8003344:	2260      	movs	r2, #96	; 0x60
 8003346:	7923      	ldrb	r3, [r4, #4]
 8003348:	401d      	ands	r5, r3
 800334a:	4213      	tst	r3, r2
 800334c:	d000      	beq.n	8003350 <tud_task+0x39c>
 800334e:	e6b1      	b.n	80030b4 <tud_task+0x100>
        switch(p_request->bRequest)
 8003350:	7963      	ldrb	r3, [r4, #5]
 8003352:	3b0a      	subs	r3, #10
 8003354:	2b01      	cmp	r3, #1
 8003356:	d900      	bls.n	800335a <tud_task+0x3a6>
 8003358:	e6ac      	b.n	80030b4 <tud_task+0x100>
            usbd_control_set_complete_callback(NULL);
 800335a:	0028      	movs	r0, r5
 800335c:	f000 f958 	bl	8003610 <usbd_control_set_complete_callback>
            if (TUSB_REQ_GET_INTERFACE == p_request->bRequest)
 8003360:	7963      	ldrb	r3, [r4, #5]
 8003362:	2b0a      	cmp	r3, #10
 8003364:	d000      	beq.n	8003368 <tud_task+0x3b4>
 8003366:	e711      	b.n	800318c <tud_task+0x1d8>
              uint8_t alternate = 0;
 8003368:	ab06      	add	r3, sp, #24
 800336a:	1c9a      	adds	r2, r3, #2
 800336c:	7015      	strb	r5, [r2, #0]
 800336e:	e6cd      	b.n	800310c <tud_task+0x158>
 8003370:	7a23      	ldrb	r3, [r4, #8]
 8003372:	9301      	str	r3, [sp, #4]
      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 8003374:	2378      	movs	r3, #120	; 0x78
 8003376:	9a01      	ldr	r2, [sp, #4]
 8003378:	421a      	tst	r2, r3
 800337a:	d000      	beq.n	800337e <tud_task+0x3ca>
 800337c:	e69a      	b.n	80030b4 <tud_task+0x100>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800337e:	237f      	movs	r3, #127	; 0x7f
 8003380:	9901      	ldr	r1, [sp, #4]
 8003382:	09d2      	lsrs	r2, r2, #7
 8003384:	400b      	ands	r3, r1
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	18ed      	adds	r5, r5, r3
 800338a:	18ad      	adds	r5, r5, r2
 800338c:	7ce8      	ldrb	r0, [r5, #19]
 800338e:	f7ff fc43 	bl	8002c18 <get_driver>
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 8003392:	9b02      	ldr	r3, [sp, #8]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8003394:	0005      	movs	r5, r0
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 8003396:	2b00      	cmp	r3, #0
 8003398:	d008      	beq.n	80033ac <tud_task+0x3f8>
        TU_VERIFY(driver);
 800339a:	2800      	cmp	r0, #0
 800339c:	d100      	bne.n	80033a0 <tud_task+0x3ec>
 800339e:	e689      	b.n	80030b4 <tud_task+0x100>
        return invoke_class_control(rhport, driver, p_request);
 80033a0:	0001      	movs	r1, r0
 80033a2:	aa08      	add	r2, sp, #32
 80033a4:	0030      	movs	r0, r6
 80033a6:	f7ff fc7b 	bl	8002ca0 <invoke_class_control>
 80033aa:	e667      	b.n	800307c <tud_task+0xc8>
        switch ( p_request->bRequest )
 80033ac:	7963      	ldrb	r3, [r4, #5]
 80033ae:	9903      	ldr	r1, [sp, #12]
 80033b0:	001a      	movs	r2, r3
 80033b2:	438a      	bics	r2, r1
 80033b4:	2a01      	cmp	r2, #1
 80033b6:	d00b      	beq.n	80033d0 <tud_task+0x41c>
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d000      	beq.n	80033be <tud_task+0x40a>
 80033bc:	e67a      	b.n	80030b4 <tud_task+0x100>
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001 : 0x0000;
 80033be:	0030      	movs	r0, r6
 80033c0:	9901      	ldr	r1, [sp, #4]
 80033c2:	f7ff fde9 	bl	8002f98 <usbd_edpt_stalled>
 80033c6:	ab06      	add	r3, sp, #24
 80033c8:	1c9a      	adds	r2, r3, #2
 80033ca:	8010      	strh	r0, [r2, #0]
            tud_control_xfer(rhport, p_request, &status, 2);
 80033cc:	9b03      	ldr	r3, [sp, #12]
 80033ce:	e7a1      	b.n	8003314 <tud_task+0x360>
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue )
 80033d0:	88e2      	ldrh	r2, [r4, #6]
 80033d2:	2a00      	cmp	r2, #0
 80033d4:	d105      	bne.n	80033e2 <tud_task+0x42e>
                usbd_edpt_clear_stall(rhport, ep_addr);
 80033d6:	0030      	movs	r0, r6
 80033d8:	9901      	ldr	r1, [sp, #4]
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest )
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d113      	bne.n	8003406 <tud_task+0x452>
                usbd_edpt_clear_stall(rhport, ep_addr);
 80033de:	f7ff fdc1 	bl	8002f64 <usbd_edpt_clear_stall>
            if (driver)
 80033e2:	2d00      	cmp	r5, #0
 80033e4:	d100      	bne.n	80033e8 <tud_task+0x434>
 80033e6:	e5ec      	b.n	8002fc2 <tud_task+0xe>
              (void) invoke_class_control(rhport, driver, p_request);
 80033e8:	0029      	movs	r1, r5
 80033ea:	aa08      	add	r2, sp, #32
 80033ec:	0030      	movs	r0, r6
 80033ee:	f7ff fc57 	bl	8002ca0 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 80033f2:	2000      	movs	r0, #0
 80033f4:	f000 f90c 	bl	8003610 <usbd_control_set_complete_callback>
              if ( !_usbd_dev.ep_status[0][TUSB_DIR_IN].busy ) tud_control_status(rhport, p_request);
 80033f8:	4b32      	ldr	r3, [pc, #200]	; (80034c4 <tud_task+0x510>)
 80033fa:	3305      	adds	r3, #5
 80033fc:	7fdb      	ldrb	r3, [r3, #31]
 80033fe:	07db      	lsls	r3, r3, #31
 8003400:	d500      	bpl.n	8003404 <tud_task+0x450>
 8003402:	e5de      	b.n	8002fc2 <tud_task+0xe>
 8003404:	e6c2      	b.n	800318c <tud_task+0x1d8>
                usbd_edpt_stall(rhport, ep_addr);
 8003406:	f7ff fd93 	bl	8002f30 <usbd_edpt_stall>
 800340a:	e7ea      	b.n	80033e2 <tud_task+0x42e>
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800340c:	207f      	movs	r0, #127	; 0x7f
        _usbd_dev.ep_status[epnum][ep_dir].busy = false;
 800340e:	2601      	movs	r6, #1
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 8003410:	7925      	ldrb	r5, [r4, #4]
        _usbd_dev.ep_status[epnum][ep_dir].busy = false;
 8003412:	4b2c      	ldr	r3, [pc, #176]	; (80034c4 <tud_task+0x510>)
 8003414:	4028      	ands	r0, r5
 8003416:	0041      	lsls	r1, r0, #1
 8003418:	09ea      	lsrs	r2, r5, #7
 800341a:	185b      	adds	r3, r3, r1
 800341c:	189b      	adds	r3, r3, r2
 800341e:	1d1a      	adds	r2, r3, #4
 8003420:	7fd1      	ldrb	r1, [r2, #31]
 8003422:	43b1      	bics	r1, r6
 8003424:	77d1      	strb	r1, [r2, #31]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8003426:	7fd1      	ldrb	r1, [r2, #31]
 8003428:	3603      	adds	r6, #3
 800342a:	43b1      	bics	r1, r6
 800342c:	77d1      	strb	r1, [r2, #31]
        if ( 0 == epnum )
 800342e:	2800      	cmp	r0, #0
 8003430:	d106      	bne.n	8003440 <tud_task+0x48c>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t)event.xfer_complete.result, event.xfer_complete.len);
 8003432:	0029      	movs	r1, r5
 8003434:	7962      	ldrb	r2, [r4, #5]
 8003436:	7820      	ldrb	r0, [r4, #0]
 8003438:	68a3      	ldr	r3, [r4, #8]
 800343a:	f000 f8fd 	bl	8003638 <usbd_control_xfer_cb>
 800343e:	e5c0      	b.n	8002fc2 <tud_task+0xe>
          usbd_class_driver_t const * driver = get_driver( _usbd_dev.ep2drv[epnum][ep_dir] );
 8003440:	7cd8      	ldrb	r0, [r3, #19]
 8003442:	f7ff fbe9 	bl	8002c18 <get_driver>
 8003446:	1e03      	subs	r3, r0, #0
          TU_ASSERT(driver, );
 8003448:	d039      	beq.n	80034be <tud_task+0x50a>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t)event.xfer_complete.result, event.xfer_complete.len);
 800344a:	691e      	ldr	r6, [r3, #16]
 800344c:	0029      	movs	r1, r5
 800344e:	7962      	ldrb	r2, [r4, #5]
 8003450:	7820      	ldrb	r0, [r4, #0]
 8003452:	68a3      	ldr	r3, [r4, #8]
 8003454:	47b0      	blx	r6
 8003456:	e5b4      	b.n	8002fc2 <tud_task+0xe>
        if ( _usbd_dev.connected )
 8003458:	4b1a      	ldr	r3, [pc, #104]	; (80034c4 <tud_task+0x510>)
 800345a:	781a      	ldrb	r2, [r3, #0]
 800345c:	07d2      	lsls	r2, r2, #31
 800345e:	d400      	bmi.n	8003462 <tud_task+0x4ae>
 8003460:	e5af      	b.n	8002fc2 <tud_task+0xe>
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 8003462:	4a19      	ldr	r2, [pc, #100]	; (80034c8 <tud_task+0x514>)
 8003464:	2a00      	cmp	r2, #0
 8003466:	d100      	bne.n	800346a <tud_task+0x4b6>
 8003468:	e5ab      	b.n	8002fc2 <tud_task+0xe>
 800346a:	7818      	ldrb	r0, [r3, #0]
 800346c:	0700      	lsls	r0, r0, #28
 800346e:	0fc0      	lsrs	r0, r0, #31
 8003470:	e000      	b.n	8003474 <tud_task+0x4c0>
 8003472:	bf00      	nop
 8003474:	e5a5      	b.n	8002fc2 <tud_task+0xe>
        if ( _usbd_dev.connected )
 8003476:	4b13      	ldr	r3, [pc, #76]	; (80034c4 <tud_task+0x510>)
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	07db      	lsls	r3, r3, #31
 800347c:	d400      	bmi.n	8003480 <tud_task+0x4cc>
 800347e:	e5a0      	b.n	8002fc2 <tud_task+0xe>
          if (tud_resume_cb) tud_resume_cb();
 8003480:	4b12      	ldr	r3, [pc, #72]	; (80034cc <tud_task+0x518>)
 8003482:	2b00      	cmp	r3, #0
 8003484:	d100      	bne.n	8003488 <tud_task+0x4d4>
 8003486:	e59c      	b.n	8002fc2 <tud_task+0xe>
 8003488:	e000      	b.n	800348c <tud_task+0x4d8>
 800348a:	bf00      	nop
 800348c:	e599      	b.n	8002fc2 <tud_task+0xe>
          usbd_class_driver_t const * driver = get_driver(i);
 800348e:	0028      	movs	r0, r5
 8003490:	f7ff fbc2 	bl	8002c18 <get_driver>
          if ( driver->sof ) driver->sof(event.rhport);
 8003494:	6943      	ldr	r3, [r0, #20]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <tud_task+0x4ea>
 800349a:	7820      	ldrb	r0, [r4, #0]
 800349c:	4798      	blx	r3
        for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800349e:	3501      	adds	r5, #1
 80034a0:	b2ed      	uxtb	r5, r5
 80034a2:	4b0b      	ldr	r3, [pc, #44]	; (80034d0 <tud_task+0x51c>)
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	42ab      	cmp	r3, r5
 80034a8:	d2f1      	bcs.n	800348e <tud_task+0x4da>
 80034aa:	e58a      	b.n	8002fc2 <tud_task+0xe>
    switch ( event.event_id )
 80034ac:	2500      	movs	r5, #0
 80034ae:	e7f8      	b.n	80034a2 <tud_task+0x4ee>
        if ( event.func_call.func ) event.func_call.func(event.func_call.param);
 80034b0:	6863      	ldr	r3, [r4, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d100      	bne.n	80034b8 <tud_task+0x504>
 80034b6:	e584      	b.n	8002fc2 <tud_task+0xe>
 80034b8:	68a0      	ldr	r0, [r4, #8]
 80034ba:	4798      	blx	r3
  {
 80034bc:	e581      	b.n	8002fc2 <tud_task+0xe>
}
 80034be:	b00a      	add	sp, #40	; 0x28
 80034c0:	bd70      	pop	{r4, r5, r6, pc}
 80034c2:	46c0      	nop			; (mov r8, r8)
 80034c4:	20000bb9 	.word	0x20000bb9
	...
 80034d0:	20000bb8 	.word	0x20000bb8

080034d4 <usbd_edpt_close>:
 * In progress transfers on this EP may be delivered after this call.
 *
 */
void usbd_edpt_close(uint8_t rhport, uint8_t ep_addr)
{
  TU_ASSERT(dcd_edpt_close, /**/);
 80034d4:	4b0d      	ldr	r3, [pc, #52]	; (800350c <usbd_edpt_close+0x38>)
{
 80034d6:	b510      	push	{r4, lr}
 80034d8:	000c      	movs	r4, r1
  TU_ASSERT(dcd_edpt_close, /**/);
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d015      	beq.n	800350a <usbd_edpt_close+0x36>
  TU_LOG2("  CLOSING Endpoint: 0x%02X\r\n", ep_addr);

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  dcd_edpt_close(rhport, ep_addr);
 80034de:	f000 fd03 	bl	8003ee8 <dcd_edpt_close>
  _usbd_dev.ep_status[epnum][dir].stalled = false;
 80034e2:	217f      	movs	r1, #127	; 0x7f
 80034e4:	2202      	movs	r2, #2
 80034e6:	4021      	ands	r1, r4
 80034e8:	004b      	lsls	r3, r1, #1
 80034ea:	4909      	ldr	r1, [pc, #36]	; (8003510 <usbd_edpt_close+0x3c>)
 80034ec:	09e4      	lsrs	r4, r4, #7
 80034ee:	18c9      	adds	r1, r1, r3
 80034f0:	1909      	adds	r1, r1, r4
 80034f2:	3104      	adds	r1, #4
 80034f4:	7fcb      	ldrb	r3, [r1, #31]
 80034f6:	4393      	bics	r3, r2
 80034f8:	77cb      	strb	r3, [r1, #31]
  _usbd_dev.ep_status[epnum][dir].busy = false;
 80034fa:	7fcb      	ldrb	r3, [r1, #31]
 80034fc:	3a01      	subs	r2, #1
 80034fe:	4393      	bics	r3, r2
 8003500:	77cb      	strb	r3, [r1, #31]
  _usbd_dev.ep_status[epnum][dir].claimed = false;
 8003502:	7fcb      	ldrb	r3, [r1, #31]
 8003504:	3203      	adds	r2, #3
 8003506:	4393      	bics	r3, r2
 8003508:	77cb      	strb	r3, [r1, #31]

  return;
}
 800350a:	bd10      	pop	{r4, pc}
 800350c:	08003ee9 	.word	0x08003ee9
 8003510:	20000bb9 	.word	0x20000bb9

08003514 <_data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool _data_stage_xact(uint8_t rhport)
{
 8003514:	b570      	push	{r4, r5, r6, lr}
  uint16_t const xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_SIZE);
 8003516:	4b13      	ldr	r3, [pc, #76]	; (8003564 <_data_stage_xact+0x50>)
{
 8003518:	0005      	movs	r5, r0
  uint16_t const xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_SIZE);
 800351a:	89d9      	ldrh	r1, [r3, #14]
 800351c:	8998      	ldrh	r0, [r3, #12]
 800351e:	1a42      	subs	r2, r0, r1
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8003520:	1c14      	adds	r4, r2, #0
 8003522:	b292      	uxth	r2, r2
 8003524:	2a40      	cmp	r2, #64	; 0x40
 8003526:	d900      	bls.n	800352a <_data_stage_xact+0x16>
 8003528:	2440      	movs	r4, #64	; 0x40

  uint8_t ep_addr = EDPT_CTRL_OUT;

  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 800352a:	781a      	ldrb	r2, [r3, #0]
 800352c:	b2a4      	uxth	r4, r4
 800352e:	2a7f      	cmp	r2, #127	; 0x7f
 8003530:	d90e      	bls.n	8003550 <_data_stage_xact+0x3c>
  {
    ep_addr = EDPT_CTRL_IN;
    if ( xact_len ) memcpy(_usbd_ctrl_buf, _ctrl_xfer.buffer, xact_len);
 8003532:	4288      	cmp	r0, r1
 8003534:	d011      	beq.n	800355a <_data_stage_xact+0x46>
 8003536:	4e0c      	ldr	r6, [pc, #48]	; (8003568 <_data_stage_xact+0x54>)
 8003538:	0022      	movs	r2, r4
 800353a:	6899      	ldr	r1, [r3, #8]
 800353c:	0030      	movs	r0, r6
 800353e:	f000 fe09 	bl	8004154 <memcpy>
    ep_addr = EDPT_CTRL_IN;
 8003542:	2180      	movs	r1, #128	; 0x80
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8003544:	0032      	movs	r2, r6
 8003546:	0028      	movs	r0, r5
 8003548:	0023      	movs	r3, r4
 800354a:	f7ff fcc1 	bl	8002ed0 <usbd_edpt_xfer>
}
 800354e:	bd70      	pop	{r4, r5, r6, pc}
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8003550:	4288      	cmp	r0, r1
 8003552:	d104      	bne.n	800355e <_data_stage_xact+0x4a>
  uint8_t ep_addr = EDPT_CTRL_OUT;
 8003554:	2100      	movs	r1, #0
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8003556:	2200      	movs	r2, #0
 8003558:	e7f5      	b.n	8003546 <_data_stage_xact+0x32>
    ep_addr = EDPT_CTRL_IN;
 800355a:	2180      	movs	r1, #128	; 0x80
 800355c:	e7fb      	b.n	8003556 <_data_stage_xact+0x42>
  uint8_t ep_addr = EDPT_CTRL_OUT;
 800355e:	2100      	movs	r1, #0
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8003560:	4a01      	ldr	r2, [pc, #4]	; (8003568 <_data_stage_xact+0x54>)
 8003562:	e7f0      	b.n	8003546 <_data_stage_xact+0x32>
 8003564:	20000cb0 	.word	0x20000cb0
 8003568:	20000cc4 	.word	0x20000cc4

0800356c <_status_stage_xact.isra.0>:
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800356c:	b249      	sxtb	r1, r1
 800356e:	43c9      	mvns	r1, r1
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8003570:	2300      	movs	r3, #0
static inline bool _status_stage_xact(uint8_t rhport, tusb_control_request_t const * request)
 8003572:	b510      	push	{r4, lr}
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8003574:	0fc9      	lsrs	r1, r1, #31
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8003576:	001a      	movs	r2, r3
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8003578:	01c9      	lsls	r1, r1, #7
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 800357a:	f7ff fca9 	bl	8002ed0 <usbd_edpt_xfer>
}
 800357e:	bd10      	pop	{r4, pc}

08003580 <tud_control_status>:
{
 8003580:	b570      	push	{r4, r5, r6, lr}
  _ctrl_xfer.request       = (*request);
 8003582:	4e07      	ldr	r6, [pc, #28]	; (80035a0 <tud_control_status+0x20>)
{
 8003584:	0005      	movs	r5, r0
  _ctrl_xfer.request       = (*request);
 8003586:	2208      	movs	r2, #8
 8003588:	0030      	movs	r0, r6
{
 800358a:	000c      	movs	r4, r1
  _ctrl_xfer.request       = (*request);
 800358c:	f000 fde2 	bl	8004154 <memcpy>
  _ctrl_xfer.buffer        = NULL;
 8003590:	2300      	movs	r3, #0
  return _status_stage_xact(rhport, request);
 8003592:	0028      	movs	r0, r5
  _ctrl_xfer.data_len      = 0;
 8003594:	60f3      	str	r3, [r6, #12]
  return _status_stage_xact(rhport, request);
 8003596:	7821      	ldrb	r1, [r4, #0]
  _ctrl_xfer.buffer        = NULL;
 8003598:	60b3      	str	r3, [r6, #8]
  return _status_stage_xact(rhport, request);
 800359a:	f7ff ffe7 	bl	800356c <_status_stage_xact.isra.0>
}
 800359e:	bd70      	pop	{r4, r5, r6, pc}
 80035a0:	20000cb0 	.word	0x20000cb0

080035a4 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, tusb_control_request_t const * request, void* buffer, uint16_t len)
{
 80035a4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  _ctrl_xfer.request       = (*request);
 80035a6:	4e14      	ldr	r6, [pc, #80]	; (80035f8 <tud_control_xfer+0x54>)
{
 80035a8:	9200      	str	r2, [sp, #0]
 80035aa:	0005      	movs	r5, r0
  _ctrl_xfer.request       = (*request);
 80035ac:	2208      	movs	r2, #8
 80035ae:	0030      	movs	r0, r6
{
 80035b0:	000c      	movs	r4, r1
 80035b2:	9301      	str	r3, [sp, #4]
  _ctrl_xfer.request       = (*request);
 80035b4:	f000 fdce 	bl	8004154 <memcpy>
  _ctrl_xfer.buffer        = (uint8_t*) buffer;
 80035b8:	9b00      	ldr	r3, [sp, #0]
 80035ba:	9901      	ldr	r1, [sp, #4]
 80035bc:	60b3      	str	r3, [r6, #8]
  _ctrl_xfer.total_xferred = 0U;
 80035be:	2300      	movs	r3, #0
 80035c0:	81f3      	strh	r3, [r6, #14]
  _ctrl_xfer.data_len      = tu_min16(len, request->wLength);
 80035c2:	79e3      	ldrb	r3, [r4, #7]
 80035c4:	79a2      	ldrb	r2, [r4, #6]
 80035c6:	021b      	lsls	r3, r3, #8
 80035c8:	4313      	orrs	r3, r2
 80035ca:	1c1a      	adds	r2, r3, #0
 80035cc:	428b      	cmp	r3, r1
 80035ce:	d901      	bls.n	80035d4 <tud_control_xfer+0x30>
 80035d0:	466a      	mov	r2, sp
 80035d2:	8892      	ldrh	r2, [r2, #4]
 80035d4:	b291      	uxth	r1, r2
 80035d6:	81b2      	strh	r2, [r6, #12]

  if (request->wLength > 0U)
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d008      	beq.n	80035ee <tud_control_xfer+0x4a>
  {
    if(_ctrl_xfer.data_len > 0U)
 80035dc:	2900      	cmp	r1, #0
 80035de:	d002      	beq.n	80035e6 <tud_control_xfer+0x42>
    {
      TU_ASSERT(buffer);
 80035e0:	9800      	ldr	r0, [sp, #0]
 80035e2:	2800      	cmp	r0, #0
 80035e4:	d002      	beq.n	80035ec <tud_control_xfer+0x48>
    }

//    TU_LOG2("  Control total data length is %u bytes\r\n", _ctrl_xfer.data_len);

    // Data stage
    TU_ASSERT( _data_stage_xact(rhport) );
 80035e6:	0028      	movs	r0, r5
 80035e8:	f7ff ff94 	bl	8003514 <_data_stage_xact>
    // Status stage
    TU_ASSERT( _status_stage_xact(rhport, request) );
  }

  return true;
}
 80035ec:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    TU_ASSERT( _status_stage_xact(rhport, request) );
 80035ee:	0028      	movs	r0, r5
 80035f0:	7821      	ldrb	r1, [r4, #0]
 80035f2:	f7ff ffbb 	bl	800356c <_status_stage_xact.isra.0>
 80035f6:	e7f9      	b.n	80035ec <tud_control_xfer+0x48>
 80035f8:	20000cb0 	.word	0x20000cb0

080035fc <usbd_control_reset>:
void usbd_control_set_request(tusb_control_request_t const *request);
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp );
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

void usbd_control_reset(void)
{
 80035fc:	b510      	push	{r4, lr}
  tu_varclr(&_ctrl_xfer);
 80035fe:	2214      	movs	r2, #20
 8003600:	2100      	movs	r1, #0
 8003602:	4802      	ldr	r0, [pc, #8]	; (800360c <usbd_control_reset+0x10>)
 8003604:	f000 fdaf 	bl	8004166 <memset>
}
 8003608:	bd10      	pop	{r4, pc}
 800360a:	46c0      	nop			; (mov r8, r8)
 800360c:	20000cb0 	.word	0x20000cb0

08003610 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp )
{
  _ctrl_xfer.complete_cb = fp;
 8003610:	4b01      	ldr	r3, [pc, #4]	; (8003618 <usbd_control_set_complete_callback+0x8>)
 8003612:	6118      	str	r0, [r3, #16]
}
 8003614:	4770      	bx	lr
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	20000cb0 	.word	0x20000cb0

0800361c <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(tusb_control_request_t const *request)
{
 800361c:	b510      	push	{r4, lr}
  _ctrl_xfer.request       = (*request);
 800361e:	4c05      	ldr	r4, [pc, #20]	; (8003634 <usbd_control_set_request+0x18>)
{
 8003620:	0001      	movs	r1, r0
  _ctrl_xfer.request       = (*request);
 8003622:	2208      	movs	r2, #8
 8003624:	0020      	movs	r0, r4
 8003626:	f000 fd95 	bl	8004154 <memcpy>
  _ctrl_xfer.buffer        = NULL;
 800362a:	2300      	movs	r3, #0
 800362c:	60a3      	str	r3, [r4, #8]
  _ctrl_xfer.total_xferred = 0;
  _ctrl_xfer.data_len      = 0;
 800362e:	60e3      	str	r3, [r4, #12]
}
 8003630:	bd10      	pop	{r4, pc}
 8003632:	46c0      	nop			; (mov r8, r8)
 8003634:	20000cb0 	.word	0x20000cb0

08003638 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 8003638:	b570      	push	{r4, r5, r6, lr}
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 800363a:	4c25      	ldr	r4, [pc, #148]	; (80036d0 <usbd_control_xfer_cb+0x98>)
{
 800363c:	001e      	movs	r6, r3
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 800363e:	7823      	ldrb	r3, [r4, #0]
{
 8003640:	0005      	movs	r5, r0
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 8003642:	09da      	lsrs	r2, r3, #7
 8003644:	09c9      	lsrs	r1, r1, #7
 8003646:	428a      	cmp	r2, r1
 8003648:	d013      	beq.n	8003672 <usbd_control_xfer_cb+0x3a>
  {
    TU_ASSERT(0 == xferred_bytes);
 800364a:	2000      	movs	r0, #0
 800364c:	4286      	cmp	r6, r0
 800364e:	d12c      	bne.n	80036aa <usbd_control_xfer_cb+0x72>

    // invoke optional dcd hook if available
    if (dcd_edpt0_status_complete) dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8003650:	4b20      	ldr	r3, [pc, #128]	; (80036d4 <usbd_control_xfer_cb+0x9c>)
 8003652:	4283      	cmp	r3, r0
 8003654:	d003      	beq.n	800365e <usbd_control_xfer_cb+0x26>
 8003656:	0021      	movs	r1, r4
 8003658:	0028      	movs	r0, r5
 800365a:	f000 f9b9 	bl	80039d0 <dcd_edpt0_status_complete>

    if (_ctrl_xfer.complete_cb)
 800365e:	6923      	ldr	r3, [r4, #16]
    {
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
    }

    return true;
 8003660:	2001      	movs	r0, #1
    if (_ctrl_xfer.complete_cb)
 8003662:	2b00      	cmp	r3, #0
 8003664:	d021      	beq.n	80036aa <usbd_control_xfer_cb+0x72>
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8003666:	0022      	movs	r2, r4
 8003668:	2103      	movs	r1, #3
 800366a:	0028      	movs	r0, r5
 800366c:	4798      	blx	r3
  {
    // More data to transfer
    TU_ASSERT( _data_stage_xact(rhport) );
  }

  return true;
 800366e:	2001      	movs	r0, #1
 8003670:	e01b      	b.n	80036aa <usbd_control_xfer_cb+0x72>
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT )
 8003672:	2b7f      	cmp	r3, #127	; 0x7f
 8003674:	d806      	bhi.n	8003684 <usbd_control_xfer_cb+0x4c>
    TU_VERIFY(_ctrl_xfer.buffer);
 8003676:	68a3      	ldr	r3, [r4, #8]
    TU_ASSERT(0 == xferred_bytes);
 8003678:	1e18      	subs	r0, r3, #0
    TU_VERIFY(_ctrl_xfer.buffer);
 800367a:	d016      	beq.n	80036aa <usbd_control_xfer_cb+0x72>
    memcpy(_ctrl_xfer.buffer, _usbd_ctrl_buf, xferred_bytes);
 800367c:	0032      	movs	r2, r6
 800367e:	4916      	ldr	r1, [pc, #88]	; (80036d8 <usbd_control_xfer_cb+0xa0>)
 8003680:	f000 fd68 	bl	8004154 <memcpy>
  _ctrl_xfer.buffer += xferred_bytes;
 8003684:	68a2      	ldr	r2, [r4, #8]
  _ctrl_xfer.total_xferred += xferred_bytes;
 8003686:	89e3      	ldrh	r3, [r4, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 8003688:	1992      	adds	r2, r2, r6
  _ctrl_xfer.total_xferred += xferred_bytes;
 800368a:	199b      	adds	r3, r3, r6
  _ctrl_xfer.buffer += xferred_bytes;
 800368c:	60a2      	str	r2, [r4, #8]
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 800368e:	88e2      	ldrh	r2, [r4, #6]
  _ctrl_xfer.total_xferred += xferred_bytes;
 8003690:	b29b      	uxth	r3, r3
 8003692:	81e3      	strh	r3, [r4, #14]
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 8003694:	429a      	cmp	r2, r3
 8003696:	d001      	beq.n	800369c <usbd_control_xfer_cb+0x64>
 8003698:	2e3f      	cmp	r6, #63	; 0x3f
 800369a:	d815      	bhi.n	80036c8 <usbd_control_xfer_cb+0x90>
    if ( _ctrl_xfer.complete_cb )
 800369c:	6923      	ldr	r3, [r4, #16]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d104      	bne.n	80036ac <usbd_control_xfer_cb+0x74>
      TU_ASSERT( _status_stage_xact(rhport, &_ctrl_xfer.request) );
 80036a2:	0028      	movs	r0, r5
 80036a4:	7821      	ldrb	r1, [r4, #0]
 80036a6:	f7ff ff61 	bl	800356c <_status_stage_xact.isra.0>
}
 80036aa:	bd70      	pop	{r4, r5, r6, pc}
      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 80036ac:	2102      	movs	r1, #2
 80036ae:	0022      	movs	r2, r4
 80036b0:	0028      	movs	r0, r5
 80036b2:	4798      	blx	r3
 80036b4:	1e01      	subs	r1, r0, #0
    if ( is_ok )
 80036b6:	d1f4      	bne.n	80036a2 <usbd_control_xfer_cb+0x6a>
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 80036b8:	0028      	movs	r0, r5
 80036ba:	f000 fc9d 	bl	8003ff8 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 80036be:	2180      	movs	r1, #128	; 0x80
 80036c0:	0028      	movs	r0, r5
 80036c2:	f000 fc99 	bl	8003ff8 <dcd_edpt_stall>
 80036c6:	e7d2      	b.n	800366e <usbd_control_xfer_cb+0x36>
    TU_ASSERT( _data_stage_xact(rhport) );
 80036c8:	0028      	movs	r0, r5
 80036ca:	f7ff ff23 	bl	8003514 <_data_stage_xact>
 80036ce:	e7ec      	b.n	80036aa <usbd_control_xfer_cb+0x72>
 80036d0:	20000cb0 	.word	0x20000cb0
 80036d4:	080039d1 	.word	0x080039d1
 80036d8:	20000cc4 	.word	0x20000cc4

080036dc <dcd_pma_alloc>:
 * (This is done to simplify the code. More complicated algorithms could be used)
 * 
 * During failure, TU_ASSERT is used. If this happens, rework/reallocate memory manually.
 */
static uint16_t dcd_pma_alloc(uint8_t ep_addr, size_t length)
{
 80036dc:	0002      	movs	r2, r0
  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);
  xfer_ctl_t* epXferCtl = xfer_ctl_ptr(epnum,dir);
 80036de:	207f      	movs	r0, #127	; 0x7f
 80036e0:	4010      	ands	r0, r2

  if(epXferCtl->pma_alloc_size != 0U)
 80036e2:	0040      	lsls	r0, r0, #1
  xfer_ctl_t* epXferCtl = xfer_ctl_ptr(epnum,dir);
 80036e4:	09d2      	lsrs	r2, r2, #7
  if(epXferCtl->pma_alloc_size != 0U)
 80036e6:	1880      	adds	r0, r0, r2
 80036e8:	4b0e      	ldr	r3, [pc, #56]	; (8003724 <dcd_pma_alloc+0x48>)
 80036ea:	0100      	lsls	r0, r0, #4
 80036ec:	181b      	adds	r3, r3, r0
 80036ee:	899a      	ldrh	r2, [r3, #12]
{
 80036f0:	b510      	push	{r4, lr}
  if(epXferCtl->pma_alloc_size != 0U)
 80036f2:	2a00      	cmp	r2, #0
 80036f4:	d005      	beq.n	8003702 <dcd_pma_alloc+0x26>
  {
    //TU_LOG2("dcd_pma_alloc(%x,%x)=%x (cached)\r\n",ep_addr,length,epXferCtl->pma_ptr);
    // Previously allocated
    TU_ASSERT(length <= epXferCtl->pma_alloc_size, 0xFFFF);  // Verify no larger than previous alloc
 80036f6:	428a      	cmp	r2, r1
 80036f8:	d201      	bcs.n	80036fe <dcd_pma_alloc+0x22>
 80036fa:	480b      	ldr	r0, [pc, #44]	; (8003728 <dcd_pma_alloc+0x4c>)
  //TU_LOG2("dcd_pma_alloc(%x,%x)=%x\r\n",ep_addr,length,addr);

  //this variable was never incremented originally; bug?
  open_ep_count++;
  return addr;
}
 80036fc:	bd10      	pop	{r4, pc}
    return epXferCtl->pma_ptr;
 80036fe:	8918      	ldrh	r0, [r3, #8]
 8003700:	e7fc      	b.n	80036fc <dcd_pma_alloc+0x20>
  uint16_t addr = ep_buf_ptr; 
 8003702:	4c0a      	ldr	r4, [pc, #40]	; (800372c <dcd_pma_alloc+0x50>)
  ep_buf_ptr = (uint16_t)(ep_buf_ptr + length); // increment buffer pointer
 8003704:	b289      	uxth	r1, r1
  uint16_t addr = ep_buf_ptr; 
 8003706:	8820      	ldrh	r0, [r4, #0]
  ep_buf_ptr = (uint16_t)(ep_buf_ptr + length); // increment buffer pointer
 8003708:	180a      	adds	r2, r1, r0
 800370a:	b292      	uxth	r2, r2
 800370c:	8022      	strh	r2, [r4, #0]
  TU_ASSERT(ep_buf_ptr <= PMA_LENGTH, 0xFFFF);
 800370e:	2480      	movs	r4, #128	; 0x80
 8003710:	00e4      	lsls	r4, r4, #3
 8003712:	42a2      	cmp	r2, r4
 8003714:	d8f1      	bhi.n	80036fa <dcd_pma_alloc+0x1e>
  open_ep_count++;
 8003716:	4a06      	ldr	r2, [pc, #24]	; (8003730 <dcd_pma_alloc+0x54>)
  epXferCtl->pma_ptr = addr;
 8003718:	8118      	strh	r0, [r3, #8]
  epXferCtl->pma_alloc_size = length;
 800371a:	8199      	strh	r1, [r3, #12]
  open_ep_count++;
 800371c:	7813      	ldrb	r3, [r2, #0]
 800371e:	3301      	adds	r3, #1
 8003720:	7013      	strb	r3, [r2, #0]
  return addr;
 8003722:	e7eb      	b.n	80036fc <dcd_pma_alloc+0x20>
 8003724:	20000d20 	.word	0x20000d20
 8003728:	0000ffff 	.word	0x0000ffff
 800372c:	20000d1c 	.word	0x20000d1c
 8003730:	20000d1e 	.word	0x20000d1e

08003734 <pcd_set_ep_cnt_rx_reg>:
  * @retval None
  */

static inline void pcd_set_ep_cnt_rx_reg(__O uint16_t * pdwReg, size_t wCount)  {
  uint32_t wNBlocks;
  if(wCount > 62u)
 8003734:	293e      	cmp	r1, #62	; 0x3e
 8003736:	d90c      	bls.n	8003752 <pcd_set_ep_cnt_rx_reg+0x1e>
  {
    wNBlocks = wCount >> 5u;
    if((wCount & 0x1fU) == 0u)
 8003738:	221f      	movs	r2, #31
    wNBlocks = wCount >> 5u;
 800373a:	094b      	lsrs	r3, r1, #5
    if((wCount & 0x1fU) == 0u)
 800373c:	4011      	ands	r1, r2
    {
      wNBlocks--;
 800373e:	424a      	negs	r2, r1
 8003740:	4151      	adcs	r1, r2
 8003742:	1a5b      	subs	r3, r3, r1
    }
    wNBlocks = wNBlocks << 10u;
 8003744:	029a      	lsls	r2, r3, #10
    wNBlocks |= 0x8000u; // Mark block size as 32byte
 8003746:	2380      	movs	r3, #128	; 0x80
 8003748:	021b      	lsls	r3, r3, #8
 800374a:	4313      	orrs	r3, r2
    wNBlocks = wCount >> 1u;
    if((wCount & 0x1U) != 0u)
    {
      wNBlocks++;
    }
    *pdwReg = (uint16_t)((wNBlocks) << 10u);
 800374c:	b29b      	uxth	r3, r3
 800374e:	8003      	strh	r3, [r0, #0]
  }
}
 8003750:	4770      	bx	lr
      wNBlocks++;
 8003752:	2201      	movs	r2, #1
    wNBlocks = wCount >> 1u;
 8003754:	084b      	lsrs	r3, r1, #1
      wNBlocks++;
 8003756:	4011      	ands	r1, r2
 8003758:	185b      	adds	r3, r3, r1
    *pdwReg = (uint16_t)((wNBlocks) << 10u);
 800375a:	029b      	lsls	r3, r3, #10
 800375c:	e7f6      	b.n	800374c <pcd_set_ep_cnt_rx_reg+0x18>
	...

08003760 <pcd_clear_tx_dtog.constprop.0>:
  __I uint16_t *reg = (__I uint16_t *)((&USBx->EP0R) + bEpNum*2u);
 8003760:	4b06      	ldr	r3, [pc, #24]	; (800377c <pcd_clear_tx_dtog.constprop.0+0x1c>)
 8003762:	0080      	lsls	r0, r0, #2
 8003764:	18c0      	adds	r0, r0, r3
  return *reg;
 8003766:	8803      	ldrh	r3, [r0, #0]
}

static inline void pcd_clear_tx_dtog(USB_TypeDef * USBx,  uint32_t bEpNum)
{
  uint32_t regVal = pcd_get_endpoint(USBx, bEpNum);
  if((regVal & USB_EP_DTOG_TX) != 0)
 8003768:	065b      	lsls	r3, r3, #25
 800376a:	d505      	bpl.n	8003778 <pcd_clear_tx_dtog.constprop.0+0x18>
  return *reg;
 800376c:	8803      	ldrh	r3, [r0, #0]
  regVal |= USB_EP_CTR_RX|USB_EP_CTR_TX|USB_EP_DTOG_TX;
 800376e:	4a04      	ldr	r2, [pc, #16]	; (8003780 <pcd_clear_tx_dtog.constprop.0+0x20>)
 8003770:	4013      	ands	r3, r2
 8003772:	4a04      	ldr	r2, [pc, #16]	; (8003784 <pcd_clear_tx_dtog.constprop.0+0x24>)
 8003774:	4313      	orrs	r3, r2
  *reg = (uint16_t)wRegValue;
 8003776:	8003      	strh	r3, [r0, #0]
  {
    pcd_tx_dtog(USBx,bEpNum);
  }
}
 8003778:	4770      	bx	lr
 800377a:	46c0      	nop			; (mov r8, r8)
 800377c:	40005c00 	.word	0x40005c00
 8003780:	ffff8f8f 	.word	0xffff8f8f
 8003784:	000080c0 	.word	0x000080c0

08003788 <pcd_clear_rx_dtog.constprop.0>:
  __I uint16_t *reg = (__I uint16_t *)((&USBx->EP0R) + bEpNum*2u);
 8003788:	4b06      	ldr	r3, [pc, #24]	; (80037a4 <pcd_clear_rx_dtog.constprop.0+0x1c>)
 800378a:	0080      	lsls	r0, r0, #2
 800378c:	18c0      	adds	r0, r0, r3
  return *reg;
 800378e:	8803      	ldrh	r3, [r0, #0]
  if((regVal & USB_EP_DTOG_RX) != 0)
 8003790:	045b      	lsls	r3, r3, #17
 8003792:	d505      	bpl.n	80037a0 <pcd_clear_rx_dtog.constprop.0+0x18>
  return *reg;
 8003794:	8803      	ldrh	r3, [r0, #0]
  regVal |= USB_EP_CTR_RX|USB_EP_CTR_TX|USB_EP_DTOG_RX;
 8003796:	4a04      	ldr	r2, [pc, #16]	; (80037a8 <pcd_clear_rx_dtog.constprop.0+0x20>)
 8003798:	4013      	ands	r3, r2
 800379a:	4a04      	ldr	r2, [pc, #16]	; (80037ac <pcd_clear_rx_dtog.constprop.0+0x24>)
 800379c:	4313      	orrs	r3, r2
  *reg = (uint16_t)wRegValue;
 800379e:	8003      	strh	r3, [r0, #0]
}
 80037a0:	4770      	bx	lr
 80037a2:	46c0      	nop			; (mov r8, r8)
 80037a4:	40005c00 	.word	0x40005c00
 80037a8:	ffff8f8f 	.word	0xffff8f8f
 80037ac:	0000c080 	.word	0x0000c080

080037b0 <pcd_set_ep_rx_status.constprop.0>:
  __I uint16_t *reg = (__I uint16_t *)((&USBx->EP0R) + bEpNum*2u);
 80037b0:	4b09      	ldr	r3, [pc, #36]	; (80037d8 <pcd_set_ep_rx_status.constprop.0+0x28>)
 80037b2:	0080      	lsls	r0, r0, #2
 80037b4:	18c0      	adds	r0, r0, r3
  return *reg;
 80037b6:	4a09      	ldr	r2, [pc, #36]	; (80037dc <pcd_set_ep_rx_status.constprop.0+0x2c>)
 80037b8:	8803      	ldrh	r3, [r0, #0]
  regVal &= USB_EPRX_DTOGMASK;
 80037ba:	4013      	ands	r3, r2
  if((USB_EPRX_DTOG1 & wState)!= 0U)
 80037bc:	2280      	movs	r2, #128	; 0x80
 80037be:	0152      	lsls	r2, r2, #5
 80037c0:	4211      	tst	r1, r2
 80037c2:	d000      	beq.n	80037c6 <pcd_set_ep_rx_status.constprop.0+0x16>
    regVal ^= USB_EPRX_DTOG1;
 80037c4:	4053      	eors	r3, r2
  if((USB_EPRX_DTOG2 & wState)!= 0U)
 80037c6:	2280      	movs	r2, #128	; 0x80
 80037c8:	0192      	lsls	r2, r2, #6
 80037ca:	4211      	tst	r1, r2
 80037cc:	d000      	beq.n	80037d0 <pcd_set_ep_rx_status.constprop.0+0x20>
    regVal ^= USB_EPRX_DTOG2;
 80037ce:	4053      	eors	r3, r2
  regVal |= USB_EP_CTR_RX|USB_EP_CTR_TX;
 80037d0:	4a03      	ldr	r2, [pc, #12]	; (80037e0 <pcd_set_ep_rx_status.constprop.0+0x30>)
} /* pcd_set_ep_rx_status */
 80037d2:	4313      	orrs	r3, r2
  *reg = (uint16_t)wRegValue;
 80037d4:	8003      	strh	r3, [r0, #0]
} /* pcd_set_ep_rx_status */
 80037d6:	4770      	bx	lr
 80037d8:	40005c00 	.word	0x40005c00
 80037dc:	ffffbf8f 	.word	0xffffbf8f
 80037e0:	00008080 	.word	0x00008080

080037e4 <pcd_set_ep_tx_status.constprop.0>:
  __I uint16_t *reg = (__I uint16_t *)((&USBx->EP0R) + bEpNum*2u);
 80037e4:	4b08      	ldr	r3, [pc, #32]	; (8003808 <pcd_set_ep_tx_status.constprop.0+0x24>)
 80037e6:	0080      	lsls	r0, r0, #2
 80037e8:	18c0      	adds	r0, r0, r3
  return *reg;
 80037ea:	4a08      	ldr	r2, [pc, #32]	; (800380c <pcd_set_ep_tx_status.constprop.0+0x28>)
 80037ec:	8803      	ldrh	r3, [r0, #0]
  regVal &= USB_EPTX_DTOGMASK;
 80037ee:	4013      	ands	r3, r2
  if((USB_EPTX_DTOG1 & (wState))!= 0U)
 80037f0:	2210      	movs	r2, #16
 80037f2:	4211      	tst	r1, r2
 80037f4:	d000      	beq.n	80037f8 <pcd_set_ep_tx_status.constprop.0+0x14>
    regVal ^= USB_EPTX_DTOG1;
 80037f6:	4053      	eors	r3, r2
  if((USB_EPTX_DTOG2 & ((uint32_t)(wState)))!= 0U)
 80037f8:	2220      	movs	r2, #32
 80037fa:	4211      	tst	r1, r2
 80037fc:	d000      	beq.n	8003800 <pcd_set_ep_tx_status.constprop.0+0x1c>
    regVal ^= USB_EPTX_DTOG2;
 80037fe:	4053      	eors	r3, r2
  regVal |= USB_EP_CTR_RX|USB_EP_CTR_TX;
 8003800:	4a03      	ldr	r2, [pc, #12]	; (8003810 <pcd_set_ep_tx_status.constprop.0+0x2c>)
} /* pcd_set_ep_tx_status */
 8003802:	4313      	orrs	r3, r2
  *reg = (uint16_t)wRegValue;
 8003804:	8003      	strh	r3, [r0, #0]
} /* pcd_set_ep_tx_status */
 8003806:	4770      	bx	lr
 8003808:	40005c00 	.word	0x40005c00
 800380c:	ffff8fbf 	.word	0xffff8fbf
 8003810:	00008080 	.word	0x00008080

08003814 <pcd_ep_rx_cnt_ptr.constprop.0>:
  size_t total_word_offset = (((USBx)->BTABLE)>>1) + x;
 8003814:	4b04      	ldr	r3, [pc, #16]	; (8003828 <pcd_ep_rx_cnt_ptr.constprop.0+0x14>)
  return pcd_btable_word_ptr(USBx,(bEpNum)*4u + 3u);
 8003816:	0080      	lsls	r0, r0, #2
  size_t total_word_offset = (((USBx)->BTABLE)>>1) + x;
 8003818:	881b      	ldrh	r3, [r3, #0]
 800381a:	085b      	lsrs	r3, r3, #1
 800381c:	3303      	adds	r3, #3
 800381e:	1818      	adds	r0, r3, r0
  return &(pma[total_word_offset]);
 8003820:	4b02      	ldr	r3, [pc, #8]	; (800382c <pcd_ep_rx_cnt_ptr.constprop.0+0x18>)
 8003822:	0040      	lsls	r0, r0, #1
 8003824:	18c0      	adds	r0, r0, r3
}
 8003826:	4770      	bx	lr
 8003828:	40005c50 	.word	0x40005c50
 800382c:	40006000 	.word	0x40006000

08003830 <pcd_set_ep_rx_cnt.constprop.0>:
static inline void pcd_set_ep_rx_cnt(USB_TypeDef * USBx,  uint32_t bEpNum, uint32_t wCount)
 8003830:	b510      	push	{r4, lr}
 8003832:	000c      	movs	r4, r1
  __IO uint16_t *pdwReg = pcd_ep_rx_cnt_ptr((USBx),(bEpNum));
 8003834:	f7ff ffee 	bl	8003814 <pcd_ep_rx_cnt_ptr.constprop.0>
  pcd_set_ep_cnt_rx_reg(pdwReg, wCount);
 8003838:	0021      	movs	r1, r4
 800383a:	f7ff ff7b 	bl	8003734 <pcd_set_ep_cnt_rx_reg>
}
 800383e:	bd10      	pop	{r4, pc}

08003840 <pcd_ep_rx_address_ptr.constprop.0>:
  size_t total_word_offset = (((USBx)->BTABLE)>>1) + x;
 8003840:	4b04      	ldr	r3, [pc, #16]	; (8003854 <pcd_ep_rx_address_ptr.constprop.0+0x14>)
  return  pcd_btable_word_ptr(USBx,(bEpNum)*4u + 2u);
 8003842:	0080      	lsls	r0, r0, #2
  size_t total_word_offset = (((USBx)->BTABLE)>>1) + x;
 8003844:	881b      	ldrh	r3, [r3, #0]
 8003846:	085b      	lsrs	r3, r3, #1
 8003848:	3302      	adds	r3, #2
 800384a:	1818      	adds	r0, r3, r0
  return &(pma[total_word_offset]);
 800384c:	4b02      	ldr	r3, [pc, #8]	; (8003858 <pcd_ep_rx_address_ptr.constprop.0+0x18>)
 800384e:	0040      	lsls	r0, r0, #1
 8003850:	18c0      	adds	r0, r0, r3
}
 8003852:	4770      	bx	lr
 8003854:	40005c50 	.word	0x40005c50
 8003858:	40006000 	.word	0x40006000

0800385c <pcd_ep_tx_cnt_ptr.constprop.0>:
  size_t total_word_offset = (((USBx)->BTABLE)>>1) + x;
 800385c:	4b04      	ldr	r3, [pc, #16]	; (8003870 <pcd_ep_tx_cnt_ptr.constprop.0+0x14>)
  return pcd_btable_word_ptr(USBx,(bEpNum)*4u + 1u);
 800385e:	0080      	lsls	r0, r0, #2
  size_t total_word_offset = (((USBx)->BTABLE)>>1) + x;
 8003860:	881b      	ldrh	r3, [r3, #0]
 8003862:	085b      	lsrs	r3, r3, #1
 8003864:	3301      	adds	r3, #1
 8003866:	1818      	adds	r0, r3, r0
  return &(pma[total_word_offset]);
 8003868:	4b02      	ldr	r3, [pc, #8]	; (8003874 <pcd_ep_tx_cnt_ptr.constprop.0+0x18>)
 800386a:	0040      	lsls	r0, r0, #1
 800386c:	18c0      	adds	r0, r0, r3
}
 800386e:	4770      	bx	lr
 8003870:	40005c50 	.word	0x40005c50
 8003874:	40006000 	.word	0x40006000

08003878 <pcd_ep_tx_address_ptr.constprop.0>:
  size_t total_word_offset = (((USBx)->BTABLE)>>1) + x;
 8003878:	4b04      	ldr	r3, [pc, #16]	; (800388c <pcd_ep_tx_address_ptr.constprop.0+0x14>)
  return pcd_btable_word_ptr(USBx,(bEpNum)*4u + 0u);
 800387a:	0080      	lsls	r0, r0, #2
  size_t total_word_offset = (((USBx)->BTABLE)>>1) + x;
 800387c:	881b      	ldrh	r3, [r3, #0]
 800387e:	085b      	lsrs	r3, r3, #1
 8003880:	18c0      	adds	r0, r0, r3
  return &(pma[total_word_offset]);
 8003882:	4b03      	ldr	r3, [pc, #12]	; (8003890 <pcd_ep_tx_address_ptr.constprop.0+0x18>)
 8003884:	0040      	lsls	r0, r0, #1
 8003886:	18c0      	adds	r0, r0, r3
}
 8003888:	4770      	bx	lr
 800388a:	46c0      	nop			; (mov r8, r8)
 800388c:	40005c50 	.word	0x40005c50
 8003890:	40006000 	.word	0x40006000

08003894 <dcd_transmit_packet>:
  dcd_pma_free(ep_addr);
}

// Currently, only 64 bytes at a time (max)
static void dcd_transmit_packet(xfer_ctl_t * xfer, uint16_t ep_ix)
{
 8003894:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003896:	0006      	movs	r6, r0
 8003898:	000c      	movs	r4, r1

  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_6);
 800389a:	4837      	ldr	r0, [pc, #220]	; (8003978 <dcd_transmit_packet+0xe4>)
 800389c:	2140      	movs	r1, #64	; 0x40
 800389e:	f7fd fb99 	bl	8000fd4 <HAL_GPIO_TogglePin>
  uint16_t len = (uint16_t)(xfer->total_len - xfer->queued_len);
 80038a2:	88f2      	ldrh	r2, [r6, #6]
 80038a4:	88b3      	ldrh	r3, [r6, #4]
 80038a6:	1a9b      	subs	r3, r3, r2
 80038a8:	8972      	ldrh	r2, [r6, #10]
 80038aa:	b29b      	uxth	r3, r3

  if(len > xfer->max_packet_size) // max packet size for FS transfer
 80038ac:	1c15      	adds	r5, r2, #0
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d900      	bls.n	80038b4 <dcd_transmit_packet+0x20>
 80038b2:	1c1d      	adds	r5, r3, #0
  __I uint16_t *reg = (__I uint16_t *)((&USBx->EP0R) + bEpNum*2u);
 80038b4:	4a31      	ldr	r2, [pc, #196]	; (800397c <dcd_transmit_packet+0xe8>)
 80038b6:	00a3      	lsls	r3, r4, #2
 80038b8:	189b      	adds	r3, r3, r2
 80038ba:	22c0      	movs	r2, #192	; 0xc0
  return *reg;
 80038bc:	8819      	ldrh	r1, [r3, #0]
 80038be:	00d2      	lsls	r2, r2, #3
 80038c0:	4011      	ands	r1, r2
 80038c2:	881a      	ldrh	r2, [r3, #0]
 80038c4:	2340      	movs	r3, #64	; 0x40
 80038c6:	401a      	ands	r2, r3
  }
  uint16_t oldAddr;
  //if the endpoint is isochronous, we need to find which buffer is active
  uint32_t wType = pcd_get_eptype(USB, ep_ix);
  uint32_t dtog = pcd_read_tx_dtog(USB, ep_ix);
  if(wType == USB_EP_ISOCHRONOUS)
 80038c8:	2380      	movs	r3, #128	; 0x80
 80038ca:	b2ad      	uxth	r5, r5
  regVal &= USB_EP_T_FIELD;
 80038cc:	9100      	str	r1, [sp, #0]
  return (regVal & USB_EP_DTOG_TX) != 0;
 80038ce:	9201      	str	r2, [sp, #4]
 80038d0:	00db      	lsls	r3, r3, #3
 80038d2:	4299      	cmp	r1, r3
 80038d4:	d141      	bne.n	800395a <dcd_transmit_packet+0xc6>
  {
	  //DTOG indicated which buffer the peripheral is using
	  //write to the opposite
	  if(dtog)
 80038d6:	9b01      	ldr	r3, [sp, #4]
		  oldAddr = *pcd_ep_tx_address_ptr(USB, ep_ix);
 80038d8:	0020      	movs	r0, r4
	  if(dtog)
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d002      	beq.n	80038e4 <dcd_transmit_packet+0x50>
	  else
		  oldAddr = *pcd_ep_rx_address_ptr(USB, ep_ix);
  }
  else
  {
	  oldAddr = *pcd_ep_tx_address_ptr(USB,ep_ix);
 80038de:	f7ff ffcb 	bl	8003878 <pcd_ep_tx_address_ptr.constprop.0>
 80038e2:	e001      	b.n	80038e8 <dcd_transmit_packet+0x54>
		  oldAddr = *pcd_ep_rx_address_ptr(USB, ep_ix);
 80038e4:	f7ff ffac 	bl	8003840 <pcd_ep_rx_address_ptr.constprop.0>
	  oldAddr = *pcd_ep_tx_address_ptr(USB,ep_ix);
 80038e8:	8803      	ldrh	r3, [r0, #0]
    dcd_write_packet_memory_ff(xfer->ff, oldAddr, len);
  }
  else
#endif
  {
    dcd_write_packet_memory(oldAddr, &(xfer->buffer[xfer->queued_len]), len);
 80038ea:	6831      	ldr	r1, [r6, #0]
 80038ec:	88f2      	ldrh	r2, [r6, #6]
	  oldAddr = *pcd_ep_tx_address_ptr(USB,ep_ix);
 80038ee:	b29b      	uxth	r3, r3
    dcd_write_packet_memory(oldAddr, &(xfer->buffer[xfer->queued_len]), len);
 80038f0:	188a      	adds	r2, r1, r2
  // The GCC optimizer will combine access to 32-bit sizes if we let it. Force
  // it volatile so that it won't do that.
  __IO uint16_t *pdwVal;

  srcVal = src;
  pdwVal = &pma[PMA_STRIDE*(dst>>1)];
 80038f2:	085b      	lsrs	r3, r3, #1
 80038f4:	4922      	ldr	r1, [pc, #136]	; (8003980 <dcd_transmit_packet+0xec>)
 80038f6:	005b      	lsls	r3, r3, #1
 80038f8:	185b      	adds	r3, r3, r1
 80038fa:	0018      	movs	r0, r3
  uint32_t n =  ((uint32_t)wNBytes + 1U) >> 1U;
 80038fc:	1c69      	adds	r1, r5, #1
 80038fe:	0849      	lsrs	r1, r1, #1
 8003900:	0049      	lsls	r1, r1, #1
 8003902:	1851      	adds	r1, r2, r1
  pdwVal = &pma[PMA_STRIDE*(dst>>1)];
 8003904:	9302      	str	r3, [sp, #8]

  for (i = n; i != 0; i--)
 8003906:	9103      	str	r1, [sp, #12]
 8003908:	9b03      	ldr	r3, [sp, #12]
 800390a:	429a      	cmp	r2, r3
 800390c:	d127      	bne.n	800395e <dcd_transmit_packet+0xca>
  if(wType == USB_EP_ISOCHRONOUS && len > 200) {
 800390e:	2280      	movs	r2, #128	; 0x80
 8003910:	9b00      	ldr	r3, [sp, #0]
 8003912:	00d2      	lsls	r2, r2, #3
 8003914:	4293      	cmp	r3, r2
 8003916:	d10c      	bne.n	8003932 <dcd_transmit_packet+0x9e>
 8003918:	2dc8      	cmp	r5, #200	; 0xc8
 800391a:	d90a      	bls.n	8003932 <dcd_transmit_packet+0x9e>
		pdwVal[100] = (dtog) ? 0xAAAA : 0xBBBB;
 800391c:	9a01      	ldr	r2, [sp, #4]
 800391e:	4b19      	ldr	r3, [pc, #100]	; (8003984 <dcd_transmit_packet+0xf0>)
 8003920:	1e51      	subs	r1, r2, #1
 8003922:	418a      	sbcs	r2, r1
 8003924:	4918      	ldr	r1, [pc, #96]	; (8003988 <dcd_transmit_packet+0xf4>)
 8003926:	4252      	negs	r2, r2
 8003928:	400a      	ands	r2, r1
 800392a:	18d2      	adds	r2, r2, r3
 800392c:	9b02      	ldr	r3, [sp, #8]
 800392e:	33c8      	adds	r3, #200	; 0xc8
 8003930:	801a      	strh	r2, [r3, #0]
  xfer->queued_len = (uint16_t)(xfer->queued_len + len);
 8003932:	88f3      	ldrh	r3, [r6, #6]
  if(wType == USB_EP_ISOCHRONOUS)
 8003934:	9a00      	ldr	r2, [sp, #0]
  xfer->queued_len = (uint16_t)(xfer->queued_len + len);
 8003936:	18eb      	adds	r3, r5, r3
 8003938:	80f3      	strh	r3, [r6, #6]
  if(wType == USB_EP_ISOCHRONOUS)
 800393a:	2380      	movs	r3, #128	; 0x80
	*pcd_ep_tx_cnt_ptr(USBx, bEpNum) = (uint16_t)wCount;
 800393c:	0020      	movs	r0, r4
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	429a      	cmp	r2, r3
 8003942:	d116      	bne.n	8003972 <dcd_transmit_packet+0xde>
	if(bufNum)
 8003944:	9b01      	ldr	r3, [sp, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d113      	bne.n	8003972 <dcd_transmit_packet+0xde>
		*pcd_ep_rx_cnt_ptr(USBx, bEpNum) = (uint16_t)wCount;
 800394a:	f7ff ff63 	bl	8003814 <pcd_ep_rx_cnt_ptr.constprop.0>
	*pcd_ep_tx_cnt_ptr(USBx, bEpNum) = (uint16_t)wCount;
 800394e:	8005      	strh	r5, [r0, #0]
  pcd_set_ep_tx_status(USB, ep_ix, USB_EP_TX_VALID);
 8003950:	2130      	movs	r1, #48	; 0x30
 8003952:	0020      	movs	r0, r4
 8003954:	f7ff ff46 	bl	80037e4 <pcd_set_ep_tx_status.constprop.0>
}
 8003958:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
	  oldAddr = *pcd_ep_tx_address_ptr(USB,ep_ix);
 800395a:	0020      	movs	r0, r4
 800395c:	e7bf      	b.n	80038de <dcd_transmit_packet+0x4a>
  {
    temp1 = (uint16_t) *srcVal;
    srcVal++;
    temp2 = temp1 | ((uint16_t)((uint16_t) ((*srcVal) << 8U))) ;
 800395e:	7811      	ldrb	r1, [r2, #0]
 8003960:	468c      	mov	ip, r1
 8003962:	4663      	mov	r3, ip
 8003964:	7851      	ldrb	r1, [r2, #1]
 8003966:	3202      	adds	r2, #2
 8003968:	0209      	lsls	r1, r1, #8
 800396a:	4319      	orrs	r1, r3
    *pdwVal = temp2;
 800396c:	8001      	strh	r1, [r0, #0]
    pdwVal += PMA_STRIDE;
 800396e:	3002      	adds	r0, #2
  for (i = n; i != 0; i--)
 8003970:	e7ca      	b.n	8003908 <dcd_transmit_packet+0x74>
 8003972:	f7ff ff73 	bl	800385c <pcd_ep_tx_cnt_ptr.constprop.0>
 8003976:	e7ea      	b.n	800394e <dcd_transmit_packet+0xba>
 8003978:	48000400 	.word	0x48000400
 800397c:	40005c00 	.word	0x40005c00
 8003980:	40006000 	.word	0x40006000
 8003984:	0000bbbb 	.word	0x0000bbbb
 8003988:	ffffeeef 	.word	0xffffeeef

0800398c <dcd_connect>:
  USB->BCDR |= USB_BCDR_DPPU;
 800398c:	2180      	movs	r1, #128	; 0x80
 800398e:	4a03      	ldr	r2, [pc, #12]	; (800399c <dcd_connect+0x10>)
 8003990:	0209      	lsls	r1, r1, #8
 8003992:	8813      	ldrh	r3, [r2, #0]
 8003994:	430b      	orrs	r3, r1
 8003996:	8013      	strh	r3, [r2, #0]
}
 8003998:	4770      	bx	lr
 800399a:	46c0      	nop			; (mov r8, r8)
 800399c:	40005c58 	.word	0x40005c58

080039a0 <dcd_int_enable>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80039a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80039a4:	f3bf 8f6f 	isb	sy
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039a8:	2280      	movs	r2, #128	; 0x80
 80039aa:	4b02      	ldr	r3, [pc, #8]	; (80039b4 <dcd_int_enable+0x14>)
 80039ac:	0612      	lsls	r2, r2, #24
 80039ae:	601a      	str	r2, [r3, #0]
}
 80039b0:	4770      	bx	lr
 80039b2:	46c0      	nop			; (mov r8, r8)
 80039b4:	e000e100 	.word	0xe000e100

080039b8 <dcd_int_disable>:
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039b8:	2280      	movs	r2, #128	; 0x80
 80039ba:	4b04      	ldr	r3, [pc, #16]	; (80039cc <dcd_int_disable+0x14>)
 80039bc:	0612      	lsls	r2, r2, #24
 80039be:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("dsb 0xF":::"memory");
 80039c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80039c4:	f3bf 8f6f 	isb	sy
}
 80039c8:	4770      	bx	lr
 80039ca:	46c0      	nop			; (mov r8, r8)
 80039cc:	e000e104 	.word	0xe000e104

080039d0 <dcd_edpt0_status_complete>:
  if (request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_DEVICE &&
 80039d0:	207f      	movs	r0, #127	; 0x7f
 80039d2:	780b      	ldrb	r3, [r1, #0]
{
 80039d4:	b510      	push	{r4, lr}
  if (request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_DEVICE &&
 80039d6:	4203      	tst	r3, r0
 80039d8:	d10a      	bne.n	80039f0 <dcd_edpt0_status_complete+0x20>
      request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD &&
 80039da:	784b      	ldrb	r3, [r1, #1]
 80039dc:	2b05      	cmp	r3, #5
 80039de:	d107      	bne.n	80039f0 <dcd_edpt0_status_complete+0x20>
  *reg = (uint16_t)(*reg & ~mask);
 80039e0:	4b04      	ldr	r3, [pc, #16]	; (80039f4 <dcd_edpt0_status_complete+0x24>)
    uint8_t const dev_addr = (uint8_t) request->wValue;
 80039e2:	788c      	ldrb	r4, [r1, #2]
  *reg = (uint16_t)(*reg & ~mask);
 80039e4:	8819      	ldrh	r1, [r3, #0]
 80039e6:	4381      	bics	r1, r0
 80039e8:	8019      	strh	r1, [r3, #0]
    USB->DADDR = (uint16_t)(USB->DADDR | dev_addr); // leave the enable bit set
 80039ea:	881a      	ldrh	r2, [r3, #0]
 80039ec:	4322      	orrs	r2, r4
 80039ee:	801a      	strh	r2, [r3, #0]
}
 80039f0:	bd10      	pop	{r4, pc}
 80039f2:	46c0      	nop			; (mov r8, r8)
 80039f4:	40005c4c 	.word	0x40005c4c

080039f8 <dcd_edpt_open>:
{
 80039f8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t const epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 80039fa:	7888      	ldrb	r0, [r1, #2]
  TU_ASSERT(epnum < MAX_EP_COUNT);
 80039fc:	2278      	movs	r2, #120	; 0x78
 80039fe:	0003      	movs	r3, r0
 8003a00:	4013      	ands	r3, r2
 8003a02:	9301      	str	r3, [sp, #4]
 8003a04:	2300      	movs	r3, #0
 8003a06:	4210      	tst	r0, r2
 8003a08:	d000      	beq.n	8003a0c <dcd_edpt_open+0x14>
 8003a0a:	e081      	b.n	8003b10 <dcd_edpt_open+0x118>
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8003a0c:	09c3      	lsrs	r3, r0, #7
 8003a0e:	9302      	str	r3, [sp, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 8003a10:	794b      	ldrb	r3, [r1, #5]
 8003a12:	790c      	ldrb	r4, [r1, #4]
 8003a14:	021b      	lsls	r3, r3, #8
 8003a16:	4323      	orrs	r3, r4
 8003a18:	055b      	lsls	r3, r3, #21
 8003a1a:	0d5e      	lsrs	r6, r3, #21
  switch(p_endpoint_desc->bmAttributes.xfer) {
 8003a1c:	78cb      	ldrb	r3, [r1, #3]
  pcd_set_eptype(USB, epnum, wType);
 8003a1e:	247f      	movs	r4, #127	; 0x7f
 8003a20:	4a43      	ldr	r2, [pc, #268]	; (8003b30 <dcd_edpt_open+0x138>)
  switch(p_endpoint_desc->bmAttributes.xfer) {
 8003a22:	079b      	lsls	r3, r3, #30
 8003a24:	0f5b      	lsrs	r3, r3, #29
 8003a26:	5a9b      	ldrh	r3, [r3, r2]
  pcd_set_eptype(USB, epnum, wType);
 8003a28:	4004      	ands	r4, r0
 8003a2a:	469c      	mov	ip, r3
  __I uint16_t *reg = (__I uint16_t *)((&USBx->EP0R) + bEpNum*2u);
 8003a2c:	4b41      	ldr	r3, [pc, #260]	; (8003b34 <dcd_edpt_open+0x13c>)
 8003a2e:	00a2      	lsls	r2, r4, #2
 8003a30:	18d2      	adds	r2, r2, r3
  return *reg;
 8003a32:	8811      	ldrh	r1, [r2, #0]
  regVal |= USB_EP_CTR_RX | USB_EP_CTR_TX; // These clear on write0, so must set high
 8003a34:	4b40      	ldr	r3, [pc, #256]	; (8003b38 <dcd_edpt_open+0x140>)
  regVal &= USB_EPREG_MASK;
 8003a36:	4d41      	ldr	r5, [pc, #260]	; (8003b3c <dcd_edpt_open+0x144>)
 8003a38:	4019      	ands	r1, r3
 8003a3a:	4663      	mov	r3, ip
 8003a3c:	4319      	orrs	r1, r3
 8003a3e:	4b40      	ldr	r3, [pc, #256]	; (8003b40 <dcd_edpt_open+0x148>)
 8003a40:	4319      	orrs	r1, r3
 8003a42:	b289      	uxth	r1, r1
  *reg = (uint16_t)wRegValue;
 8003a44:	8011      	strh	r1, [r2, #0]
  return *reg;
 8003a46:	8811      	ldrh	r1, [r2, #0]
  regVal &= USB_EPREG_MASK;
 8003a48:	4029      	ands	r1, r5
  *reg = (uint16_t)wRegValue;
 8003a4a:	4d3e      	ldr	r5, [pc, #248]	; (8003b44 <dcd_edpt_open+0x14c>)
  regVal |= bAddr;
 8003a4c:	4321      	orrs	r1, r4
  *reg = (uint16_t)wRegValue;
 8003a4e:	4329      	orrs	r1, r5
 8003a50:	8011      	strh	r1, [r2, #0]
  return *reg;
 8003a52:	4938      	ldr	r1, [pc, #224]	; (8003b34 <dcd_edpt_open+0x13c>)
 8003a54:	4d3c      	ldr	r5, [pc, #240]	; (8003b48 <dcd_edpt_open+0x150>)
 8003a56:	880a      	ldrh	r2, [r1, #0]
}
static inline void pcd_clear_ep_kind(USB_TypeDef * USBx, uint32_t bEpNum)
{
  uint32_t regVal = pcd_get_endpoint(USBx, bEpNum);
  regVal &= USB_EPKIND_MASK;
  regVal |= USB_EP_CTR_RX|USB_EP_CTR_TX;
 8003a58:	4015      	ands	r5, r2
 8003a5a:	432b      	orrs	r3, r5
 8003a5c:	b29b      	uxth	r3, r3
  *reg = (uint16_t)wRegValue;
 8003a5e:	800b      	strh	r3, [r1, #0]
  if(wType == USB_EP_ISOCHRONOUS)
 8003a60:	2380      	movs	r3, #128	; 0x80
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	459c      	cmp	ip, r3
 8003a66:	d135      	bne.n	8003ad4 <dcd_edpt_open+0xdc>
	  pma_addr0 = dcd_pma_alloc(p_endpoint_desc->bEndpointAddress, epMaxPktSize << 1);
 8003a68:	0071      	lsls	r1, r6, #1
 8003a6a:	f7ff fe37 	bl	80036dc <dcd_pma_alloc>
	  pma_addr1 = pma_addr0 + epMaxPktSize;
 8003a6e:	1833      	adds	r3, r6, r0
 8003a70:	b29b      	uxth	r3, r3
	  pma_addr0 = dcd_pma_alloc(p_endpoint_desc->bEndpointAddress, epMaxPktSize << 1);
 8003a72:	0005      	movs	r5, r0
	  *pcd_ep_tx_address_ptr(USB, epnum) = pma_addr0;
 8003a74:	0020      	movs	r0, r4
	  pma_addr1 = pma_addr0 + epMaxPktSize;
 8003a76:	9303      	str	r3, [sp, #12]
	  *pcd_ep_tx_address_ptr(USB, epnum) = pma_addr0;
 8003a78:	f7ff fefe 	bl	8003878 <pcd_ep_tx_address_ptr.constprop.0>
 8003a7c:	8005      	strh	r5, [r0, #0]
	  *pcd_ep_rx_address_ptr(USB, epnum) = pma_addr1;
 8003a7e:	0020      	movs	r0, r4
 8003a80:	f7ff fede 	bl	8003840 <pcd_ep_rx_address_ptr.constprop.0>
 8003a84:	9b03      	ldr	r3, [sp, #12]
 8003a86:	8003      	strh	r3, [r0, #0]
	  if(dir == TUSB_DIR_IN)
 8003a88:	9b02      	ldr	r3, [sp, #8]
		*pcd_ep_tx_cnt_ptr(USBx, bEpNum) = (uint16_t)wCount;
 8003a8a:	0020      	movs	r0, r4
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d112      	bne.n	8003ab6 <dcd_edpt_open+0xbe>
 8003a90:	f7ff fee4 	bl	800385c <pcd_ep_tx_cnt_ptr.constprop.0>
 8003a94:	8006      	strh	r6, [r0, #0]
		*pcd_ep_rx_cnt_ptr(USBx, bEpNum) = (uint16_t)wCount;
 8003a96:	0020      	movs	r0, r4
 8003a98:	f7ff febc 	bl	8003814 <pcd_ep_rx_cnt_ptr.constprop.0>
 8003a9c:	8006      	strh	r6, [r0, #0]
		  pcd_clear_tx_dtog(USB, epnum);
 8003a9e:	0020      	movs	r0, r4
 8003aa0:	f7ff fe5e 	bl	8003760 <pcd_clear_tx_dtog.constprop.0>
		  pcd_set_ep_tx_status(USB, epnum, USB_EP_TX_DIS);
 8003aa4:	9901      	ldr	r1, [sp, #4]
 8003aa6:	0020      	movs	r0, r4
 8003aa8:	f7ff fe9c 	bl	80037e4 <pcd_set_ep_tx_status.constprop.0>
		  pcd_set_ep_rx_status(USB,epnum,USB_EP_RX_DIS);
 8003aac:	9901      	ldr	r1, [sp, #4]
	    pcd_set_ep_rx_status(USB, epnum, USB_EP_RX_NAK);
 8003aae:	0020      	movs	r0, r4
 8003ab0:	f7ff fe7e 	bl	80037b0 <pcd_set_ep_rx_status.constprop.0>
 8003ab4:	e024      	b.n	8003b00 <dcd_edpt_open+0x108>
		pdwReg = pcd_ep_tx_cnt_ptr((USBx),(bEpNum));
 8003ab6:	f7ff fed1 	bl	800385c <pcd_ep_tx_cnt_ptr.constprop.0>
	pcd_set_ep_cnt_rx_reg(pdwReg, wCount);
 8003aba:	0031      	movs	r1, r6
 8003abc:	f7ff fe3a 	bl	8003734 <pcd_set_ep_cnt_rx_reg>
		pdwReg = pcd_ep_rx_cnt_ptr((USBx),(bEpNum));
 8003ac0:	0020      	movs	r0, r4
 8003ac2:	f7ff fea7 	bl	8003814 <pcd_ep_rx_cnt_ptr.constprop.0>
	pcd_set_ep_cnt_rx_reg(pdwReg, wCount);
 8003ac6:	0031      	movs	r1, r6
 8003ac8:	f7ff fe34 	bl	8003734 <pcd_set_ep_cnt_rx_reg>
		  pcd_clear_rx_dtog(USB, epnum);
 8003acc:	0020      	movs	r0, r4
 8003ace:	f7ff fe5b 	bl	8003788 <pcd_clear_rx_dtog.constprop.0>
 8003ad2:	e7e7      	b.n	8003aa4 <dcd_edpt_open+0xac>
	  pma_addr = dcd_pma_alloc(p_endpoint_desc->bEndpointAddress, epMaxPktSize);
 8003ad4:	0031      	movs	r1, r6
 8003ad6:	f7ff fe01 	bl	80036dc <dcd_pma_alloc>
	  if(dir == TUSB_DIR_IN)
 8003ada:	9b02      	ldr	r3, [sp, #8]
	  pma_addr = dcd_pma_alloc(p_endpoint_desc->bEndpointAddress, epMaxPktSize);
 8003adc:	0005      	movs	r5, r0
	    *pcd_ep_tx_address_ptr(USB, epnum) = pma_addr;
 8003ade:	0020      	movs	r0, r4
	  if(dir == TUSB_DIR_IN)
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d118      	bne.n	8003b16 <dcd_edpt_open+0x11e>
	    *pcd_ep_tx_address_ptr(USB, epnum) = pma_addr;
 8003ae4:	f7ff fec8 	bl	8003878 <pcd_ep_tx_address_ptr.constprop.0>
 8003ae8:	8005      	strh	r5, [r0, #0]
	*pcd_ep_tx_cnt_ptr(USBx, bEpNum) = (uint16_t)wCount;
 8003aea:	0020      	movs	r0, r4
 8003aec:	f7ff feb6 	bl	800385c <pcd_ep_tx_cnt_ptr.constprop.0>
 8003af0:	8006      	strh	r6, [r0, #0]
	    pcd_clear_tx_dtog(USB, epnum);
 8003af2:	0020      	movs	r0, r4
 8003af4:	f7ff fe34 	bl	8003760 <pcd_clear_tx_dtog.constprop.0>
	    pcd_set_ep_tx_status(USB,epnum,USB_EP_TX_NAK);
 8003af8:	2120      	movs	r1, #32
 8003afa:	0020      	movs	r0, r4
 8003afc:	f7ff fe72 	bl	80037e4 <pcd_set_ep_tx_status.constprop.0>
  xfer_ctl_ptr(epnum, dir)->max_packet_size = epMaxPktSize;
 8003b00:	9b02      	ldr	r3, [sp, #8]
 8003b02:	0064      	lsls	r4, r4, #1
 8003b04:	18e4      	adds	r4, r4, r3
 8003b06:	4b11      	ldr	r3, [pc, #68]	; (8003b4c <dcd_edpt_open+0x154>)
 8003b08:	0124      	lsls	r4, r4, #4
 8003b0a:	191c      	adds	r4, r3, r4
  return true;
 8003b0c:	2301      	movs	r3, #1
  xfer_ctl_ptr(epnum, dir)->max_packet_size = epMaxPktSize;
 8003b0e:	8166      	strh	r6, [r4, #10]
}
 8003b10:	0018      	movs	r0, r3
 8003b12:	b004      	add	sp, #16
 8003b14:	bd70      	pop	{r4, r5, r6, pc}
	    *pcd_ep_rx_address_ptr(USB, epnum) = pma_addr;
 8003b16:	f7ff fe93 	bl	8003840 <pcd_ep_rx_address_ptr.constprop.0>
	    pcd_set_ep_rx_cnt(USB, epnum, epMaxPktSize);
 8003b1a:	0031      	movs	r1, r6
	    *pcd_ep_rx_address_ptr(USB, epnum) = pma_addr;
 8003b1c:	8005      	strh	r5, [r0, #0]
	    pcd_set_ep_rx_cnt(USB, epnum, epMaxPktSize);
 8003b1e:	0020      	movs	r0, r4
 8003b20:	f7ff fe86 	bl	8003830 <pcd_set_ep_rx_cnt.constprop.0>
	    pcd_clear_rx_dtog(USB, epnum);
 8003b24:	0020      	movs	r0, r4
 8003b26:	f7ff fe2f 	bl	8003788 <pcd_clear_rx_dtog.constprop.0>
	    pcd_set_ep_rx_status(USB, epnum, USB_EP_RX_NAK);
 8003b2a:	2180      	movs	r1, #128	; 0x80
 8003b2c:	0189      	lsls	r1, r1, #6
 8003b2e:	e7be      	b.n	8003aae <dcd_edpt_open+0xb6>
 8003b30:	0800536c 	.word	0x0800536c
 8003b34:	40005c00 	.word	0x40005c00
 8003b38:	ffff898f 	.word	0xffff898f
 8003b3c:	ffff8f8f 	.word	0xffff8f8f
 8003b40:	ffff8080 	.word	0xffff8080
 8003b44:	00008080 	.word	0x00008080
 8003b48:	ffff8e8f 	.word	0xffff8e8f
 8003b4c:	20000d20 	.word	0x20000d20

08003b50 <dcd_handle_bus_reset>:
  USB->DADDR = 0u; // disable USB peripheral by clearing the EF flag
 8003b50:	2300      	movs	r3, #0
  ep_buf_ptr = DCD_STM32_BTABLE_BASE + 8*MAX_EP_COUNT; // 8 bytes per endpoint (two TX and two RX words, each)
 8003b52:	2140      	movs	r1, #64	; 0x40
{
 8003b54:	b510      	push	{r4, lr}
  USB->DADDR = 0u; // disable USB peripheral by clearing the EF flag
 8003b56:	4a11      	ldr	r2, [pc, #68]	; (8003b9c <dcd_handle_bus_reset+0x4c>)
 8003b58:	4c11      	ldr	r4, [pc, #68]	; (8003ba0 <dcd_handle_bus_reset+0x50>)
 8003b5a:	8023      	strh	r3, [r4, #0]
  *reg = (uint16_t)wRegValue;
 8003b5c:	8013      	strh	r3, [r2, #0]
 8003b5e:	8093      	strh	r3, [r2, #4]
 8003b60:	8113      	strh	r3, [r2, #8]
 8003b62:	8193      	strh	r3, [r2, #12]
 8003b64:	8213      	strh	r3, [r2, #16]
 8003b66:	8293      	strh	r3, [r2, #20]
 8003b68:	8313      	strh	r3, [r2, #24]
 8003b6a:	8393      	strh	r3, [r2, #28]
  ep_buf_ptr = DCD_STM32_BTABLE_BASE + 8*MAX_EP_COUNT; // 8 bytes per endpoint (two TX and two RX words, each)
 8003b6c:	4a0d      	ldr	r2, [pc, #52]	; (8003ba4 <dcd_handle_bus_reset+0x54>)
 8003b6e:	8011      	strh	r1, [r2, #0]
    xfer_ctl_ptr(i,TUSB_DIR_OUT)->pma_alloc_size = 0U;
 8003b70:	0019      	movs	r1, r3
 8003b72:	4a0d      	ldr	r2, [pc, #52]	; (8003ba8 <dcd_handle_bus_reset+0x58>)
  for(uint32_t i=0; i<MAX_EP_COUNT; i++)
 8003b74:	3301      	adds	r3, #1
    xfer_ctl_ptr(i,TUSB_DIR_OUT)->pma_alloc_size = 0U;
 8003b76:	8191      	strh	r1, [r2, #12]
    xfer_ctl_ptr(i,TUSB_DIR_IN)->pma_alloc_size = 0U;
 8003b78:	8391      	strh	r1, [r2, #28]
    xfer_ctl_ptr(i,TUSB_DIR_OUT)->pma_ptr = 0U;
 8003b7a:	8111      	strh	r1, [r2, #8]
    xfer_ctl_ptr(i,TUSB_DIR_IN)->pma_ptr = 0U;
 8003b7c:	8311      	strh	r1, [r2, #24]
  for(uint32_t i=0; i<MAX_EP_COUNT; i++)
 8003b7e:	3220      	adds	r2, #32
 8003b80:	2b08      	cmp	r3, #8
 8003b82:	d1f7      	bne.n	8003b74 <dcd_handle_bus_reset+0x24>
  dcd_edpt_open (0, &ep0OUT_desc);
 8003b84:	4909      	ldr	r1, [pc, #36]	; (8003bac <dcd_handle_bus_reset+0x5c>)
 8003b86:	2000      	movs	r0, #0
 8003b88:	f7ff ff36 	bl	80039f8 <dcd_edpt_open>
  dcd_edpt_open (0, &ep0IN_desc);
 8003b8c:	4908      	ldr	r1, [pc, #32]	; (8003bb0 <dcd_handle_bus_reset+0x60>)
 8003b8e:	2000      	movs	r0, #0
 8003b90:	f7ff ff32 	bl	80039f8 <dcd_edpt_open>
  USB->DADDR = USB_DADDR_EF; // Set enable flag, and leaving the device address as zero.
 8003b94:	2380      	movs	r3, #128	; 0x80
 8003b96:	8023      	strh	r3, [r4, #0]
}
 8003b98:	bd10      	pop	{r4, pc}
 8003b9a:	46c0      	nop			; (mov r8, r8)
 8003b9c:	40005c00 	.word	0x40005c00
 8003ba0:	40005c4c 	.word	0x40005c4c
 8003ba4:	20000d1c 	.word	0x20000d1c
 8003ba8:	20000d20 	.word	0x20000d20
 8003bac:	0800537b 	.word	0x0800537b
 8003bb0:	08005374 	.word	0x08005374

08003bb4 <dcd_init>:
{
 8003bb4:	b510      	push	{r4, lr}
 8003bb6:	23c8      	movs	r3, #200	; 0xc8
 8003bb8:	0004      	movs	r4, r0
    asm("NOP");
 8003bba:	46c0      	nop			; (mov r8, r8)
  for(uint32_t i = 0; i<200; i++) // should be a few us
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d1fb      	bne.n	8003bba <dcd_init+0x6>
  USB->CNTR = USB_CNTR_FRES | USB_CNTR_PDWN;
 8003bc2:	4915      	ldr	r1, [pc, #84]	; (8003c18 <dcd_init+0x64>)
 8003bc4:	3303      	adds	r3, #3
 8003bc6:	87cb      	strh	r3, [r1, #62]	; 0x3e
 8003bc8:	33c5      	adds	r3, #197	; 0xc5
    asm("NOP");
 8003bca:	46c0      	nop			; (mov r8, r8)
  for(uint32_t i = 0; i<200; i++) // should be a few us
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d1fb      	bne.n	8003bca <dcd_init+0x16>
  *reg = (uint16_t)(*reg & ~mask);
 8003bd2:	2002      	movs	r0, #2
 8003bd4:	4a11      	ldr	r2, [pc, #68]	; (8003c1c <dcd_init+0x68>)
 8003bd6:	8813      	ldrh	r3, [r2, #0]
 8003bd8:	4383      	bics	r3, r0
 8003bda:	8013      	strh	r3, [r2, #0]
 8003bdc:	23c8      	movs	r3, #200	; 0xc8
    asm("NOP");
 8003bde:	46c0      	nop			; (mov r8, r8)
  for(uint32_t i = 0; i<200; i++) // should be a few us
 8003be0:	3b01      	subs	r3, #1
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1fb      	bne.n	8003bde <dcd_init+0x2a>
  USB->BTABLE = DCD_STM32_BTABLE_BASE;
 8003be6:	480e      	ldr	r0, [pc, #56]	; (8003c20 <dcd_init+0x6c>)
  USB->CNTR = 0; // Enable USB
 8003be8:	87cb      	strh	r3, [r1, #62]	; 0x3e
 8003bea:	4a0e      	ldr	r2, [pc, #56]	; (8003c24 <dcd_init+0x70>)
  USB->BTABLE = DCD_STM32_BTABLE_BASE;
 8003bec:	8003      	strh	r3, [r0, #0]
  USB->ISTR = 0; // Clear pending interrupts
 8003bee:	480e      	ldr	r0, [pc, #56]	; (8003c28 <dcd_init+0x74>)
 8003bf0:	87c3      	strh	r3, [r0, #62]	; 0x3e
 8003bf2:	8013      	strh	r3, [r2, #0]
 8003bf4:	8093      	strh	r3, [r2, #4]
 8003bf6:	8113      	strh	r3, [r2, #8]
 8003bf8:	8193      	strh	r3, [r2, #12]
 8003bfa:	8213      	strh	r3, [r2, #16]
 8003bfc:	8293      	strh	r3, [r2, #20]
 8003bfe:	8313      	strh	r3, [r2, #24]
 8003c00:	8393      	strh	r3, [r2, #28]
  USB->CNTR |= USB_CNTR_RESETM | (USE_SOF ? USB_CNTR_SOFM : 0) | USB_CNTR_ESOFM | USB_CNTR_CTRM | USB_CNTR_SUSPM | USB_CNTR_WKUPM;
 8003c02:	229d      	movs	r2, #157	; 0x9d
 8003c04:	8fcb      	ldrh	r3, [r1, #62]	; 0x3e
 8003c06:	0212      	lsls	r2, r2, #8
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	87cb      	strh	r3, [r1, #62]	; 0x3e
  dcd_handle_bus_reset();
 8003c0c:	f7ff ffa0 	bl	8003b50 <dcd_handle_bus_reset>
  if ( dcd_connect ) dcd_connect(rhport);
 8003c10:	0020      	movs	r0, r4
 8003c12:	f7ff febb 	bl	800398c <dcd_connect>
}
 8003c16:	bd10      	pop	{r4, pc}
 8003c18:	40005c02 	.word	0x40005c02
 8003c1c:	40005c40 	.word	0x40005c40
 8003c20:	40005c50 	.word	0x40005c50
 8003c24:	40005c00 	.word	0x40005c00
 8003c28:	40005c06 	.word	0x40005c06

08003c2c <dcd_int_handler>:
void dcd_int_handler(uint8_t rhport) {
 8003c2c:	b570      	push	{r4, r5, r6, lr}
  uint32_t int_status = USB->ISTR;
 8003c2e:	4b9c      	ldr	r3, [pc, #624]	; (8003ea0 <dcd_int_handler+0x274>)
void dcd_int_handler(uint8_t rhport) {
 8003c30:	b088      	sub	sp, #32
  uint32_t int_status = USB->ISTR;
 8003c32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	9204      	str	r2, [sp, #16]
  if(int_status & USB_ISTR_RESET) {
 8003c38:	055b      	lsls	r3, r3, #21
 8003c3a:	d50b      	bpl.n	8003c54 <dcd_int_handler+0x28>
  USB->ISTR = ~mask;
 8003c3c:	4a98      	ldr	r2, [pc, #608]	; (8003ea0 <dcd_int_handler+0x274>)
 8003c3e:	4b99      	ldr	r3, [pc, #612]	; (8003ea4 <dcd_int_handler+0x278>)
 8003c40:	87d3      	strh	r3, [r2, #62]	; 0x3e
    dcd_handle_bus_reset();
 8003c42:	f7ff ff85 	bl	8003b50 <dcd_handle_bus_reset>
    dcd_event_bus_reset(0, TUSB_SPEED_FULL, true);
 8003c46:	2100      	movs	r1, #0
 8003c48:	2201      	movs	r2, #1
 8003c4a:	0008      	movs	r0, r1
 8003c4c:	f7ff f8e1 	bl	8002e12 <dcd_event_bus_reset>
}
 8003c50:	b008      	add	sp, #32
 8003c52:	bd70      	pop	{r4, r5, r6, pc}
  if (int_status & USB_ISTR_CTR)
 8003c54:	466b      	mov	r3, sp
 8003c56:	2210      	movs	r2, #16
 8003c58:	5e9b      	ldrsh	r3, [r3, r2]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	db5b      	blt.n	8003d16 <dcd_int_handler+0xea>
  if (int_status & USB_ISTR_WKUP)
 8003c5e:	9b04      	ldr	r3, [sp, #16]
 8003c60:	04db      	lsls	r3, r3, #19
 8003c62:	d510      	bpl.n	8003c86 <dcd_int_handler+0x5a>
  *reg = (uint16_t)(*reg & ~mask);
 8003c64:	2104      	movs	r1, #4
 8003c66:	4b90      	ldr	r3, [pc, #576]	; (8003ea8 <dcd_int_handler+0x27c>)
    dcd_event_bus_signal(0, DCD_EVENT_RESUME, true);
 8003c68:	2000      	movs	r0, #0
  *reg = (uint16_t)(*reg & ~mask);
 8003c6a:	881a      	ldrh	r2, [r3, #0]
 8003c6c:	438a      	bics	r2, r1
 8003c6e:	801a      	strh	r2, [r3, #0]
 8003c70:	881a      	ldrh	r2, [r3, #0]
 8003c72:	1849      	adds	r1, r1, r1
 8003c74:	438a      	bics	r2, r1
 8003c76:	801a      	strh	r2, [r3, #0]
  USB->ISTR = ~mask;
 8003c78:	4a89      	ldr	r2, [pc, #548]	; (8003ea0 <dcd_int_handler+0x274>)
 8003c7a:	4b8c      	ldr	r3, [pc, #560]	; (8003eac <dcd_int_handler+0x280>)
    dcd_event_bus_signal(0, DCD_EVENT_RESUME, true);
 8003c7c:	3903      	subs	r1, #3
  USB->ISTR = ~mask;
 8003c7e:	87d3      	strh	r3, [r2, #62]	; 0x3e
    dcd_event_bus_signal(0, DCD_EVENT_RESUME, true);
 8003c80:	2201      	movs	r2, #1
 8003c82:	f7ff f8b5 	bl	8002df0 <dcd_event_bus_signal>
  if (int_status & USB_ISTR_SUSP)
 8003c86:	9b04      	ldr	r3, [sp, #16]
 8003c88:	051b      	lsls	r3, r3, #20
 8003c8a:	d50f      	bpl.n	8003cac <dcd_int_handler+0x80>
    USB->CNTR |= USB_CNTR_FSUSP;
 8003c8c:	2208      	movs	r2, #8
 8003c8e:	4b88      	ldr	r3, [pc, #544]	; (8003eb0 <dcd_int_handler+0x284>)
    dcd_event_bus_signal(0, DCD_EVENT_SUSPEND, true);
 8003c90:	2000      	movs	r0, #0
    USB->CNTR |= USB_CNTR_FSUSP;
 8003c92:	8fd9      	ldrh	r1, [r3, #62]	; 0x3e
 8003c94:	430a      	orrs	r2, r1
    USB->CNTR |= USB_CNTR_LPMODE;
 8003c96:	2104      	movs	r1, #4
    USB->CNTR |= USB_CNTR_FSUSP;
 8003c98:	87da      	strh	r2, [r3, #62]	; 0x3e
    USB->CNTR |= USB_CNTR_LPMODE;
 8003c9a:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	87da      	strh	r2, [r3, #62]	; 0x3e
  USB->ISTR = ~mask;
 8003ca0:	4a7f      	ldr	r2, [pc, #508]	; (8003ea0 <dcd_int_handler+0x274>)
 8003ca2:	4b84      	ldr	r3, [pc, #528]	; (8003eb4 <dcd_int_handler+0x288>)
 8003ca4:	87d3      	strh	r3, [r2, #62]	; 0x3e
    dcd_event_bus_signal(0, DCD_EVENT_SUSPEND, true);
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f7ff f8a2 	bl	8002df0 <dcd_event_bus_signal>
  if(int_status & USB_ISTR_ESOF) {
 8003cac:	9b04      	ldr	r3, [sp, #16]
 8003cae:	05db      	lsls	r3, r3, #23
 8003cb0:	d5ce      	bpl.n	8003c50 <dcd_int_handler+0x24>
    if(remoteWakeCountdown == 1u)
 8003cb2:	4981      	ldr	r1, [pc, #516]	; (8003eb8 <dcd_int_handler+0x28c>)
 8003cb4:	780b      	ldrb	r3, [r1, #0]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d000      	beq.n	8003cbc <dcd_int_handler+0x90>
 8003cba:	e0e9      	b.n	8003e90 <dcd_int_handler+0x264>
      USB->CNTR &= (uint16_t)(~USB_CNTR_RESUME);
 8003cbc:	2410      	movs	r4, #16
 8003cbe:	487c      	ldr	r0, [pc, #496]	; (8003eb0 <dcd_int_handler+0x284>)
 8003cc0:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 8003cc2:	43a2      	bics	r2, r4
 8003cc4:	87c2      	strh	r2, [r0, #62]	; 0x3e
      remoteWakeCountdown--;
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	700b      	strb	r3, [r1, #0]
 8003cca:	e0e4      	b.n	8003e96 <dcd_int_handler+0x26a>
    if ((wIstr & USB_ISTR_DIR) == 0U) /* TX/IN */
 8003ccc:	240f      	movs	r4, #15
  __I uint16_t *reg = (__I uint16_t *)((&USBx->EP0R) + bEpNum*2u);
 8003cce:	4b7b      	ldr	r3, [pc, #492]	; (8003ebc <dcd_int_handler+0x290>)
 8003cd0:	4014      	ands	r4, r2
 8003cd2:	00a5      	lsls	r5, r4, #2
 8003cd4:	0016      	movs	r6, r2
 8003cd6:	18ed      	adds	r5, r5, r3
 8003cd8:	2310      	movs	r3, #16
 8003cda:	401e      	ands	r6, r3
 8003cdc:	421a      	tst	r2, r3
 8003cde:	d12b      	bne.n	8003d38 <dcd_int_handler+0x10c>
  if((wEPRegVal & USB_EP_CTR_TX) == 0U)
 8003ce0:	2180      	movs	r1, #128	; 0x80
  return *reg;
 8003ce2:	882b      	ldrh	r3, [r5, #0]
 8003ce4:	420b      	tst	r3, r1
 8003ce6:	d016      	beq.n	8003d16 <dcd_int_handler+0xea>
 8003ce8:	882b      	ldrh	r3, [r5, #0]
  regVal &= USB_EPREG_MASK;
 8003cea:	4a75      	ldr	r2, [pc, #468]	; (8003ec0 <dcd_int_handler+0x294>)
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8003cec:	4875      	ldr	r0, [pc, #468]	; (8003ec4 <dcd_int_handler+0x298>)
 8003cee:	4013      	ands	r3, r2
  *reg = (uint16_t)wRegValue;
 8003cf0:	2280      	movs	r2, #128	; 0x80
  regVal &= ~USB_EP_CTR_TX;
 8003cf2:	438b      	bics	r3, r1
  *reg = (uint16_t)wRegValue;
 8003cf4:	0212      	lsls	r2, r2, #8
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	802b      	strh	r3, [r5, #0]
 8003cfa:	f7fd f96b 	bl	8000fd4 <HAL_GPIO_TogglePin>
  if((xfer->total_len != xfer->queued_len)) /* TX not complete */
 8003cfe:	4972      	ldr	r1, [pc, #456]	; (8003ec8 <dcd_int_handler+0x29c>)
 8003d00:	0163      	lsls	r3, r4, #5
 8003d02:	18ca      	adds	r2, r1, r3
 8003d04:	8a90      	ldrh	r0, [r2, #20]
 8003d06:	8ad2      	ldrh	r2, [r2, #22]
 8003d08:	4282      	cmp	r2, r0
 8003d0a:	d00b      	beq.n	8003d24 <dcd_int_handler+0xf8>
  return &xfer_status[epnum][dir];
 8003d0c:	3310      	adds	r3, #16
 8003d0e:	1858      	adds	r0, r3, r1
      dcd_transmit_packet(xfer, EPindex);
 8003d10:	0021      	movs	r1, r4
 8003d12:	f7ff fdbf 	bl	8003894 <dcd_transmit_packet>
  while (((wIstr = USB->ISTR) & USB_ISTR_CTR) != 0U)
 8003d16:	4b62      	ldr	r3, [pc, #392]	; (8003ea0 <dcd_int_handler+0x274>)
 8003d18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	b21b      	sxth	r3, r3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	dbd4      	blt.n	8003ccc <dcd_int_handler+0xa0>
 8003d22:	e79c      	b.n	8003c5e <dcd_int_handler+0x32>
    dcd_event_xfer_complete(0, (uint8_t)(0x80 + EPindex), xfer->total_len, XFER_RESULT_SUCCESS, true);
 8003d24:	0021      	movs	r1, r4
 8003d26:	2301      	movs	r3, #1
 8003d28:	3980      	subs	r1, #128	; 0x80
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	0030      	movs	r0, r6
 8003d2e:	0033      	movs	r3, r6
 8003d30:	b2c9      	uxtb	r1, r1
 8003d32:	f7ff f897 	bl	8002e64 <dcd_event_xfer_complete>
 8003d36:	e7ee      	b.n	8003d16 <dcd_int_handler+0xea>
  __I uint16_t *regPtr = pcd_ep_rx_cnt_ptr(USBx, bEpNum);
 8003d38:	0020      	movs	r0, r4
  return *reg;
 8003d3a:	882e      	ldrh	r6, [r5, #0]
  __I uint16_t *regPtr = pcd_ep_rx_cnt_ptr(USBx, bEpNum);
 8003d3c:	f7ff fd6a 	bl	8003814 <pcd_ep_rx_cnt_ptr.constprop.0>
  return *regPtr & 0x3ffU;
 8003d40:	8803      	ldrh	r3, [r0, #0]
  return *reg;
 8003d42:	b2b6      	uxth	r6, r6
  return *regPtr & 0x3ffU;
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	9305      	str	r3, [sp, #20]
  if((wEPRegVal & USB_EP_CTR_RX) == 0U)
 8003d48:	b233      	sxth	r3, r6
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	dae3      	bge.n	8003d16 <dcd_int_handler+0xea>
 8003d4e:	9b05      	ldr	r3, [sp, #20]
 8003d50:	059b      	lsls	r3, r3, #22
 8003d52:	0d9b      	lsrs	r3, r3, #22
 8003d54:	9303      	str	r3, [sp, #12]
  if((EPindex == 0U) && ((wEPRegVal & USB_EP_SETUP) != 0U)) /* Setup packet */
 8003d56:	2c00      	cmp	r4, #0
 8003d58:	d135      	bne.n	8003dc6 <dcd_int_handler+0x19a>
 8003d5a:	0533      	lsls	r3, r6, #20
 8003d5c:	d539      	bpl.n	8003dd2 <dcd_int_handler+0x1a6>
    if(count == 8) // Setup packet should always be 8 bytes. If not, ignore it, and try again.
 8003d5e:	9b03      	ldr	r3, [sp, #12]
 8003d60:	2b08      	cmp	r3, #8
 8003d62:	d124      	bne.n	8003dae <dcd_int_handler+0x182>
      pcd_set_ep_rx_status(USB,0u,USB_EP_RX_NAK);
 8003d64:	2180      	movs	r1, #128	; 0x80
 8003d66:	0020      	movs	r0, r4
 8003d68:	0189      	lsls	r1, r1, #6
 8003d6a:	f7ff fd21 	bl	80037b0 <pcd_set_ep_rx_status.constprop.0>
      pcd_set_ep_tx_status(USB,0u,USB_EP_TX_NAK);
 8003d6e:	0020      	movs	r0, r4
 8003d70:	2120      	movs	r1, #32
 8003d72:	f7ff fd37 	bl	80037e4 <pcd_set_ep_tx_status.constprop.0>
  size_t total_word_offset = (((USBx)->BTABLE)>>1) + x;
 8003d76:	a806      	add	r0, sp, #24
 8003d78:	0001      	movs	r1, r0
 8003d7a:	4b54      	ldr	r3, [pc, #336]	; (8003ecc <dcd_int_handler+0x2a0>)
  return &(pma[total_word_offset]);
 8003d7c:	4a54      	ldr	r2, [pc, #336]	; (8003ed0 <dcd_int_handler+0x2a4>)
  size_t total_word_offset = (((USBx)->BTABLE)>>1) + x;
 8003d7e:	881b      	ldrh	r3, [r3, #0]
 8003d80:	085b      	lsrs	r3, r3, #1
  return &(pma[total_word_offset]);
 8003d82:	005b      	lsls	r3, r3, #1
 8003d84:	189b      	adds	r3, r3, r2
      dcd_read_packet_memory(userMemBuf, *pcd_ep_rx_address_ptr(USB,EPindex), 8);
 8003d86:	881b      	ldrh	r3, [r3, #0]
  // The GCC optimizer will combine access to 32-bit sizes if we let it. Force
  // it volatile so that it won't do that.
  __IO const uint16_t *pdwVal;
  uint32_t temp;

  pdwVal = &pma[PMA_STRIDE*(src>>1)];
 8003d88:	4a52      	ldr	r2, [pc, #328]	; (8003ed4 <dcd_int_handler+0x2a8>)
 8003d8a:	085b      	lsrs	r3, r3, #1
 8003d8c:	005b      	lsls	r3, r3, #1
 8003d8e:	189c      	adds	r4, r3, r2
  uint8_t *dstVal = (uint8_t*)dst;

  for (i = n; i != 0U; i--)
 8003d90:	4a51      	ldr	r2, [pc, #324]	; (8003ed8 <dcd_int_handler+0x2ac>)
 8003d92:	189b      	adds	r3, r3, r2
  {
    temp = *pdwVal;
 8003d94:	8822      	ldrh	r2, [r4, #0]
    pdwVal += PMA_STRIDE;
 8003d96:	3402      	adds	r4, #2
    temp = *pdwVal;
 8003d98:	b292      	uxth	r2, r2
    *dstVal++ = ((temp >> 0) & 0xFF);
 8003d9a:	7002      	strb	r2, [r0, #0]
    *dstVal++ = ((temp >> 8) & 0xFF);
 8003d9c:	0a12      	lsrs	r2, r2, #8
 8003d9e:	7042      	strb	r2, [r0, #1]
  for (i = n; i != 0U; i--)
 8003da0:	3002      	adds	r0, #2
 8003da2:	429c      	cmp	r4, r3
 8003da4:	d1f6      	bne.n	8003d94 <dcd_int_handler+0x168>
      dcd_event_setup_received(0, (uint8_t*)userMemBuf, true);
 8003da6:	2201      	movs	r2, #1
 8003da8:	2000      	movs	r0, #0
 8003daa:	f7ff f848 	bl	8002e3e <dcd_event_setup_received>
    pcd_set_ep_rx_cnt(USB, EPindex, CFG_TUD_ENDPOINT0_SIZE);
 8003dae:	2140      	movs	r1, #64	; 0x40
 8003db0:	2000      	movs	r0, #0
 8003db2:	f7ff fd3d 	bl	8003830 <pcd_set_ep_rx_cnt.constprop.0>
  return *reg;
 8003db6:	4941      	ldr	r1, [pc, #260]	; (8003ebc <dcd_int_handler+0x290>)
  regVal &= ~USB_EP_CTR_RX;
 8003db8:	4a48      	ldr	r2, [pc, #288]	; (8003edc <dcd_int_handler+0x2b0>)
  return *reg;
 8003dba:	880b      	ldrh	r3, [r1, #0]
  regVal &= ~USB_EP_CTR_RX;
 8003dbc:	401a      	ands	r2, r3
  *reg = (uint16_t)wRegValue;
 8003dbe:	2380      	movs	r3, #128	; 0x80
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	800b      	strh	r3, [r1, #0]
}
 8003dc4:	e7a7      	b.n	8003d16 <dcd_int_handler+0xea>
  return *reg;
 8003dc6:	882b      	ldrh	r3, [r5, #0]
  regVal &= ~USB_EP_CTR_RX;
 8003dc8:	4a44      	ldr	r2, [pc, #272]	; (8003edc <dcd_int_handler+0x2b0>)
 8003dca:	401a      	ands	r2, r3
  *reg = (uint16_t)wRegValue;
 8003dcc:	2380      	movs	r3, #128	; 0x80
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	802b      	strh	r3, [r5, #0]
    if (count != 0U)
 8003dd2:	9b03      	ldr	r3, [sp, #12]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d02c      	beq.n	8003e32 <dcd_int_handler+0x206>
    	if((wEPRegVal & USB_EP_T_FIELD) == USB_EP_ISOCHRONOUS)
 8003dd8:	23c0      	movs	r3, #192	; 0xc0
 8003dda:	2280      	movs	r2, #128	; 0x80
 8003ddc:	00db      	lsls	r3, r3, #3
    			srcaddr = *pcd_ep_tx_address_ptr(USB,EPindex);
 8003dde:	0020      	movs	r0, r4
    	if((wEPRegVal & USB_EP_T_FIELD) == USB_EP_ISOCHRONOUS)
 8003de0:	00d2      	lsls	r2, r2, #3
 8003de2:	4033      	ands	r3, r6
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d13a      	bne.n	8003e5e <dcd_int_handler+0x232>
    		if(wEPRegVal & USB_EP_DTOG_RX)
 8003de8:	0473      	lsls	r3, r6, #17
 8003dea:	d538      	bpl.n	8003e5e <dcd_int_handler+0x232>
    			srcaddr = *pcd_ep_tx_address_ptr(USB,EPindex);
 8003dec:	f7ff fd44 	bl	8003878 <pcd_ep_tx_address_ptr.constprop.0>
        dcd_read_packet_memory(&(xfer->buffer[xfer->queued_len]), srcaddr, count);
 8003df0:	4a35      	ldr	r2, [pc, #212]	; (8003ec8 <dcd_int_handler+0x29c>)
    		srcaddr = *pcd_ep_rx_address_ptr(USB,EPindex);
 8003df2:	8803      	ldrh	r3, [r0, #0]
        dcd_read_packet_memory(&(xfer->buffer[xfer->queued_len]), srcaddr, count);
 8003df4:	0160      	lsls	r0, r4, #5
 8003df6:	1811      	adds	r1, r2, r0
 8003df8:	88c9      	ldrh	r1, [r1, #6]
 8003dfa:	5880      	ldr	r0, [r0, r2]
    		srcaddr = *pcd_ep_rx_address_ptr(USB,EPindex);
 8003dfc:	b29b      	uxth	r3, r3
        dcd_read_packet_memory(&(xfer->buffer[xfer->queued_len]), srcaddr, count);
 8003dfe:	1841      	adds	r1, r0, r1
  pdwVal = &pma[PMA_STRIDE*(src>>1)];
 8003e00:	085b      	lsrs	r3, r3, #1
 8003e02:	4834      	ldr	r0, [pc, #208]	; (8003ed4 <dcd_int_handler+0x2a8>)
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	181b      	adds	r3, r3, r0
  uint32_t n = (uint32_t)wNBytes >> 1U;
 8003e08:	9803      	ldr	r0, [sp, #12]
 8003e0a:	000e      	movs	r6, r1
 8003e0c:	0845      	lsrs	r5, r0, #1
 8003e0e:	006d      	lsls	r5, r5, #1
 8003e10:	1958      	adds	r0, r3, r5
 8003e12:	4684      	mov	ip, r0
  for (i = n; i != 0U; i--)
 8003e14:	459c      	cmp	ip, r3
 8003e16:	d125      	bne.n	8003e64 <dcd_int_handler+0x238>
  }

  if (wNBytes % 2)
 8003e18:	9b05      	ldr	r3, [sp, #20]
 8003e1a:	1949      	adds	r1, r1, r5
 8003e1c:	07db      	lsls	r3, r3, #31
 8003e1e:	d502      	bpl.n	8003e26 <dcd_int_handler+0x1fa>
  {
    temp = *pdwVal;
 8003e20:	4663      	mov	r3, ip
 8003e22:	881b      	ldrh	r3, [r3, #0]
    pdwVal += PMA_STRIDE;
    *dstVal++ = ((temp >> 0) & 0xFF);
 8003e24:	700b      	strb	r3, [r1, #0]
      xfer->queued_len = (uint16_t)(xfer->queued_len + count);
 8003e26:	0163      	lsls	r3, r4, #5
 8003e28:	18d2      	adds	r2, r2, r3
 8003e2a:	88d3      	ldrh	r3, [r2, #6]
 8003e2c:	9903      	ldr	r1, [sp, #12]
 8003e2e:	18cb      	adds	r3, r1, r3
 8003e30:	80d3      	strh	r3, [r2, #6]
    if ((count < xfer->max_packet_size) || (xfer->queued_len == xfer->total_len))
 8003e32:	4b25      	ldr	r3, [pc, #148]	; (8003ec8 <dcd_int_handler+0x29c>)
 8003e34:	0162      	lsls	r2, r4, #5
 8003e36:	189b      	adds	r3, r3, r2
 8003e38:	8959      	ldrh	r1, [r3, #10]
 8003e3a:	9803      	ldr	r0, [sp, #12]
 8003e3c:	88da      	ldrh	r2, [r3, #6]
 8003e3e:	4281      	cmp	r1, r0
 8003e40:	d802      	bhi.n	8003e48 <dcd_int_handler+0x21c>
 8003e42:	889b      	ldrh	r3, [r3, #4]
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d115      	bne.n	8003e74 <dcd_int_handler+0x248>
      dcd_event_xfer_complete(0, EPindex, xfer->queued_len, XFER_RESULT_SUCCESS, true);
 8003e48:	2301      	movs	r3, #1
 8003e4a:	9300      	str	r3, [sp, #0]
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	b2e1      	uxtb	r1, r4
 8003e50:	0018      	movs	r0, r3
 8003e52:	f7ff f807 	bl	8002e64 <dcd_event_xfer_complete>
  if(EPindex == 0u)
 8003e56:	2c00      	cmp	r4, #0
 8003e58:	d000      	beq.n	8003e5c <dcd_int_handler+0x230>
 8003e5a:	e75c      	b.n	8003d16 <dcd_int_handler+0xea>
 8003e5c:	e7a7      	b.n	8003dae <dcd_int_handler+0x182>
    		srcaddr = *pcd_ep_rx_address_ptr(USB,EPindex);
 8003e5e:	f7ff fcef 	bl	8003840 <pcd_ep_rx_address_ptr.constprop.0>
 8003e62:	e7c5      	b.n	8003df0 <dcd_int_handler+0x1c4>
    temp = *pdwVal;
 8003e64:	8818      	ldrh	r0, [r3, #0]
    pdwVal += PMA_STRIDE;
 8003e66:	3302      	adds	r3, #2
    temp = *pdwVal;
 8003e68:	b280      	uxth	r0, r0
    *dstVal++ = ((temp >> 0) & 0xFF);
 8003e6a:	7030      	strb	r0, [r6, #0]
    *dstVal++ = ((temp >> 8) & 0xFF);
 8003e6c:	0a00      	lsrs	r0, r0, #8
 8003e6e:	7070      	strb	r0, [r6, #1]
  for (i = n; i != 0U; i--)
 8003e70:	3602      	adds	r6, #2
 8003e72:	e7cf      	b.n	8003e14 <dcd_int_handler+0x1e8>
      uint32_t remaining = (uint32_t)xfer->total_len - (uint32_t)xfer->queued_len;
 8003e74:	1a9b      	subs	r3, r3, r2
      if(remaining >= xfer->max_packet_size) {
 8003e76:	4299      	cmp	r1, r3
 8003e78:	d808      	bhi.n	8003e8c <dcd_int_handler+0x260>
        pcd_set_ep_rx_cnt(USB, EPindex,remaining);
 8003e7a:	0020      	movs	r0, r4
 8003e7c:	f7ff fcd8 	bl	8003830 <pcd_set_ep_rx_cnt.constprop.0>
      pcd_set_ep_rx_status(USB, EPindex, USB_EP_RX_VALID);
 8003e80:	21c0      	movs	r1, #192	; 0xc0
 8003e82:	0020      	movs	r0, r4
 8003e84:	0189      	lsls	r1, r1, #6
 8003e86:	f7ff fc93 	bl	80037b0 <pcd_set_ep_rx_status.constprop.0>
 8003e8a:	e7e4      	b.n	8003e56 <dcd_int_handler+0x22a>
        pcd_set_ep_rx_cnt(USB, EPindex,remaining);
 8003e8c:	0019      	movs	r1, r3
 8003e8e:	e7f4      	b.n	8003e7a <dcd_int_handler+0x24e>
    if(remoteWakeCountdown > 0u)
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d000      	beq.n	8003e96 <dcd_int_handler+0x26a>
 8003e94:	e717      	b.n	8003cc6 <dcd_int_handler+0x9a>
  USB->ISTR = ~mask;
 8003e96:	4b12      	ldr	r3, [pc, #72]	; (8003ee0 <dcd_int_handler+0x2b4>)
 8003e98:	4a01      	ldr	r2, [pc, #4]	; (8003ea0 <dcd_int_handler+0x274>)
 8003e9a:	87d3      	strh	r3, [r2, #62]	; 0x3e
}
 8003e9c:	e6d8      	b.n	8003c50 <dcd_int_handler+0x24>
 8003e9e:	46c0      	nop			; (mov r8, r8)
 8003ea0:	40005c06 	.word	0x40005c06
 8003ea4:	fffffbff 	.word	0xfffffbff
 8003ea8:	40005c40 	.word	0x40005c40
 8003eac:	ffffefff 	.word	0xffffefff
 8003eb0:	40005c02 	.word	0x40005c02
 8003eb4:	fffff7ff 	.word	0xfffff7ff
 8003eb8:	20000d1f 	.word	0x20000d1f
 8003ebc:	40005c00 	.word	0x40005c00
 8003ec0:	ffff8f8f 	.word	0xffff8f8f
 8003ec4:	48000400 	.word	0x48000400
 8003ec8:	20000d20 	.word	0x20000d20
 8003ecc:	40005c50 	.word	0x40005c50
 8003ed0:	40006004 	.word	0x40006004
 8003ed4:	40006000 	.word	0x40006000
 8003ed8:	40006008 	.word	0x40006008
 8003edc:	00000f8f 	.word	0x00000f8f
 8003ee0:	fffffeff 	.word	0xfffffeff

08003ee4 <dcd_edpt_close_all>:
}
 8003ee4:	4770      	bx	lr
	...

08003ee8 <dcd_edpt_close>:
{
 8003ee8:	b570      	push	{r4, r5, r6, lr}
  uint32_t const epnum = tu_edpt_number(ep_addr);
 8003eea:	247f      	movs	r4, #127	; 0x7f
 8003eec:	400c      	ands	r4, r1
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8003eee:	09cd      	lsrs	r5, r1, #7
    pcd_set_ep_tx_status(USB,epnum,USB_EP_TX_DIS);
 8003ef0:	0020      	movs	r0, r4
 8003ef2:	2100      	movs	r1, #0
  if(dir == TUSB_DIR_IN)
 8003ef4:	2d01      	cmp	r5, #1
 8003ef6:	d120      	bne.n	8003f3a <dcd_edpt_close+0x52>
    pcd_set_ep_tx_status(USB,epnum,USB_EP_TX_DIS);
 8003ef8:	f7ff fc74 	bl	80037e4 <pcd_set_ep_tx_status.constprop.0>
  TU_ASSERT(open_ep_count > 2, /**/);
 8003efc:	4810      	ldr	r0, [pc, #64]	; (8003f40 <dcd_edpt_close+0x58>)
 8003efe:	7802      	ldrb	r2, [r0, #0]
 8003f00:	2a02      	cmp	r2, #2
 8003f02:	d919      	bls.n	8003f38 <dcd_edpt_close+0x50>
  TU_ASSERT(xfer_ctl_ptr(epnum,dir)->max_packet_size != 0, /**/);
 8003f04:	0064      	lsls	r4, r4, #1
 8003f06:	4b0f      	ldr	r3, [pc, #60]	; (8003f44 <dcd_edpt_close+0x5c>)
 8003f08:	1964      	adds	r4, r4, r5
 8003f0a:	0124      	lsls	r4, r4, #4
 8003f0c:	191c      	adds	r4, r3, r4
 8003f0e:	8961      	ldrh	r1, [r4, #10]
 8003f10:	2900      	cmp	r1, #0
 8003f12:	d011      	beq.n	8003f38 <dcd_edpt_close+0x50>
  open_ep_count--;
 8003f14:	3a01      	subs	r2, #1
 8003f16:	b2d2      	uxtb	r2, r2
 8003f18:	7002      	strb	r2, [r0, #0]
  if(open_ep_count == 2)
 8003f1a:	2a02      	cmp	r2, #2
 8003f1c:	d10c      	bne.n	8003f38 <dcd_edpt_close+0x50>
    ep_buf_ptr = DCD_STM32_BTABLE_BASE + 8*MAX_EP_COUNT + 2*CFG_TUD_ENDPOINT0_SIZE; // 8 bytes per endpoint (two TX and two RX words, each), and EP0
 8003f1e:	21c0      	movs	r1, #192	; 0xc0
 8003f20:	4a09      	ldr	r2, [pc, #36]	; (8003f48 <dcd_edpt_close+0x60>)
 8003f22:	8011      	strh	r1, [r2, #0]
      xfer_ctl_ptr(i,TUSB_DIR_OUT)->pma_alloc_size = 0U;
 8003f24:	2200      	movs	r2, #0
    for(uint32_t i=1; i<MAX_EP_COUNT; i++)
 8003f26:	39bf      	subs	r1, #191	; 0xbf
 8003f28:	3101      	adds	r1, #1
      xfer_ctl_ptr(i,TUSB_DIR_OUT)->pma_alloc_size = 0U;
 8003f2a:	859a      	strh	r2, [r3, #44]	; 0x2c
      xfer_ctl_ptr(i,TUSB_DIR_IN)->pma_alloc_size = 0U;
 8003f2c:	879a      	strh	r2, [r3, #60]	; 0x3c
      xfer_ctl_ptr(i,TUSB_DIR_OUT)->pma_ptr = 0U;
 8003f2e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfer_ctl_ptr(i,TUSB_DIR_IN)->pma_ptr = 0U;
 8003f30:	871a      	strh	r2, [r3, #56]	; 0x38
    for(uint32_t i=1; i<MAX_EP_COUNT; i++)
 8003f32:	3320      	adds	r3, #32
 8003f34:	2908      	cmp	r1, #8
 8003f36:	d1f7      	bne.n	8003f28 <dcd_edpt_close+0x40>
}
 8003f38:	bd70      	pop	{r4, r5, r6, pc}
    pcd_set_ep_rx_status(USB, epnum, USB_EP_RX_DIS);
 8003f3a:	f7ff fc39 	bl	80037b0 <pcd_set_ep_rx_status.constprop.0>
 8003f3e:	e7dd      	b.n	8003efc <dcd_edpt_close+0x14>
 8003f40:	20000d1e 	.word	0x20000d1e
 8003f44:	20000d20 	.word	0x20000d20
 8003f48:	20000d1c 	.word	0x20000d1c

08003f4c <dcd_edpt_xfer>:
{
 8003f4c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8003f4e:	247f      	movs	r4, #127	; 0x7f
 8003f50:	400c      	ands	r4, r1
  xfer->buffer = buffer;
 8003f52:	0065      	lsls	r5, r4, #1
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8003f54:	09c9      	lsrs	r1, r1, #7
 8003f56:	4e21      	ldr	r6, [pc, #132]	; (8003fdc <dcd_edpt_xfer+0x90>)
 8003f58:	1868      	adds	r0, r5, r1
 8003f5a:	0100      	lsls	r0, r0, #4
 8003f5c:	5182      	str	r2, [r0, r6]
  xfer->total_len = total_bytes;
 8003f5e:	1830      	adds	r0, r6, r0
{
 8003f60:	9301      	str	r3, [sp, #4]
  xfer->total_len = total_bytes;
 8003f62:	8083      	strh	r3, [r0, #4]
  xfer->queued_len = 0;
 8003f64:	2300      	movs	r3, #0
 8003f66:	80c3      	strh	r3, [r0, #6]
  if ( dir == TUSB_DIR_OUT )
 8003f68:	4299      	cmp	r1, r3
 8003f6a:	d12f      	bne.n	8003fcc <dcd_edpt_xfer+0x80>
    if (epnum == 0 && buffer == NULL)
 8003f6c:	429c      	cmp	r4, r3
 8003f6e:	d103      	bne.n	8003f78 <dcd_edpt_xfer+0x2c>
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d101      	bne.n	8003f78 <dcd_edpt_xfer+0x2c>
        xfer->buffer = (uint8_t*)_setup_packet;
 8003f74:	4a1a      	ldr	r2, [pc, #104]	; (8003fe0 <dcd_edpt_xfer+0x94>)
 8003f76:	6032      	str	r2, [r6, #0]
    if(total_bytes > xfer->max_packet_size)
 8003f78:	0160      	lsls	r0, r4, #5
 8003f7a:	1830      	adds	r0, r6, r0
 8003f7c:	8942      	ldrh	r2, [r0, #10]
      recv_size = total_bytes;
 8003f7e:	9d01      	ldr	r5, [sp, #4]
    if(total_bytes > xfer->max_packet_size)
 8003f80:	42aa      	cmp	r2, r5
 8003f82:	d200      	bcs.n	8003f86 <dcd_edpt_xfer+0x3a>
      recv_size = xfer->max_packet_size;
 8003f84:	0015      	movs	r5, r2
    if(pcd_get_eptype(USB, epnum) == USB_EP_ISOCHRONOUS)
 8003f86:	20c0      	movs	r0, #192	; 0xc0
 8003f88:	2180      	movs	r1, #128	; 0x80
  __I uint16_t *reg = (__I uint16_t *)((&USBx->EP0R) + bEpNum*2u);
 8003f8a:	4a16      	ldr	r2, [pc, #88]	; (8003fe4 <dcd_edpt_xfer+0x98>)
 8003f8c:	00a3      	lsls	r3, r4, #2
 8003f8e:	189b      	adds	r3, r3, r2
  return *reg;
 8003f90:	881a      	ldrh	r2, [r3, #0]
 8003f92:	00c0      	lsls	r0, r0, #3
 8003f94:	00c9      	lsls	r1, r1, #3
 8003f96:	4002      	ands	r2, r0
 8003f98:	428a      	cmp	r2, r1
 8003f9a:	d112      	bne.n	8003fc2 <dcd_edpt_xfer+0x76>
 8003f9c:	881b      	ldrh	r3, [r3, #0]
		pdwReg = pcd_ep_rx_cnt_ptr((USBx),(bEpNum));
 8003f9e:	0020      	movs	r0, r4
	if(bufNum)
 8003fa0:	045b      	lsls	r3, r3, #17
 8003fa2:	d50b      	bpl.n	8003fbc <dcd_edpt_xfer+0x70>
		pdwReg = pcd_ep_rx_cnt_ptr((USBx),(bEpNum));
 8003fa4:	f7ff fc36 	bl	8003814 <pcd_ep_rx_cnt_ptr.constprop.0>
	pcd_set_ep_cnt_rx_reg(pdwReg, wCount);
 8003fa8:	0029      	movs	r1, r5
 8003faa:	f7ff fbc3 	bl	8003734 <pcd_set_ep_cnt_rx_reg>
    pcd_set_ep_rx_status(USB, epnum, USB_EP_RX_VALID);
 8003fae:	21c0      	movs	r1, #192	; 0xc0
 8003fb0:	0020      	movs	r0, r4
 8003fb2:	0189      	lsls	r1, r1, #6
 8003fb4:	f7ff fbfc 	bl	80037b0 <pcd_set_ep_rx_status.constprop.0>
}
 8003fb8:	2001      	movs	r0, #1
 8003fba:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
		pdwReg = pcd_ep_tx_cnt_ptr((USBx),(bEpNum));
 8003fbc:	f7ff fc4e 	bl	800385c <pcd_ep_tx_cnt_ptr.constprop.0>
 8003fc0:	e7f2      	b.n	8003fa8 <dcd_edpt_xfer+0x5c>
    	pcd_set_ep_rx_cnt(USB, epnum, recv_size);
 8003fc2:	0029      	movs	r1, r5
 8003fc4:	0020      	movs	r0, r4
 8003fc6:	f7ff fc33 	bl	8003830 <pcd_set_ep_rx_cnt.constprop.0>
 8003fca:	e7f0      	b.n	8003fae <dcd_edpt_xfer+0x62>
  return &xfer_status[epnum][dir];
 8003fcc:	3501      	adds	r5, #1
 8003fce:	0128      	lsls	r0, r5, #4
    dcd_transmit_packet(xfer,epnum);
 8003fd0:	b2a1      	uxth	r1, r4
  return &xfer_status[epnum][dir];
 8003fd2:	1980      	adds	r0, r0, r6
    dcd_transmit_packet(xfer,epnum);
 8003fd4:	f7ff fc5e 	bl	8003894 <dcd_transmit_packet>
 8003fd8:	e7ee      	b.n	8003fb8 <dcd_edpt_xfer+0x6c>
 8003fda:	46c0      	nop			; (mov r8, r8)
 8003fdc:	20000d20 	.word	0x20000d20
 8003fe0:	20000d04 	.word	0x20000d04
 8003fe4:	40005c00 	.word	0x40005c00

08003fe8 <dcd_set_address>:
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0);
 8003fe8:	2300      	movs	r3, #0
{
 8003fea:	b510      	push	{r4, lr}
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0);
 8003fec:	001a      	movs	r2, r3
 8003fee:	2180      	movs	r1, #128	; 0x80
 8003ff0:	f7ff ffac 	bl	8003f4c <dcd_edpt_xfer>
}
 8003ff4:	bd10      	pop	{r4, pc}
	...

08003ff8 <dcd_edpt_stall>:
  TU_ASSERT(pcd_get_eptype(USB, ep_addr & 0x7F) != USB_EP_ISOCHRONOUS);
 8003ff8:	207f      	movs	r0, #127	; 0x7f
{
 8003ffa:	000b      	movs	r3, r1
  TU_ASSERT(pcd_get_eptype(USB, ep_addr & 0x7F) != USB_EP_ISOCHRONOUS);
 8003ffc:	4008      	ands	r0, r1
  __I uint16_t *reg = (__I uint16_t *)((&USBx->EP0R) + bEpNum*2u);
 8003ffe:	490c      	ldr	r1, [pc, #48]	; (8004030 <dcd_edpt_stall+0x38>)
{
 8004000:	b510      	push	{r4, lr}
 8004002:	0082      	lsls	r2, r0, #2
  TU_ASSERT(pcd_get_eptype(USB, ep_addr & 0x7F) != USB_EP_ISOCHRONOUS);
 8004004:	24c0      	movs	r4, #192	; 0xc0
 8004006:	1852      	adds	r2, r2, r1
 8004008:	2180      	movs	r1, #128	; 0x80
  return *reg;
 800400a:	8812      	ldrh	r2, [r2, #0]
 800400c:	00e4      	lsls	r4, r4, #3
 800400e:	00c9      	lsls	r1, r1, #3
 8004010:	4022      	ands	r2, r4
 8004012:	428a      	cmp	r2, r1
 8004014:	d005      	beq.n	8004022 <dcd_edpt_stall+0x2a>
  if (ep_addr & 0x80)
 8004016:	b25a      	sxtb	r2, r3
 8004018:	2a00      	cmp	r2, #0
 800401a:	da03      	bge.n	8004024 <dcd_edpt_stall+0x2c>
    pcd_set_ep_tx_status(USB, ep_addr & 0x7F, USB_EP_TX_STALL);
 800401c:	2110      	movs	r1, #16
 800401e:	f7ff fbe1 	bl	80037e4 <pcd_set_ep_tx_status.constprop.0>
}
 8004022:	bd10      	pop	{r4, pc}
    pcd_set_ep_rx_status(USB, ep_addr, USB_EP_RX_STALL);
 8004024:	2180      	movs	r1, #128	; 0x80
 8004026:	0018      	movs	r0, r3
 8004028:	0149      	lsls	r1, r1, #5
 800402a:	f7ff fbc1 	bl	80037b0 <pcd_set_ep_rx_status.constprop.0>
 800402e:	e7f8      	b.n	8004022 <dcd_edpt_stall+0x2a>
 8004030:	40005c00 	.word	0x40005c00

08004034 <dcd_edpt_clear_stall>:
  if (ep_addr & 0x80)
 8004034:	b24b      	sxtb	r3, r1
{
 8004036:	b510      	push	{r4, lr}
 8004038:	000c      	movs	r4, r1
  if (ep_addr & 0x80)
 800403a:	2b00      	cmp	r3, #0
 800403c:	da09      	bge.n	8004052 <dcd_edpt_clear_stall+0x1e>
    pcd_set_ep_tx_status(USB,ep_addr, USB_EP_TX_NAK);
 800403e:	217f      	movs	r1, #127	; 0x7f
 8004040:	400c      	ands	r4, r1
 8004042:	0020      	movs	r0, r4
 8004044:	395f      	subs	r1, #95	; 0x5f
 8004046:	f7ff fbcd 	bl	80037e4 <pcd_set_ep_tx_status.constprop.0>
    pcd_clear_tx_dtog(USB,ep_addr);
 800404a:	0020      	movs	r0, r4
 800404c:	f7ff fb88 	bl	8003760 <pcd_clear_tx_dtog.constprop.0>
}
 8004050:	bd10      	pop	{r4, pc}
    pcd_clear_rx_dtog(USB,ep_addr);
 8004052:	0008      	movs	r0, r1
 8004054:	f7ff fb98 	bl	8003788 <pcd_clear_rx_dtog.constprop.0>
    pcd_set_ep_rx_status(USB,ep_addr, USB_EP_RX_NAK);
 8004058:	2180      	movs	r1, #128	; 0x80
 800405a:	0020      	movs	r0, r4
 800405c:	0189      	lsls	r1, r1, #6
 800405e:	f7ff fba7 	bl	80037b0 <pcd_set_ep_rx_status.constprop.0>
}
 8004062:	e7f5      	b.n	8004050 <dcd_edpt_clear_stall+0x1c>

08004064 <tusb_init>:
#if CFG_TUD_ENABLED
#include "device/usbd_pvt.h"
#endif

bool tusb_init(void)
{
 8004064:	b510      	push	{r4, lr}
#if CFG_TUD_ENABLED
  TU_ASSERT ( tud_init(TUD_OPT_RHPORT) ); // init device stack
 8004066:	2000      	movs	r0, #0
 8004068:	f7fe fe40 	bl	8002cec <tud_init>
#if CFG_TUH_ENABLED
  TU_ASSERT( tuh_init(TUH_OPT_RHPORT) ); // init host stack
#endif

  return true;
}
 800406c:	bd10      	pop	{r4, pc}

0800406e <tusb_inited>:

bool tusb_inited(void)
{
 800406e:	b510      	push	{r4, lr}
  bool ret = false;

#if CFG_TUD_ENABLED
  ret = ret || tud_inited();
 8004070:	f7fe fe32 	bl	8002cd8 <tud_inited>
#if CFG_TUH_ENABLED
  ret = ret || tuh_inited();
#endif

  return ret;
}
 8004074:	bd10      	pop	{r4, pc}
	...

08004078 <tu_edpt_validate>:

  return ret;
}

bool tu_edpt_validate(tusb_desc_endpoint_t const * desc_ep, tusb_speed_t speed)
{
 8004078:	b510      	push	{r4, lr}
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 800407a:	7943      	ldrb	r3, [r0, #5]
 800407c:	7904      	ldrb	r4, [r0, #4]
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer)
 800407e:	78c2      	ldrb	r2, [r0, #3]
 8004080:	021b      	lsls	r3, r3, #8
 8004082:	4323      	orrs	r3, r4
 8004084:	055b      	lsls	r3, r3, #21
 8004086:	0792      	lsls	r2, r2, #30
 8004088:	0d5b      	lsrs	r3, r3, #21
 800408a:	0f92      	lsrs	r2, r2, #30
 800408c:	2a02      	cmp	r2, #2
 800408e:	d00d      	beq.n	80040ac <tu_edpt_validate+0x34>
 8004090:	2000      	movs	r0, #0
 8004092:	2a03      	cmp	r2, #3
 8004094:	d012      	beq.n	80040bc <tu_edpt_validate+0x44>
 8004096:	2a01      	cmp	r2, #1
 8004098:	d107      	bne.n	80040aa <tu_edpt_validate+0x32>
  {
    case TUSB_XFER_ISOCHRONOUS:
    {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 800409a:	3902      	subs	r1, #2
 800409c:	424a      	negs	r2, r1
 800409e:	4151      	adcs	r1, r2
 80040a0:	4a0b      	ldr	r2, [pc, #44]	; (80040d0 <tu_edpt_validate+0x58>)
 80040a2:	1889      	adds	r1, r1, r2
      TU_ASSERT(max_packet_size <= spec_size);
 80040a4:	4299      	cmp	r1, r3
 80040a6:	4140      	adcs	r0, r0
    break;

    case TUSB_XFER_INTERRUPT:
    {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
      TU_ASSERT(max_packet_size <= spec_size);
 80040a8:	b2c0      	uxtb	r0, r0

    default: return false;
  }

  return true;
}
 80040aa:	bd10      	pop	{r4, pc}
        TU_ASSERT(max_packet_size <= 64);
 80040ac:	2000      	movs	r0, #0
      if (speed == TUSB_SPEED_HIGH)
 80040ae:	2902      	cmp	r1, #2
 80040b0:	d106      	bne.n	80040c0 <tu_edpt_validate+0x48>
        TU_ASSERT(max_packet_size == 512);
 80040b2:	4a08      	ldr	r2, [pc, #32]	; (80040d4 <tu_edpt_validate+0x5c>)
 80040b4:	1898      	adds	r0, r3, r2
 80040b6:	4243      	negs	r3, r0
 80040b8:	4158      	adcs	r0, r3
 80040ba:	e7f5      	b.n	80040a8 <tu_edpt_validate+0x30>
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 80040bc:	2902      	cmp	r1, #2
 80040be:	d003      	beq.n	80040c8 <tu_edpt_validate+0x50>
 80040c0:	2240      	movs	r2, #64	; 0x40
      TU_ASSERT(max_packet_size <= spec_size);
 80040c2:	429a      	cmp	r2, r3
 80040c4:	4140      	adcs	r0, r0
 80040c6:	e7ef      	b.n	80040a8 <tu_edpt_validate+0x30>
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 80040c8:	2280      	movs	r2, #128	; 0x80
 80040ca:	00d2      	lsls	r2, r2, #3
 80040cc:	e7f9      	b.n	80040c2 <tu_edpt_validate+0x4a>
 80040ce:	46c0      	nop			; (mov r8, r8)
 80040d0:	000003ff 	.word	0x000003ff
 80040d4:	fffffe00 	.word	0xfffffe00

080040d8 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len, uint8_t driver_id)
{
 80040d8:	b570      	push	{r4, r5, r6, lr}
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80040da:	257f      	movs	r5, #127	; 0x7f
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
  uint8_t const* desc_end = p_desc + desc_len;
 80040dc:	188a      	adds	r2, r1, r2

  while( p_desc < desc_end )
 80040de:	4291      	cmp	r1, r2
 80040e0:	d300      	bcc.n	80040e4 <tu_edpt_bind_driver+0xc>
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
    }

    p_desc = tu_desc_next(p_desc);
  }
}
 80040e2:	bd70      	pop	{r4, r5, r6, pc}
    if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 80040e4:	784c      	ldrb	r4, [r1, #1]
 80040e6:	2c05      	cmp	r4, #5
 80040e8:	d106      	bne.n	80040f8 <tu_edpt_bind_driver+0x20>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 80040ea:	788e      	ldrb	r6, [r1, #2]
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 80040ec:	0034      	movs	r4, r6
 80040ee:	402c      	ands	r4, r5
 80040f0:	0064      	lsls	r4, r4, #1
 80040f2:	09f6      	lsrs	r6, r6, #7
 80040f4:	1904      	adds	r4, r0, r4
 80040f6:	55a3      	strb	r3, [r4, r6]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80040f8:	780c      	ldrb	r4, [r1, #0]
 80040fa:	1909      	adds	r1, r1, r4
 80040fc:	e7ef      	b.n	80040de <tu_edpt_bind_driver+0x6>
	...

08004100 <__errno>:
 8004100:	4b01      	ldr	r3, [pc, #4]	; (8004108 <__errno+0x8>)
 8004102:	6818      	ldr	r0, [r3, #0]
 8004104:	4770      	bx	lr
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	2000003c 	.word	0x2000003c

0800410c <__libc_init_array>:
 800410c:	b570      	push	{r4, r5, r6, lr}
 800410e:	2600      	movs	r6, #0
 8004110:	4d0c      	ldr	r5, [pc, #48]	; (8004144 <__libc_init_array+0x38>)
 8004112:	4c0d      	ldr	r4, [pc, #52]	; (8004148 <__libc_init_array+0x3c>)
 8004114:	1b64      	subs	r4, r4, r5
 8004116:	10a4      	asrs	r4, r4, #2
 8004118:	42a6      	cmp	r6, r4
 800411a:	d109      	bne.n	8004130 <__libc_init_array+0x24>
 800411c:	2600      	movs	r6, #0
 800411e:	f001 f87f 	bl	8005220 <_init>
 8004122:	4d0a      	ldr	r5, [pc, #40]	; (800414c <__libc_init_array+0x40>)
 8004124:	4c0a      	ldr	r4, [pc, #40]	; (8004150 <__libc_init_array+0x44>)
 8004126:	1b64      	subs	r4, r4, r5
 8004128:	10a4      	asrs	r4, r4, #2
 800412a:	42a6      	cmp	r6, r4
 800412c:	d105      	bne.n	800413a <__libc_init_array+0x2e>
 800412e:	bd70      	pop	{r4, r5, r6, pc}
 8004130:	00b3      	lsls	r3, r6, #2
 8004132:	58eb      	ldr	r3, [r5, r3]
 8004134:	4798      	blx	r3
 8004136:	3601      	adds	r6, #1
 8004138:	e7ee      	b.n	8004118 <__libc_init_array+0xc>
 800413a:	00b3      	lsls	r3, r6, #2
 800413c:	58eb      	ldr	r3, [r5, r3]
 800413e:	4798      	blx	r3
 8004140:	3601      	adds	r6, #1
 8004142:	e7f2      	b.n	800412a <__libc_init_array+0x1e>
 8004144:	0800541c 	.word	0x0800541c
 8004148:	0800541c 	.word	0x0800541c
 800414c:	0800541c 	.word	0x0800541c
 8004150:	08005420 	.word	0x08005420

08004154 <memcpy>:
 8004154:	2300      	movs	r3, #0
 8004156:	b510      	push	{r4, lr}
 8004158:	429a      	cmp	r2, r3
 800415a:	d100      	bne.n	800415e <memcpy+0xa>
 800415c:	bd10      	pop	{r4, pc}
 800415e:	5ccc      	ldrb	r4, [r1, r3]
 8004160:	54c4      	strb	r4, [r0, r3]
 8004162:	3301      	adds	r3, #1
 8004164:	e7f8      	b.n	8004158 <memcpy+0x4>

08004166 <memset>:
 8004166:	0003      	movs	r3, r0
 8004168:	1882      	adds	r2, r0, r2
 800416a:	4293      	cmp	r3, r2
 800416c:	d100      	bne.n	8004170 <memset+0xa>
 800416e:	4770      	bx	lr
 8004170:	7019      	strb	r1, [r3, #0]
 8004172:	3301      	adds	r3, #1
 8004174:	e7f9      	b.n	800416a <memset+0x4>
	...

08004178 <iprintf>:
 8004178:	b40f      	push	{r0, r1, r2, r3}
 800417a:	4b0b      	ldr	r3, [pc, #44]	; (80041a8 <iprintf+0x30>)
 800417c:	b513      	push	{r0, r1, r4, lr}
 800417e:	681c      	ldr	r4, [r3, #0]
 8004180:	2c00      	cmp	r4, #0
 8004182:	d005      	beq.n	8004190 <iprintf+0x18>
 8004184:	69a3      	ldr	r3, [r4, #24]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d102      	bne.n	8004190 <iprintf+0x18>
 800418a:	0020      	movs	r0, r4
 800418c:	f000 fa86 	bl	800469c <__sinit>
 8004190:	ab05      	add	r3, sp, #20
 8004192:	0020      	movs	r0, r4
 8004194:	9a04      	ldr	r2, [sp, #16]
 8004196:	68a1      	ldr	r1, [r4, #8]
 8004198:	9301      	str	r3, [sp, #4]
 800419a:	f000 fc99 	bl	8004ad0 <_vfiprintf_r>
 800419e:	bc16      	pop	{r1, r2, r4}
 80041a0:	bc08      	pop	{r3}
 80041a2:	b004      	add	sp, #16
 80041a4:	4718      	bx	r3
 80041a6:	46c0      	nop			; (mov r8, r8)
 80041a8:	2000003c 	.word	0x2000003c

080041ac <_puts_r>:
 80041ac:	b570      	push	{r4, r5, r6, lr}
 80041ae:	0005      	movs	r5, r0
 80041b0:	000e      	movs	r6, r1
 80041b2:	2800      	cmp	r0, #0
 80041b4:	d004      	beq.n	80041c0 <_puts_r+0x14>
 80041b6:	6983      	ldr	r3, [r0, #24]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d101      	bne.n	80041c0 <_puts_r+0x14>
 80041bc:	f000 fa6e 	bl	800469c <__sinit>
 80041c0:	69ab      	ldr	r3, [r5, #24]
 80041c2:	68ac      	ldr	r4, [r5, #8]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d102      	bne.n	80041ce <_puts_r+0x22>
 80041c8:	0028      	movs	r0, r5
 80041ca:	f000 fa67 	bl	800469c <__sinit>
 80041ce:	4b2d      	ldr	r3, [pc, #180]	; (8004284 <_puts_r+0xd8>)
 80041d0:	429c      	cmp	r4, r3
 80041d2:	d122      	bne.n	800421a <_puts_r+0x6e>
 80041d4:	686c      	ldr	r4, [r5, #4]
 80041d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80041d8:	07db      	lsls	r3, r3, #31
 80041da:	d405      	bmi.n	80041e8 <_puts_r+0x3c>
 80041dc:	89a3      	ldrh	r3, [r4, #12]
 80041de:	059b      	lsls	r3, r3, #22
 80041e0:	d402      	bmi.n	80041e8 <_puts_r+0x3c>
 80041e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80041e4:	f000 fafb 	bl	80047de <__retarget_lock_acquire_recursive>
 80041e8:	89a3      	ldrh	r3, [r4, #12]
 80041ea:	071b      	lsls	r3, r3, #28
 80041ec:	d502      	bpl.n	80041f4 <_puts_r+0x48>
 80041ee:	6923      	ldr	r3, [r4, #16]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d129      	bne.n	8004248 <_puts_r+0x9c>
 80041f4:	0021      	movs	r1, r4
 80041f6:	0028      	movs	r0, r5
 80041f8:	f000 f8aa 	bl	8004350 <__swsetup_r>
 80041fc:	2800      	cmp	r0, #0
 80041fe:	d023      	beq.n	8004248 <_puts_r+0x9c>
 8004200:	2501      	movs	r5, #1
 8004202:	426d      	negs	r5, r5
 8004204:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004206:	07db      	lsls	r3, r3, #31
 8004208:	d405      	bmi.n	8004216 <_puts_r+0x6a>
 800420a:	89a3      	ldrh	r3, [r4, #12]
 800420c:	059b      	lsls	r3, r3, #22
 800420e:	d402      	bmi.n	8004216 <_puts_r+0x6a>
 8004210:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004212:	f000 fae5 	bl	80047e0 <__retarget_lock_release_recursive>
 8004216:	0028      	movs	r0, r5
 8004218:	bd70      	pop	{r4, r5, r6, pc}
 800421a:	4b1b      	ldr	r3, [pc, #108]	; (8004288 <_puts_r+0xdc>)
 800421c:	429c      	cmp	r4, r3
 800421e:	d101      	bne.n	8004224 <_puts_r+0x78>
 8004220:	68ac      	ldr	r4, [r5, #8]
 8004222:	e7d8      	b.n	80041d6 <_puts_r+0x2a>
 8004224:	4b19      	ldr	r3, [pc, #100]	; (800428c <_puts_r+0xe0>)
 8004226:	429c      	cmp	r4, r3
 8004228:	d1d5      	bne.n	80041d6 <_puts_r+0x2a>
 800422a:	68ec      	ldr	r4, [r5, #12]
 800422c:	e7d3      	b.n	80041d6 <_puts_r+0x2a>
 800422e:	3601      	adds	r6, #1
 8004230:	60a3      	str	r3, [r4, #8]
 8004232:	2b00      	cmp	r3, #0
 8004234:	da04      	bge.n	8004240 <_puts_r+0x94>
 8004236:	69a2      	ldr	r2, [r4, #24]
 8004238:	429a      	cmp	r2, r3
 800423a:	dc16      	bgt.n	800426a <_puts_r+0xbe>
 800423c:	290a      	cmp	r1, #10
 800423e:	d014      	beq.n	800426a <_puts_r+0xbe>
 8004240:	6823      	ldr	r3, [r4, #0]
 8004242:	1c5a      	adds	r2, r3, #1
 8004244:	6022      	str	r2, [r4, #0]
 8004246:	7019      	strb	r1, [r3, #0]
 8004248:	68a3      	ldr	r3, [r4, #8]
 800424a:	7831      	ldrb	r1, [r6, #0]
 800424c:	3b01      	subs	r3, #1
 800424e:	2900      	cmp	r1, #0
 8004250:	d1ed      	bne.n	800422e <_puts_r+0x82>
 8004252:	60a3      	str	r3, [r4, #8]
 8004254:	2b00      	cmp	r3, #0
 8004256:	da0f      	bge.n	8004278 <_puts_r+0xcc>
 8004258:	0028      	movs	r0, r5
 800425a:	0022      	movs	r2, r4
 800425c:	310a      	adds	r1, #10
 800425e:	f000 f821 	bl	80042a4 <__swbuf_r>
 8004262:	250a      	movs	r5, #10
 8004264:	1c43      	adds	r3, r0, #1
 8004266:	d1cd      	bne.n	8004204 <_puts_r+0x58>
 8004268:	e7ca      	b.n	8004200 <_puts_r+0x54>
 800426a:	0022      	movs	r2, r4
 800426c:	0028      	movs	r0, r5
 800426e:	f000 f819 	bl	80042a4 <__swbuf_r>
 8004272:	1c43      	adds	r3, r0, #1
 8004274:	d1e8      	bne.n	8004248 <_puts_r+0x9c>
 8004276:	e7c3      	b.n	8004200 <_puts_r+0x54>
 8004278:	250a      	movs	r5, #10
 800427a:	6823      	ldr	r3, [r4, #0]
 800427c:	1c5a      	adds	r2, r3, #1
 800427e:	6022      	str	r2, [r4, #0]
 8004280:	701d      	strb	r5, [r3, #0]
 8004282:	e7bf      	b.n	8004204 <_puts_r+0x58>
 8004284:	080053a8 	.word	0x080053a8
 8004288:	080053c8 	.word	0x080053c8
 800428c:	08005388 	.word	0x08005388

08004290 <puts>:
 8004290:	b510      	push	{r4, lr}
 8004292:	4b03      	ldr	r3, [pc, #12]	; (80042a0 <puts+0x10>)
 8004294:	0001      	movs	r1, r0
 8004296:	6818      	ldr	r0, [r3, #0]
 8004298:	f7ff ff88 	bl	80041ac <_puts_r>
 800429c:	bd10      	pop	{r4, pc}
 800429e:	46c0      	nop			; (mov r8, r8)
 80042a0:	2000003c 	.word	0x2000003c

080042a4 <__swbuf_r>:
 80042a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042a6:	0005      	movs	r5, r0
 80042a8:	000e      	movs	r6, r1
 80042aa:	0014      	movs	r4, r2
 80042ac:	2800      	cmp	r0, #0
 80042ae:	d004      	beq.n	80042ba <__swbuf_r+0x16>
 80042b0:	6983      	ldr	r3, [r0, #24]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <__swbuf_r+0x16>
 80042b6:	f000 f9f1 	bl	800469c <__sinit>
 80042ba:	4b22      	ldr	r3, [pc, #136]	; (8004344 <__swbuf_r+0xa0>)
 80042bc:	429c      	cmp	r4, r3
 80042be:	d12e      	bne.n	800431e <__swbuf_r+0x7a>
 80042c0:	686c      	ldr	r4, [r5, #4]
 80042c2:	69a3      	ldr	r3, [r4, #24]
 80042c4:	60a3      	str	r3, [r4, #8]
 80042c6:	89a3      	ldrh	r3, [r4, #12]
 80042c8:	071b      	lsls	r3, r3, #28
 80042ca:	d532      	bpl.n	8004332 <__swbuf_r+0x8e>
 80042cc:	6923      	ldr	r3, [r4, #16]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d02f      	beq.n	8004332 <__swbuf_r+0x8e>
 80042d2:	6823      	ldr	r3, [r4, #0]
 80042d4:	6922      	ldr	r2, [r4, #16]
 80042d6:	b2f7      	uxtb	r7, r6
 80042d8:	1a98      	subs	r0, r3, r2
 80042da:	6963      	ldr	r3, [r4, #20]
 80042dc:	b2f6      	uxtb	r6, r6
 80042de:	4283      	cmp	r3, r0
 80042e0:	dc05      	bgt.n	80042ee <__swbuf_r+0x4a>
 80042e2:	0021      	movs	r1, r4
 80042e4:	0028      	movs	r0, r5
 80042e6:	f000 f937 	bl	8004558 <_fflush_r>
 80042ea:	2800      	cmp	r0, #0
 80042ec:	d127      	bne.n	800433e <__swbuf_r+0x9a>
 80042ee:	68a3      	ldr	r3, [r4, #8]
 80042f0:	3001      	adds	r0, #1
 80042f2:	3b01      	subs	r3, #1
 80042f4:	60a3      	str	r3, [r4, #8]
 80042f6:	6823      	ldr	r3, [r4, #0]
 80042f8:	1c5a      	adds	r2, r3, #1
 80042fa:	6022      	str	r2, [r4, #0]
 80042fc:	701f      	strb	r7, [r3, #0]
 80042fe:	6963      	ldr	r3, [r4, #20]
 8004300:	4283      	cmp	r3, r0
 8004302:	d004      	beq.n	800430e <__swbuf_r+0x6a>
 8004304:	89a3      	ldrh	r3, [r4, #12]
 8004306:	07db      	lsls	r3, r3, #31
 8004308:	d507      	bpl.n	800431a <__swbuf_r+0x76>
 800430a:	2e0a      	cmp	r6, #10
 800430c:	d105      	bne.n	800431a <__swbuf_r+0x76>
 800430e:	0021      	movs	r1, r4
 8004310:	0028      	movs	r0, r5
 8004312:	f000 f921 	bl	8004558 <_fflush_r>
 8004316:	2800      	cmp	r0, #0
 8004318:	d111      	bne.n	800433e <__swbuf_r+0x9a>
 800431a:	0030      	movs	r0, r6
 800431c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800431e:	4b0a      	ldr	r3, [pc, #40]	; (8004348 <__swbuf_r+0xa4>)
 8004320:	429c      	cmp	r4, r3
 8004322:	d101      	bne.n	8004328 <__swbuf_r+0x84>
 8004324:	68ac      	ldr	r4, [r5, #8]
 8004326:	e7cc      	b.n	80042c2 <__swbuf_r+0x1e>
 8004328:	4b08      	ldr	r3, [pc, #32]	; (800434c <__swbuf_r+0xa8>)
 800432a:	429c      	cmp	r4, r3
 800432c:	d1c9      	bne.n	80042c2 <__swbuf_r+0x1e>
 800432e:	68ec      	ldr	r4, [r5, #12]
 8004330:	e7c7      	b.n	80042c2 <__swbuf_r+0x1e>
 8004332:	0021      	movs	r1, r4
 8004334:	0028      	movs	r0, r5
 8004336:	f000 f80b 	bl	8004350 <__swsetup_r>
 800433a:	2800      	cmp	r0, #0
 800433c:	d0c9      	beq.n	80042d2 <__swbuf_r+0x2e>
 800433e:	2601      	movs	r6, #1
 8004340:	4276      	negs	r6, r6
 8004342:	e7ea      	b.n	800431a <__swbuf_r+0x76>
 8004344:	080053a8 	.word	0x080053a8
 8004348:	080053c8 	.word	0x080053c8
 800434c:	08005388 	.word	0x08005388

08004350 <__swsetup_r>:
 8004350:	4b37      	ldr	r3, [pc, #220]	; (8004430 <__swsetup_r+0xe0>)
 8004352:	b570      	push	{r4, r5, r6, lr}
 8004354:	681d      	ldr	r5, [r3, #0]
 8004356:	0006      	movs	r6, r0
 8004358:	000c      	movs	r4, r1
 800435a:	2d00      	cmp	r5, #0
 800435c:	d005      	beq.n	800436a <__swsetup_r+0x1a>
 800435e:	69ab      	ldr	r3, [r5, #24]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d102      	bne.n	800436a <__swsetup_r+0x1a>
 8004364:	0028      	movs	r0, r5
 8004366:	f000 f999 	bl	800469c <__sinit>
 800436a:	4b32      	ldr	r3, [pc, #200]	; (8004434 <__swsetup_r+0xe4>)
 800436c:	429c      	cmp	r4, r3
 800436e:	d10f      	bne.n	8004390 <__swsetup_r+0x40>
 8004370:	686c      	ldr	r4, [r5, #4]
 8004372:	230c      	movs	r3, #12
 8004374:	5ee2      	ldrsh	r2, [r4, r3]
 8004376:	b293      	uxth	r3, r2
 8004378:	0711      	lsls	r1, r2, #28
 800437a:	d42d      	bmi.n	80043d8 <__swsetup_r+0x88>
 800437c:	06d9      	lsls	r1, r3, #27
 800437e:	d411      	bmi.n	80043a4 <__swsetup_r+0x54>
 8004380:	2309      	movs	r3, #9
 8004382:	2001      	movs	r0, #1
 8004384:	6033      	str	r3, [r6, #0]
 8004386:	3337      	adds	r3, #55	; 0x37
 8004388:	4313      	orrs	r3, r2
 800438a:	81a3      	strh	r3, [r4, #12]
 800438c:	4240      	negs	r0, r0
 800438e:	bd70      	pop	{r4, r5, r6, pc}
 8004390:	4b29      	ldr	r3, [pc, #164]	; (8004438 <__swsetup_r+0xe8>)
 8004392:	429c      	cmp	r4, r3
 8004394:	d101      	bne.n	800439a <__swsetup_r+0x4a>
 8004396:	68ac      	ldr	r4, [r5, #8]
 8004398:	e7eb      	b.n	8004372 <__swsetup_r+0x22>
 800439a:	4b28      	ldr	r3, [pc, #160]	; (800443c <__swsetup_r+0xec>)
 800439c:	429c      	cmp	r4, r3
 800439e:	d1e8      	bne.n	8004372 <__swsetup_r+0x22>
 80043a0:	68ec      	ldr	r4, [r5, #12]
 80043a2:	e7e6      	b.n	8004372 <__swsetup_r+0x22>
 80043a4:	075b      	lsls	r3, r3, #29
 80043a6:	d513      	bpl.n	80043d0 <__swsetup_r+0x80>
 80043a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80043aa:	2900      	cmp	r1, #0
 80043ac:	d008      	beq.n	80043c0 <__swsetup_r+0x70>
 80043ae:	0023      	movs	r3, r4
 80043b0:	3344      	adds	r3, #68	; 0x44
 80043b2:	4299      	cmp	r1, r3
 80043b4:	d002      	beq.n	80043bc <__swsetup_r+0x6c>
 80043b6:	0030      	movs	r0, r6
 80043b8:	f000 fa80 	bl	80048bc <_free_r>
 80043bc:	2300      	movs	r3, #0
 80043be:	6363      	str	r3, [r4, #52]	; 0x34
 80043c0:	2224      	movs	r2, #36	; 0x24
 80043c2:	89a3      	ldrh	r3, [r4, #12]
 80043c4:	4393      	bics	r3, r2
 80043c6:	81a3      	strh	r3, [r4, #12]
 80043c8:	2300      	movs	r3, #0
 80043ca:	6063      	str	r3, [r4, #4]
 80043cc:	6923      	ldr	r3, [r4, #16]
 80043ce:	6023      	str	r3, [r4, #0]
 80043d0:	2308      	movs	r3, #8
 80043d2:	89a2      	ldrh	r2, [r4, #12]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	81a3      	strh	r3, [r4, #12]
 80043d8:	6923      	ldr	r3, [r4, #16]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10b      	bne.n	80043f6 <__swsetup_r+0xa6>
 80043de:	21a0      	movs	r1, #160	; 0xa0
 80043e0:	2280      	movs	r2, #128	; 0x80
 80043e2:	89a3      	ldrh	r3, [r4, #12]
 80043e4:	0089      	lsls	r1, r1, #2
 80043e6:	0092      	lsls	r2, r2, #2
 80043e8:	400b      	ands	r3, r1
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d003      	beq.n	80043f6 <__swsetup_r+0xa6>
 80043ee:	0021      	movs	r1, r4
 80043f0:	0030      	movs	r0, r6
 80043f2:	f000 fa1f 	bl	8004834 <__smakebuf_r>
 80043f6:	220c      	movs	r2, #12
 80043f8:	5ea3      	ldrsh	r3, [r4, r2]
 80043fa:	2001      	movs	r0, #1
 80043fc:	001a      	movs	r2, r3
 80043fe:	b299      	uxth	r1, r3
 8004400:	4002      	ands	r2, r0
 8004402:	4203      	tst	r3, r0
 8004404:	d00f      	beq.n	8004426 <__swsetup_r+0xd6>
 8004406:	2200      	movs	r2, #0
 8004408:	60a2      	str	r2, [r4, #8]
 800440a:	6962      	ldr	r2, [r4, #20]
 800440c:	4252      	negs	r2, r2
 800440e:	61a2      	str	r2, [r4, #24]
 8004410:	2000      	movs	r0, #0
 8004412:	6922      	ldr	r2, [r4, #16]
 8004414:	4282      	cmp	r2, r0
 8004416:	d1ba      	bne.n	800438e <__swsetup_r+0x3e>
 8004418:	060a      	lsls	r2, r1, #24
 800441a:	d5b8      	bpl.n	800438e <__swsetup_r+0x3e>
 800441c:	2240      	movs	r2, #64	; 0x40
 800441e:	4313      	orrs	r3, r2
 8004420:	81a3      	strh	r3, [r4, #12]
 8004422:	3801      	subs	r0, #1
 8004424:	e7b3      	b.n	800438e <__swsetup_r+0x3e>
 8004426:	0788      	lsls	r0, r1, #30
 8004428:	d400      	bmi.n	800442c <__swsetup_r+0xdc>
 800442a:	6962      	ldr	r2, [r4, #20]
 800442c:	60a2      	str	r2, [r4, #8]
 800442e:	e7ef      	b.n	8004410 <__swsetup_r+0xc0>
 8004430:	2000003c 	.word	0x2000003c
 8004434:	080053a8 	.word	0x080053a8
 8004438:	080053c8 	.word	0x080053c8
 800443c:	08005388 	.word	0x08005388

08004440 <__sflush_r>:
 8004440:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004442:	898b      	ldrh	r3, [r1, #12]
 8004444:	0005      	movs	r5, r0
 8004446:	000c      	movs	r4, r1
 8004448:	071a      	lsls	r2, r3, #28
 800444a:	d45f      	bmi.n	800450c <__sflush_r+0xcc>
 800444c:	684a      	ldr	r2, [r1, #4]
 800444e:	2a00      	cmp	r2, #0
 8004450:	dc04      	bgt.n	800445c <__sflush_r+0x1c>
 8004452:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8004454:	2a00      	cmp	r2, #0
 8004456:	dc01      	bgt.n	800445c <__sflush_r+0x1c>
 8004458:	2000      	movs	r0, #0
 800445a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800445c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800445e:	2f00      	cmp	r7, #0
 8004460:	d0fa      	beq.n	8004458 <__sflush_r+0x18>
 8004462:	2200      	movs	r2, #0
 8004464:	2180      	movs	r1, #128	; 0x80
 8004466:	682e      	ldr	r6, [r5, #0]
 8004468:	602a      	str	r2, [r5, #0]
 800446a:	001a      	movs	r2, r3
 800446c:	0149      	lsls	r1, r1, #5
 800446e:	400a      	ands	r2, r1
 8004470:	420b      	tst	r3, r1
 8004472:	d034      	beq.n	80044de <__sflush_r+0x9e>
 8004474:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004476:	89a3      	ldrh	r3, [r4, #12]
 8004478:	075b      	lsls	r3, r3, #29
 800447a:	d506      	bpl.n	800448a <__sflush_r+0x4a>
 800447c:	6863      	ldr	r3, [r4, #4]
 800447e:	1ac0      	subs	r0, r0, r3
 8004480:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <__sflush_r+0x4a>
 8004486:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004488:	1ac0      	subs	r0, r0, r3
 800448a:	0002      	movs	r2, r0
 800448c:	6a21      	ldr	r1, [r4, #32]
 800448e:	2300      	movs	r3, #0
 8004490:	0028      	movs	r0, r5
 8004492:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004494:	47b8      	blx	r7
 8004496:	89a1      	ldrh	r1, [r4, #12]
 8004498:	1c43      	adds	r3, r0, #1
 800449a:	d106      	bne.n	80044aa <__sflush_r+0x6a>
 800449c:	682b      	ldr	r3, [r5, #0]
 800449e:	2b1d      	cmp	r3, #29
 80044a0:	d831      	bhi.n	8004506 <__sflush_r+0xc6>
 80044a2:	4a2c      	ldr	r2, [pc, #176]	; (8004554 <__sflush_r+0x114>)
 80044a4:	40da      	lsrs	r2, r3
 80044a6:	07d3      	lsls	r3, r2, #31
 80044a8:	d52d      	bpl.n	8004506 <__sflush_r+0xc6>
 80044aa:	2300      	movs	r3, #0
 80044ac:	6063      	str	r3, [r4, #4]
 80044ae:	6923      	ldr	r3, [r4, #16]
 80044b0:	6023      	str	r3, [r4, #0]
 80044b2:	04cb      	lsls	r3, r1, #19
 80044b4:	d505      	bpl.n	80044c2 <__sflush_r+0x82>
 80044b6:	1c43      	adds	r3, r0, #1
 80044b8:	d102      	bne.n	80044c0 <__sflush_r+0x80>
 80044ba:	682b      	ldr	r3, [r5, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d100      	bne.n	80044c2 <__sflush_r+0x82>
 80044c0:	6560      	str	r0, [r4, #84]	; 0x54
 80044c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044c4:	602e      	str	r6, [r5, #0]
 80044c6:	2900      	cmp	r1, #0
 80044c8:	d0c6      	beq.n	8004458 <__sflush_r+0x18>
 80044ca:	0023      	movs	r3, r4
 80044cc:	3344      	adds	r3, #68	; 0x44
 80044ce:	4299      	cmp	r1, r3
 80044d0:	d002      	beq.n	80044d8 <__sflush_r+0x98>
 80044d2:	0028      	movs	r0, r5
 80044d4:	f000 f9f2 	bl	80048bc <_free_r>
 80044d8:	2000      	movs	r0, #0
 80044da:	6360      	str	r0, [r4, #52]	; 0x34
 80044dc:	e7bd      	b.n	800445a <__sflush_r+0x1a>
 80044de:	2301      	movs	r3, #1
 80044e0:	0028      	movs	r0, r5
 80044e2:	6a21      	ldr	r1, [r4, #32]
 80044e4:	47b8      	blx	r7
 80044e6:	1c43      	adds	r3, r0, #1
 80044e8:	d1c5      	bne.n	8004476 <__sflush_r+0x36>
 80044ea:	682b      	ldr	r3, [r5, #0]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d0c2      	beq.n	8004476 <__sflush_r+0x36>
 80044f0:	2b1d      	cmp	r3, #29
 80044f2:	d001      	beq.n	80044f8 <__sflush_r+0xb8>
 80044f4:	2b16      	cmp	r3, #22
 80044f6:	d101      	bne.n	80044fc <__sflush_r+0xbc>
 80044f8:	602e      	str	r6, [r5, #0]
 80044fa:	e7ad      	b.n	8004458 <__sflush_r+0x18>
 80044fc:	2340      	movs	r3, #64	; 0x40
 80044fe:	89a2      	ldrh	r2, [r4, #12]
 8004500:	4313      	orrs	r3, r2
 8004502:	81a3      	strh	r3, [r4, #12]
 8004504:	e7a9      	b.n	800445a <__sflush_r+0x1a>
 8004506:	2340      	movs	r3, #64	; 0x40
 8004508:	430b      	orrs	r3, r1
 800450a:	e7fa      	b.n	8004502 <__sflush_r+0xc2>
 800450c:	690f      	ldr	r7, [r1, #16]
 800450e:	2f00      	cmp	r7, #0
 8004510:	d0a2      	beq.n	8004458 <__sflush_r+0x18>
 8004512:	680a      	ldr	r2, [r1, #0]
 8004514:	600f      	str	r7, [r1, #0]
 8004516:	1bd2      	subs	r2, r2, r7
 8004518:	9201      	str	r2, [sp, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	079b      	lsls	r3, r3, #30
 800451e:	d100      	bne.n	8004522 <__sflush_r+0xe2>
 8004520:	694a      	ldr	r2, [r1, #20]
 8004522:	60a2      	str	r2, [r4, #8]
 8004524:	9b01      	ldr	r3, [sp, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	dc00      	bgt.n	800452c <__sflush_r+0xec>
 800452a:	e795      	b.n	8004458 <__sflush_r+0x18>
 800452c:	003a      	movs	r2, r7
 800452e:	0028      	movs	r0, r5
 8004530:	9b01      	ldr	r3, [sp, #4]
 8004532:	6a21      	ldr	r1, [r4, #32]
 8004534:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004536:	47b0      	blx	r6
 8004538:	2800      	cmp	r0, #0
 800453a:	dc06      	bgt.n	800454a <__sflush_r+0x10a>
 800453c:	2340      	movs	r3, #64	; 0x40
 800453e:	2001      	movs	r0, #1
 8004540:	89a2      	ldrh	r2, [r4, #12]
 8004542:	4240      	negs	r0, r0
 8004544:	4313      	orrs	r3, r2
 8004546:	81a3      	strh	r3, [r4, #12]
 8004548:	e787      	b.n	800445a <__sflush_r+0x1a>
 800454a:	9b01      	ldr	r3, [sp, #4]
 800454c:	183f      	adds	r7, r7, r0
 800454e:	1a1b      	subs	r3, r3, r0
 8004550:	9301      	str	r3, [sp, #4]
 8004552:	e7e7      	b.n	8004524 <__sflush_r+0xe4>
 8004554:	20400001 	.word	0x20400001

08004558 <_fflush_r>:
 8004558:	690b      	ldr	r3, [r1, #16]
 800455a:	b570      	push	{r4, r5, r6, lr}
 800455c:	0005      	movs	r5, r0
 800455e:	000c      	movs	r4, r1
 8004560:	2b00      	cmp	r3, #0
 8004562:	d102      	bne.n	800456a <_fflush_r+0x12>
 8004564:	2500      	movs	r5, #0
 8004566:	0028      	movs	r0, r5
 8004568:	bd70      	pop	{r4, r5, r6, pc}
 800456a:	2800      	cmp	r0, #0
 800456c:	d004      	beq.n	8004578 <_fflush_r+0x20>
 800456e:	6983      	ldr	r3, [r0, #24]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d101      	bne.n	8004578 <_fflush_r+0x20>
 8004574:	f000 f892 	bl	800469c <__sinit>
 8004578:	4b14      	ldr	r3, [pc, #80]	; (80045cc <_fflush_r+0x74>)
 800457a:	429c      	cmp	r4, r3
 800457c:	d11b      	bne.n	80045b6 <_fflush_r+0x5e>
 800457e:	686c      	ldr	r4, [r5, #4]
 8004580:	220c      	movs	r2, #12
 8004582:	5ea3      	ldrsh	r3, [r4, r2]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d0ed      	beq.n	8004564 <_fflush_r+0xc>
 8004588:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800458a:	07d2      	lsls	r2, r2, #31
 800458c:	d404      	bmi.n	8004598 <_fflush_r+0x40>
 800458e:	059b      	lsls	r3, r3, #22
 8004590:	d402      	bmi.n	8004598 <_fflush_r+0x40>
 8004592:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004594:	f000 f923 	bl	80047de <__retarget_lock_acquire_recursive>
 8004598:	0028      	movs	r0, r5
 800459a:	0021      	movs	r1, r4
 800459c:	f7ff ff50 	bl	8004440 <__sflush_r>
 80045a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80045a2:	0005      	movs	r5, r0
 80045a4:	07db      	lsls	r3, r3, #31
 80045a6:	d4de      	bmi.n	8004566 <_fflush_r+0xe>
 80045a8:	89a3      	ldrh	r3, [r4, #12]
 80045aa:	059b      	lsls	r3, r3, #22
 80045ac:	d4db      	bmi.n	8004566 <_fflush_r+0xe>
 80045ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80045b0:	f000 f916 	bl	80047e0 <__retarget_lock_release_recursive>
 80045b4:	e7d7      	b.n	8004566 <_fflush_r+0xe>
 80045b6:	4b06      	ldr	r3, [pc, #24]	; (80045d0 <_fflush_r+0x78>)
 80045b8:	429c      	cmp	r4, r3
 80045ba:	d101      	bne.n	80045c0 <_fflush_r+0x68>
 80045bc:	68ac      	ldr	r4, [r5, #8]
 80045be:	e7df      	b.n	8004580 <_fflush_r+0x28>
 80045c0:	4b04      	ldr	r3, [pc, #16]	; (80045d4 <_fflush_r+0x7c>)
 80045c2:	429c      	cmp	r4, r3
 80045c4:	d1dc      	bne.n	8004580 <_fflush_r+0x28>
 80045c6:	68ec      	ldr	r4, [r5, #12]
 80045c8:	e7da      	b.n	8004580 <_fflush_r+0x28>
 80045ca:	46c0      	nop			; (mov r8, r8)
 80045cc:	080053a8 	.word	0x080053a8
 80045d0:	080053c8 	.word	0x080053c8
 80045d4:	08005388 	.word	0x08005388

080045d8 <std>:
 80045d8:	2300      	movs	r3, #0
 80045da:	b510      	push	{r4, lr}
 80045dc:	0004      	movs	r4, r0
 80045de:	6003      	str	r3, [r0, #0]
 80045e0:	6043      	str	r3, [r0, #4]
 80045e2:	6083      	str	r3, [r0, #8]
 80045e4:	8181      	strh	r1, [r0, #12]
 80045e6:	6643      	str	r3, [r0, #100]	; 0x64
 80045e8:	0019      	movs	r1, r3
 80045ea:	81c2      	strh	r2, [r0, #14]
 80045ec:	6103      	str	r3, [r0, #16]
 80045ee:	6143      	str	r3, [r0, #20]
 80045f0:	6183      	str	r3, [r0, #24]
 80045f2:	2208      	movs	r2, #8
 80045f4:	305c      	adds	r0, #92	; 0x5c
 80045f6:	f7ff fdb6 	bl	8004166 <memset>
 80045fa:	4b05      	ldr	r3, [pc, #20]	; (8004610 <std+0x38>)
 80045fc:	6224      	str	r4, [r4, #32]
 80045fe:	6263      	str	r3, [r4, #36]	; 0x24
 8004600:	4b04      	ldr	r3, [pc, #16]	; (8004614 <std+0x3c>)
 8004602:	62a3      	str	r3, [r4, #40]	; 0x28
 8004604:	4b04      	ldr	r3, [pc, #16]	; (8004618 <std+0x40>)
 8004606:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004608:	4b04      	ldr	r3, [pc, #16]	; (800461c <std+0x44>)
 800460a:	6323      	str	r3, [r4, #48]	; 0x30
 800460c:	bd10      	pop	{r4, pc}
 800460e:	46c0      	nop			; (mov r8, r8)
 8004610:	0800506d 	.word	0x0800506d
 8004614:	08005095 	.word	0x08005095
 8004618:	080050cd 	.word	0x080050cd
 800461c:	080050f9 	.word	0x080050f9

08004620 <_cleanup_r>:
 8004620:	b510      	push	{r4, lr}
 8004622:	4902      	ldr	r1, [pc, #8]	; (800462c <_cleanup_r+0xc>)
 8004624:	f000 f8ba 	bl	800479c <_fwalk_reent>
 8004628:	bd10      	pop	{r4, pc}
 800462a:	46c0      	nop			; (mov r8, r8)
 800462c:	08004559 	.word	0x08004559

08004630 <__sfmoreglue>:
 8004630:	b570      	push	{r4, r5, r6, lr}
 8004632:	2568      	movs	r5, #104	; 0x68
 8004634:	1e4a      	subs	r2, r1, #1
 8004636:	4355      	muls	r5, r2
 8004638:	000e      	movs	r6, r1
 800463a:	0029      	movs	r1, r5
 800463c:	3174      	adds	r1, #116	; 0x74
 800463e:	f000 f9a9 	bl	8004994 <_malloc_r>
 8004642:	1e04      	subs	r4, r0, #0
 8004644:	d008      	beq.n	8004658 <__sfmoreglue+0x28>
 8004646:	2100      	movs	r1, #0
 8004648:	002a      	movs	r2, r5
 800464a:	6001      	str	r1, [r0, #0]
 800464c:	6046      	str	r6, [r0, #4]
 800464e:	300c      	adds	r0, #12
 8004650:	60a0      	str	r0, [r4, #8]
 8004652:	3268      	adds	r2, #104	; 0x68
 8004654:	f7ff fd87 	bl	8004166 <memset>
 8004658:	0020      	movs	r0, r4
 800465a:	bd70      	pop	{r4, r5, r6, pc}

0800465c <__sfp_lock_acquire>:
 800465c:	b510      	push	{r4, lr}
 800465e:	4802      	ldr	r0, [pc, #8]	; (8004668 <__sfp_lock_acquire+0xc>)
 8004660:	f000 f8bd 	bl	80047de <__retarget_lock_acquire_recursive>
 8004664:	bd10      	pop	{r4, pc}
 8004666:	46c0      	nop			; (mov r8, r8)
 8004668:	20000e21 	.word	0x20000e21

0800466c <__sfp_lock_release>:
 800466c:	b510      	push	{r4, lr}
 800466e:	4802      	ldr	r0, [pc, #8]	; (8004678 <__sfp_lock_release+0xc>)
 8004670:	f000 f8b6 	bl	80047e0 <__retarget_lock_release_recursive>
 8004674:	bd10      	pop	{r4, pc}
 8004676:	46c0      	nop			; (mov r8, r8)
 8004678:	20000e21 	.word	0x20000e21

0800467c <__sinit_lock_acquire>:
 800467c:	b510      	push	{r4, lr}
 800467e:	4802      	ldr	r0, [pc, #8]	; (8004688 <__sinit_lock_acquire+0xc>)
 8004680:	f000 f8ad 	bl	80047de <__retarget_lock_acquire_recursive>
 8004684:	bd10      	pop	{r4, pc}
 8004686:	46c0      	nop			; (mov r8, r8)
 8004688:	20000e22 	.word	0x20000e22

0800468c <__sinit_lock_release>:
 800468c:	b510      	push	{r4, lr}
 800468e:	4802      	ldr	r0, [pc, #8]	; (8004698 <__sinit_lock_release+0xc>)
 8004690:	f000 f8a6 	bl	80047e0 <__retarget_lock_release_recursive>
 8004694:	bd10      	pop	{r4, pc}
 8004696:	46c0      	nop			; (mov r8, r8)
 8004698:	20000e22 	.word	0x20000e22

0800469c <__sinit>:
 800469c:	b513      	push	{r0, r1, r4, lr}
 800469e:	0004      	movs	r4, r0
 80046a0:	f7ff ffec 	bl	800467c <__sinit_lock_acquire>
 80046a4:	69a3      	ldr	r3, [r4, #24]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d002      	beq.n	80046b0 <__sinit+0x14>
 80046aa:	f7ff ffef 	bl	800468c <__sinit_lock_release>
 80046ae:	bd13      	pop	{r0, r1, r4, pc}
 80046b0:	64a3      	str	r3, [r4, #72]	; 0x48
 80046b2:	64e3      	str	r3, [r4, #76]	; 0x4c
 80046b4:	6523      	str	r3, [r4, #80]	; 0x50
 80046b6:	4b13      	ldr	r3, [pc, #76]	; (8004704 <__sinit+0x68>)
 80046b8:	4a13      	ldr	r2, [pc, #76]	; (8004708 <__sinit+0x6c>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80046be:	9301      	str	r3, [sp, #4]
 80046c0:	42a3      	cmp	r3, r4
 80046c2:	d101      	bne.n	80046c8 <__sinit+0x2c>
 80046c4:	2301      	movs	r3, #1
 80046c6:	61a3      	str	r3, [r4, #24]
 80046c8:	0020      	movs	r0, r4
 80046ca:	f000 f81f 	bl	800470c <__sfp>
 80046ce:	6060      	str	r0, [r4, #4]
 80046d0:	0020      	movs	r0, r4
 80046d2:	f000 f81b 	bl	800470c <__sfp>
 80046d6:	60a0      	str	r0, [r4, #8]
 80046d8:	0020      	movs	r0, r4
 80046da:	f000 f817 	bl	800470c <__sfp>
 80046de:	2200      	movs	r2, #0
 80046e0:	2104      	movs	r1, #4
 80046e2:	60e0      	str	r0, [r4, #12]
 80046e4:	6860      	ldr	r0, [r4, #4]
 80046e6:	f7ff ff77 	bl	80045d8 <std>
 80046ea:	2201      	movs	r2, #1
 80046ec:	2109      	movs	r1, #9
 80046ee:	68a0      	ldr	r0, [r4, #8]
 80046f0:	f7ff ff72 	bl	80045d8 <std>
 80046f4:	2202      	movs	r2, #2
 80046f6:	2112      	movs	r1, #18
 80046f8:	68e0      	ldr	r0, [r4, #12]
 80046fa:	f7ff ff6d 	bl	80045d8 <std>
 80046fe:	2301      	movs	r3, #1
 8004700:	61a3      	str	r3, [r4, #24]
 8004702:	e7d2      	b.n	80046aa <__sinit+0xe>
 8004704:	08005384 	.word	0x08005384
 8004708:	08004621 	.word	0x08004621

0800470c <__sfp>:
 800470c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800470e:	0007      	movs	r7, r0
 8004710:	f7ff ffa4 	bl	800465c <__sfp_lock_acquire>
 8004714:	4b1f      	ldr	r3, [pc, #124]	; (8004794 <__sfp+0x88>)
 8004716:	681e      	ldr	r6, [r3, #0]
 8004718:	69b3      	ldr	r3, [r6, #24]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d102      	bne.n	8004724 <__sfp+0x18>
 800471e:	0030      	movs	r0, r6
 8004720:	f7ff ffbc 	bl	800469c <__sinit>
 8004724:	3648      	adds	r6, #72	; 0x48
 8004726:	68b4      	ldr	r4, [r6, #8]
 8004728:	6873      	ldr	r3, [r6, #4]
 800472a:	3b01      	subs	r3, #1
 800472c:	d504      	bpl.n	8004738 <__sfp+0x2c>
 800472e:	6833      	ldr	r3, [r6, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d022      	beq.n	800477a <__sfp+0x6e>
 8004734:	6836      	ldr	r6, [r6, #0]
 8004736:	e7f6      	b.n	8004726 <__sfp+0x1a>
 8004738:	220c      	movs	r2, #12
 800473a:	5ea5      	ldrsh	r5, [r4, r2]
 800473c:	2d00      	cmp	r5, #0
 800473e:	d11a      	bne.n	8004776 <__sfp+0x6a>
 8004740:	0020      	movs	r0, r4
 8004742:	4b15      	ldr	r3, [pc, #84]	; (8004798 <__sfp+0x8c>)
 8004744:	3058      	adds	r0, #88	; 0x58
 8004746:	60e3      	str	r3, [r4, #12]
 8004748:	6665      	str	r5, [r4, #100]	; 0x64
 800474a:	f000 f847 	bl	80047dc <__retarget_lock_init_recursive>
 800474e:	f7ff ff8d 	bl	800466c <__sfp_lock_release>
 8004752:	0020      	movs	r0, r4
 8004754:	2208      	movs	r2, #8
 8004756:	0029      	movs	r1, r5
 8004758:	6025      	str	r5, [r4, #0]
 800475a:	60a5      	str	r5, [r4, #8]
 800475c:	6065      	str	r5, [r4, #4]
 800475e:	6125      	str	r5, [r4, #16]
 8004760:	6165      	str	r5, [r4, #20]
 8004762:	61a5      	str	r5, [r4, #24]
 8004764:	305c      	adds	r0, #92	; 0x5c
 8004766:	f7ff fcfe 	bl	8004166 <memset>
 800476a:	6365      	str	r5, [r4, #52]	; 0x34
 800476c:	63a5      	str	r5, [r4, #56]	; 0x38
 800476e:	64a5      	str	r5, [r4, #72]	; 0x48
 8004770:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004772:	0020      	movs	r0, r4
 8004774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004776:	3468      	adds	r4, #104	; 0x68
 8004778:	e7d7      	b.n	800472a <__sfp+0x1e>
 800477a:	2104      	movs	r1, #4
 800477c:	0038      	movs	r0, r7
 800477e:	f7ff ff57 	bl	8004630 <__sfmoreglue>
 8004782:	1e04      	subs	r4, r0, #0
 8004784:	6030      	str	r0, [r6, #0]
 8004786:	d1d5      	bne.n	8004734 <__sfp+0x28>
 8004788:	f7ff ff70 	bl	800466c <__sfp_lock_release>
 800478c:	230c      	movs	r3, #12
 800478e:	603b      	str	r3, [r7, #0]
 8004790:	e7ef      	b.n	8004772 <__sfp+0x66>
 8004792:	46c0      	nop			; (mov r8, r8)
 8004794:	08005384 	.word	0x08005384
 8004798:	ffff0001 	.word	0xffff0001

0800479c <_fwalk_reent>:
 800479c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800479e:	0004      	movs	r4, r0
 80047a0:	0006      	movs	r6, r0
 80047a2:	2700      	movs	r7, #0
 80047a4:	9101      	str	r1, [sp, #4]
 80047a6:	3448      	adds	r4, #72	; 0x48
 80047a8:	6863      	ldr	r3, [r4, #4]
 80047aa:	68a5      	ldr	r5, [r4, #8]
 80047ac:	9300      	str	r3, [sp, #0]
 80047ae:	9b00      	ldr	r3, [sp, #0]
 80047b0:	3b01      	subs	r3, #1
 80047b2:	9300      	str	r3, [sp, #0]
 80047b4:	d504      	bpl.n	80047c0 <_fwalk_reent+0x24>
 80047b6:	6824      	ldr	r4, [r4, #0]
 80047b8:	2c00      	cmp	r4, #0
 80047ba:	d1f5      	bne.n	80047a8 <_fwalk_reent+0xc>
 80047bc:	0038      	movs	r0, r7
 80047be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80047c0:	89ab      	ldrh	r3, [r5, #12]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d908      	bls.n	80047d8 <_fwalk_reent+0x3c>
 80047c6:	220e      	movs	r2, #14
 80047c8:	5eab      	ldrsh	r3, [r5, r2]
 80047ca:	3301      	adds	r3, #1
 80047cc:	d004      	beq.n	80047d8 <_fwalk_reent+0x3c>
 80047ce:	0029      	movs	r1, r5
 80047d0:	0030      	movs	r0, r6
 80047d2:	9b01      	ldr	r3, [sp, #4]
 80047d4:	4798      	blx	r3
 80047d6:	4307      	orrs	r7, r0
 80047d8:	3568      	adds	r5, #104	; 0x68
 80047da:	e7e8      	b.n	80047ae <_fwalk_reent+0x12>

080047dc <__retarget_lock_init_recursive>:
 80047dc:	4770      	bx	lr

080047de <__retarget_lock_acquire_recursive>:
 80047de:	4770      	bx	lr

080047e0 <__retarget_lock_release_recursive>:
 80047e0:	4770      	bx	lr
	...

080047e4 <__swhatbuf_r>:
 80047e4:	b570      	push	{r4, r5, r6, lr}
 80047e6:	000e      	movs	r6, r1
 80047e8:	001d      	movs	r5, r3
 80047ea:	230e      	movs	r3, #14
 80047ec:	5ec9      	ldrsh	r1, [r1, r3]
 80047ee:	0014      	movs	r4, r2
 80047f0:	b096      	sub	sp, #88	; 0x58
 80047f2:	2900      	cmp	r1, #0
 80047f4:	da08      	bge.n	8004808 <__swhatbuf_r+0x24>
 80047f6:	220c      	movs	r2, #12
 80047f8:	5eb3      	ldrsh	r3, [r6, r2]
 80047fa:	2200      	movs	r2, #0
 80047fc:	602a      	str	r2, [r5, #0]
 80047fe:	061b      	lsls	r3, r3, #24
 8004800:	d411      	bmi.n	8004826 <__swhatbuf_r+0x42>
 8004802:	2380      	movs	r3, #128	; 0x80
 8004804:	00db      	lsls	r3, r3, #3
 8004806:	e00f      	b.n	8004828 <__swhatbuf_r+0x44>
 8004808:	466a      	mov	r2, sp
 800480a:	f000 fca1 	bl	8005150 <_fstat_r>
 800480e:	2800      	cmp	r0, #0
 8004810:	dbf1      	blt.n	80047f6 <__swhatbuf_r+0x12>
 8004812:	23f0      	movs	r3, #240	; 0xf0
 8004814:	9901      	ldr	r1, [sp, #4]
 8004816:	021b      	lsls	r3, r3, #8
 8004818:	4019      	ands	r1, r3
 800481a:	4b05      	ldr	r3, [pc, #20]	; (8004830 <__swhatbuf_r+0x4c>)
 800481c:	18c9      	adds	r1, r1, r3
 800481e:	424b      	negs	r3, r1
 8004820:	4159      	adcs	r1, r3
 8004822:	6029      	str	r1, [r5, #0]
 8004824:	e7ed      	b.n	8004802 <__swhatbuf_r+0x1e>
 8004826:	2340      	movs	r3, #64	; 0x40
 8004828:	2000      	movs	r0, #0
 800482a:	6023      	str	r3, [r4, #0]
 800482c:	b016      	add	sp, #88	; 0x58
 800482e:	bd70      	pop	{r4, r5, r6, pc}
 8004830:	ffffe000 	.word	0xffffe000

08004834 <__smakebuf_r>:
 8004834:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004836:	2602      	movs	r6, #2
 8004838:	898b      	ldrh	r3, [r1, #12]
 800483a:	0005      	movs	r5, r0
 800483c:	000c      	movs	r4, r1
 800483e:	4233      	tst	r3, r6
 8004840:	d006      	beq.n	8004850 <__smakebuf_r+0x1c>
 8004842:	0023      	movs	r3, r4
 8004844:	3347      	adds	r3, #71	; 0x47
 8004846:	6023      	str	r3, [r4, #0]
 8004848:	6123      	str	r3, [r4, #16]
 800484a:	2301      	movs	r3, #1
 800484c:	6163      	str	r3, [r4, #20]
 800484e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004850:	466a      	mov	r2, sp
 8004852:	ab01      	add	r3, sp, #4
 8004854:	f7ff ffc6 	bl	80047e4 <__swhatbuf_r>
 8004858:	9900      	ldr	r1, [sp, #0]
 800485a:	0007      	movs	r7, r0
 800485c:	0028      	movs	r0, r5
 800485e:	f000 f899 	bl	8004994 <_malloc_r>
 8004862:	2800      	cmp	r0, #0
 8004864:	d108      	bne.n	8004878 <__smakebuf_r+0x44>
 8004866:	220c      	movs	r2, #12
 8004868:	5ea3      	ldrsh	r3, [r4, r2]
 800486a:	059a      	lsls	r2, r3, #22
 800486c:	d4ef      	bmi.n	800484e <__smakebuf_r+0x1a>
 800486e:	2203      	movs	r2, #3
 8004870:	4393      	bics	r3, r2
 8004872:	431e      	orrs	r6, r3
 8004874:	81a6      	strh	r6, [r4, #12]
 8004876:	e7e4      	b.n	8004842 <__smakebuf_r+0xe>
 8004878:	4b0f      	ldr	r3, [pc, #60]	; (80048b8 <__smakebuf_r+0x84>)
 800487a:	62ab      	str	r3, [r5, #40]	; 0x28
 800487c:	2380      	movs	r3, #128	; 0x80
 800487e:	89a2      	ldrh	r2, [r4, #12]
 8004880:	6020      	str	r0, [r4, #0]
 8004882:	4313      	orrs	r3, r2
 8004884:	81a3      	strh	r3, [r4, #12]
 8004886:	9b00      	ldr	r3, [sp, #0]
 8004888:	6120      	str	r0, [r4, #16]
 800488a:	6163      	str	r3, [r4, #20]
 800488c:	9b01      	ldr	r3, [sp, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00d      	beq.n	80048ae <__smakebuf_r+0x7a>
 8004892:	0028      	movs	r0, r5
 8004894:	230e      	movs	r3, #14
 8004896:	5ee1      	ldrsh	r1, [r4, r3]
 8004898:	f000 fc6c 	bl	8005174 <_isatty_r>
 800489c:	2800      	cmp	r0, #0
 800489e:	d006      	beq.n	80048ae <__smakebuf_r+0x7a>
 80048a0:	2203      	movs	r2, #3
 80048a2:	89a3      	ldrh	r3, [r4, #12]
 80048a4:	4393      	bics	r3, r2
 80048a6:	001a      	movs	r2, r3
 80048a8:	2301      	movs	r3, #1
 80048aa:	4313      	orrs	r3, r2
 80048ac:	81a3      	strh	r3, [r4, #12]
 80048ae:	89a0      	ldrh	r0, [r4, #12]
 80048b0:	4307      	orrs	r7, r0
 80048b2:	81a7      	strh	r7, [r4, #12]
 80048b4:	e7cb      	b.n	800484e <__smakebuf_r+0x1a>
 80048b6:	46c0      	nop			; (mov r8, r8)
 80048b8:	08004621 	.word	0x08004621

080048bc <_free_r>:
 80048bc:	b570      	push	{r4, r5, r6, lr}
 80048be:	0005      	movs	r5, r0
 80048c0:	2900      	cmp	r1, #0
 80048c2:	d010      	beq.n	80048e6 <_free_r+0x2a>
 80048c4:	1f0c      	subs	r4, r1, #4
 80048c6:	6823      	ldr	r3, [r4, #0]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	da00      	bge.n	80048ce <_free_r+0x12>
 80048cc:	18e4      	adds	r4, r4, r3
 80048ce:	0028      	movs	r0, r5
 80048d0:	f000 fc82 	bl	80051d8 <__malloc_lock>
 80048d4:	4a1d      	ldr	r2, [pc, #116]	; (800494c <_free_r+0x90>)
 80048d6:	6813      	ldr	r3, [r2, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d105      	bne.n	80048e8 <_free_r+0x2c>
 80048dc:	6063      	str	r3, [r4, #4]
 80048de:	6014      	str	r4, [r2, #0]
 80048e0:	0028      	movs	r0, r5
 80048e2:	f000 fc81 	bl	80051e8 <__malloc_unlock>
 80048e6:	bd70      	pop	{r4, r5, r6, pc}
 80048e8:	42a3      	cmp	r3, r4
 80048ea:	d908      	bls.n	80048fe <_free_r+0x42>
 80048ec:	6821      	ldr	r1, [r4, #0]
 80048ee:	1860      	adds	r0, r4, r1
 80048f0:	4283      	cmp	r3, r0
 80048f2:	d1f3      	bne.n	80048dc <_free_r+0x20>
 80048f4:	6818      	ldr	r0, [r3, #0]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	1841      	adds	r1, r0, r1
 80048fa:	6021      	str	r1, [r4, #0]
 80048fc:	e7ee      	b.n	80048dc <_free_r+0x20>
 80048fe:	001a      	movs	r2, r3
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <_free_r+0x4e>
 8004906:	42a3      	cmp	r3, r4
 8004908:	d9f9      	bls.n	80048fe <_free_r+0x42>
 800490a:	6811      	ldr	r1, [r2, #0]
 800490c:	1850      	adds	r0, r2, r1
 800490e:	42a0      	cmp	r0, r4
 8004910:	d10b      	bne.n	800492a <_free_r+0x6e>
 8004912:	6820      	ldr	r0, [r4, #0]
 8004914:	1809      	adds	r1, r1, r0
 8004916:	1850      	adds	r0, r2, r1
 8004918:	6011      	str	r1, [r2, #0]
 800491a:	4283      	cmp	r3, r0
 800491c:	d1e0      	bne.n	80048e0 <_free_r+0x24>
 800491e:	6818      	ldr	r0, [r3, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	1841      	adds	r1, r0, r1
 8004924:	6011      	str	r1, [r2, #0]
 8004926:	6053      	str	r3, [r2, #4]
 8004928:	e7da      	b.n	80048e0 <_free_r+0x24>
 800492a:	42a0      	cmp	r0, r4
 800492c:	d902      	bls.n	8004934 <_free_r+0x78>
 800492e:	230c      	movs	r3, #12
 8004930:	602b      	str	r3, [r5, #0]
 8004932:	e7d5      	b.n	80048e0 <_free_r+0x24>
 8004934:	6821      	ldr	r1, [r4, #0]
 8004936:	1860      	adds	r0, r4, r1
 8004938:	4283      	cmp	r3, r0
 800493a:	d103      	bne.n	8004944 <_free_r+0x88>
 800493c:	6818      	ldr	r0, [r3, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	1841      	adds	r1, r0, r1
 8004942:	6021      	str	r1, [r4, #0]
 8004944:	6063      	str	r3, [r4, #4]
 8004946:	6054      	str	r4, [r2, #4]
 8004948:	e7ca      	b.n	80048e0 <_free_r+0x24>
 800494a:	46c0      	nop			; (mov r8, r8)
 800494c:	20000e24 	.word	0x20000e24

08004950 <sbrk_aligned>:
 8004950:	b570      	push	{r4, r5, r6, lr}
 8004952:	4e0f      	ldr	r6, [pc, #60]	; (8004990 <sbrk_aligned+0x40>)
 8004954:	000d      	movs	r5, r1
 8004956:	6831      	ldr	r1, [r6, #0]
 8004958:	0004      	movs	r4, r0
 800495a:	2900      	cmp	r1, #0
 800495c:	d102      	bne.n	8004964 <sbrk_aligned+0x14>
 800495e:	f000 fb73 	bl	8005048 <_sbrk_r>
 8004962:	6030      	str	r0, [r6, #0]
 8004964:	0029      	movs	r1, r5
 8004966:	0020      	movs	r0, r4
 8004968:	f000 fb6e 	bl	8005048 <_sbrk_r>
 800496c:	1c43      	adds	r3, r0, #1
 800496e:	d00a      	beq.n	8004986 <sbrk_aligned+0x36>
 8004970:	2303      	movs	r3, #3
 8004972:	1cc5      	adds	r5, r0, #3
 8004974:	439d      	bics	r5, r3
 8004976:	42a8      	cmp	r0, r5
 8004978:	d007      	beq.n	800498a <sbrk_aligned+0x3a>
 800497a:	1a29      	subs	r1, r5, r0
 800497c:	0020      	movs	r0, r4
 800497e:	f000 fb63 	bl	8005048 <_sbrk_r>
 8004982:	1c43      	adds	r3, r0, #1
 8004984:	d101      	bne.n	800498a <sbrk_aligned+0x3a>
 8004986:	2501      	movs	r5, #1
 8004988:	426d      	negs	r5, r5
 800498a:	0028      	movs	r0, r5
 800498c:	bd70      	pop	{r4, r5, r6, pc}
 800498e:	46c0      	nop			; (mov r8, r8)
 8004990:	20000e28 	.word	0x20000e28

08004994 <_malloc_r>:
 8004994:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004996:	2203      	movs	r2, #3
 8004998:	1ccb      	adds	r3, r1, #3
 800499a:	4393      	bics	r3, r2
 800499c:	3308      	adds	r3, #8
 800499e:	0006      	movs	r6, r0
 80049a0:	001f      	movs	r7, r3
 80049a2:	2b0c      	cmp	r3, #12
 80049a4:	d232      	bcs.n	8004a0c <_malloc_r+0x78>
 80049a6:	270c      	movs	r7, #12
 80049a8:	42b9      	cmp	r1, r7
 80049aa:	d831      	bhi.n	8004a10 <_malloc_r+0x7c>
 80049ac:	0030      	movs	r0, r6
 80049ae:	f000 fc13 	bl	80051d8 <__malloc_lock>
 80049b2:	4d32      	ldr	r5, [pc, #200]	; (8004a7c <_malloc_r+0xe8>)
 80049b4:	682b      	ldr	r3, [r5, #0]
 80049b6:	001c      	movs	r4, r3
 80049b8:	2c00      	cmp	r4, #0
 80049ba:	d12e      	bne.n	8004a1a <_malloc_r+0x86>
 80049bc:	0039      	movs	r1, r7
 80049be:	0030      	movs	r0, r6
 80049c0:	f7ff ffc6 	bl	8004950 <sbrk_aligned>
 80049c4:	0004      	movs	r4, r0
 80049c6:	1c43      	adds	r3, r0, #1
 80049c8:	d11e      	bne.n	8004a08 <_malloc_r+0x74>
 80049ca:	682c      	ldr	r4, [r5, #0]
 80049cc:	0025      	movs	r5, r4
 80049ce:	2d00      	cmp	r5, #0
 80049d0:	d14a      	bne.n	8004a68 <_malloc_r+0xd4>
 80049d2:	6823      	ldr	r3, [r4, #0]
 80049d4:	0029      	movs	r1, r5
 80049d6:	18e3      	adds	r3, r4, r3
 80049d8:	0030      	movs	r0, r6
 80049da:	9301      	str	r3, [sp, #4]
 80049dc:	f000 fb34 	bl	8005048 <_sbrk_r>
 80049e0:	9b01      	ldr	r3, [sp, #4]
 80049e2:	4283      	cmp	r3, r0
 80049e4:	d143      	bne.n	8004a6e <_malloc_r+0xda>
 80049e6:	6823      	ldr	r3, [r4, #0]
 80049e8:	3703      	adds	r7, #3
 80049ea:	1aff      	subs	r7, r7, r3
 80049ec:	2303      	movs	r3, #3
 80049ee:	439f      	bics	r7, r3
 80049f0:	3708      	adds	r7, #8
 80049f2:	2f0c      	cmp	r7, #12
 80049f4:	d200      	bcs.n	80049f8 <_malloc_r+0x64>
 80049f6:	270c      	movs	r7, #12
 80049f8:	0039      	movs	r1, r7
 80049fa:	0030      	movs	r0, r6
 80049fc:	f7ff ffa8 	bl	8004950 <sbrk_aligned>
 8004a00:	1c43      	adds	r3, r0, #1
 8004a02:	d034      	beq.n	8004a6e <_malloc_r+0xda>
 8004a04:	6823      	ldr	r3, [r4, #0]
 8004a06:	19df      	adds	r7, r3, r7
 8004a08:	6027      	str	r7, [r4, #0]
 8004a0a:	e013      	b.n	8004a34 <_malloc_r+0xa0>
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	dacb      	bge.n	80049a8 <_malloc_r+0x14>
 8004a10:	230c      	movs	r3, #12
 8004a12:	2500      	movs	r5, #0
 8004a14:	6033      	str	r3, [r6, #0]
 8004a16:	0028      	movs	r0, r5
 8004a18:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a1a:	6822      	ldr	r2, [r4, #0]
 8004a1c:	1bd1      	subs	r1, r2, r7
 8004a1e:	d420      	bmi.n	8004a62 <_malloc_r+0xce>
 8004a20:	290b      	cmp	r1, #11
 8004a22:	d917      	bls.n	8004a54 <_malloc_r+0xc0>
 8004a24:	19e2      	adds	r2, r4, r7
 8004a26:	6027      	str	r7, [r4, #0]
 8004a28:	42a3      	cmp	r3, r4
 8004a2a:	d111      	bne.n	8004a50 <_malloc_r+0xbc>
 8004a2c:	602a      	str	r2, [r5, #0]
 8004a2e:	6863      	ldr	r3, [r4, #4]
 8004a30:	6011      	str	r1, [r2, #0]
 8004a32:	6053      	str	r3, [r2, #4]
 8004a34:	0030      	movs	r0, r6
 8004a36:	0025      	movs	r5, r4
 8004a38:	f000 fbd6 	bl	80051e8 <__malloc_unlock>
 8004a3c:	2207      	movs	r2, #7
 8004a3e:	350b      	adds	r5, #11
 8004a40:	1d23      	adds	r3, r4, #4
 8004a42:	4395      	bics	r5, r2
 8004a44:	1aea      	subs	r2, r5, r3
 8004a46:	429d      	cmp	r5, r3
 8004a48:	d0e5      	beq.n	8004a16 <_malloc_r+0x82>
 8004a4a:	1b5b      	subs	r3, r3, r5
 8004a4c:	50a3      	str	r3, [r4, r2]
 8004a4e:	e7e2      	b.n	8004a16 <_malloc_r+0x82>
 8004a50:	605a      	str	r2, [r3, #4]
 8004a52:	e7ec      	b.n	8004a2e <_malloc_r+0x9a>
 8004a54:	6862      	ldr	r2, [r4, #4]
 8004a56:	42a3      	cmp	r3, r4
 8004a58:	d101      	bne.n	8004a5e <_malloc_r+0xca>
 8004a5a:	602a      	str	r2, [r5, #0]
 8004a5c:	e7ea      	b.n	8004a34 <_malloc_r+0xa0>
 8004a5e:	605a      	str	r2, [r3, #4]
 8004a60:	e7e8      	b.n	8004a34 <_malloc_r+0xa0>
 8004a62:	0023      	movs	r3, r4
 8004a64:	6864      	ldr	r4, [r4, #4]
 8004a66:	e7a7      	b.n	80049b8 <_malloc_r+0x24>
 8004a68:	002c      	movs	r4, r5
 8004a6a:	686d      	ldr	r5, [r5, #4]
 8004a6c:	e7af      	b.n	80049ce <_malloc_r+0x3a>
 8004a6e:	230c      	movs	r3, #12
 8004a70:	0030      	movs	r0, r6
 8004a72:	6033      	str	r3, [r6, #0]
 8004a74:	f000 fbb8 	bl	80051e8 <__malloc_unlock>
 8004a78:	e7cd      	b.n	8004a16 <_malloc_r+0x82>
 8004a7a:	46c0      	nop			; (mov r8, r8)
 8004a7c:	20000e24 	.word	0x20000e24

08004a80 <__sfputc_r>:
 8004a80:	6893      	ldr	r3, [r2, #8]
 8004a82:	b510      	push	{r4, lr}
 8004a84:	3b01      	subs	r3, #1
 8004a86:	6093      	str	r3, [r2, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	da04      	bge.n	8004a96 <__sfputc_r+0x16>
 8004a8c:	6994      	ldr	r4, [r2, #24]
 8004a8e:	42a3      	cmp	r3, r4
 8004a90:	db07      	blt.n	8004aa2 <__sfputc_r+0x22>
 8004a92:	290a      	cmp	r1, #10
 8004a94:	d005      	beq.n	8004aa2 <__sfputc_r+0x22>
 8004a96:	6813      	ldr	r3, [r2, #0]
 8004a98:	1c58      	adds	r0, r3, #1
 8004a9a:	6010      	str	r0, [r2, #0]
 8004a9c:	7019      	strb	r1, [r3, #0]
 8004a9e:	0008      	movs	r0, r1
 8004aa0:	bd10      	pop	{r4, pc}
 8004aa2:	f7ff fbff 	bl	80042a4 <__swbuf_r>
 8004aa6:	0001      	movs	r1, r0
 8004aa8:	e7f9      	b.n	8004a9e <__sfputc_r+0x1e>

08004aaa <__sfputs_r>:
 8004aaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aac:	0006      	movs	r6, r0
 8004aae:	000f      	movs	r7, r1
 8004ab0:	0014      	movs	r4, r2
 8004ab2:	18d5      	adds	r5, r2, r3
 8004ab4:	42ac      	cmp	r4, r5
 8004ab6:	d101      	bne.n	8004abc <__sfputs_r+0x12>
 8004ab8:	2000      	movs	r0, #0
 8004aba:	e007      	b.n	8004acc <__sfputs_r+0x22>
 8004abc:	7821      	ldrb	r1, [r4, #0]
 8004abe:	003a      	movs	r2, r7
 8004ac0:	0030      	movs	r0, r6
 8004ac2:	f7ff ffdd 	bl	8004a80 <__sfputc_r>
 8004ac6:	3401      	adds	r4, #1
 8004ac8:	1c43      	adds	r3, r0, #1
 8004aca:	d1f3      	bne.n	8004ab4 <__sfputs_r+0xa>
 8004acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004ad0 <_vfiprintf_r>:
 8004ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ad2:	b0a1      	sub	sp, #132	; 0x84
 8004ad4:	0006      	movs	r6, r0
 8004ad6:	000c      	movs	r4, r1
 8004ad8:	001f      	movs	r7, r3
 8004ada:	9203      	str	r2, [sp, #12]
 8004adc:	2800      	cmp	r0, #0
 8004ade:	d004      	beq.n	8004aea <_vfiprintf_r+0x1a>
 8004ae0:	6983      	ldr	r3, [r0, #24]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d101      	bne.n	8004aea <_vfiprintf_r+0x1a>
 8004ae6:	f7ff fdd9 	bl	800469c <__sinit>
 8004aea:	4b8e      	ldr	r3, [pc, #568]	; (8004d24 <_vfiprintf_r+0x254>)
 8004aec:	429c      	cmp	r4, r3
 8004aee:	d11c      	bne.n	8004b2a <_vfiprintf_r+0x5a>
 8004af0:	6874      	ldr	r4, [r6, #4]
 8004af2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004af4:	07db      	lsls	r3, r3, #31
 8004af6:	d405      	bmi.n	8004b04 <_vfiprintf_r+0x34>
 8004af8:	89a3      	ldrh	r3, [r4, #12]
 8004afa:	059b      	lsls	r3, r3, #22
 8004afc:	d402      	bmi.n	8004b04 <_vfiprintf_r+0x34>
 8004afe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b00:	f7ff fe6d 	bl	80047de <__retarget_lock_acquire_recursive>
 8004b04:	89a3      	ldrh	r3, [r4, #12]
 8004b06:	071b      	lsls	r3, r3, #28
 8004b08:	d502      	bpl.n	8004b10 <_vfiprintf_r+0x40>
 8004b0a:	6923      	ldr	r3, [r4, #16]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d11d      	bne.n	8004b4c <_vfiprintf_r+0x7c>
 8004b10:	0021      	movs	r1, r4
 8004b12:	0030      	movs	r0, r6
 8004b14:	f7ff fc1c 	bl	8004350 <__swsetup_r>
 8004b18:	2800      	cmp	r0, #0
 8004b1a:	d017      	beq.n	8004b4c <_vfiprintf_r+0x7c>
 8004b1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004b1e:	07db      	lsls	r3, r3, #31
 8004b20:	d50d      	bpl.n	8004b3e <_vfiprintf_r+0x6e>
 8004b22:	2001      	movs	r0, #1
 8004b24:	4240      	negs	r0, r0
 8004b26:	b021      	add	sp, #132	; 0x84
 8004b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b2a:	4b7f      	ldr	r3, [pc, #508]	; (8004d28 <_vfiprintf_r+0x258>)
 8004b2c:	429c      	cmp	r4, r3
 8004b2e:	d101      	bne.n	8004b34 <_vfiprintf_r+0x64>
 8004b30:	68b4      	ldr	r4, [r6, #8]
 8004b32:	e7de      	b.n	8004af2 <_vfiprintf_r+0x22>
 8004b34:	4b7d      	ldr	r3, [pc, #500]	; (8004d2c <_vfiprintf_r+0x25c>)
 8004b36:	429c      	cmp	r4, r3
 8004b38:	d1db      	bne.n	8004af2 <_vfiprintf_r+0x22>
 8004b3a:	68f4      	ldr	r4, [r6, #12]
 8004b3c:	e7d9      	b.n	8004af2 <_vfiprintf_r+0x22>
 8004b3e:	89a3      	ldrh	r3, [r4, #12]
 8004b40:	059b      	lsls	r3, r3, #22
 8004b42:	d4ee      	bmi.n	8004b22 <_vfiprintf_r+0x52>
 8004b44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b46:	f7ff fe4b 	bl	80047e0 <__retarget_lock_release_recursive>
 8004b4a:	e7ea      	b.n	8004b22 <_vfiprintf_r+0x52>
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	ad08      	add	r5, sp, #32
 8004b50:	616b      	str	r3, [r5, #20]
 8004b52:	3320      	adds	r3, #32
 8004b54:	766b      	strb	r3, [r5, #25]
 8004b56:	3310      	adds	r3, #16
 8004b58:	76ab      	strb	r3, [r5, #26]
 8004b5a:	9707      	str	r7, [sp, #28]
 8004b5c:	9f03      	ldr	r7, [sp, #12]
 8004b5e:	783b      	ldrb	r3, [r7, #0]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d001      	beq.n	8004b68 <_vfiprintf_r+0x98>
 8004b64:	2b25      	cmp	r3, #37	; 0x25
 8004b66:	d14e      	bne.n	8004c06 <_vfiprintf_r+0x136>
 8004b68:	9b03      	ldr	r3, [sp, #12]
 8004b6a:	1afb      	subs	r3, r7, r3
 8004b6c:	9305      	str	r3, [sp, #20]
 8004b6e:	9b03      	ldr	r3, [sp, #12]
 8004b70:	429f      	cmp	r7, r3
 8004b72:	d00d      	beq.n	8004b90 <_vfiprintf_r+0xc0>
 8004b74:	9b05      	ldr	r3, [sp, #20]
 8004b76:	0021      	movs	r1, r4
 8004b78:	0030      	movs	r0, r6
 8004b7a:	9a03      	ldr	r2, [sp, #12]
 8004b7c:	f7ff ff95 	bl	8004aaa <__sfputs_r>
 8004b80:	1c43      	adds	r3, r0, #1
 8004b82:	d100      	bne.n	8004b86 <_vfiprintf_r+0xb6>
 8004b84:	e0b5      	b.n	8004cf2 <_vfiprintf_r+0x222>
 8004b86:	696a      	ldr	r2, [r5, #20]
 8004b88:	9b05      	ldr	r3, [sp, #20]
 8004b8a:	4694      	mov	ip, r2
 8004b8c:	4463      	add	r3, ip
 8004b8e:	616b      	str	r3, [r5, #20]
 8004b90:	783b      	ldrb	r3, [r7, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d100      	bne.n	8004b98 <_vfiprintf_r+0xc8>
 8004b96:	e0ac      	b.n	8004cf2 <_vfiprintf_r+0x222>
 8004b98:	2201      	movs	r2, #1
 8004b9a:	1c7b      	adds	r3, r7, #1
 8004b9c:	9303      	str	r3, [sp, #12]
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	4252      	negs	r2, r2
 8004ba2:	606a      	str	r2, [r5, #4]
 8004ba4:	a904      	add	r1, sp, #16
 8004ba6:	3254      	adds	r2, #84	; 0x54
 8004ba8:	1852      	adds	r2, r2, r1
 8004baa:	602b      	str	r3, [r5, #0]
 8004bac:	60eb      	str	r3, [r5, #12]
 8004bae:	60ab      	str	r3, [r5, #8]
 8004bb0:	7013      	strb	r3, [r2, #0]
 8004bb2:	65ab      	str	r3, [r5, #88]	; 0x58
 8004bb4:	9b03      	ldr	r3, [sp, #12]
 8004bb6:	2205      	movs	r2, #5
 8004bb8:	7819      	ldrb	r1, [r3, #0]
 8004bba:	485d      	ldr	r0, [pc, #372]	; (8004d30 <_vfiprintf_r+0x260>)
 8004bbc:	f000 fb00 	bl	80051c0 <memchr>
 8004bc0:	9b03      	ldr	r3, [sp, #12]
 8004bc2:	1c5f      	adds	r7, r3, #1
 8004bc4:	2800      	cmp	r0, #0
 8004bc6:	d120      	bne.n	8004c0a <_vfiprintf_r+0x13a>
 8004bc8:	682a      	ldr	r2, [r5, #0]
 8004bca:	06d3      	lsls	r3, r2, #27
 8004bcc:	d504      	bpl.n	8004bd8 <_vfiprintf_r+0x108>
 8004bce:	2353      	movs	r3, #83	; 0x53
 8004bd0:	a904      	add	r1, sp, #16
 8004bd2:	185b      	adds	r3, r3, r1
 8004bd4:	2120      	movs	r1, #32
 8004bd6:	7019      	strb	r1, [r3, #0]
 8004bd8:	0713      	lsls	r3, r2, #28
 8004bda:	d504      	bpl.n	8004be6 <_vfiprintf_r+0x116>
 8004bdc:	2353      	movs	r3, #83	; 0x53
 8004bde:	a904      	add	r1, sp, #16
 8004be0:	185b      	adds	r3, r3, r1
 8004be2:	212b      	movs	r1, #43	; 0x2b
 8004be4:	7019      	strb	r1, [r3, #0]
 8004be6:	9b03      	ldr	r3, [sp, #12]
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	2b2a      	cmp	r3, #42	; 0x2a
 8004bec:	d016      	beq.n	8004c1c <_vfiprintf_r+0x14c>
 8004bee:	2100      	movs	r1, #0
 8004bf0:	68eb      	ldr	r3, [r5, #12]
 8004bf2:	9f03      	ldr	r7, [sp, #12]
 8004bf4:	783a      	ldrb	r2, [r7, #0]
 8004bf6:	1c78      	adds	r0, r7, #1
 8004bf8:	3a30      	subs	r2, #48	; 0x30
 8004bfa:	4684      	mov	ip, r0
 8004bfc:	2a09      	cmp	r2, #9
 8004bfe:	d94f      	bls.n	8004ca0 <_vfiprintf_r+0x1d0>
 8004c00:	2900      	cmp	r1, #0
 8004c02:	d111      	bne.n	8004c28 <_vfiprintf_r+0x158>
 8004c04:	e017      	b.n	8004c36 <_vfiprintf_r+0x166>
 8004c06:	3701      	adds	r7, #1
 8004c08:	e7a9      	b.n	8004b5e <_vfiprintf_r+0x8e>
 8004c0a:	4b49      	ldr	r3, [pc, #292]	; (8004d30 <_vfiprintf_r+0x260>)
 8004c0c:	682a      	ldr	r2, [r5, #0]
 8004c0e:	1ac0      	subs	r0, r0, r3
 8004c10:	2301      	movs	r3, #1
 8004c12:	4083      	lsls	r3, r0
 8004c14:	4313      	orrs	r3, r2
 8004c16:	602b      	str	r3, [r5, #0]
 8004c18:	9703      	str	r7, [sp, #12]
 8004c1a:	e7cb      	b.n	8004bb4 <_vfiprintf_r+0xe4>
 8004c1c:	9b07      	ldr	r3, [sp, #28]
 8004c1e:	1d19      	adds	r1, r3, #4
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	9107      	str	r1, [sp, #28]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	db01      	blt.n	8004c2c <_vfiprintf_r+0x15c>
 8004c28:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c2a:	e004      	b.n	8004c36 <_vfiprintf_r+0x166>
 8004c2c:	425b      	negs	r3, r3
 8004c2e:	60eb      	str	r3, [r5, #12]
 8004c30:	2302      	movs	r3, #2
 8004c32:	4313      	orrs	r3, r2
 8004c34:	602b      	str	r3, [r5, #0]
 8004c36:	783b      	ldrb	r3, [r7, #0]
 8004c38:	2b2e      	cmp	r3, #46	; 0x2e
 8004c3a:	d10a      	bne.n	8004c52 <_vfiprintf_r+0x182>
 8004c3c:	787b      	ldrb	r3, [r7, #1]
 8004c3e:	2b2a      	cmp	r3, #42	; 0x2a
 8004c40:	d137      	bne.n	8004cb2 <_vfiprintf_r+0x1e2>
 8004c42:	9b07      	ldr	r3, [sp, #28]
 8004c44:	3702      	adds	r7, #2
 8004c46:	1d1a      	adds	r2, r3, #4
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	9207      	str	r2, [sp, #28]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	db2d      	blt.n	8004cac <_vfiprintf_r+0x1dc>
 8004c50:	9309      	str	r3, [sp, #36]	; 0x24
 8004c52:	2203      	movs	r2, #3
 8004c54:	7839      	ldrb	r1, [r7, #0]
 8004c56:	4837      	ldr	r0, [pc, #220]	; (8004d34 <_vfiprintf_r+0x264>)
 8004c58:	f000 fab2 	bl	80051c0 <memchr>
 8004c5c:	2800      	cmp	r0, #0
 8004c5e:	d007      	beq.n	8004c70 <_vfiprintf_r+0x1a0>
 8004c60:	4b34      	ldr	r3, [pc, #208]	; (8004d34 <_vfiprintf_r+0x264>)
 8004c62:	682a      	ldr	r2, [r5, #0]
 8004c64:	1ac0      	subs	r0, r0, r3
 8004c66:	2340      	movs	r3, #64	; 0x40
 8004c68:	4083      	lsls	r3, r0
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	3701      	adds	r7, #1
 8004c6e:	602b      	str	r3, [r5, #0]
 8004c70:	7839      	ldrb	r1, [r7, #0]
 8004c72:	1c7b      	adds	r3, r7, #1
 8004c74:	2206      	movs	r2, #6
 8004c76:	4830      	ldr	r0, [pc, #192]	; (8004d38 <_vfiprintf_r+0x268>)
 8004c78:	9303      	str	r3, [sp, #12]
 8004c7a:	7629      	strb	r1, [r5, #24]
 8004c7c:	f000 faa0 	bl	80051c0 <memchr>
 8004c80:	2800      	cmp	r0, #0
 8004c82:	d045      	beq.n	8004d10 <_vfiprintf_r+0x240>
 8004c84:	4b2d      	ldr	r3, [pc, #180]	; (8004d3c <_vfiprintf_r+0x26c>)
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d127      	bne.n	8004cda <_vfiprintf_r+0x20a>
 8004c8a:	2207      	movs	r2, #7
 8004c8c:	9b07      	ldr	r3, [sp, #28]
 8004c8e:	3307      	adds	r3, #7
 8004c90:	4393      	bics	r3, r2
 8004c92:	3308      	adds	r3, #8
 8004c94:	9307      	str	r3, [sp, #28]
 8004c96:	696b      	ldr	r3, [r5, #20]
 8004c98:	9a04      	ldr	r2, [sp, #16]
 8004c9a:	189b      	adds	r3, r3, r2
 8004c9c:	616b      	str	r3, [r5, #20]
 8004c9e:	e75d      	b.n	8004b5c <_vfiprintf_r+0x8c>
 8004ca0:	210a      	movs	r1, #10
 8004ca2:	434b      	muls	r3, r1
 8004ca4:	4667      	mov	r7, ip
 8004ca6:	189b      	adds	r3, r3, r2
 8004ca8:	3909      	subs	r1, #9
 8004caa:	e7a3      	b.n	8004bf4 <_vfiprintf_r+0x124>
 8004cac:	2301      	movs	r3, #1
 8004cae:	425b      	negs	r3, r3
 8004cb0:	e7ce      	b.n	8004c50 <_vfiprintf_r+0x180>
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	001a      	movs	r2, r3
 8004cb6:	3701      	adds	r7, #1
 8004cb8:	606b      	str	r3, [r5, #4]
 8004cba:	7839      	ldrb	r1, [r7, #0]
 8004cbc:	1c78      	adds	r0, r7, #1
 8004cbe:	3930      	subs	r1, #48	; 0x30
 8004cc0:	4684      	mov	ip, r0
 8004cc2:	2909      	cmp	r1, #9
 8004cc4:	d903      	bls.n	8004cce <_vfiprintf_r+0x1fe>
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0c3      	beq.n	8004c52 <_vfiprintf_r+0x182>
 8004cca:	9209      	str	r2, [sp, #36]	; 0x24
 8004ccc:	e7c1      	b.n	8004c52 <_vfiprintf_r+0x182>
 8004cce:	230a      	movs	r3, #10
 8004cd0:	435a      	muls	r2, r3
 8004cd2:	4667      	mov	r7, ip
 8004cd4:	1852      	adds	r2, r2, r1
 8004cd6:	3b09      	subs	r3, #9
 8004cd8:	e7ef      	b.n	8004cba <_vfiprintf_r+0x1ea>
 8004cda:	ab07      	add	r3, sp, #28
 8004cdc:	9300      	str	r3, [sp, #0]
 8004cde:	0022      	movs	r2, r4
 8004ce0:	0029      	movs	r1, r5
 8004ce2:	0030      	movs	r0, r6
 8004ce4:	4b16      	ldr	r3, [pc, #88]	; (8004d40 <_vfiprintf_r+0x270>)
 8004ce6:	e000      	b.n	8004cea <_vfiprintf_r+0x21a>
 8004ce8:	bf00      	nop
 8004cea:	9004      	str	r0, [sp, #16]
 8004cec:	9b04      	ldr	r3, [sp, #16]
 8004cee:	3301      	adds	r3, #1
 8004cf0:	d1d1      	bne.n	8004c96 <_vfiprintf_r+0x1c6>
 8004cf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004cf4:	07db      	lsls	r3, r3, #31
 8004cf6:	d405      	bmi.n	8004d04 <_vfiprintf_r+0x234>
 8004cf8:	89a3      	ldrh	r3, [r4, #12]
 8004cfa:	059b      	lsls	r3, r3, #22
 8004cfc:	d402      	bmi.n	8004d04 <_vfiprintf_r+0x234>
 8004cfe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d00:	f7ff fd6e 	bl	80047e0 <__retarget_lock_release_recursive>
 8004d04:	89a3      	ldrh	r3, [r4, #12]
 8004d06:	065b      	lsls	r3, r3, #25
 8004d08:	d500      	bpl.n	8004d0c <_vfiprintf_r+0x23c>
 8004d0a:	e70a      	b.n	8004b22 <_vfiprintf_r+0x52>
 8004d0c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004d0e:	e70a      	b.n	8004b26 <_vfiprintf_r+0x56>
 8004d10:	ab07      	add	r3, sp, #28
 8004d12:	9300      	str	r3, [sp, #0]
 8004d14:	0022      	movs	r2, r4
 8004d16:	0029      	movs	r1, r5
 8004d18:	0030      	movs	r0, r6
 8004d1a:	4b09      	ldr	r3, [pc, #36]	; (8004d40 <_vfiprintf_r+0x270>)
 8004d1c:	f000 f882 	bl	8004e24 <_printf_i>
 8004d20:	e7e3      	b.n	8004cea <_vfiprintf_r+0x21a>
 8004d22:	46c0      	nop			; (mov r8, r8)
 8004d24:	080053a8 	.word	0x080053a8
 8004d28:	080053c8 	.word	0x080053c8
 8004d2c:	08005388 	.word	0x08005388
 8004d30:	080053e8 	.word	0x080053e8
 8004d34:	080053ee 	.word	0x080053ee
 8004d38:	080053f2 	.word	0x080053f2
 8004d3c:	00000000 	.word	0x00000000
 8004d40:	08004aab 	.word	0x08004aab

08004d44 <_printf_common>:
 8004d44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d46:	0015      	movs	r5, r2
 8004d48:	9301      	str	r3, [sp, #4]
 8004d4a:	688a      	ldr	r2, [r1, #8]
 8004d4c:	690b      	ldr	r3, [r1, #16]
 8004d4e:	000c      	movs	r4, r1
 8004d50:	9000      	str	r0, [sp, #0]
 8004d52:	4293      	cmp	r3, r2
 8004d54:	da00      	bge.n	8004d58 <_printf_common+0x14>
 8004d56:	0013      	movs	r3, r2
 8004d58:	0022      	movs	r2, r4
 8004d5a:	602b      	str	r3, [r5, #0]
 8004d5c:	3243      	adds	r2, #67	; 0x43
 8004d5e:	7812      	ldrb	r2, [r2, #0]
 8004d60:	2a00      	cmp	r2, #0
 8004d62:	d001      	beq.n	8004d68 <_printf_common+0x24>
 8004d64:	3301      	adds	r3, #1
 8004d66:	602b      	str	r3, [r5, #0]
 8004d68:	6823      	ldr	r3, [r4, #0]
 8004d6a:	069b      	lsls	r3, r3, #26
 8004d6c:	d502      	bpl.n	8004d74 <_printf_common+0x30>
 8004d6e:	682b      	ldr	r3, [r5, #0]
 8004d70:	3302      	adds	r3, #2
 8004d72:	602b      	str	r3, [r5, #0]
 8004d74:	6822      	ldr	r2, [r4, #0]
 8004d76:	2306      	movs	r3, #6
 8004d78:	0017      	movs	r7, r2
 8004d7a:	401f      	ands	r7, r3
 8004d7c:	421a      	tst	r2, r3
 8004d7e:	d027      	beq.n	8004dd0 <_printf_common+0x8c>
 8004d80:	0023      	movs	r3, r4
 8004d82:	3343      	adds	r3, #67	; 0x43
 8004d84:	781b      	ldrb	r3, [r3, #0]
 8004d86:	1e5a      	subs	r2, r3, #1
 8004d88:	4193      	sbcs	r3, r2
 8004d8a:	6822      	ldr	r2, [r4, #0]
 8004d8c:	0692      	lsls	r2, r2, #26
 8004d8e:	d430      	bmi.n	8004df2 <_printf_common+0xae>
 8004d90:	0022      	movs	r2, r4
 8004d92:	9901      	ldr	r1, [sp, #4]
 8004d94:	9800      	ldr	r0, [sp, #0]
 8004d96:	9e08      	ldr	r6, [sp, #32]
 8004d98:	3243      	adds	r2, #67	; 0x43
 8004d9a:	47b0      	blx	r6
 8004d9c:	1c43      	adds	r3, r0, #1
 8004d9e:	d025      	beq.n	8004dec <_printf_common+0xa8>
 8004da0:	2306      	movs	r3, #6
 8004da2:	6820      	ldr	r0, [r4, #0]
 8004da4:	682a      	ldr	r2, [r5, #0]
 8004da6:	68e1      	ldr	r1, [r4, #12]
 8004da8:	2500      	movs	r5, #0
 8004daa:	4003      	ands	r3, r0
 8004dac:	2b04      	cmp	r3, #4
 8004dae:	d103      	bne.n	8004db8 <_printf_common+0x74>
 8004db0:	1a8d      	subs	r5, r1, r2
 8004db2:	43eb      	mvns	r3, r5
 8004db4:	17db      	asrs	r3, r3, #31
 8004db6:	401d      	ands	r5, r3
 8004db8:	68a3      	ldr	r3, [r4, #8]
 8004dba:	6922      	ldr	r2, [r4, #16]
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	dd01      	ble.n	8004dc4 <_printf_common+0x80>
 8004dc0:	1a9b      	subs	r3, r3, r2
 8004dc2:	18ed      	adds	r5, r5, r3
 8004dc4:	2700      	movs	r7, #0
 8004dc6:	42bd      	cmp	r5, r7
 8004dc8:	d120      	bne.n	8004e0c <_printf_common+0xc8>
 8004dca:	2000      	movs	r0, #0
 8004dcc:	e010      	b.n	8004df0 <_printf_common+0xac>
 8004dce:	3701      	adds	r7, #1
 8004dd0:	68e3      	ldr	r3, [r4, #12]
 8004dd2:	682a      	ldr	r2, [r5, #0]
 8004dd4:	1a9b      	subs	r3, r3, r2
 8004dd6:	42bb      	cmp	r3, r7
 8004dd8:	ddd2      	ble.n	8004d80 <_printf_common+0x3c>
 8004dda:	0022      	movs	r2, r4
 8004ddc:	2301      	movs	r3, #1
 8004dde:	9901      	ldr	r1, [sp, #4]
 8004de0:	9800      	ldr	r0, [sp, #0]
 8004de2:	9e08      	ldr	r6, [sp, #32]
 8004de4:	3219      	adds	r2, #25
 8004de6:	47b0      	blx	r6
 8004de8:	1c43      	adds	r3, r0, #1
 8004dea:	d1f0      	bne.n	8004dce <_printf_common+0x8a>
 8004dec:	2001      	movs	r0, #1
 8004dee:	4240      	negs	r0, r0
 8004df0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004df2:	2030      	movs	r0, #48	; 0x30
 8004df4:	18e1      	adds	r1, r4, r3
 8004df6:	3143      	adds	r1, #67	; 0x43
 8004df8:	7008      	strb	r0, [r1, #0]
 8004dfa:	0021      	movs	r1, r4
 8004dfc:	1c5a      	adds	r2, r3, #1
 8004dfe:	3145      	adds	r1, #69	; 0x45
 8004e00:	7809      	ldrb	r1, [r1, #0]
 8004e02:	18a2      	adds	r2, r4, r2
 8004e04:	3243      	adds	r2, #67	; 0x43
 8004e06:	3302      	adds	r3, #2
 8004e08:	7011      	strb	r1, [r2, #0]
 8004e0a:	e7c1      	b.n	8004d90 <_printf_common+0x4c>
 8004e0c:	0022      	movs	r2, r4
 8004e0e:	2301      	movs	r3, #1
 8004e10:	9901      	ldr	r1, [sp, #4]
 8004e12:	9800      	ldr	r0, [sp, #0]
 8004e14:	9e08      	ldr	r6, [sp, #32]
 8004e16:	321a      	adds	r2, #26
 8004e18:	47b0      	blx	r6
 8004e1a:	1c43      	adds	r3, r0, #1
 8004e1c:	d0e6      	beq.n	8004dec <_printf_common+0xa8>
 8004e1e:	3701      	adds	r7, #1
 8004e20:	e7d1      	b.n	8004dc6 <_printf_common+0x82>
	...

08004e24 <_printf_i>:
 8004e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e26:	b08b      	sub	sp, #44	; 0x2c
 8004e28:	9206      	str	r2, [sp, #24]
 8004e2a:	000a      	movs	r2, r1
 8004e2c:	3243      	adds	r2, #67	; 0x43
 8004e2e:	9307      	str	r3, [sp, #28]
 8004e30:	9005      	str	r0, [sp, #20]
 8004e32:	9204      	str	r2, [sp, #16]
 8004e34:	7e0a      	ldrb	r2, [r1, #24]
 8004e36:	000c      	movs	r4, r1
 8004e38:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004e3a:	2a78      	cmp	r2, #120	; 0x78
 8004e3c:	d807      	bhi.n	8004e4e <_printf_i+0x2a>
 8004e3e:	2a62      	cmp	r2, #98	; 0x62
 8004e40:	d809      	bhi.n	8004e56 <_printf_i+0x32>
 8004e42:	2a00      	cmp	r2, #0
 8004e44:	d100      	bne.n	8004e48 <_printf_i+0x24>
 8004e46:	e0c1      	b.n	8004fcc <_printf_i+0x1a8>
 8004e48:	2a58      	cmp	r2, #88	; 0x58
 8004e4a:	d100      	bne.n	8004e4e <_printf_i+0x2a>
 8004e4c:	e08c      	b.n	8004f68 <_printf_i+0x144>
 8004e4e:	0026      	movs	r6, r4
 8004e50:	3642      	adds	r6, #66	; 0x42
 8004e52:	7032      	strb	r2, [r6, #0]
 8004e54:	e022      	b.n	8004e9c <_printf_i+0x78>
 8004e56:	0010      	movs	r0, r2
 8004e58:	3863      	subs	r0, #99	; 0x63
 8004e5a:	2815      	cmp	r0, #21
 8004e5c:	d8f7      	bhi.n	8004e4e <_printf_i+0x2a>
 8004e5e:	f7fb f965 	bl	800012c <__gnu_thumb1_case_shi>
 8004e62:	0016      	.short	0x0016
 8004e64:	fff6001f 	.word	0xfff6001f
 8004e68:	fff6fff6 	.word	0xfff6fff6
 8004e6c:	001ffff6 	.word	0x001ffff6
 8004e70:	fff6fff6 	.word	0xfff6fff6
 8004e74:	fff6fff6 	.word	0xfff6fff6
 8004e78:	003600a8 	.word	0x003600a8
 8004e7c:	fff6009a 	.word	0xfff6009a
 8004e80:	00b9fff6 	.word	0x00b9fff6
 8004e84:	0036fff6 	.word	0x0036fff6
 8004e88:	fff6fff6 	.word	0xfff6fff6
 8004e8c:	009e      	.short	0x009e
 8004e8e:	0026      	movs	r6, r4
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	3642      	adds	r6, #66	; 0x42
 8004e94:	1d11      	adds	r1, r2, #4
 8004e96:	6019      	str	r1, [r3, #0]
 8004e98:	6813      	ldr	r3, [r2, #0]
 8004e9a:	7033      	strb	r3, [r6, #0]
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e0a7      	b.n	8004ff0 <_printf_i+0x1cc>
 8004ea0:	6808      	ldr	r0, [r1, #0]
 8004ea2:	6819      	ldr	r1, [r3, #0]
 8004ea4:	1d0a      	adds	r2, r1, #4
 8004ea6:	0605      	lsls	r5, r0, #24
 8004ea8:	d50b      	bpl.n	8004ec2 <_printf_i+0x9e>
 8004eaa:	680d      	ldr	r5, [r1, #0]
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	2d00      	cmp	r5, #0
 8004eb0:	da03      	bge.n	8004eba <_printf_i+0x96>
 8004eb2:	232d      	movs	r3, #45	; 0x2d
 8004eb4:	9a04      	ldr	r2, [sp, #16]
 8004eb6:	426d      	negs	r5, r5
 8004eb8:	7013      	strb	r3, [r2, #0]
 8004eba:	4b61      	ldr	r3, [pc, #388]	; (8005040 <_printf_i+0x21c>)
 8004ebc:	270a      	movs	r7, #10
 8004ebe:	9303      	str	r3, [sp, #12]
 8004ec0:	e01b      	b.n	8004efa <_printf_i+0xd6>
 8004ec2:	680d      	ldr	r5, [r1, #0]
 8004ec4:	601a      	str	r2, [r3, #0]
 8004ec6:	0641      	lsls	r1, r0, #25
 8004ec8:	d5f1      	bpl.n	8004eae <_printf_i+0x8a>
 8004eca:	b22d      	sxth	r5, r5
 8004ecc:	e7ef      	b.n	8004eae <_printf_i+0x8a>
 8004ece:	680d      	ldr	r5, [r1, #0]
 8004ed0:	6819      	ldr	r1, [r3, #0]
 8004ed2:	1d08      	adds	r0, r1, #4
 8004ed4:	6018      	str	r0, [r3, #0]
 8004ed6:	062e      	lsls	r6, r5, #24
 8004ed8:	d501      	bpl.n	8004ede <_printf_i+0xba>
 8004eda:	680d      	ldr	r5, [r1, #0]
 8004edc:	e003      	b.n	8004ee6 <_printf_i+0xc2>
 8004ede:	066d      	lsls	r5, r5, #25
 8004ee0:	d5fb      	bpl.n	8004eda <_printf_i+0xb6>
 8004ee2:	680d      	ldr	r5, [r1, #0]
 8004ee4:	b2ad      	uxth	r5, r5
 8004ee6:	4b56      	ldr	r3, [pc, #344]	; (8005040 <_printf_i+0x21c>)
 8004ee8:	2708      	movs	r7, #8
 8004eea:	9303      	str	r3, [sp, #12]
 8004eec:	2a6f      	cmp	r2, #111	; 0x6f
 8004eee:	d000      	beq.n	8004ef2 <_printf_i+0xce>
 8004ef0:	3702      	adds	r7, #2
 8004ef2:	0023      	movs	r3, r4
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	3343      	adds	r3, #67	; 0x43
 8004ef8:	701a      	strb	r2, [r3, #0]
 8004efa:	6863      	ldr	r3, [r4, #4]
 8004efc:	60a3      	str	r3, [r4, #8]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	db03      	blt.n	8004f0a <_printf_i+0xe6>
 8004f02:	2204      	movs	r2, #4
 8004f04:	6821      	ldr	r1, [r4, #0]
 8004f06:	4391      	bics	r1, r2
 8004f08:	6021      	str	r1, [r4, #0]
 8004f0a:	2d00      	cmp	r5, #0
 8004f0c:	d102      	bne.n	8004f14 <_printf_i+0xf0>
 8004f0e:	9e04      	ldr	r6, [sp, #16]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00c      	beq.n	8004f2e <_printf_i+0x10a>
 8004f14:	9e04      	ldr	r6, [sp, #16]
 8004f16:	0028      	movs	r0, r5
 8004f18:	0039      	movs	r1, r7
 8004f1a:	f7fb f9a1 	bl	8000260 <__aeabi_uidivmod>
 8004f1e:	9b03      	ldr	r3, [sp, #12]
 8004f20:	3e01      	subs	r6, #1
 8004f22:	5c5b      	ldrb	r3, [r3, r1]
 8004f24:	7033      	strb	r3, [r6, #0]
 8004f26:	002b      	movs	r3, r5
 8004f28:	0005      	movs	r5, r0
 8004f2a:	429f      	cmp	r7, r3
 8004f2c:	d9f3      	bls.n	8004f16 <_printf_i+0xf2>
 8004f2e:	2f08      	cmp	r7, #8
 8004f30:	d109      	bne.n	8004f46 <_printf_i+0x122>
 8004f32:	6823      	ldr	r3, [r4, #0]
 8004f34:	07db      	lsls	r3, r3, #31
 8004f36:	d506      	bpl.n	8004f46 <_printf_i+0x122>
 8004f38:	6863      	ldr	r3, [r4, #4]
 8004f3a:	6922      	ldr	r2, [r4, #16]
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	dc02      	bgt.n	8004f46 <_printf_i+0x122>
 8004f40:	2330      	movs	r3, #48	; 0x30
 8004f42:	3e01      	subs	r6, #1
 8004f44:	7033      	strb	r3, [r6, #0]
 8004f46:	9b04      	ldr	r3, [sp, #16]
 8004f48:	1b9b      	subs	r3, r3, r6
 8004f4a:	6123      	str	r3, [r4, #16]
 8004f4c:	9b07      	ldr	r3, [sp, #28]
 8004f4e:	0021      	movs	r1, r4
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	9805      	ldr	r0, [sp, #20]
 8004f54:	9b06      	ldr	r3, [sp, #24]
 8004f56:	aa09      	add	r2, sp, #36	; 0x24
 8004f58:	f7ff fef4 	bl	8004d44 <_printf_common>
 8004f5c:	1c43      	adds	r3, r0, #1
 8004f5e:	d14c      	bne.n	8004ffa <_printf_i+0x1d6>
 8004f60:	2001      	movs	r0, #1
 8004f62:	4240      	negs	r0, r0
 8004f64:	b00b      	add	sp, #44	; 0x2c
 8004f66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f68:	3145      	adds	r1, #69	; 0x45
 8004f6a:	700a      	strb	r2, [r1, #0]
 8004f6c:	4a34      	ldr	r2, [pc, #208]	; (8005040 <_printf_i+0x21c>)
 8004f6e:	9203      	str	r2, [sp, #12]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	6821      	ldr	r1, [r4, #0]
 8004f74:	ca20      	ldmia	r2!, {r5}
 8004f76:	601a      	str	r2, [r3, #0]
 8004f78:	0608      	lsls	r0, r1, #24
 8004f7a:	d516      	bpl.n	8004faa <_printf_i+0x186>
 8004f7c:	07cb      	lsls	r3, r1, #31
 8004f7e:	d502      	bpl.n	8004f86 <_printf_i+0x162>
 8004f80:	2320      	movs	r3, #32
 8004f82:	4319      	orrs	r1, r3
 8004f84:	6021      	str	r1, [r4, #0]
 8004f86:	2710      	movs	r7, #16
 8004f88:	2d00      	cmp	r5, #0
 8004f8a:	d1b2      	bne.n	8004ef2 <_printf_i+0xce>
 8004f8c:	2320      	movs	r3, #32
 8004f8e:	6822      	ldr	r2, [r4, #0]
 8004f90:	439a      	bics	r2, r3
 8004f92:	6022      	str	r2, [r4, #0]
 8004f94:	e7ad      	b.n	8004ef2 <_printf_i+0xce>
 8004f96:	2220      	movs	r2, #32
 8004f98:	6809      	ldr	r1, [r1, #0]
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	6022      	str	r2, [r4, #0]
 8004f9e:	0022      	movs	r2, r4
 8004fa0:	2178      	movs	r1, #120	; 0x78
 8004fa2:	3245      	adds	r2, #69	; 0x45
 8004fa4:	7011      	strb	r1, [r2, #0]
 8004fa6:	4a27      	ldr	r2, [pc, #156]	; (8005044 <_printf_i+0x220>)
 8004fa8:	e7e1      	b.n	8004f6e <_printf_i+0x14a>
 8004faa:	0648      	lsls	r0, r1, #25
 8004fac:	d5e6      	bpl.n	8004f7c <_printf_i+0x158>
 8004fae:	b2ad      	uxth	r5, r5
 8004fb0:	e7e4      	b.n	8004f7c <_printf_i+0x158>
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	680d      	ldr	r5, [r1, #0]
 8004fb6:	1d10      	adds	r0, r2, #4
 8004fb8:	6949      	ldr	r1, [r1, #20]
 8004fba:	6018      	str	r0, [r3, #0]
 8004fbc:	6813      	ldr	r3, [r2, #0]
 8004fbe:	062e      	lsls	r6, r5, #24
 8004fc0:	d501      	bpl.n	8004fc6 <_printf_i+0x1a2>
 8004fc2:	6019      	str	r1, [r3, #0]
 8004fc4:	e002      	b.n	8004fcc <_printf_i+0x1a8>
 8004fc6:	066d      	lsls	r5, r5, #25
 8004fc8:	d5fb      	bpl.n	8004fc2 <_printf_i+0x19e>
 8004fca:	8019      	strh	r1, [r3, #0]
 8004fcc:	2300      	movs	r3, #0
 8004fce:	9e04      	ldr	r6, [sp, #16]
 8004fd0:	6123      	str	r3, [r4, #16]
 8004fd2:	e7bb      	b.n	8004f4c <_printf_i+0x128>
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	1d11      	adds	r1, r2, #4
 8004fd8:	6019      	str	r1, [r3, #0]
 8004fda:	6816      	ldr	r6, [r2, #0]
 8004fdc:	2100      	movs	r1, #0
 8004fde:	0030      	movs	r0, r6
 8004fe0:	6862      	ldr	r2, [r4, #4]
 8004fe2:	f000 f8ed 	bl	80051c0 <memchr>
 8004fe6:	2800      	cmp	r0, #0
 8004fe8:	d001      	beq.n	8004fee <_printf_i+0x1ca>
 8004fea:	1b80      	subs	r0, r0, r6
 8004fec:	6060      	str	r0, [r4, #4]
 8004fee:	6863      	ldr	r3, [r4, #4]
 8004ff0:	6123      	str	r3, [r4, #16]
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	9a04      	ldr	r2, [sp, #16]
 8004ff6:	7013      	strb	r3, [r2, #0]
 8004ff8:	e7a8      	b.n	8004f4c <_printf_i+0x128>
 8004ffa:	6923      	ldr	r3, [r4, #16]
 8004ffc:	0032      	movs	r2, r6
 8004ffe:	9906      	ldr	r1, [sp, #24]
 8005000:	9805      	ldr	r0, [sp, #20]
 8005002:	9d07      	ldr	r5, [sp, #28]
 8005004:	47a8      	blx	r5
 8005006:	1c43      	adds	r3, r0, #1
 8005008:	d0aa      	beq.n	8004f60 <_printf_i+0x13c>
 800500a:	6823      	ldr	r3, [r4, #0]
 800500c:	079b      	lsls	r3, r3, #30
 800500e:	d415      	bmi.n	800503c <_printf_i+0x218>
 8005010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005012:	68e0      	ldr	r0, [r4, #12]
 8005014:	4298      	cmp	r0, r3
 8005016:	daa5      	bge.n	8004f64 <_printf_i+0x140>
 8005018:	0018      	movs	r0, r3
 800501a:	e7a3      	b.n	8004f64 <_printf_i+0x140>
 800501c:	0022      	movs	r2, r4
 800501e:	2301      	movs	r3, #1
 8005020:	9906      	ldr	r1, [sp, #24]
 8005022:	9805      	ldr	r0, [sp, #20]
 8005024:	9e07      	ldr	r6, [sp, #28]
 8005026:	3219      	adds	r2, #25
 8005028:	47b0      	blx	r6
 800502a:	1c43      	adds	r3, r0, #1
 800502c:	d098      	beq.n	8004f60 <_printf_i+0x13c>
 800502e:	3501      	adds	r5, #1
 8005030:	68e3      	ldr	r3, [r4, #12]
 8005032:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005034:	1a9b      	subs	r3, r3, r2
 8005036:	42ab      	cmp	r3, r5
 8005038:	dcf0      	bgt.n	800501c <_printf_i+0x1f8>
 800503a:	e7e9      	b.n	8005010 <_printf_i+0x1ec>
 800503c:	2500      	movs	r5, #0
 800503e:	e7f7      	b.n	8005030 <_printf_i+0x20c>
 8005040:	080053f9 	.word	0x080053f9
 8005044:	0800540a 	.word	0x0800540a

08005048 <_sbrk_r>:
 8005048:	2300      	movs	r3, #0
 800504a:	b570      	push	{r4, r5, r6, lr}
 800504c:	4d06      	ldr	r5, [pc, #24]	; (8005068 <_sbrk_r+0x20>)
 800504e:	0004      	movs	r4, r0
 8005050:	0008      	movs	r0, r1
 8005052:	602b      	str	r3, [r5, #0]
 8005054:	f7fb fd1a 	bl	8000a8c <_sbrk>
 8005058:	1c43      	adds	r3, r0, #1
 800505a:	d103      	bne.n	8005064 <_sbrk_r+0x1c>
 800505c:	682b      	ldr	r3, [r5, #0]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d000      	beq.n	8005064 <_sbrk_r+0x1c>
 8005062:	6023      	str	r3, [r4, #0]
 8005064:	bd70      	pop	{r4, r5, r6, pc}
 8005066:	46c0      	nop			; (mov r8, r8)
 8005068:	20000e2c 	.word	0x20000e2c

0800506c <__sread>:
 800506c:	b570      	push	{r4, r5, r6, lr}
 800506e:	000c      	movs	r4, r1
 8005070:	250e      	movs	r5, #14
 8005072:	5f49      	ldrsh	r1, [r1, r5]
 8005074:	f000 f8c0 	bl	80051f8 <_read_r>
 8005078:	2800      	cmp	r0, #0
 800507a:	db03      	blt.n	8005084 <__sread+0x18>
 800507c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800507e:	181b      	adds	r3, r3, r0
 8005080:	6563      	str	r3, [r4, #84]	; 0x54
 8005082:	bd70      	pop	{r4, r5, r6, pc}
 8005084:	89a3      	ldrh	r3, [r4, #12]
 8005086:	4a02      	ldr	r2, [pc, #8]	; (8005090 <__sread+0x24>)
 8005088:	4013      	ands	r3, r2
 800508a:	81a3      	strh	r3, [r4, #12]
 800508c:	e7f9      	b.n	8005082 <__sread+0x16>
 800508e:	46c0      	nop			; (mov r8, r8)
 8005090:	ffffefff 	.word	0xffffefff

08005094 <__swrite>:
 8005094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005096:	001f      	movs	r7, r3
 8005098:	898b      	ldrh	r3, [r1, #12]
 800509a:	0005      	movs	r5, r0
 800509c:	000c      	movs	r4, r1
 800509e:	0016      	movs	r6, r2
 80050a0:	05db      	lsls	r3, r3, #23
 80050a2:	d505      	bpl.n	80050b0 <__swrite+0x1c>
 80050a4:	230e      	movs	r3, #14
 80050a6:	5ec9      	ldrsh	r1, [r1, r3]
 80050a8:	2200      	movs	r2, #0
 80050aa:	2302      	movs	r3, #2
 80050ac:	f000 f874 	bl	8005198 <_lseek_r>
 80050b0:	89a3      	ldrh	r3, [r4, #12]
 80050b2:	4a05      	ldr	r2, [pc, #20]	; (80050c8 <__swrite+0x34>)
 80050b4:	0028      	movs	r0, r5
 80050b6:	4013      	ands	r3, r2
 80050b8:	81a3      	strh	r3, [r4, #12]
 80050ba:	0032      	movs	r2, r6
 80050bc:	230e      	movs	r3, #14
 80050be:	5ee1      	ldrsh	r1, [r4, r3]
 80050c0:	003b      	movs	r3, r7
 80050c2:	f000 f81f 	bl	8005104 <_write_r>
 80050c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050c8:	ffffefff 	.word	0xffffefff

080050cc <__sseek>:
 80050cc:	b570      	push	{r4, r5, r6, lr}
 80050ce:	000c      	movs	r4, r1
 80050d0:	250e      	movs	r5, #14
 80050d2:	5f49      	ldrsh	r1, [r1, r5]
 80050d4:	f000 f860 	bl	8005198 <_lseek_r>
 80050d8:	89a3      	ldrh	r3, [r4, #12]
 80050da:	1c42      	adds	r2, r0, #1
 80050dc:	d103      	bne.n	80050e6 <__sseek+0x1a>
 80050de:	4a05      	ldr	r2, [pc, #20]	; (80050f4 <__sseek+0x28>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	81a3      	strh	r3, [r4, #12]
 80050e4:	bd70      	pop	{r4, r5, r6, pc}
 80050e6:	2280      	movs	r2, #128	; 0x80
 80050e8:	0152      	lsls	r2, r2, #5
 80050ea:	4313      	orrs	r3, r2
 80050ec:	81a3      	strh	r3, [r4, #12]
 80050ee:	6560      	str	r0, [r4, #84]	; 0x54
 80050f0:	e7f8      	b.n	80050e4 <__sseek+0x18>
 80050f2:	46c0      	nop			; (mov r8, r8)
 80050f4:	ffffefff 	.word	0xffffefff

080050f8 <__sclose>:
 80050f8:	b510      	push	{r4, lr}
 80050fa:	230e      	movs	r3, #14
 80050fc:	5ec9      	ldrsh	r1, [r1, r3]
 80050fe:	f000 f815 	bl	800512c <_close_r>
 8005102:	bd10      	pop	{r4, pc}

08005104 <_write_r>:
 8005104:	b570      	push	{r4, r5, r6, lr}
 8005106:	0004      	movs	r4, r0
 8005108:	0008      	movs	r0, r1
 800510a:	0011      	movs	r1, r2
 800510c:	001a      	movs	r2, r3
 800510e:	2300      	movs	r3, #0
 8005110:	4d05      	ldr	r5, [pc, #20]	; (8005128 <_write_r+0x24>)
 8005112:	602b      	str	r3, [r5, #0]
 8005114:	f7fb fca0 	bl	8000a58 <_write>
 8005118:	1c43      	adds	r3, r0, #1
 800511a:	d103      	bne.n	8005124 <_write_r+0x20>
 800511c:	682b      	ldr	r3, [r5, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d000      	beq.n	8005124 <_write_r+0x20>
 8005122:	6023      	str	r3, [r4, #0]
 8005124:	bd70      	pop	{r4, r5, r6, pc}
 8005126:	46c0      	nop			; (mov r8, r8)
 8005128:	20000e2c 	.word	0x20000e2c

0800512c <_close_r>:
 800512c:	2300      	movs	r3, #0
 800512e:	b570      	push	{r4, r5, r6, lr}
 8005130:	4d06      	ldr	r5, [pc, #24]	; (800514c <_close_r+0x20>)
 8005132:	0004      	movs	r4, r0
 8005134:	0008      	movs	r0, r1
 8005136:	602b      	str	r3, [r5, #0]
 8005138:	f7fb fc9b 	bl	8000a72 <_close>
 800513c:	1c43      	adds	r3, r0, #1
 800513e:	d103      	bne.n	8005148 <_close_r+0x1c>
 8005140:	682b      	ldr	r3, [r5, #0]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d000      	beq.n	8005148 <_close_r+0x1c>
 8005146:	6023      	str	r3, [r4, #0]
 8005148:	bd70      	pop	{r4, r5, r6, pc}
 800514a:	46c0      	nop			; (mov r8, r8)
 800514c:	20000e2c 	.word	0x20000e2c

08005150 <_fstat_r>:
 8005150:	2300      	movs	r3, #0
 8005152:	b570      	push	{r4, r5, r6, lr}
 8005154:	4d06      	ldr	r5, [pc, #24]	; (8005170 <_fstat_r+0x20>)
 8005156:	0004      	movs	r4, r0
 8005158:	0008      	movs	r0, r1
 800515a:	0011      	movs	r1, r2
 800515c:	602b      	str	r3, [r5, #0]
 800515e:	f7fb fc8b 	bl	8000a78 <_fstat>
 8005162:	1c43      	adds	r3, r0, #1
 8005164:	d103      	bne.n	800516e <_fstat_r+0x1e>
 8005166:	682b      	ldr	r3, [r5, #0]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d000      	beq.n	800516e <_fstat_r+0x1e>
 800516c:	6023      	str	r3, [r4, #0]
 800516e:	bd70      	pop	{r4, r5, r6, pc}
 8005170:	20000e2c 	.word	0x20000e2c

08005174 <_isatty_r>:
 8005174:	2300      	movs	r3, #0
 8005176:	b570      	push	{r4, r5, r6, lr}
 8005178:	4d06      	ldr	r5, [pc, #24]	; (8005194 <_isatty_r+0x20>)
 800517a:	0004      	movs	r4, r0
 800517c:	0008      	movs	r0, r1
 800517e:	602b      	str	r3, [r5, #0]
 8005180:	f7fb fc7f 	bl	8000a82 <_isatty>
 8005184:	1c43      	adds	r3, r0, #1
 8005186:	d103      	bne.n	8005190 <_isatty_r+0x1c>
 8005188:	682b      	ldr	r3, [r5, #0]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d000      	beq.n	8005190 <_isatty_r+0x1c>
 800518e:	6023      	str	r3, [r4, #0]
 8005190:	bd70      	pop	{r4, r5, r6, pc}
 8005192:	46c0      	nop			; (mov r8, r8)
 8005194:	20000e2c 	.word	0x20000e2c

08005198 <_lseek_r>:
 8005198:	b570      	push	{r4, r5, r6, lr}
 800519a:	0004      	movs	r4, r0
 800519c:	0008      	movs	r0, r1
 800519e:	0011      	movs	r1, r2
 80051a0:	001a      	movs	r2, r3
 80051a2:	2300      	movs	r3, #0
 80051a4:	4d05      	ldr	r5, [pc, #20]	; (80051bc <_lseek_r+0x24>)
 80051a6:	602b      	str	r3, [r5, #0]
 80051a8:	f7fb fc6d 	bl	8000a86 <_lseek>
 80051ac:	1c43      	adds	r3, r0, #1
 80051ae:	d103      	bne.n	80051b8 <_lseek_r+0x20>
 80051b0:	682b      	ldr	r3, [r5, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d000      	beq.n	80051b8 <_lseek_r+0x20>
 80051b6:	6023      	str	r3, [r4, #0]
 80051b8:	bd70      	pop	{r4, r5, r6, pc}
 80051ba:	46c0      	nop			; (mov r8, r8)
 80051bc:	20000e2c 	.word	0x20000e2c

080051c0 <memchr>:
 80051c0:	b2c9      	uxtb	r1, r1
 80051c2:	1882      	adds	r2, r0, r2
 80051c4:	4290      	cmp	r0, r2
 80051c6:	d101      	bne.n	80051cc <memchr+0xc>
 80051c8:	2000      	movs	r0, #0
 80051ca:	4770      	bx	lr
 80051cc:	7803      	ldrb	r3, [r0, #0]
 80051ce:	428b      	cmp	r3, r1
 80051d0:	d0fb      	beq.n	80051ca <memchr+0xa>
 80051d2:	3001      	adds	r0, #1
 80051d4:	e7f6      	b.n	80051c4 <memchr+0x4>
	...

080051d8 <__malloc_lock>:
 80051d8:	b510      	push	{r4, lr}
 80051da:	4802      	ldr	r0, [pc, #8]	; (80051e4 <__malloc_lock+0xc>)
 80051dc:	f7ff faff 	bl	80047de <__retarget_lock_acquire_recursive>
 80051e0:	bd10      	pop	{r4, pc}
 80051e2:	46c0      	nop			; (mov r8, r8)
 80051e4:	20000e20 	.word	0x20000e20

080051e8 <__malloc_unlock>:
 80051e8:	b510      	push	{r4, lr}
 80051ea:	4802      	ldr	r0, [pc, #8]	; (80051f4 <__malloc_unlock+0xc>)
 80051ec:	f7ff faf8 	bl	80047e0 <__retarget_lock_release_recursive>
 80051f0:	bd10      	pop	{r4, pc}
 80051f2:	46c0      	nop			; (mov r8, r8)
 80051f4:	20000e20 	.word	0x20000e20

080051f8 <_read_r>:
 80051f8:	b570      	push	{r4, r5, r6, lr}
 80051fa:	0004      	movs	r4, r0
 80051fc:	0008      	movs	r0, r1
 80051fe:	0011      	movs	r1, r2
 8005200:	001a      	movs	r2, r3
 8005202:	2300      	movs	r3, #0
 8005204:	4d05      	ldr	r5, [pc, #20]	; (800521c <_read_r+0x24>)
 8005206:	602b      	str	r3, [r5, #0]
 8005208:	f7fb fc19 	bl	8000a3e <_read>
 800520c:	1c43      	adds	r3, r0, #1
 800520e:	d103      	bne.n	8005218 <_read_r+0x20>
 8005210:	682b      	ldr	r3, [r5, #0]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d000      	beq.n	8005218 <_read_r+0x20>
 8005216:	6023      	str	r3, [r4, #0]
 8005218:	bd70      	pop	{r4, r5, r6, pc}
 800521a:	46c0      	nop			; (mov r8, r8)
 800521c:	20000e2c 	.word	0x20000e2c

08005220 <_init>:
 8005220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005222:	46c0      	nop			; (mov r8, r8)
 8005224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005226:	bc08      	pop	{r3}
 8005228:	469e      	mov	lr, r3
 800522a:	4770      	bx	lr

0800522c <_fini>:
 800522c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800522e:	46c0      	nop			; (mov r8, r8)
 8005230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005232:	bc08      	pop	{r3}
 8005234:	469e      	mov	lr, r3
 8005236:	4770      	bx	lr
