BK = 2
CM = 2
NB = 64
NW = 256
center_decode = true
compiler_name = "gf22nsd41p11s1srl256sa04p1"
licensekey = "integrator"
memory_name = "SNPS_RF_SP_UHS_256x64"
pvt_enable = { 2 3 4 7 8 }
viewselect = {
              "allpvt"
              "allpvthtml"
              "dssum"
              "fast_func_verilog"
              "gds"
              "oasis"
              "plef"
              "spice"
              "std_cells.lib"
              "syn"
              "verilog"
              "verilog_netlist"
              "verilog_vhd_stim"
              "vhd_rtl"
             }
