

================================================================
== Vitis HLS Report for 'compute_matrices'
================================================================
* Date:           Tue Jun  4 10:59:20 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        LSAL_HW
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- first_row_scan   |        ?|        ?|  145 ~ 213|          -|          -|     ?|        no|
        |- second_row_scan  |        ?|        ?|  185 ~ 396|          -|          -|     ?|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2339|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    0|    1927|   1914|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   2973|    -|
|Register         |        -|    -|    2863|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    4790|   7226|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       4|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U               |control_s_axi              |        0|   0|  462|  808|    0|
    |gmem_m_axi_U                  |gmem_m_axi                 |        2|   0|  512|  580|    0|
    |mul_32s_32s_32_2_1_U1         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |sdiv_32ns_32s_32_36_seq_1_U3  |sdiv_32ns_32s_32_36_seq_1  |        0|   0|  394|  238|    0|
    |srem_32ns_32s_32_36_seq_1_U2  |srem_32ns_32s_32_36_seq_1  |        0|   0|  394|  238|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                         |                           |        2|   0| 1927| 1914|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln103_fu_1017_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln107_1_fu_1089_p2     |         +|   0|  0|   71|          64|          64|
    |add_ln107_2_fu_1078_p2     |         +|   0|  0|   10|           2|           2|
    |add_ln107_3_fu_1114_p2     |         +|   0|  0|   10|           2|           2|
    |add_ln107_fu_1053_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln129_fu_1125_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln130_1_fu_1168_p2     |         +|   0|  0|    2|          64|          64|
    |add_ln130_2_fu_1183_p2     |         +|   0|  0|    2|           2|           2|
    |add_ln130_3_fu_1178_p2     |         +|   0|  0|    2|           2|           2|
    |add_ln130_fu_1173_p2       |         +|   0|  0|    2|          64|          64|
    |add_ln34_1_fu_1278_p2      |         +|   0|  0|   38|          31|          31|
    |add_ln34_fu_708_p2         |         +|   0|  0|   38|          31|           2|
    |add_ln48_1_fu_846_p2       |         +|   0|  0|   39|          32|           1|
    |add_ln48_fu_513_p2         |         +|   0|  0|   71|          64|           3|
    |add_ln55_1_fu_566_p2       |         +|   0|  0|   39|          32|           1|
    |add_ln55_2_fu_647_p2       |         +|   0|  0|    2|           2|           2|
    |add_ln55_3_fu_641_p2       |         +|   0|  0|    2|           2|           1|
    |add_ln55_fu_588_p2         |         +|   0|  0|   71|          64|          64|
    |add_ln71_fu_613_p2         |         +|   0|  0|   70|          63|          63|
    |add_ln72_1_fu_759_p2       |         +|   0|  0|   10|           2|           2|
    |add_ln72_2_fu_744_p2       |         +|   0|  0|   40|          33|           2|
    |add_ln72_fu_754_p2         |         +|   0|  0|   71|          64|          64|
    |add_ln82_1_fu_892_p2       |         +|   0|  0|   71|          64|           1|
    |add_ln82_fu_1410_p2        |         +|   0|  0|   71|          64|           1|
    |add_ln94_1_fu_939_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln94_fu_870_p2         |         +|   0|  0|   71|          64|           4|
    |add_ln95_fu_970_p2         |         +|   0|  0|   71|          64|          64|
    |phitmp_fu_1042_p2          |         +|   0|  0|   39|          32|           2|
    |test_val_3_fu_1314_p2      |         +|   0|  0|   39|          32|           2|
    |test_val_4_fu_689_p2       |         +|   0|  0|   39|          32|           2|
    |test_val_fu_1272_p2        |         +|   0|  0|   39|          32|          32|
    |sub_ln103_fu_1004_p2       |         -|   0|  0|   69|          62|          62|
    |sub_ln94_fu_926_p2         |         -|   0|  0|   69|          62|          62|
    |ap_block_state218_io       |       and|   0|  0|    2|           1|           1|
    |ap_block_state287          |       and|   0|  0|    2|           1|           1|
    |ap_block_state615_io       |       and|   0|  0|    2|           1|           1|
    |ap_block_state684          |       and|   0|  0|    2|           1|           1|
    |icmp_ln107_fu_1248_p2      |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln109_fu_1284_p2      |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln116_fu_1300_p2      |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln123_fu_1320_p2      |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln132_fu_1401_p2      |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln48_fu_579_p2        |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln55_fu_672_p2        |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln65_fu_695_p2        |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln74_fu_784_p2        |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln82_fu_898_p2        |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln89_fu_917_p2        |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln98_fu_995_p2        |      icmp|   0|  0|   18|          32|           1|
    |lshr_ln107_1_fu_1239_p2    |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln107_fu_1219_p2      |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln55_fu_663_p2        |      lshr|   0|  0|  100|          32|          32|
    |ap_block_state1            |        or|   0|  0|    2|           1|           1|
    |ap_block_state149_io       |        or|   0|  0|    2|           1|           1|
    |ap_block_state471_io       |        or|   0|  0|    2|           1|           1|
    |or_ln116_fu_1341_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln72_fu_796_p2          |        or|   0|  0|    2|           1|           1|
    |select_ln108_1_fu_1265_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln108_fu_1254_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln116_1_fu_1334_p3  |    select|   0|  0|    3|           1|           1|
    |select_ln116_2_fu_1345_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln123_1_fu_1361_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln35_fu_677_p3      |    select|   0|  0|    2|           1|           2|
    |select_ln64_fu_701_p3      |    select|   0|  0|    2|           1|           2|
    |select_ln72_1_fu_800_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln72_fu_789_p3      |    select|   0|  0|    3|           1|           2|
    |val_5_fu_1306_p3           |    select|   0|  0|   32|           1|          32|
    |val_7_fu_713_p3            |    select|   0|  0|   31|           1|          31|
    |val_8_fu_1326_p3           |    select|   0|  0|   32|           1|          32|
    |val_fu_1290_p3             |    select|   0|  0|   31|           1|          31|
    |shl_ln130_1_fu_1392_p2     |       shl|   0|  0|  100|          32|          32|
    |shl_ln130_fu_1375_p2       |       shl|   0|  0|    9|           2|           4|
    |shl_ln72_1_fu_832_p2       |       shl|   0|  0|   75|          26|          26|
    |shl_ln72_fu_815_p2         |       shl|   0|  0|    9|           2|           4|
    |xor_ln72_fu_560_p2         |       xor|   0|  0|    3|           2|           3|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2339|        1934|        1530|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------+------+-----------+-----+-----------+
    |         Name        |  LUT | Input Size| Bits| Total Bits|
    +---------------------+------+-----------+-----+-----------+
    |ap_NS_fsm            |  2693|        685|    1|        685|
    |ap_done              |     9|          2|    1|          2|
    |gmem_ARADDR          |    48|          9|   64|        576|
    |gmem_AWADDR          |    31|          6|   64|        384|
    |gmem_WDATA           |    37|          7|   32|        224|
    |gmem_WSTRB           |    20|          4|    4|         16|
    |gmem_blk_n_AR        |     9|          2|    1|          2|
    |gmem_blk_n_AW        |     9|          2|    1|          2|
    |gmem_blk_n_B         |     9|          2|    1|          2|
    |gmem_blk_n_R         |     9|          2|    1|          2|
    |gmem_blk_n_W         |     9|          2|    1|          2|
    |i_reg_394            |     9|          2|   32|         64|
    |index_reg_419        |     9|          2|   64|        128|
    |indvar26_reg_372     |     9|          2|   32|         64|
    |indvar_reg_407       |     9|          2|   64|        128|
    |max_value_2_fu_144   |     9|          2|   32|         64|
    |max_value_fu_140     |     9|          2|   31|         62|
    |northwest_1_reg_441  |     9|          2|   32|         64|
    |test_val_5_reg_453   |     9|          2|   32|         64|
    |west_2_reg_429       |     9|          2|   32|         64|
    |west_reg_384         |     9|          2|   32|         64|
    +---------------------+------+-----------+-----+-----------+
    |Total                |  2973|        743|  554|       2663|
    +---------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+----+-----+-----------+
    |            Name            |  FF | LUT| Bits| Const Bits|
    +----------------------------+-----+----+-----+-----------+
    |add_ln107_2_reg_1730        |    2|   0|    2|          0|
    |add_ln107_3_reg_1741        |    2|   0|    2|          0|
    |add_ln130_2_reg_1752        |    2|   0|    2|          0|
    |add_ln34_1_reg_1780         |   31|   0|   31|          0|
    |add_ln55_1_reg_1516         |   32|   0|   32|          0|
    |add_ln55_2_reg_1551         |    2|   0|    2|          0|
    |add_ln72_1_reg_1581         |    2|   0|    2|          0|
    |add_ln82_1_reg_1649         |   64|   0|   64|          0|
    |add_ln94_reg_1627           |   64|   0|   64|          0|
    |ap_CS_fsm                   |  684|   0|  684|          0|
    |ap_done_reg                 |    1|   0|    1|          0|
    |ap_rst_n_inv                |    1|   0|    1|          0|
    |ap_rst_reg_1                |    1|   0|    1|          0|
    |ap_rst_reg_2                |    1|   0|    1|          0|
    |empty_reg_1449              |    8|   0|    8|          0|
    |gmem_addr_10_read_reg_1769  |   32|   0|   32|          0|
    |gmem_addr_10_reg_1735       |   64|   0|   64|          0|
    |gmem_addr_11_reg_1746       |   64|   0|   64|          0|
    |gmem_addr_12_reg_1758       |   64|   0|   64|          0|
    |gmem_addr_1_read_reg_1454   |   32|   0|   32|          0|
    |gmem_addr_1_reg_1443        |   64|   0|   64|          0|
    |gmem_addr_2_reg_1493        |   64|   0|   64|          0|
    |gmem_addr_3_read_reg_1546   |   32|   0|   32|          0|
    |gmem_addr_3_reg_1527        |   64|   0|   64|          0|
    |gmem_addr_4_reg_1533        |   64|   0|   64|          0|
    |gmem_addr_5_reg_1587        |   64|   0|   64|          0|
    |gmem_addr_6_reg_1682        |   64|   0|   64|          0|
    |gmem_addr_7_reg_1688        |   64|   0|   64|          0|
    |gmem_addr_8_reg_1708        |   64|   0|   64|          0|
    |gmem_addr_9_read_reg_1764   |   32|   0|   32|          0|
    |gmem_addr_9_reg_1724        |   64|   0|   64|          0|
    |gmem_addr_reg_1429          |   64|   0|   64|          0|
    |i_1_reg_1664                |   32|   0|   32|          0|
    |i_reg_394                   |   32|   0|   32|          0|
    |icmp_ln107_reg_1774         |    1|   0|    1|          0|
    |icmp_ln109_reg_1785         |    1|   0|    1|          0|
    |icmp_ln116_reg_1791         |    1|   0|    1|          0|
    |icmp_ln123_reg_1797         |    1|   0|    1|          0|
    |icmp_ln132_reg_1819         |    1|   0|    1|          0|
    |icmp_ln55_reg_1556          |    1|   0|    1|          0|
    |icmp_ln65_reg_1567          |    1|   0|    1|          0|
    |icmp_ln74_reg_1593          |    1|   0|    1|          0|
    |icmp_ln89_reg_1678          |    1|   0|    1|          0|
    |icmp_ln98_reg_1704          |    1|   0|    1|          0|
    |index_reg_419               |   64|   0|   64|          0|
    |indvar26_reg_372            |   32|   0|   32|          0|
    |indvar_reg_407              |   64|   0|   64|          0|
    |j_reg_1671                  |   32|   0|   32|          0|
    |max_value_2_fu_144          |   32|   0|   32|          0|
    |max_value_fu_140            |   31|   0|   32|          1|
    |north_reg_1714              |   32|   0|   32|          0|
    |northwest_1_reg_441         |   32|   0|   32|          0|
    |northwest_reg_1694          |   32|   0|   32|          0|
    |sext_ln103_reg_1643         |   62|   0|   62|          0|
    |sext_ln76_1_reg_1488        |   63|   0|   63|          0|
    |sext_ln82_1_reg_1617        |   64|   0|   64|          0|
    |sext_ln94_reg_1622          |   63|   0|   64|          1|
    |shl_ln130_1_reg_1814        |   32|   0|   32|          0|
    |shl_ln130_reg_1809          |    4|   0|    4|          0|
    |shl_ln72_1_reg_1602         |   26|   0|   26|          0|
    |shl_ln72_reg_1597           |    4|   0|    4|          0|
    |test_val_5_reg_453          |   32|   0|   32|          0|
    |trunc_ln107_reg_1633        |    2|   0|    2|          0|
    |trunc_ln48_1_reg_1506       |    2|   0|    2|          0|
    |trunc_ln48_reg_1500         |    2|   0|    2|          0|
    |trunc_ln5_reg_1638          |    1|   0|    2|          1|
    |trunc_ln64_reg_1562         |   31|   0|   31|          0|
    |trunc_ln84_reg_1657         |   32|   0|   32|          0|
    |val_8_reg_1802              |   32|   0|   32|          0|
    |west_1_reg_1699             |   32|   0|   32|          0|
    |west_2_reg_429              |   32|   0|   32|          0|
    |west_reg_384                |   32|   0|   32|          0|
    |xor_ln72_reg_1511           |    2|   0|    2|          0|
    |zext_ln35_reg_1574          |   31|   0|   32|          1|
    +----------------------------+-----+----+-----+-----------+
    |Total                       | 2863|   0| 2867|          4|
    +----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |   Source Object  |    C Type    |
+-----------------------+-----+-----+---------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  compute_matrices|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  compute_matrices|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  compute_matrices|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|              gmem|       pointer|
+-----------------------+-----+-----+---------------+------------------+--------------+

