// Seed: 1267864264
module module_0 ();
  always $display;
  wire id_1, id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1
);
  reg id_3, id_4 = 1, id_5;
  reg id_6, id_7 = id_5, id_8;
  always id_0 <= id_7;
  xnor primCall (id_0, id_1, id_3, id_4, id_5, id_6, id_7, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  wire id_11;
  assign id_5 = 1'b0;
  assign id_2 = id_10;
  assign id_8 = id_2;
  assign id_5 = 1;
  wire id_12, id_13;
  wire id_14, id_15;
  wire id_16;
  assign id_4 = id_16;
  assign id_2 = id_13;
endmodule
