{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543619811625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543619811640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 15:16:49 2018 " "Processing started: Fri Nov 30 15:16:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543619811640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543619811640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SimpleProcessor -c SimpleProcessor " "Command: quartus_sta SimpleProcessor -c SimpleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543619811640 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1543619812259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543619814810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543619814810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619814916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619814916 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543619816051 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SimpleProcessor.sdc " "Synopsys Design Constraints File file not found: 'SimpleProcessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543619816108 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619816108 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Tstep_Q.T1 Tstep_Q.T1 " "create_clock -period 1.000 -name Tstep_Q.T1 Tstep_Q.T1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543619816110 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543619816110 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543619816110 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: datac  to: combout " "Cell: WideNor1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619816112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: datad  to: combout " "Cell: WideNor1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619816112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: datae  to: combout " "Cell: WideNor1~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619816112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: dataf  to: combout " "Cell: WideNor1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619816112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~2  from: datac  to: combout " "Cell: WideNor1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619816112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~2  from: datae  to: combout " "Cell: WideNor1~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619816112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~2  from: dataf  to: combout " "Cell: WideNor1~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619816112 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543619816112 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543619816113 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543619816114 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543619816115 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543619816138 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543619816192 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543619816192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.504 " "Worst-case setup slack is -15.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619816198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619816198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.504            -127.309 Tstep_Q.T1  " "  -15.504            -127.309 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619816198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.295            -422.190 Clock  " "   -7.295            -422.190 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619816198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619816198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.651 " "Worst-case hold slack is -3.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619816210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619816210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.651             -21.531 Tstep_Q.T1  " "   -3.651             -21.531 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619816210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.025             -13.512 Clock  " "   -1.025             -13.512 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619816210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619816210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543619816217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543619816224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.460 " "Worst-case minimum pulse width slack is -2.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619816229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619816229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.460            -179.823 Tstep_Q.T1  " "   -2.460            -179.823 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619816229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -114.719 Clock  " "   -0.724            -114.719 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619816229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619816229 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543619816248 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543619816248 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543619816256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543619816323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543619820459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: datac  to: combout " "Cell: WideNor1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619820687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: datad  to: combout " "Cell: WideNor1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619820687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: datae  to: combout " "Cell: WideNor1~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619820687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: dataf  to: combout " "Cell: WideNor1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619820687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~2  from: datac  to: combout " "Cell: WideNor1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619820687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~2  from: datae  to: combout " "Cell: WideNor1~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619820687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~2  from: dataf  to: combout " "Cell: WideNor1~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619820687 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543619820687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543619820688 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543619820707 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543619820707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.549 " "Worst-case setup slack is -15.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619820715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619820715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.549            -128.798 Tstep_Q.T1  " "  -15.549            -128.798 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619820715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.356            -418.233 Clock  " "   -7.356            -418.233 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619820715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619820715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.028 " "Worst-case hold slack is -4.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619820725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619820725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.028             -25.321 Tstep_Q.T1  " "   -4.028             -25.321 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619820725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187             -17.564 Clock  " "   -1.187             -17.564 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619820725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619820725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543619820732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543619820739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619820746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619820746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -195.224 Tstep_Q.T1  " "   -2.636            -195.224 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619820746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -114.547 Clock  " "   -0.724            -114.547 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619820746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619820746 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543619820765 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543619820765 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543619820772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543619821308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543619822940 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: datac  to: combout " "Cell: WideNor1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: datad  to: combout " "Cell: WideNor1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: datae  to: combout " "Cell: WideNor1~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: dataf  to: combout " "Cell: WideNor1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~2  from: datac  to: combout " "Cell: WideNor1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~2  from: datae  to: combout " "Cell: WideNor1~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~2  from: dataf  to: combout " "Cell: WideNor1~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823059 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543619823059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543619823060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543619823066 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543619823066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.821 " "Worst-case setup slack is -6.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.821             -54.378 Tstep_Q.T1  " "   -6.821             -54.378 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.253            -172.694 Clock  " "   -3.253            -172.694 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619823072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.379 " "Worst-case hold slack is -1.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379              -7.621 Tstep_Q.T1  " "   -1.379              -7.621 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.057 Clock  " "   -0.038              -0.057 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619823088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543619823094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543619823100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.046 " "Worst-case minimum pulse width slack is -1.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046             -41.235 Tstep_Q.T1  " "   -1.046             -41.235 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -9.082 Clock  " "   -0.092              -9.082 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619823105 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543619823125 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543619823125 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543619823134 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: datac  to: combout " "Cell: WideNor1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: datad  to: combout " "Cell: WideNor1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: datae  to: combout " "Cell: WideNor1~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~1  from: dataf  to: combout " "Cell: WideNor1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~2  from: datac  to: combout " "Cell: WideNor1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~2  from: datae  to: combout " "Cell: WideNor1~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor1~2  from: dataf  to: combout " "Cell: WideNor1~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543619823440 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543619823440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543619823442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543619823447 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543619823447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.163 " "Worst-case setup slack is -6.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.163             -49.282 Tstep_Q.T1  " "   -6.163             -49.282 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.726            -137.429 Clock  " "   -2.726            -137.429 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619823453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.339 " "Worst-case hold slack is -1.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.339              -7.650 Tstep_Q.T1  " "   -1.339              -7.650 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -0.964 Clock  " "   -0.166              -0.964 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619823464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543619823470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543619823476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.881 " "Worst-case minimum pulse width slack is -0.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881             -35.609 Tstep_Q.T1  " "   -0.881             -35.609 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -8.874 Clock  " "   -0.089              -8.874 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543619823483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543619823483 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543619823501 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543619823501 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543619826124 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543619826124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5212 " "Peak virtual memory: 5212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543619826228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 15:17:06 2018 " "Processing ended: Fri Nov 30 15:17:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543619826228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543619826228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543619826228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543619826228 ""}
