// Seed: 312400429
module module_0 (
    input uwire id_0,
    input tri   id_1,
    input tri1  id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output supply1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply0 id_6
);
  supply1 id_8;
  initial if (id_6) id_3 = 1;
  assign id_8 = 1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5
  );
  wire id_9;
  wire id_10;
endmodule
