Classic Timing Analyzer report for Lab2
Wed Dec 21 17:54:18 2011
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                             ; To                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.392 ns                         ; Start                                                                                                            ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 21.084 ns                        ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; SumCmnd[3]                                                         ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.627 ns                         ; clk                                                                                                              ; clk_diod                                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 9.846 ns                         ; Temp_Y[6]                                                                                                        ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 65.62 MHz ( period = 15.240 ns ) ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg5 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                   ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; clk        ; clk      ; 157          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                  ;                                                                    ;            ;          ; 157          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 65.62 MHz ( period = 15.240 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.449 ns                ;
; N/A   ; 65.62 MHz ( period = 15.240 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.449 ns                ;
; N/A   ; 65.62 MHz ( period = 15.240 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg2 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.449 ns                ;
; N/A   ; 65.62 MHz ( period = 15.240 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg3 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.449 ns                ;
; N/A   ; 65.62 MHz ( period = 15.240 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg4 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.449 ns                ;
; N/A   ; 65.62 MHz ( period = 15.240 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg5 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.449 ns                ;
; N/A   ; 67.00 MHz ( period = 14.926 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.292 ns                ;
; N/A   ; 67.00 MHz ( period = 14.926 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.292 ns                ;
; N/A   ; 67.00 MHz ( period = 14.926 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg2 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.292 ns                ;
; N/A   ; 67.00 MHz ( period = 14.926 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg3 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.292 ns                ;
; N/A   ; 67.00 MHz ( period = 14.926 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg4 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.292 ns                ;
; N/A   ; 67.00 MHz ( period = 14.926 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg5 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.292 ns                ;
; N/A   ; 68.85 MHz ( period = 14.524 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.091 ns                ;
; N/A   ; 68.85 MHz ( period = 14.524 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.091 ns                ;
; N/A   ; 68.85 MHz ( period = 14.524 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg2 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.091 ns                ;
; N/A   ; 68.85 MHz ( period = 14.524 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg3 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.091 ns                ;
; N/A   ; 68.85 MHz ( period = 14.524 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg4 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.091 ns                ;
; N/A   ; 68.85 MHz ( period = 14.524 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg5 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.091 ns                ;
; N/A   ; 68.96 MHz ( period = 14.502 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.080 ns                ;
; N/A   ; 68.96 MHz ( period = 14.502 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.080 ns                ;
; N/A   ; 68.96 MHz ( period = 14.502 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg2 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.080 ns                ;
; N/A   ; 68.96 MHz ( period = 14.502 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg3 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.080 ns                ;
; N/A   ; 68.96 MHz ( period = 14.502 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg4 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.080 ns                ;
; N/A   ; 68.96 MHz ( period = 14.502 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg5 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.080 ns                ;
; N/A   ; 69.51 MHz ( period = 14.386 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.022 ns                ;
; N/A   ; 69.51 MHz ( period = 14.386 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.022 ns                ;
; N/A   ; 69.51 MHz ( period = 14.386 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg2 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.022 ns                ;
; N/A   ; 69.51 MHz ( period = 14.386 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg3 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.022 ns                ;
; N/A   ; 69.51 MHz ( period = 14.386 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg4 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.022 ns                ;
; N/A   ; 69.51 MHz ( period = 14.386 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg5 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 6.022 ns                ;
; N/A   ; 70.91 MHz ( period = 14.102 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 5.880 ns                ;
; N/A   ; 70.91 MHz ( period = 14.102 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 5.880 ns                ;
; N/A   ; 70.91 MHz ( period = 14.102 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg2 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 5.880 ns                ;
; N/A   ; 70.91 MHz ( period = 14.102 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg3 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 5.880 ns                ;
; N/A   ; 70.91 MHz ( period = 14.102 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg4 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 5.880 ns                ;
; N/A   ; 70.91 MHz ( period = 14.102 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg5 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 5.880 ns                ;
; N/A   ; 73.19 MHz ( period = 13.664 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; CLK_Count2:inst10|inst                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.061 ns                ;
; N/A   ; 73.19 MHz ( period = 13.664 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; CLK_Count2:inst10|inst                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.061 ns                ;
; N/A   ; 73.19 MHz ( period = 13.664 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; CLK_Count2:inst10|inst                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.061 ns                ;
; N/A   ; 73.19 MHz ( period = 13.664 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; CLK_Count2:inst10|inst                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.061 ns                ;
; N/A   ; 73.19 MHz ( period = 13.664 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; CLK_Count2:inst10|inst                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.061 ns                ;
; N/A   ; 73.19 MHz ( period = 13.664 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; CLK_Count2:inst10|inst                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.061 ns                ;
; N/A   ; 100.23 MHz ( period = 9.977 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.745 ns                ;
; N/A   ; 100.48 MHz ( period = 9.952 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.720 ns                ;
; N/A   ; 101.83 MHz ( period = 9.820 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.588 ns                ;
; N/A   ; 102.09 MHz ( period = 9.795 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.563 ns                ;
; N/A   ; 102.42 MHz ( period = 9.764 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.532 ns                ;
; N/A   ; 103.34 MHz ( period = 9.677 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.445 ns                ;
; N/A   ; 103.50 MHz ( period = 9.662 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.430 ns                ;
; N/A   ; 103.95 MHz ( period = 9.620 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.388 ns                ;
; N/A   ; 103.96 MHz ( period = 9.619 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.387 ns                ;
; N/A   ; 104.08 MHz ( period = 9.608 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.376 ns                ;
; N/A   ; 104.09 MHz ( period = 9.607 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 104.23 MHz ( period = 9.594 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.362 ns                ;
; N/A   ; 104.35 MHz ( period = 9.583 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.351 ns                ;
; N/A   ; 104.49 MHz ( period = 9.570 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.338 ns                ;
; N/A   ; 104.71 MHz ( period = 9.550 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 104.99 MHz ( period = 9.525 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 105.04 MHz ( period = 9.520 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.288 ns                ;
; N/A   ; 105.21 MHz ( period = 9.505 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 105.67 MHz ( period = 9.463 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.231 ns                ;
; N/A   ; 106.24 MHz ( period = 9.413 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; 106.29 MHz ( period = 9.408 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.176 ns                ;
; N/A   ; 106.32 MHz ( period = 9.406 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 106.44 MHz ( period = 9.395 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.163 ns                ;
; N/A   ; 106.58 MHz ( period = 9.383 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 106.94 MHz ( period = 9.351 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.119 ns                ;
; N/A   ; 107.10 MHz ( period = 9.337 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.105 ns                ;
; N/A   ; 107.31 MHz ( period = 9.319 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.087 ns                ;
; N/A   ; 107.43 MHz ( period = 9.308 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.076 ns                ;
; N/A   ; 107.48 MHz ( period = 9.304 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.072 ns                ;
; N/A   ; 107.61 MHz ( period = 9.293 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.061 ns                ;
; N/A   ; 107.97 MHz ( period = 9.262 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.030 ns                ;
; N/A   ; 108.10 MHz ( period = 9.251 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; 108.11 MHz ( period = 9.250 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.018 ns                ;
; N/A   ; 108.28 MHz ( period = 9.235 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 108.55 MHz ( period = 9.212 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.980 ns                ;
; N/A   ; 108.68 MHz ( period = 9.201 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.969 ns                ;
; N/A   ; 108.75 MHz ( period = 9.195 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.963 ns                ;
; N/A   ; 108.77 MHz ( period = 9.194 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 108.78 MHz ( period = 9.193 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.961 ns                ;
; N/A   ; 109.37 MHz ( period = 9.143 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.911 ns                ;
; N/A   ; 109.72 MHz ( period = 9.114 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.288 ns                ;
; N/A   ; 109.79 MHz ( period = 9.108 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 109.97 MHz ( period = 9.093 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 110.49 MHz ( period = 9.051 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 111.10 MHz ( period = 9.001 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 111.20 MHz ( period = 8.993 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.761 ns                ;
; N/A   ; 111.33 MHz ( period = 8.982 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 112.06 MHz ( period = 8.924 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.692 ns                ;
; N/A   ; 113.87 MHz ( period = 8.782 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.550 ns                ;
; N/A   ; 115.71 MHz ( period = 8.642 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; 116.04 MHz ( period = 8.618 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.040 ns                ;
; N/A   ; 116.09 MHz ( period = 8.614 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; 116.14 MHz ( period = 8.610 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; 116.17 MHz ( period = 8.608 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; 153.61 MHz ( period = 6.510 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; 159.29 MHz ( period = 6.278 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                        ; None                      ; 4.609 ns                ;
; N/A   ; 159.29 MHz ( period = 6.278 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                        ; None                      ; 4.609 ns                ;
; N/A   ; 159.29 MHz ( period = 6.278 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                        ; None                      ; 4.609 ns                ;
; N/A   ; 159.29 MHz ( period = 6.278 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                        ; None                      ; 4.609 ns                ;
; N/A   ; 159.29 MHz ( period = 6.278 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                        ; None                      ; 4.609 ns                ;
; N/A   ; 159.29 MHz ( period = 6.278 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                        ; None                      ; 4.609 ns                ;
; N/A   ; 159.39 MHz ( period = 6.274 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                        ; None                      ; 4.607 ns                ;
; N/A   ; 159.39 MHz ( period = 6.274 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                        ; None                      ; 4.607 ns                ;
; N/A   ; 159.39 MHz ( period = 6.274 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                        ; None                      ; 4.607 ns                ;
; N/A   ; 159.39 MHz ( period = 6.274 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                        ; None                      ; 4.607 ns                ;
; N/A   ; 159.39 MHz ( period = 6.274 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                        ; None                      ; 4.607 ns                ;
; N/A   ; 159.39 MHz ( period = 6.274 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                        ; None                      ; 4.607 ns                ;
; N/A   ; 159.44 MHz ( period = 6.272 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; clk        ; clk      ; None                        ; None                      ; 4.606 ns                ;
; N/A   ; 159.44 MHz ( period = 6.272 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; clk        ; clk      ; None                        ; None                      ; 4.606 ns                ;
; N/A   ; 159.44 MHz ( period = 6.272 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; clk        ; clk      ; None                        ; None                      ; 4.606 ns                ;
; N/A   ; 159.44 MHz ( period = 6.272 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; clk        ; clk      ; None                        ; None                      ; 4.606 ns                ;
; N/A   ; 159.44 MHz ( period = 6.272 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; clk        ; clk      ; None                        ; None                      ; 4.606 ns                ;
; N/A   ; 159.44 MHz ( period = 6.272 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; clk        ; clk      ; None                        ; None                      ; 4.606 ns                ;
; N/A   ; 159.49 MHz ( period = 6.270 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                        ; None                      ; 4.605 ns                ;
; N/A   ; 159.49 MHz ( period = 6.270 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                        ; None                      ; 4.605 ns                ;
; N/A   ; 159.49 MHz ( period = 6.270 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                        ; None                      ; 4.605 ns                ;
; N/A   ; 159.49 MHz ( period = 6.270 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                        ; None                      ; 4.605 ns                ;
; N/A   ; 159.49 MHz ( period = 6.270 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                        ; None                      ; 4.605 ns                ;
; N/A   ; 159.49 MHz ( period = 6.270 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                        ; None                      ; 4.605 ns                ;
; N/A   ; 159.74 MHz ( period = 6.260 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A   ; 159.74 MHz ( period = 6.260 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A   ; 159.74 MHz ( period = 6.260 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A   ; 159.74 MHz ( period = 6.260 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A   ; 159.74 MHz ( period = 6.260 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A   ; 159.74 MHz ( period = 6.260 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A   ; 160.00 MHz ( period = 6.250 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                        ; None                      ; 0.565 ns                ;
; N/A   ; 160.08 MHz ( period = 6.247 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                        ; None                      ; 0.562 ns                ;
; N/A   ; 160.13 MHz ( period = 6.245 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                        ; None                      ; 0.560 ns                ;
; N/A   ; 160.13 MHz ( period = 6.245 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                        ; None                      ; 0.560 ns                ;
; N/A   ; 160.15 MHz ( period = 6.244 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                        ; None                      ; 0.559 ns                ;
; N/A   ; 160.64 MHz ( period = 6.225 ns )               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                        ; None                      ; 4.429 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                        ; None                      ; 4.429 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                        ; None                      ; 4.429 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                        ; None                      ; 4.429 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                        ; None                      ; 4.429 ns                ;
; N/A   ; 168.98 MHz ( period = 5.918 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                        ; None                      ; 4.429 ns                ;
; N/A   ; 169.03 MHz ( period = 5.916 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                        ; None                      ; 4.428 ns                ;
; N/A   ; 169.03 MHz ( period = 5.916 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                        ; None                      ; 4.428 ns                ;
; N/A   ; 169.03 MHz ( period = 5.916 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                        ; None                      ; 4.428 ns                ;
; N/A   ; 169.03 MHz ( period = 5.916 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                        ; None                      ; 4.428 ns                ;
; N/A   ; 169.03 MHz ( period = 5.916 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                        ; None                      ; 4.428 ns                ;
; N/A   ; 169.03 MHz ( period = 5.916 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                        ; None                      ; 4.428 ns                ;
; N/A   ; 169.20 MHz ( period = 5.910 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                        ; None                      ; 4.425 ns                ;
; N/A   ; 169.20 MHz ( period = 5.910 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                        ; None                      ; 4.425 ns                ;
; N/A   ; 169.20 MHz ( period = 5.910 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                        ; None                      ; 4.425 ns                ;
; N/A   ; 169.20 MHz ( period = 5.910 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                        ; None                      ; 4.425 ns                ;
; N/A   ; 169.20 MHz ( period = 5.910 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                        ; None                      ; 4.425 ns                ;
; N/A   ; 169.20 MHz ( period = 5.910 ns )               ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                        ; None                      ; 4.425 ns                ;
; N/A   ; 231.48 MHz ( period = 4.320 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 0.985 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; 285.39 MHz ( period = 3.504 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.346 ns                ;
; N/A   ; 289.18 MHz ( period = 3.458 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; 298.78 MHz ( period = 3.347 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; 302.39 MHz ( period = 3.307 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A   ; 302.94 MHz ( period = 3.301 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; 313.48 MHz ( period = 3.190 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; 322.58 MHz ( period = 3.100 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; 323.73 MHz ( period = 3.089 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; 329.71 MHz ( period = 3.033 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 329.92 MHz ( period = 3.031 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.873 ns                ;
; N/A   ; 339.10 MHz ( period = 2.949 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.791 ns                ;
; N/A   ; 353.11 MHz ( period = 2.832 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.674 ns                ;
; N/A   ; 353.23 MHz ( period = 2.831 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.673 ns                ;
; N/A   ; 361.93 MHz ( period = 2.763 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; 367.11 MHz ( period = 2.724 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A   ; 388.65 MHz ( period = 2.573 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.415 ns                ;
; N/A   ; 390.02 MHz ( period = 2.564 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 398.25 MHz ( period = 2.511 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.353 ns                ;
; N/A   ; 398.57 MHz ( period = 2.509 ns )               ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; clk        ; clk      ; None                        ; None                      ; 1.351 ns                ;
; N/A   ; 401.45 MHz ( period = 2.491 ns )               ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; clk        ; clk      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; 401.61 MHz ( period = 2.490 ns )               ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; clk        ; clk      ; None                        ; None                      ; 0.850 ns                ;
; N/A   ; 406.67 MHz ( period = 2.459 ns )               ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; clk        ; clk      ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; 430.29 MHz ( period = 2.324 ns )               ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; clk        ; clk      ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; clk        ; clk      ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; clk        ; clk      ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; clk        ; clk      ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; clk        ; clk      ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; clk        ; clk      ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; clk        ; clk      ; None                        ; None                      ; 0.546 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; clk        ; clk      ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; clk        ; clk      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CLK_Count2:inst10|inst5                                                                                          ; CLK_Count2:inst10|inst11                                                                                         ; clk        ; clk      ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CLK_Count2:inst10|inst3                                                                                          ; CLK_Count2:inst10|inst4                                                                                          ; clk        ; clk      ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CLK_Count2:inst10|inst4                                                                                          ; CLK_Count2:inst10|inst5                                                                                          ; clk        ; clk      ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CLK_Count2:inst10|inst2                                                                                          ; CLK_Count2:inst10|inst3                                                                                          ; clk        ; clk      ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CLK_Count2:inst10|inst                                                                                           ; CLK_Count2:inst10|inst2                                                                                          ; clk        ; clk      ; None                        ; None                      ; 0.528 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CLK_Count2:inst10|inst11                                                                                         ; CLK_Count2:inst10|inst12                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.100 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                       ; None                       ; 0.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                       ; None                       ; 0.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                       ; None                       ; 0.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                       ; None                       ; 0.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                       ; None                       ; 0.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                       ; None                       ; 0.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                       ; None                       ; 0.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                       ; None                       ; 4.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                       ; None                       ; 4.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                       ; None                       ; 4.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                       ; None                       ; 4.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                       ; None                       ; 4.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; clk        ; clk      ; None                       ; None                       ; 4.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                       ; None                       ; 4.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                       ; None                       ; 4.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                       ; None                       ; 4.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                       ; None                       ; 4.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                       ; None                       ; 4.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; clk        ; clk      ; None                       ; None                       ; 4.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; clk        ; clk      ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; clk        ; clk      ; None                       ; None                       ; 4.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; clk        ; clk      ; None                       ; None                       ; 4.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; clk        ; clk      ; None                       ; None                       ; 4.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; clk        ; clk      ; None                       ; None                       ; 4.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; clk        ; clk      ; None                       ; None                       ; 4.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; clk        ; clk      ; None                       ; None                       ; 4.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; clk        ; clk      ; None                       ; None                       ; 4.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; clk        ; clk      ; None                       ; None                       ; 4.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; clk        ; clk      ; None                       ; None                       ; 4.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; clk        ; clk      ; None                       ; None                       ; 4.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; clk        ; clk      ; None                       ; None                       ; 4.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; clk        ; clk      ; None                       ; None                       ; 4.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                       ; None                       ; 4.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                       ; None                       ; 4.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                       ; None                       ; 4.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                       ; None                       ; 4.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                       ; None                       ; 4.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; clk        ; clk      ; None                       ; None                       ; 4.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; clk        ; clk      ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; clk        ; clk      ; None                       ; None                       ; 4.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; clk        ; clk      ; None                       ; None                       ; 4.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; clk        ; clk      ; None                       ; None                       ; 4.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; clk        ; clk      ; None                       ; None                       ; 4.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; clk        ; clk      ; None                       ; None                       ; 4.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; clk        ; clk      ; None                       ; None                       ; 4.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                       ; None                       ; 4.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                       ; None                       ; 4.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                       ; None                       ; 4.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                       ; None                       ; 4.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                       ; None                       ; 4.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; clk        ; clk      ; None                       ; None                       ; 4.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                       ; None                       ; 4.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                       ; None                       ; 4.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                       ; None                       ; 4.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                       ; None                       ; 4.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                       ; None                       ; 4.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; clk        ; clk      ; None                       ; None                       ; 4.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; clk        ; clk      ; None                       ; None                       ; 4.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; clk        ; clk      ; None                       ; None                       ; 0.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; clk        ; clk      ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; clk        ; clk      ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; clk        ; clk      ; None                       ; None                       ; 0.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; clk        ; clk      ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; clk        ; clk      ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; clk        ; clk      ; None                       ; None                       ; 0.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; clk        ; clk      ; None                       ; None                       ; 0.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; clk        ; clk      ; None                       ; None                       ; 0.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; clk        ; clk      ; None                       ; None                       ; 0.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; clk        ; clk      ; None                       ; None                       ; 0.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; clk        ; clk      ; None                       ; None                       ; 0.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; clk        ; clk      ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                       ; None                       ; 0.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                       ; None                       ; 0.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 0.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 0.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 0.741 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                           ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                 ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------+----------+
; N/A   ; None         ; 1.392 ns   ; Start     ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                   ; clk      ;
; N/A   ; None         ; 1.391 ns   ; Start     ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                   ; clk      ;
; N/A   ; None         ; 1.388 ns   ; Start     ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                   ; clk      ;
; N/A   ; None         ; 1.290 ns   ; Start     ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                   ; clk      ;
; N/A   ; None         ; 1.289 ns   ; Start     ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                   ; clk      ;
; N/A   ; None         ; 1.257 ns   ; Start     ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                   ; clk      ;
; N/A   ; None         ; -3.036 ns  ; Temp_Y[7] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; clk      ;
; N/A   ; None         ; -3.066 ns  ; Temp_X[5] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]  ; clk      ;
; N/A   ; None         ; -3.378 ns  ; Temp_X[6] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]  ; clk      ;
; N/A   ; None         ; -3.463 ns  ; Temp_Y[2] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clk      ;
; N/A   ; None         ; -3.592 ns  ; Temp_Y[0] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clk      ;
; N/A   ; None         ; -3.768 ns  ; Temp_Y[1] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clk      ;
; N/A   ; None         ; -3.909 ns  ; Temp_Y[5] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; clk      ;
; N/A   ; None         ; -3.992 ns  ; Temp_Y[4] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; clk      ;
; N/A   ; None         ; -4.029 ns  ; Temp_Y[3] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clk      ;
; N/A   ; None         ; -4.145 ns  ; Temp_Y[6] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; clk      ;
; N/A   ; None         ; -6.913 ns  ; Temp_X[0] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]   ; clk      ;
; N/A   ; None         ; -6.914 ns  ; Temp_X[2] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]   ; clk      ;
; N/A   ; None         ; -6.924 ns  ; Temp_X[4] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]  ; clk      ;
; N/A   ; None         ; -6.959 ns  ; Temp_X[1] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]   ; clk      ;
; N/A   ; None         ; -6.975 ns  ; Temp_X[3] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]  ; clk      ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+-----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                             ; To              ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+-----------------+------------+
; N/A                                     ; None                                                ; 21.084 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 21.059 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 20.871 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 20.784 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 20.769 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 20.754 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[4]  ; clk        ;
; N/A                                     ; None                                                ; 20.727 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 20.677 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 20.669 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[4]  ; clk        ;
; N/A                                     ; None                                                ; 20.458 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 20.394 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.206 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[5]  ; clk        ;
; N/A                                     ; None                                                ; 20.164 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.121 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[5]  ; clk        ;
; N/A                                     ; None                                                ; 20.042 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[0]  ; clk        ;
; N/A                                     ; None                                                ; 19.984 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[4]  ; clk        ;
; N/A                                     ; None                                                ; 19.960 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 19.905 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 19.875 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 19.827 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[4]  ; clk        ;
; N/A                                     ; None                                                ; 19.820 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 19.749 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[11] ; clk        ;
; N/A                                     ; None                                                ; 19.747 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 19.706 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; SumCmnd[2]      ; clk        ;
; N/A                                     ; None                                                ; 19.681 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; SumCmnd[2]      ; clk        ;
; N/A                                     ; None                                                ; 19.664 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[11] ; clk        ;
; N/A                                     ; None                                                ; 19.662 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 19.571 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; SumCmnd[5]      ; clk        ;
; N/A                                     ; None                                                ; 19.546 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; SumCmnd[5]      ; clk        ;
; N/A                                     ; None                                                ; 19.533 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[12] ; clk        ;
; N/A                                     ; None                                                ; 19.507 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; SumCmnd[4]      ; clk        ;
; N/A                                     ; None                                                ; 19.493 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; SumCmnd[2]      ; clk        ;
; N/A                                     ; None                                                ; 19.482 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; SumCmnd[4]      ; clk        ;
; N/A                                     ; None                                                ; 19.448 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[12] ; clk        ;
; N/A                                     ; None                                                ; 19.436 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.410 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; tempSumator[4]  ; clk        ;
; N/A                                     ; None                                                ; 19.410 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; SumCmnd[0]      ; clk        ;
; N/A                                     ; None                                                ; 19.406 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; SumCmnd[2]      ; clk        ;
; N/A                                     ; None                                                ; 19.391 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; SumCmnd[2]      ; clk        ;
; N/A                                     ; None                                                ; 19.385 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; SumCmnd[0]      ; clk        ;
; N/A                                     ; None                                                ; 19.358 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; SumCmnd[5]      ; clk        ;
; N/A                                     ; None                                                ; 19.349 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; SumCmnd[2]      ; clk        ;
; N/A                                     ; None                                                ; 19.299 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; SumCmnd[2]      ; clk        ;
; N/A                                     ; None                                                ; 19.294 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; SumCmnd[4]      ; clk        ;
; N/A                                     ; None                                                ; 19.279 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.271 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; SumCmnd[5]      ; clk        ;
; N/A                                     ; None                                                ; 19.267 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[10] ; clk        ;
; N/A                                     ; None                                                ; 19.256 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; SumCmnd[5]      ; clk        ;
; N/A                                     ; None                                                ; 19.214 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; SumCmnd[5]      ; clk        ;
; N/A                                     ; None                                                ; 19.207 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; SumCmnd[4]      ; clk        ;
; N/A                                     ; None                                                ; 19.197 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; SumCmnd[0]      ; clk        ;
; N/A                                     ; None                                                ; 19.192 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; SumCmnd[4]      ; clk        ;
; N/A                                     ; None                                                ; 19.190 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 19.182 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[10] ; clk        ;
; N/A                                     ; None                                                ; 19.177 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; tempSumator[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.164 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; SumCmnd[5]      ; clk        ;
; N/A                                     ; None                                                ; 19.150 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; SumCmnd[4]      ; clk        ;
; N/A                                     ; None                                                ; 19.135 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 19.132 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 19.110 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; SumCmnd[0]      ; clk        ;
; N/A                                     ; None                                                ; 19.107 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[8]  ; clk        ;
; N/A                                     ; None                                                ; 19.100 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; SumCmnd[4]      ; clk        ;
; N/A                                     ; None                                                ; 19.095 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; SumCmnd[0]      ; clk        ;
; N/A                                     ; None                                                ; 19.093 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[7]  ; clk        ;
; N/A                                     ; None                                                ; 19.092 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; SumCmnd[1]      ; clk        ;
; N/A                                     ; None                                                ; 19.080 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; SumCmnd[2]      ; clk        ;
; N/A                                     ; None                                                ; 19.077 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 19.067 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; SumCmnd[1]      ; clk        ;
; N/A                                     ; None                                                ; 19.053 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; SumCmnd[0]      ; clk        ;
; N/A                                     ; None                                                ; 19.033 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 19.022 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[2]  ; clk        ;
; N/A                                     ; None                                                ; 19.022 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[8]  ; clk        ;
; N/A                                     ; None                                                ; 19.008 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[7]  ; clk        ;
; N/A                                     ; None                                                ; 19.003 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; SumCmnd[0]      ; clk        ;
; N/A                                     ; None                                                ; 18.979 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[11] ; clk        ;
; N/A                                     ; None                                                ; 18.978 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 18.977 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 18.976 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 18.955 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[9]  ; clk        ;
; N/A                                     ; None                                                ; 18.945 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; SumCmnd[5]      ; clk        ;
; N/A                                     ; None                                                ; 18.937 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.931 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 18.921 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 18.919 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 18.908 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.881 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; SumCmnd[4]      ; clk        ;
; N/A                                     ; None                                                ; 18.879 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; SumCmnd[1]      ; clk        ;
; N/A                                     ; None                                                ; 18.876 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 18.870 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                 ; tempSumator[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.870 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[9]  ; clk        ;
; N/A                                     ; None                                                ; 18.861 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 18.833 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 18.823 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.822 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[11] ; clk        ;
; N/A                                     ; None                                                ; 18.820 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 18.806 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 18.792 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; tempSumator[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.792 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; SumCmnd[1]      ; clk        ;
; N/A                                     ; None                                                ; 18.785 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                 ; tempSumator[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.784 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; SumCmnd[0]      ; clk        ;
; N/A                                     ; None                                                ; 18.778 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 18.777 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; SumCmnd[1]      ; clk        ;
; N/A                                     ; None                                                ; 18.765 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; tempSumator[11] ; clk        ;
; N/A                                     ; None                                                ; 18.763 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[12] ; clk        ;
; N/A                                     ; None                                                ; 18.763 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 18.735 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; SumCmnd[1]      ; clk        ;
; N/A                                     ; None                                                ; 18.727 ns  ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0 ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 18.727 ns  ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg1 ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 18.727 ns  ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg2 ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 18.727 ns  ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg3 ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 18.727 ns  ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg4 ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 18.727 ns  ; Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg5 ; SumCmnd[3]      ; clk        ;
; N/A                                     ; None                                                ; 18.720 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; tempSumator[11] ; clk        ;
; N/A                                     ; None                                                ; 18.718 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 18.705 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; tempSumator[12] ; clk        ;
; N/A                                     ; None                                                ; 18.687 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 18.685 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; SumCmnd[1]      ; clk        ;
; N/A                                     ; None                                                ; 18.650 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; tempSumator[11] ; clk        ;
; N/A                                     ; None                                                ; 18.648 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 18.632 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 18.622 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; tempSumator[11] ; clk        ;
; N/A                                     ; None                                                ; 18.620 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 18.606 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                                ; tempSumator[11] ; clk        ;
; N/A                                     ; None                                                ; 18.606 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[12] ; clk        ;
; N/A                                     ; None                                                ; 18.583 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; C_Sum_Com10     ; clk        ;
; N/A                                     ; None                                                ; 18.581 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                ; tempRgx[13]     ; clk        ;
; N/A                                     ; None                                                ; 18.558 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; C_Sum_Com10     ; clk        ;
; N/A                                     ; None                                                ; 18.549 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; tempSumator[12] ; clk        ;
; N/A                                     ; None                                                ; 18.504 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; tempSumator[12] ; clk        ;
; N/A                                     ; None                                                ; 18.497 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[10] ; clk        ;
; N/A                                     ; None                                                ; 18.497 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 18.476 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; tempSumator[11] ; clk        ;
; N/A                                     ; None                                                ; 18.474 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 18.466 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; SumCmnd[1]      ; clk        ;
; N/A                                     ; None                                                ; 18.442 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 18.434 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; tempSumator[12] ; clk        ;
; N/A                                     ; None                                                ; 18.417 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; C_Sum_Com10     ; clk        ;
; N/A                                     ; None                                                ; 18.416 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 18.406 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; tempSumator[12] ; clk        ;
; N/A                                     ; None                                                ; 18.381 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 18.370 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; C_Sum_Com10     ; clk        ;
; N/A                                     ; None                                                ; 18.340 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[10] ; clk        ;
; N/A                                     ; None                                                ; 18.337 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[8]  ; clk        ;
; N/A                                     ; None                                                ; 18.326 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 18.325 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; C_Sum_Com10     ; clk        ;
; N/A                                     ; None                                                ; 18.323 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.286 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; tempSumator[11] ; clk        ;
; N/A                                     ; None                                                ; 18.284 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 18.283 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; tempSumator[10] ; clk        ;
; N/A                                     ; None                                                ; 18.283 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; C_Sum_Com10     ; clk        ;
; N/A                                     ; None                                                ; 18.260 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; tempSumator[12] ; clk        ;
; N/A                                     ; None                                                ; 18.240 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; tempSumator[14] ; clk        ;
; N/A                                     ; None                                                ; 18.238 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; tempSumator[10] ; clk        ;
; N/A                                     ; None                                                ; 18.203 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 18.185 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[9]  ; clk        ;
; N/A                                     ; None                                                ; 18.185 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 18.180 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[8]  ; clk        ;
; N/A                                     ; None                                                ; 18.170 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; tempSumator[11] ; clk        ;
; N/A                                     ; None                                                ; 18.168 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; tempSumator[10] ; clk        ;
; N/A                                     ; None                                                ; 18.168 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 18.166 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.162 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ; C_Sum_Com[0]    ; clk        ;
; N/A                                     ; None                                                ; 18.140 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; tempSumator[10] ; clk        ;
; N/A                                     ; None                                                ; 18.138 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.137 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ; C_Sum_Com[0]    ; clk        ;
; N/A                                     ; None                                                ; 18.123 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; tempSumator[8]  ; clk        ;
; N/A                                     ; None                                                ; 18.109 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; tempSumator[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.078 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; tempSumator[8]  ; clk        ;
; N/A                                     ; None                                                ; 18.070 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; tempSumator[12] ; clk        ;
; N/A                                     ; None                                                ; 18.064 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; tempSumator[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.046 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                ; tempSumator[13] ; clk        ;
; N/A                                     ; None                                                ; 18.028 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[9]  ; clk        ;
; N/A                                     ; None                                                ; 18.027 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                ; tempSumator[15] ; clk        ;
; N/A                                     ; None                                                ; 18.008 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; tempSumator[8]  ; clk        ;
; N/A                                     ; None                                                ; 17.996 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; C_Sum_Com[0]    ; clk        ;
; N/A                                     ; None                                                ; 17.994 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; tempSumator[7]  ; clk        ;
; N/A                                     ; None                                                ; 17.994 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; tempSumator[10] ; clk        ;
; N/A                                     ; None                                                ; 17.981 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[6]  ; clk        ;
; N/A                                     ; None                                                ; 17.971 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; tempSumator[9]  ; clk        ;
; N/A                                     ; None                                                ; 17.954 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                                ; tempSumator[12] ; clk        ;
; N/A                                     ; None                                                ; 17.949 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ; C_Sum_Com[0]    ; clk        ;
; N/A                                     ; None                                                ; 17.943 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[3]  ; clk        ;
; N/A                                     ; None                                                ; 17.926 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; tempSumator[9]  ; clk        ;
; N/A                                     ; None                                                ; 17.904 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ; C_Sum_Com[0]    ; clk        ;
; N/A                                     ; None                                                ; 17.895 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ; C_Sum_Com10     ; clk        ;
; N/A                                     ; None                                                ; 17.879 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                 ; tempSumator[6]  ; clk        ;
; N/A                                     ; None                                                ; 17.862 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ; C_Sum_Com[0]    ; clk        ;
; N/A                                     ; None                                                ; 17.856 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; tempSumator[9]  ; clk        ;
; N/A                                     ; None                                                ; 17.834 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; tempSumator[8]  ; clk        ;
; N/A                                     ; None                                                ; 17.828 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; tempSumator[9]  ; clk        ;
; N/A                                     ; None                                                ; 17.809 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                 ; tempSumator[6]  ; clk        ;
; N/A                                     ; None                                                ; 17.804 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                 ; tempSumator[10] ; clk        ;
; N/A                                     ; None                                                ; 17.784 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                 ; tempSumator[3]  ; clk        ;
; N/A                                     ; None                                                ; 17.783 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                 ; tempSumator[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.729 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; C_Sum_Com[1]    ; clk        ;
; N/A                                     ; None                                                ; 17.719 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ; tempRgy[7]      ; clk        ;
; N/A                                     ; None                                                ; 17.682 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                 ; tempSumator[9]  ; clk        ;
; N/A                                     ; None                                                ; 17.668 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                                 ; tempSumator[8]  ; clk        ;
; N/A                                     ; None                                                ; 17.612 ns  ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                 ; tempSumator[6]  ; clk        ;
; N/A                                     ; None                                                ; 17.611 ns  ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ; C_Sum_Com10     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                  ;                 ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+-----------------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To       ;
+-------+-------------------+-----------------+------+----------+
; N/A   ; None              ; 9.627 ns        ; clk  ; clk_diod ;
; N/A   ; None              ; 7.130 ns        ; clk  ; clk_out  ;
+-------+-------------------+-----------------+------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                  ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                 ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------+----------+
; N/A           ; None        ; 9.846 ns  ; Temp_Y[6] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; clk      ;
; N/A           ; None        ; 9.730 ns  ; Temp_Y[3] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clk      ;
; N/A           ; None        ; 9.693 ns  ; Temp_Y[4] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; clk      ;
; N/A           ; None        ; 9.610 ns  ; Temp_Y[5] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; clk      ;
; N/A           ; None        ; 9.469 ns  ; Temp_Y[1] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clk      ;
; N/A           ; None        ; 9.293 ns  ; Temp_Y[0] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clk      ;
; N/A           ; None        ; 9.164 ns  ; Temp_Y[2] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clk      ;
; N/A           ; None        ; 8.737 ns  ; Temp_Y[7] ; Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; clk      ;
; N/A           ; None        ; 8.631 ns  ; Temp_X[3] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]  ; clk      ;
; N/A           ; None        ; 8.615 ns  ; Temp_X[1] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]   ; clk      ;
; N/A           ; None        ; 8.580 ns  ; Temp_X[4] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]  ; clk      ;
; N/A           ; None        ; 8.570 ns  ; Temp_X[2] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]   ; clk      ;
; N/A           ; None        ; 8.569 ns  ; Temp_X[0] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]   ; clk      ;
; N/A           ; None        ; 5.034 ns  ; Temp_X[6] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]  ; clk      ;
; N/A           ; None        ; 4.722 ns  ; Temp_X[5] ; Mull:inst21|RGX:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]  ; clk      ;
; N/A           ; None        ; -0.083 ns ; Start     ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[3]                   ; clk      ;
; N/A           ; None        ; -0.115 ns ; Start     ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[0]                   ; clk      ;
; N/A           ; None        ; -0.116 ns ; Start     ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[2]                   ; clk      ;
; N/A           ; None        ; -0.214 ns ; Start     ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]                   ; clk      ;
; N/A           ; None        ; -0.217 ns ; Start     ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[4]                   ; clk      ;
; N/A           ; None        ; -0.218 ns ; Start     ; RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]                   ; clk      ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 21 17:54:17 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Mull:inst21|Mux_Mull:inst26|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]" as buffer
    Info: Detected gated clock "Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]" as buffer
    Info: Detected ripple clock "CLK_Count2:inst10|inst12" as buffer
    Info: Detected gated clock "CLK_Count2:inst10|inst10" as buffer
    Info: Detected ripple clock "Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5" as buffer
    Info: Detected ripple clock "Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg4" as buffer
    Info: Detected ripple clock "Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg3" as buffer
    Info: Detected ripple clock "Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg2" as buffer
    Info: Detected ripple clock "Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg1" as buffer
    Info: Detected ripple clock "Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg0" as buffer
    Info: Detected gated clock "Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7]" as buffer
    Info: Detected gated clock "Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[6]" as buffer
    Info: Detected gated clock "Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[5]" as buffer
    Info: Detected gated clock "Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[4]" as buffer
Info: Clock "clk" has Internal fmax of 65.62 MHz between source memory "Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0" and destination register "RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]" (period= 15.24 ns)
    Info: + Longest memory to register delay is 6.449 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y4; Fanout = 12; MEM Node = 'Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y4; Fanout = 5; MEM Node = 'Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[8]'
        Info: 3: + IC(0.677 ns) + CELL(0.275 ns) = 3.945 ns; Loc. = LCCOMB_X53_Y4_N28; Fanout = 1; COMB Node = 'Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~4'
        Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 4.338 ns; Loc. = LCCOMB_X53_Y4_N30; Fanout = 1; COMB Node = 'Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5'
        Info: 5: + IC(0.249 ns) + CELL(0.393 ns) = 4.980 ns; Loc. = LCCOMB_X53_Y4_N4; Fanout = 2; COMB Node = 'Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.051 ns; Loc. = LCCOMB_X53_Y4_N6; Fanout = 2; COMB Node = 'Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.122 ns; Loc. = LCCOMB_X53_Y4_N8; Fanout = 2; COMB Node = 'Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.193 ns; Loc. = LCCOMB_X53_Y4_N10; Fanout = 2; COMB Node = 'Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.264 ns; Loc. = LCCOMB_X53_Y4_N12; Fanout = 2; COMB Node = 'Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~9'
        Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 5.423 ns; Loc. = LCCOMB_X53_Y4_N14; Fanout = 1; COMB Node = 'Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[5]~11'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 5.833 ns; Loc. = LCCOMB_X53_Y4_N16; Fanout = 2; COMB Node = 'Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[6]~12'
        Info: 12: + IC(0.257 ns) + CELL(0.275 ns) = 6.365 ns; Loc. = LCCOMB_X53_Y4_N0; Fanout = 1; COMB Node = 'MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~1'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 6.449 ns; Loc. = LCFF_X53_Y4_N1; Fanout = 4; REG Node = 'RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 5.023 ns ( 77.89 % )
        Info: Total interconnect delay = 1.426 ns ( 22.11 % )
    Info: - Smallest clock skew is -0.998 ns
        Info: + Shortest clock path from clock "clk" to destination register is 6.292 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(2.078 ns) + CELL(0.150 ns) = 3.070 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10|inst10'
            Info: 3: + IC(1.663 ns) + CELL(0.000 ns) = 4.733 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'CLK_Count2:inst10|inst10~clkctrl'
            Info: 4: + IC(1.022 ns) + CELL(0.537 ns) = 6.292 ns; Loc. = LCFF_X53_Y4_N1; Fanout = 4; REG Node = 'RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[5]'
            Info: Total cell delay = 1.529 ns ( 24.30 % )
            Info: Total interconnect delay = 4.763 ns ( 75.70 % )
        Info: - Longest clock path from clock "clk" to source memory is 7.290 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(2.062 ns) + CELL(0.787 ns) = 3.691 ns; Loc. = LCFF_X51_Y1_N31; Fanout = 1; REG Node = 'CLK_Count2:inst10|inst12'
            Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 4.014 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10|inst10'
            Info: 4: + IC(1.663 ns) + CELL(0.000 ns) = 5.677 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'CLK_Count2:inst10|inst10~clkctrl'
            Info: 5: + IC(0.952 ns) + CELL(0.661 ns) = 7.290 ns; Loc. = M4K_X52_Y4; Fanout = 12; MEM Node = 'Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.613 ns ( 35.84 % )
            Info: Total interconnect delay = 4.677 ns ( 64.16 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 157 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]" and destination pin or register "Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]" for clock "clk" (Hold time is 4.947 ns)
    Info: + Largest clock skew is 5.471 ns
        Info: + Longest clock path from clock "clk" to destination register is 12.310 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(2.062 ns) + CELL(0.787 ns) = 3.691 ns; Loc. = LCFF_X51_Y1_N31; Fanout = 1; REG Node = 'CLK_Count2:inst10|inst12'
            Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 4.014 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10|inst10'
            Info: 4: + IC(0.521 ns) + CELL(0.870 ns) = 5.405 ns; Loc. = M4K_X52_Y1; Fanout = 4; MEM Node = 'Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5'
            Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 8.398 ns; Loc. = M4K_X52_Y1; Fanout = 27; MEM Node = 'Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7]'
            Info: 6: + IC(0.427 ns) + CELL(0.419 ns) = 9.244 ns; Loc. = LCCOMB_X51_Y1_N24; Fanout = 1; COMB Node = 'Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]'
            Info: 7: + IC(1.508 ns) + CELL(0.000 ns) = 10.752 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl'
            Info: 8: + IC(1.021 ns) + CELL(0.537 ns) = 12.310 ns; Loc. = LCFF_X54_Y4_N31; Fanout = 4; REG Node = 'Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]'
            Info: Total cell delay = 6.771 ns ( 55.00 % )
            Info: Total interconnect delay = 5.539 ns ( 45.00 % )
        Info: - Shortest clock path from clock "clk" to source register is 6.839 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(2.078 ns) + CELL(0.150 ns) = 3.070 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10|inst10'
            Info: 3: + IC(0.432 ns) + CELL(0.271 ns) = 3.773 ns; Loc. = LCCOMB_X51_Y1_N24; Fanout = 1; COMB Node = 'Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]'
            Info: 4: + IC(1.508 ns) + CELL(0.000 ns) = 5.281 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl'
            Info: 5: + IC(1.021 ns) + CELL(0.537 ns) = 6.839 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 4; REG Node = 'Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]'
            Info: Total cell delay = 1.800 ns ( 26.32 % )
            Info: Total interconnect delay = 5.039 ns ( 73.68 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.540 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 4; REG Node = 'Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]'
        Info: 2: + IC(0.306 ns) + CELL(0.150 ns) = 0.456 ns; Loc. = LCCOMB_X54_Y4_N30; Fanout = 1; COMB Node = 'Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~36'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.540 ns; Loc. = LCFF_X54_Y4_N31; Fanout = 4; REG Node = 'Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]'
        Info: Total cell delay = 0.234 ns ( 43.33 % )
        Info: Total interconnect delay = 0.306 ns ( 56.67 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]" (data pin = "Start", clock pin = "clk") is 1.392 ns
    Info: + Longest pin to register delay is 7.720 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 6; PIN Node = 'Start'
        Info: 2: + IC(6.396 ns) + CELL(0.378 ns) = 7.636 ns; Loc. = LCCOMB_X53_Y4_N22; Fanout = 1; COMB Node = 'MUX_Start:inst5|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[1]~9'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.720 ns; Loc. = LCFF_X53_Y4_N23; Fanout = 5; REG Node = 'RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.324 ns ( 17.15 % )
        Info: Total interconnect delay = 6.396 ns ( 82.85 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 6.292 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(2.078 ns) + CELL(0.150 ns) = 3.070 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10|inst10'
        Info: 3: + IC(1.663 ns) + CELL(0.000 ns) = 4.733 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'CLK_Count2:inst10|inst10~clkctrl'
        Info: 4: + IC(1.022 ns) + CELL(0.537 ns) = 6.292 ns; Loc. = LCFF_X53_Y4_N23; Fanout = 5; REG Node = 'RG_Command:inst6|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.529 ns ( 24.30 % )
        Info: Total interconnect delay = 4.763 ns ( 75.70 % )
Info: tco from clock "clk" to destination pin "SumCmnd[3]" through register "Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]" is 21.084 ns
    Info: + Longest clock path from clock "clk" to source register is 12.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(2.062 ns) + CELL(0.787 ns) = 3.691 ns; Loc. = LCFF_X51_Y1_N31; Fanout = 1; REG Node = 'CLK_Count2:inst10|inst12'
        Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 4.014 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10|inst10'
        Info: 4: + IC(0.521 ns) + CELL(0.870 ns) = 5.405 ns; Loc. = M4K_X52_Y1; Fanout = 4; MEM Node = 'Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5'
        Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 8.398 ns; Loc. = M4K_X52_Y1; Fanout = 27; MEM Node = 'Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7]'
        Info: 6: + IC(0.427 ns) + CELL(0.419 ns) = 9.244 ns; Loc. = LCCOMB_X51_Y1_N24; Fanout = 1; COMB Node = 'Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]'
        Info: 7: + IC(1.508 ns) + CELL(0.000 ns) = 10.752 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl'
        Info: 8: + IC(1.021 ns) + CELL(0.537 ns) = 12.310 ns; Loc. = LCFF_X54_Y4_N7; Fanout = 3; REG Node = 'Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
        Info: Total cell delay = 6.771 ns ( 55.00 % )
        Info: Total interconnect delay = 5.539 ns ( 45.00 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y4_N7; Fanout = 3; REG Node = 'Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
        Info: 2: + IC(0.342 ns) + CELL(0.438 ns) = 0.780 ns; Loc. = LCCOMB_X54_Y4_N2; Fanout = 2; COMB Node = 'Mull:inst21|inst1~1'
        Info: 3: + IC(0.456 ns) + CELL(0.398 ns) = 1.634 ns; Loc. = LCCOMB_X53_Y4_N30; Fanout = 1; COMB Node = 'Multiplexor:inst|lpm_mux:lpm_mux_component|mux_omc:auto_generated|result_node[0]~5'
        Info: 4: + IC(0.249 ns) + CELL(0.393 ns) = 2.276 ns; Loc. = LCCOMB_X53_Y4_N4; Fanout = 2; COMB Node = 'Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[0]~1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.347 ns; Loc. = LCCOMB_X53_Y4_N6; Fanout = 2; COMB Node = 'Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[1]~3'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.418 ns; Loc. = LCCOMB_X53_Y4_N8; Fanout = 2; COMB Node = 'Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[2]~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.489 ns; Loc. = LCCOMB_X53_Y4_N10; Fanout = 2; COMB Node = 'Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[3]~7'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.899 ns; Loc. = LCCOMB_X53_Y4_N12; Fanout = 2; COMB Node = 'Sum_Command:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_4vh:auto_generated|result_int[4]~8'
        Info: 9: + IC(2.837 ns) + CELL(2.788 ns) = 8.524 ns; Loc. = PIN_D19; Fanout = 0; PIN Node = 'SumCmnd[3]'
        Info: Total cell delay = 4.640 ns ( 54.43 % )
        Info: Total interconnect delay = 3.884 ns ( 45.57 % )
Info: Longest tpd from source pin "clk" to destination pin "clk_diod" is 9.627 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'
    Info: 2: + IC(6.027 ns) + CELL(2.758 ns) = 9.627 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'clk_diod'
    Info: Total cell delay = 3.600 ns ( 37.39 % )
    Info: Total interconnect delay = 6.027 ns ( 62.61 % )
Info: th for register "Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]" (data pin = "Temp_Y[6]", clock pin = "clk") is 9.846 ns
    Info: + Longest clock path from clock "clk" to destination register is 12.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(2.062 ns) + CELL(0.787 ns) = 3.691 ns; Loc. = LCFF_X51_Y1_N31; Fanout = 1; REG Node = 'CLK_Count2:inst10|inst12'
        Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 4.014 ns; Loc. = LCCOMB_X51_Y1_N30; Fanout = 10; COMB Node = 'CLK_Count2:inst10|inst10'
        Info: 4: + IC(0.521 ns) + CELL(0.870 ns) = 5.405 ns; Loc. = M4K_X52_Y1; Fanout = 4; MEM Node = 'Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a4~porta_address_reg5'
        Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 8.398 ns; Loc. = M4K_X52_Y1; Fanout = 27; MEM Node = 'Rom_Command:inst4|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|q_a[7]'
        Info: 6: + IC(0.427 ns) + CELL(0.419 ns) = 9.244 ns; Loc. = LCCOMB_X51_Y1_N24; Fanout = 1; COMB Node = 'Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]'
        Info: 7: + IC(1.508 ns) + CELL(0.000 ns) = 10.752 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Mull:inst21|Mux_Mull:inst27|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[0]~clkctrl'
        Info: 8: + IC(1.021 ns) + CELL(0.537 ns) = 12.310 ns; Loc. = LCFF_X54_Y4_N11; Fanout = 3; REG Node = 'Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]'
        Info: Total cell delay = 6.771 ns ( 55.00 % )
        Info: Total interconnect delay = 5.539 ns ( 45.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'Temp_Y[6]'
        Info: 2: + IC(1.386 ns) + CELL(0.271 ns) = 2.646 ns; Loc. = LCCOMB_X54_Y4_N10; Fanout = 1; COMB Node = 'Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|_~35'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.730 ns; Loc. = LCFF_X54_Y4_N11; Fanout = 3; REG Node = 'Mull:inst21|RGY:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]'
        Info: Total cell delay = 1.344 ns ( 49.23 % )
        Info: Total interconnect delay = 1.386 ns ( 50.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Wed Dec 21 17:54:18 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


