// Seed: 854142753
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    output reg id_3,
    input logic id_4,
    output logic id_5,
    input id_6
);
  logic id_7;
  logic id_8, id_9;
  function real id_10(input id_11);
    if (1 - id_0) id_7 = 1;
    else begin
      id_3 <= id_6;
    end
  endfunction
endmodule
