Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/vmartin/xilinx/lab1/main1tb_isim_beh.exe -prj /home/vmartin/xilinx/lab1/main1tb_beh.prj work.main1tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/vmartin/xilinx/lab1/counter_lab1.v" into library work
Analyzing Verilog file "/home/vmartin/xilinx/lab1/lab1_top_module.v" into library work
Analyzing Verilog file "/home/vmartin/xilinx/lab1/main1tb.v" into library work
ERROR:HDLCompiler:69 - "/home/vmartin/xilinx/lab1/main1tb.v" Line 54: <BTNU> is not declared.
ERROR:HDLCompiler:69 - "/home/vmartin/xilinx/lab1/main1tb.v" Line 59: <BTNU> is not declared.
ERROR:HDLCompiler:69 - "/home/vmartin/xilinx/lab1/main1tb.v" Line 64: <BTNL> is not declared.
ERROR:HDLCompiler:69 - "/home/vmartin/xilinx/lab1/main1tb.v" Line 69: <BTNL> is not declared.
ERROR:HDLCompiler:69 - "/home/vmartin/xilinx/lab1/main1tb.v" Line 73: <BTNR> is not declared.
ERROR:HDLCompiler:69 - "/home/vmartin/xilinx/lab1/main1tb.v" Line 78: <BTNR> is not declared.
ERROR:HDLCompiler:598 - "/home/vmartin/xilinx/lab1/main1tb.v" Line 25: Module <main1tb> ignored due to previous errors.
Verilog file /home/vmartin/xilinx/lab1/main1tb.v ignored due to errors
