# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab3_24_Feb_2021.srcs/sources_1/new/BCD.vhd" \
"../../../../Lab3_24_Feb_2021.srcs/sources_1/new/SevenSegDecoder.vhd" \
"../../../../Lab3_24_Feb_2021.srcs/sources_1/new/top.vhd" \
"../../../../Lab3_24_Feb_2021.srcs/sim_1/new/sim.vhd" \

# Do not sort compile order
nosort
