// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "12/05/2021 18:50:22"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module triscCPU (
	Reset,
	SysClock,
	Mode,
	ClockIn,
	ClearAddGen,
	RW,
	DataIn,
	C,
	MDIout,
	MDOout,
	PC,
	MAR);
input 	Reset;
input 	SysClock;
input 	Mode;
input 	ClockIn;
input 	ClearAddGen;
input 	RW;
input 	[7:0] DataIn;
output 	[0:14] C;
output 	[14:0] MDIout;
output 	[14:0] MDOout;
output 	[6:0] PC;
output 	[6:0] MAR;

// Design Ports Information
// C[14]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[13]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[12]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[11]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[10]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[9]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[8]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[7]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[6]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[4]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[3]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[2]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[7]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[8]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[9]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[10]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[11]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[12]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[13]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDIout[14]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[7]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[8]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[9]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[10]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[11]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[12]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[13]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDOout[14]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataIn[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mode	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataIn[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataIn[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataIn[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataIn[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataIn[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataIn[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataIn[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SysClock	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RW	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ClearAddGen	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ClockIn	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \C[14]~output_o ;
wire \C[13]~output_o ;
wire \C[12]~output_o ;
wire \C[11]~output_o ;
wire \C[10]~output_o ;
wire \C[9]~output_o ;
wire \C[8]~output_o ;
wire \C[7]~output_o ;
wire \C[6]~output_o ;
wire \C[5]~output_o ;
wire \C[4]~output_o ;
wire \C[3]~output_o ;
wire \C[2]~output_o ;
wire \C[1]~output_o ;
wire \C[0]~output_o ;
wire \MDIout[0]~output_o ;
wire \MDIout[1]~output_o ;
wire \MDIout[2]~output_o ;
wire \MDIout[3]~output_o ;
wire \MDIout[4]~output_o ;
wire \MDIout[5]~output_o ;
wire \MDIout[6]~output_o ;
wire \MDIout[7]~output_o ;
wire \MDIout[8]~output_o ;
wire \MDIout[9]~output_o ;
wire \MDIout[10]~output_o ;
wire \MDIout[11]~output_o ;
wire \MDIout[12]~output_o ;
wire \MDIout[13]~output_o ;
wire \MDIout[14]~output_o ;
wire \MDOout[0]~output_o ;
wire \MDOout[1]~output_o ;
wire \MDOout[2]~output_o ;
wire \MDOout[3]~output_o ;
wire \MDOout[4]~output_o ;
wire \MDOout[5]~output_o ;
wire \MDOout[6]~output_o ;
wire \MDOout[7]~output_o ;
wire \MDOout[8]~output_o ;
wire \MDOout[9]~output_o ;
wire \MDOout[10]~output_o ;
wire \MDOout[11]~output_o ;
wire \MDOout[12]~output_o ;
wire \MDOout[13]~output_o ;
wire \MDOout[14]~output_o ;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \MAR[0]~output_o ;
wire \MAR[1]~output_o ;
wire \MAR[2]~output_o ;
wire \MAR[3]~output_o ;
wire \MAR[4]~output_o ;
wire \MAR[5]~output_o ;
wire \MAR[6]~output_o ;
wire \SysClock~input_o ;
wire \PCU|FSM|Selector27~0_combout ;
wire \PCU|FSM|Selector27~0clkctrl_outclk ;
wire \RW~input_o ;
wire \Mode~input_o ;
wire \RAMwrite~0_combout ;
wire \ClockIn~input_o ;
wire \PCU|FSM|WideOr0~1_combout ;
wire \DataIn[0]~input_o ;
wire \PCU|FSM|WideOr0~0_combout ;
wire \DivideX2|state~0_combout ;
wire \DivideX2|state~feeder_combout ;
wire \DivideX2|state~q ;
wire \DivideX2|Mult0~combout ;
wire \DivideX2|Mult0~clkctrl_outclk ;
wire \AddressGen|Q[0]~3_combout ;
wire \ClearAddGen~input_o ;
wire \AddressGen|Q[1]~0_combout ;
wire \PCU|FSM|state.U~clkctrl_outclk ;
wire \ArithmeticLogicUnit|comb_3|s1|WideOr1~0_combout ;
wire \Reset~input_o ;
wire \PCU|FSM|nextstate.L_639~combout ;
wire \PCU|FSM|state.L~q ;
wire \PCU|FSM|state.L~clkctrl_outclk ;
wire \Accumulator|RegCount|Q[1]~6_combout ;
wire \PCU|comb_9|Decoder0~0_combout ;
wire \PCU|FSM|comb~1_combout ;
wire \PCU|FSM|comb~0_combout ;
wire \PCU|FSM|nextstate.F_741~combout ;
wire \PCU|FSM|state.F~q ;
wire \PCU|FSM|state.F~clkctrl_outclk ;
wire \Accumulator|RegCount|Q[1]~9_combout ;
wire \Accumulator|RegCount|Q[0]~0_combout ;
wire \Accumulator|RegCount|Q[1]~_emulated_q ;
wire \Accumulator|RegCount|Q[1]~8_combout ;
wire \Accumulator|RegCount|Q[1]~7_combout ;
wire \DataIn[1]~input_o ;
wire \RAMdata[1]~1_combout ;
wire \ArithmeticLogicUnit|comb_3|s1|WideOr0~0_combout ;
wire \ArithmeticLogicUnit|comb_3|s2|WideOr1~0_combout ;
wire \Accumulator|RegCount|Q[2]~11_combout ;
wire \Accumulator|RegCount|Q[2]~14_combout ;
wire \Accumulator|RegCount|Q[2]~_emulated_q ;
wire \Accumulator|RegCount|Q[2]~13_combout ;
wire \Accumulator|RegCount|Q[2]~12_combout ;
wire \DataIn[2]~input_o ;
wire \RAMdata[2]~2_combout ;
wire \ArithmeticLogicUnit|comb_3|s3|WideOr1~0_combout ;
wire \ArithmeticLogicUnit|comb_3|s3|WideOr1~1_combout ;
wire \Accumulator|RegCount|Q[3]~16_combout ;
wire \Accumulator|RegCount|Add0~0_combout ;
wire \Accumulator|RegCount|Q[3]~19_combout ;
wire \Accumulator|RegCount|Q[3]~_emulated_q ;
wire \Accumulator|RegCount|Q[3]~18_combout ;
wire \Accumulator|RegCount|Q[3]~17_combout ;
wire \DataIn[3]~input_o ;
wire \RAMdata[3]~3_combout ;
wire \DataIn[4]~input_o ;
wire \RAMdata[4]~4_combout ;
wire \DataIn[5]~input_o ;
wire \RAMdata[5]~5_combout ;
wire \DataIn[6]~input_o ;
wire \RAMdata[6]~6_combout ;
wire \DataIn[7]~input_o ;
wire \RAMdata[7]~7_combout ;
wire \AddressGen|Q[2]~1_combout ;
wire \AddressGen|Q[3]~2_combout ;
wire \AddIn[3]~3_combout ;
wire \AddIn[2]~2_combout ;
wire \AddIn[1]~1_combout ;
wire \AddIn[0]~0_combout ;
wire \PCU|comb_9|Decoder0~1_combout ;
wire \PCU|FSM|comb~3_combout ;
wire \PCU|FSM|comb~2_combout ;
wire \PCU|FSM|nextstate.G_725~combout ;
wire \PCU|FSM|state.G~feeder_combout ;
wire \PCU|FSM|state.G~q ;
wire \ArithmeticLogicUnit|comb_3|s0|WideOr1~0_combout ;
wire \Accumulator|RegCount|Q[0]~1_combout ;
wire \Accumulator|RegCount|Q[0]~4_combout ;
wire \Accumulator|RegCount|Q[0]~_emulated_q ;
wire \Accumulator|RegCount|Q[0]~3_combout ;
wire \Accumulator|RegCount|Q[0]~2_combout ;
wire \RAMdata[0]~0_combout ;
wire \PCU|comb_9|Decoder0~4_combout ;
wire \PCU|FSM|comb~9_combout ;
wire \PCU|FSM|comb~8_combout ;
wire \PCU|FSM|nextstate.I_693~combout ;
wire \PCU|FSM|state.I~q ;
wire \PCU|FSM|nextstate.J_677~combout ;
wire \PCU|FSM|state.J~q ;
wire \PCU|FSM|nextstate.K_658~combout ;
wire \PCU|FSM|state.K~q ;
wire \PCU|FSM|WideOr1~1_combout ;
wire \PCU|FSM|WideOr1~0_combout ;
wire \Mult0~0_combout ;
wire \RAMin~combout ;
wire \RAMin~clkctrl_outclk ;
wire \PCU|comb_9|Decoder0~3_combout ;
wire \PCU|FSM|comb~7_combout ;
wire \PCU|FSM|comb~6_combout ;
wire \PCU|FSM|nextstate.M_620~combout ;
wire \PCU|FSM|state.M~q ;
wire \PCU|FSM|nextstate.N_604~combout ;
wire \PCU|FSM|state.N~q ;
wire \PCU|FSM|nextstate.O_585~combout ;
wire \PCU|FSM|state.O~q ;
wire \PCU|comb_9|Decoder0~2_combout ;
wire \PCU|FSM|comb~5_combout ;
wire \PCU|FSM|comb~4_combout ;
wire \PCU|FSM|nextstate.H_709~combout ;
wire \PCU|FSM|state.H~feeder_combout ;
wire \PCU|FSM|state.H~q ;
wire \PCU|FSM|state.A~feeder_combout ;
wire \PCU|FSM|state.A~q ;
wire \PCU|FSM|WideOr2~0_combout ;
wire \PCU|FSM|WideOr2~combout ;
wire \PCU|FSM|nextstate.B_817~combout ;
wire \PCU|FSM|state.B~q ;
wire \PCU|FSM|nextstate.C_798~combout ;
wire \PCU|FSM|state.C~q ;
wire \PCU|FSM|nextstate.D_779~combout ;
wire \PCU|FSM|state.D~q ;
wire \PCU|FSM|nextstate.E_760~combout ;
wire \PCU|FSM|state.E~q ;
wire \PCU|FSM|nextstate.S~0_combout ;
wire \PCU|FSM|comb~10_combout ;
wire \PCU|FSM|comb~12_combout ;
wire \PCU|FSM|comb~11_combout ;
wire \PCU|FSM|nextstate.P_566~combout ;
wire \PCU|FSM|state.P~q ;
wire \PCU|FSM|nextstate.Q_550~combout ;
wire \PCU|FSM|state.Q~q ;
wire \PCU|FSM|nextstate.R_531~combout ;
wire \PCU|FSM|state.R~q ;
wire \PCU|FSM|nextstate.S_512~combout ;
wire \PCU|FSM|state.S~q ;
wire \PCU|FSM|nextstate.T_493~combout ;
wire \PCU|FSM|state.T~q ;
wire \PCU|FSM|nextstate.U_474~combout ;
wire \PCU|FSM|state.U~q ;
wire \PCU|FSM|WideOr1~combout ;
wire \comb_51|WideOr6~0_combout ;
wire \comb_51|WideOr5~0_combout ;
wire \comb_51|WideOr4~0_combout ;
wire \comb_51|WideOr3~0_combout ;
wire \comb_51|WideOr2~0_combout ;
wire \comb_51|WideOr1~0_combout ;
wire \comb_51|WideOr0~0_combout ;
wire \comb_50|WideOr6~0_combout ;
wire \comb_50|WideOr5~0_combout ;
wire \comb_50|WideOr4~0_combout ;
wire \comb_50|WideOr3~0_combout ;
wire \comb_50|WideOr2~0_combout ;
wire \comb_50|WideOr1~0_combout ;
wire \comb_50|WideOr0~0_combout ;
wire \comb_49|WideOr6~0_combout ;
wire \comb_49|WideOr5~0_combout ;
wire \comb_49|WideOr4~0_combout ;
wire \comb_49|WideOr3~0_combout ;
wire \comb_49|WideOr2~0_combout ;
wire \comb_49|WideOr1~0_combout ;
wire \comb_49|WideOr0~0_combout ;
wire \comb_48|WideOr6~0_combout ;
wire \comb_48|WideOr5~0_combout ;
wire \comb_48|WideOr4~0_combout ;
wire \comb_48|WideOr3~0_combout ;
wire \comb_48|WideOr2~0_combout ;
wire \comb_48|WideOr1~0_combout ;
wire \comb_48|WideOr0~0_combout ;
wire \comb_47|WideOr6~0_combout ;
wire \comb_47|WideOr5~0_combout ;
wire \comb_47|WideOr4~0_combout ;
wire \comb_47|WideOr3~0_combout ;
wire \comb_47|WideOr2~0_combout ;
wire \comb_47|WideOr1~0_combout ;
wire \comb_47|WideOr0~0_combout ;
wire [7:0] \RAM|altsyncram_component|auto_generated|q_a ;
wire [3:0] \AddressGen|Q ;
wire [3:0] \BufferRegester|Q ;
wire [3:0] \InstructionRegester|Q ;

wire [17:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \RAM|altsyncram_component|auto_generated|q_a [0] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [1] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RAM|altsyncram_component|auto_generated|q_a [2] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RAM|altsyncram_component|auto_generated|q_a [3] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RAM|altsyncram_component|auto_generated|q_a [4] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RAM|altsyncram_component|auto_generated|q_a [5] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RAM|altsyncram_component|auto_generated|q_a [6] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RAM|altsyncram_component|auto_generated|q_a [7] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \C[14]~output (
	.i(\PCU|FSM|state.U~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[14]~output .bus_hold = "false";
defparam \C[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \C[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[13]~output .bus_hold = "false";
defparam \C[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \C[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[12]~output .bus_hold = "false";
defparam \C[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \C[11]~output (
	.i(\PCU|FSM|state.L~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[11]~output .bus_hold = "false";
defparam \C[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \C[10]~output (
	.i(\PCU|FSM|state.T~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[10]~output .bus_hold = "false";
defparam \C[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \C[9]~output (
	.i(\PCU|FSM|state.F~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[9]~output .bus_hold = "false";
defparam \C[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \C[8]~output (
	.i(\PCU|FSM|state.G~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[8]~output .bus_hold = "false";
defparam \C[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \C[7]~output (
	.i(\PCU|FSM|state.E~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[7]~output .bus_hold = "false";
defparam \C[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
fiftyfivenm_io_obuf \C[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[6]~output .bus_hold = "false";
defparam \C[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \C[5]~output (
	.i(!\PCU|FSM|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[5]~output .bus_hold = "false";
defparam \C[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \C[4]~output (
	.i(\PCU|FSM|WideOr1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[4]~output .bus_hold = "false";
defparam \C[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \C[3]~output (
	.i(\PCU|FSM|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[3]~output .bus_hold = "false";
defparam \C[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \C[2]~output (
	.i(\PCU|FSM|state.E~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[2]~output .bus_hold = "false";
defparam \C[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \C[1]~output (
	.i(\PCU|FSM|state.H~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[1]~output .bus_hold = "false";
defparam \C[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \C[0]~output (
	.i(!\PCU|FSM|state.A~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \C[0]~output .bus_hold = "false";
defparam \C[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \MDIout[0]~output (
	.i(\comb_51|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[0]~output .bus_hold = "false";
defparam \MDIout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \MDIout[1]~output (
	.i(\comb_51|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[1]~output .bus_hold = "false";
defparam \MDIout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \MDIout[2]~output (
	.i(\comb_51|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[2]~output .bus_hold = "false";
defparam \MDIout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \MDIout[3]~output (
	.i(\comb_51|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[3]~output .bus_hold = "false";
defparam \MDIout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \MDIout[4]~output (
	.i(\comb_51|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[4]~output .bus_hold = "false";
defparam \MDIout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \MDIout[5]~output (
	.i(\comb_51|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[5]~output .bus_hold = "false";
defparam \MDIout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \MDIout[6]~output (
	.i(!\comb_51|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[6]~output .bus_hold = "false";
defparam \MDIout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \MDIout[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[7]~output .bus_hold = "false";
defparam \MDIout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \MDIout[8]~output (
	.i(\comb_50|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[8]~output .bus_hold = "false";
defparam \MDIout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \MDIout[9]~output (
	.i(\comb_50|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[9]~output .bus_hold = "false";
defparam \MDIout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \MDIout[10]~output (
	.i(\comb_50|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[10]~output .bus_hold = "false";
defparam \MDIout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \MDIout[11]~output (
	.i(\comb_50|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[11]~output .bus_hold = "false";
defparam \MDIout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \MDIout[12]~output (
	.i(\comb_50|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[12]~output .bus_hold = "false";
defparam \MDIout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \MDIout[13]~output (
	.i(\comb_50|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[13]~output .bus_hold = "false";
defparam \MDIout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \MDIout[14]~output (
	.i(!\comb_50|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDIout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDIout[14]~output .bus_hold = "false";
defparam \MDIout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \MDOout[0]~output (
	.i(\comb_49|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[0]~output .bus_hold = "false";
defparam \MDOout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \MDOout[1]~output (
	.i(\comb_49|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[1]~output .bus_hold = "false";
defparam \MDOout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \MDOout[2]~output (
	.i(\comb_49|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[2]~output .bus_hold = "false";
defparam \MDOout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \MDOout[3]~output (
	.i(\comb_49|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[3]~output .bus_hold = "false";
defparam \MDOout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \MDOout[4]~output (
	.i(\comb_49|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[4]~output .bus_hold = "false";
defparam \MDOout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \MDOout[5]~output (
	.i(\comb_49|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[5]~output .bus_hold = "false";
defparam \MDOout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \MDOout[6]~output (
	.i(!\comb_49|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[6]~output .bus_hold = "false";
defparam \MDOout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \MDOout[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[7]~output .bus_hold = "false";
defparam \MDOout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \MDOout[8]~output (
	.i(\comb_48|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[8]~output .bus_hold = "false";
defparam \MDOout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \MDOout[9]~output (
	.i(\comb_48|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[9]~output .bus_hold = "false";
defparam \MDOout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \MDOout[10]~output (
	.i(\comb_48|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[10]~output .bus_hold = "false";
defparam \MDOout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \MDOout[11]~output (
	.i(\comb_48|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[11]~output .bus_hold = "false";
defparam \MDOout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \MDOout[12]~output (
	.i(\comb_48|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[12]~output .bus_hold = "false";
defparam \MDOout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \MDOout[13]~output (
	.i(\comb_48|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[13]~output .bus_hold = "false";
defparam \MDOout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \MDOout[14]~output (
	.i(!\comb_48|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDOout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDOout[14]~output .bus_hold = "false";
defparam \MDOout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \PC[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \PC[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \PC[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \PC[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \PC[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \MAR[0]~output (
	.i(\comb_47|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[0]~output .bus_hold = "false";
defparam \MAR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \MAR[1]~output (
	.i(\comb_47|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[1]~output .bus_hold = "false";
defparam \MAR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \MAR[2]~output (
	.i(\comb_47|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[2]~output .bus_hold = "false";
defparam \MAR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \MAR[3]~output (
	.i(\comb_47|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[3]~output .bus_hold = "false";
defparam \MAR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \MAR[4]~output (
	.i(\comb_47|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[4]~output .bus_hold = "false";
defparam \MAR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \MAR[5]~output (
	.i(\comb_47|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[5]~output .bus_hold = "false";
defparam \MAR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \MAR[6]~output (
	.i(!\comb_47|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR[6]~output .bus_hold = "false";
defparam \MAR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \SysClock~input (
	.i(SysClock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SysClock~input_o ));
// synopsys translate_off
defparam \SysClock~input .bus_hold = "false";
defparam \SysClock~input .listen_to_nsleep_signal = "false";
defparam \SysClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
fiftyfivenm_lcell_comb \PCU|FSM|Selector27~0 (
// Equation(s):
// \PCU|FSM|Selector27~0_combout  = (!\PCU|FSM|state.E~q ) # (!\PCU|FSM|nextstate.S~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCU|FSM|nextstate.S~0_combout ),
	.datad(\PCU|FSM|state.E~q ),
	.cin(gnd),
	.combout(\PCU|FSM|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|Selector27~0 .lut_mask = 16'h0FFF;
defparam \PCU|FSM|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
fiftyfivenm_clkctrl \PCU|FSM|Selector27~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PCU|FSM|Selector27~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PCU|FSM|Selector27~0clkctrl_outclk ));
// synopsys translate_off
defparam \PCU|FSM|Selector27~0clkctrl .clock_type = "global clock";
defparam \PCU|FSM|Selector27~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \RW~input (
	.i(RW),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\RW~input_o ));
// synopsys translate_off
defparam \RW~input .bus_hold = "false";
defparam \RW~input .listen_to_nsleep_signal = "false";
defparam \RW~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \Mode~input (
	.i(Mode),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Mode~input_o ));
// synopsys translate_off
defparam \Mode~input .bus_hold = "false";
defparam \Mode~input .listen_to_nsleep_signal = "false";
defparam \Mode~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N14
fiftyfivenm_lcell_comb \RAMwrite~0 (
// Equation(s):
// \RAMwrite~0_combout  = (\Mode~input_o  & (!\RW~input_o )) # (!\Mode~input_o  & (((\PCU|FSM|state.O~q ) # (\PCU|FSM|state.N~q ))))

	.dataa(\RW~input_o ),
	.datab(\Mode~input_o ),
	.datac(\PCU|FSM|state.O~q ),
	.datad(\PCU|FSM|state.N~q ),
	.cin(gnd),
	.combout(\RAMwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMwrite~0 .lut_mask = 16'h7774;
defparam \RAMwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \ClockIn~input (
	.i(ClockIn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ClockIn~input_o ));
// synopsys translate_off
defparam \ClockIn~input .bus_hold = "false";
defparam \ClockIn~input .listen_to_nsleep_signal = "false";
defparam \ClockIn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N20
fiftyfivenm_lcell_comb \PCU|FSM|WideOr0~1 (
// Equation(s):
// \PCU|FSM|WideOr0~1_combout  = (!\PCU|FSM|state.C~q  & !\PCU|FSM|state.D~q )

	.dataa(gnd),
	.datab(\PCU|FSM|state.C~q ),
	.datac(gnd),
	.datad(\PCU|FSM|state.D~q ),
	.cin(gnd),
	.combout(\PCU|FSM|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|WideOr0~1 .lut_mask = 16'h0033;
defparam \PCU|FSM|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \DataIn[0]~input (
	.i(DataIn[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DataIn[0]~input_o ));
// synopsys translate_off
defparam \DataIn[0]~input .bus_hold = "false";
defparam \DataIn[0]~input .listen_to_nsleep_signal = "false";
defparam \DataIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N22
fiftyfivenm_lcell_comb \PCU|FSM|WideOr0~0 (
// Equation(s):
// \PCU|FSM|WideOr0~0_combout  = (\PCU|FSM|state.B~q ) # ((\PCU|FSM|state.D~q ) # ((\PCU|FSM|state.E~q ) # (\PCU|FSM|state.C~q )))

	.dataa(\PCU|FSM|state.B~q ),
	.datab(\PCU|FSM|state.D~q ),
	.datac(\PCU|FSM|state.E~q ),
	.datad(\PCU|FSM|state.C~q ),
	.cin(gnd),
	.combout(\PCU|FSM|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \PCU|FSM|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N30
fiftyfivenm_lcell_comb \DivideX2|state~0 (
// Equation(s):
// \DivideX2|state~0_combout  = !\DivideX2|state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DivideX2|state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DivideX2|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \DivideX2|state~0 .lut_mask = 16'h0F0F;
defparam \DivideX2|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N22
fiftyfivenm_lcell_comb \DivideX2|state~feeder (
// Equation(s):
// \DivideX2|state~feeder_combout  = \DivideX2|state~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DivideX2|state~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DivideX2|state~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DivideX2|state~feeder .lut_mask = 16'hF0F0;
defparam \DivideX2|state~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N23
dffeas \DivideX2|state (
	.clk(!\ClockIn~input_o ),
	.d(\DivideX2|state~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DivideX2|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DivideX2|state .is_wysiwyg = "true";
defparam \DivideX2|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N24
fiftyfivenm_lcell_comb \DivideX2|Mult0 (
// Equation(s):
// \DivideX2|Mult0~combout  = LCELL(!\DivideX2|state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DivideX2|state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DivideX2|Mult0~combout ),
	.cout());
// synopsys translate_off
defparam \DivideX2|Mult0 .lut_mask = 16'h0F0F;
defparam \DivideX2|Mult0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
fiftyfivenm_clkctrl \DivideX2|Mult0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\DivideX2|Mult0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\DivideX2|Mult0~clkctrl_outclk ));
// synopsys translate_off
defparam \DivideX2|Mult0~clkctrl .clock_type = "global clock";
defparam \DivideX2|Mult0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
fiftyfivenm_lcell_comb \AddressGen|Q[0]~3 (
// Equation(s):
// \AddressGen|Q[0]~3_combout  = !\AddressGen|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\AddressGen|Q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\AddressGen|Q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \AddressGen|Q[0]~3 .lut_mask = 16'h0F0F;
defparam \AddressGen|Q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \ClearAddGen~input (
	.i(ClearAddGen),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ClearAddGen~input_o ));
// synopsys translate_off
defparam \ClearAddGen~input .bus_hold = "false";
defparam \ClearAddGen~input .listen_to_nsleep_signal = "false";
defparam \ClearAddGen~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y45_N21
dffeas \AddressGen|Q[0] (
	.clk(\DivideX2|Mult0~clkctrl_outclk ),
	.d(\AddressGen|Q[0]~3_combout ),
	.asdata(vcc),
	.clrn(\ClearAddGen~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressGen|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressGen|Q[0] .is_wysiwyg = "true";
defparam \AddressGen|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
fiftyfivenm_lcell_comb \AddressGen|Q[1]~0 (
// Equation(s):
// \AddressGen|Q[1]~0_combout  = \AddressGen|Q [1] $ (\AddressGen|Q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\AddressGen|Q [1]),
	.datad(\AddressGen|Q [0]),
	.cin(gnd),
	.combout(\AddressGen|Q[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddressGen|Q[1]~0 .lut_mask = 16'h0FF0;
defparam \AddressGen|Q[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N1
dffeas \AddressGen|Q[1] (
	.clk(\DivideX2|Mult0~clkctrl_outclk ),
	.d(\AddressGen|Q[1]~0_combout ),
	.asdata(vcc),
	.clrn(\ClearAddGen~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressGen|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressGen|Q[1] .is_wysiwyg = "true";
defparam \AddressGen|Q[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
fiftyfivenm_clkctrl \PCU|FSM|state.U~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PCU|FSM|state.U~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PCU|FSM|state.U~clkctrl_outclk ));
// synopsys translate_off
defparam \PCU|FSM|state.U~clkctrl .clock_type = "global clock";
defparam \PCU|FSM|state.U~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N4
fiftyfivenm_lcell_comb \ArithmeticLogicUnit|comb_3|s1|WideOr1~0 (
// Equation(s):
// \ArithmeticLogicUnit|comb_3|s1|WideOr1~0_combout  = \Accumulator|RegCount|Q[1]~7_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [1] $ (((\Accumulator|RegCount|Q[0]~2_combout  & \RAM|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\Accumulator|RegCount|Q[0]~2_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datac(\Accumulator|RegCount|Q[1]~7_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\ArithmeticLogicUnit|comb_3|s1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithmeticLogicUnit|comb_3|s1|WideOr1~0 .lut_mask = 16'h8778;
defparam \ArithmeticLogicUnit|comb_3|s1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .listen_to_nsleep_signal = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y45_N5
dffeas \BufferRegester|Q[1] (
	.clk(\PCU|FSM|state.U~clkctrl_outclk ),
	.d(\ArithmeticLogicUnit|comb_3|s1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BufferRegester|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BufferRegester|Q[1] .is_wysiwyg = "true";
defparam \BufferRegester|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N22
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.L_639 (
// Equation(s):
// \PCU|FSM|nextstate.L_639~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|state.K~q )) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|nextstate.L_639~combout )))

	.dataa(\PCU|FSM|state.K~q ),
	.datab(gnd),
	.datac(\PCU|FSM|nextstate.L_639~combout ),
	.datad(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.L_639~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.L_639 .lut_mask = 16'hAAF0;
defparam \PCU|FSM|nextstate.L_639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N23
dffeas \PCU|FSM|state.L (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.L_639~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.L~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.L .is_wysiwyg = "true";
defparam \PCU|FSM|state.L .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
fiftyfivenm_clkctrl \PCU|FSM|state.L~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PCU|FSM|state.L~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PCU|FSM|state.L~clkctrl_outclk ));
// synopsys translate_off
defparam \PCU|FSM|state.L~clkctrl .clock_type = "global clock";
defparam \PCU|FSM|state.L~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N28
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[1]~6 (
// Equation(s):
// \Accumulator|RegCount|Q[1]~6_combout  = (!\PCU|FSM|state.G~q  & ((GLOBAL(\PCU|FSM|state.L~clkctrl_outclk ) & ((\BufferRegester|Q [1]))) # (!GLOBAL(\PCU|FSM|state.L~clkctrl_outclk ) & (\Accumulator|RegCount|Q[1]~6_combout ))))

	.dataa(\PCU|FSM|state.G~q ),
	.datab(\Accumulator|RegCount|Q[1]~6_combout ),
	.datac(\PCU|FSM|state.L~clkctrl_outclk ),
	.datad(\BufferRegester|Q [1]),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[1]~6 .lut_mask = 16'h5404;
defparam \Accumulator|RegCount|Q[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N26
fiftyfivenm_lcell_comb \PCU|comb_9|Decoder0~0 (
// Equation(s):
// \PCU|comb_9|Decoder0~0_combout  = (\InstructionRegester|Q [2] & (\InstructionRegester|Q [1] & (!\InstructionRegester|Q [3] & !\InstructionRegester|Q [0])))

	.dataa(\InstructionRegester|Q [2]),
	.datab(\InstructionRegester|Q [1]),
	.datac(\InstructionRegester|Q [3]),
	.datad(\InstructionRegester|Q [0]),
	.cin(gnd),
	.combout(\PCU|comb_9|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|comb_9|Decoder0~0 .lut_mask = 16'h0008;
defparam \PCU|comb_9|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
fiftyfivenm_lcell_comb \PCU|FSM|comb~1 (
// Equation(s):
// \PCU|FSM|comb~1_combout  = (\PCU|FSM|nextstate.S~0_combout ) # ((!\PCU|FSM|state.E~q ) # (!\PCU|comb_9|Decoder0~0_combout ))

	.dataa(\PCU|FSM|nextstate.S~0_combout ),
	.datab(gnd),
	.datac(\PCU|comb_9|Decoder0~0_combout ),
	.datad(\PCU|FSM|state.E~q ),
	.cin(gnd),
	.combout(\PCU|FSM|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~1 .lut_mask = 16'hAFFF;
defparam \PCU|FSM|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
fiftyfivenm_lcell_comb \PCU|FSM|comb~0 (
// Equation(s):
// \PCU|FSM|comb~0_combout  = (\PCU|FSM|state.E~q  & ((\PCU|FSM|nextstate.S~0_combout ) # (\PCU|comb_9|Decoder0~0_combout )))

	.dataa(\PCU|FSM|nextstate.S~0_combout ),
	.datab(gnd),
	.datac(\PCU|comb_9|Decoder0~0_combout ),
	.datad(\PCU|FSM|state.E~q ),
	.cin(gnd),
	.combout(\PCU|FSM|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~0 .lut_mask = 16'hFA00;
defparam \PCU|FSM|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.F_741 (
// Equation(s):
// \PCU|FSM|nextstate.F_741~combout  = (\PCU|FSM|comb~0_combout  & ((\PCU|FSM|nextstate.F_741~combout ) # (!\PCU|FSM|comb~1_combout )))

	.dataa(gnd),
	.datab(\PCU|FSM|comb~1_combout ),
	.datac(\PCU|FSM|comb~0_combout ),
	.datad(\PCU|FSM|nextstate.F_741~combout ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.F_741~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.F_741 .lut_mask = 16'hF030;
defparam \PCU|FSM|nextstate.F_741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y53_N29
dffeas \PCU|FSM|state.F (
	.clk(\SysClock~input_o ),
	.d(gnd),
	.asdata(\PCU|FSM|nextstate.F_741~combout ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.F~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.F .is_wysiwyg = "true";
defparam \PCU|FSM|state.F .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
fiftyfivenm_clkctrl \PCU|FSM|state.F~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PCU|FSM|state.F~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PCU|FSM|state.F~clkctrl_outclk ));
// synopsys translate_off
defparam \PCU|FSM|state.F~clkctrl .clock_type = "global clock";
defparam \PCU|FSM|state.F~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N22
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[1]~9 (
// Equation(s):
// \Accumulator|RegCount|Q[1]~9_combout  = \Accumulator|RegCount|Q[1]~7_combout  $ (\Accumulator|RegCount|Q[1]~6_combout  $ (\Accumulator|RegCount|Q[0]~2_combout ))

	.dataa(gnd),
	.datab(\Accumulator|RegCount|Q[1]~7_combout ),
	.datac(\Accumulator|RegCount|Q[1]~6_combout ),
	.datad(\Accumulator|RegCount|Q[0]~2_combout ),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[1]~9 .lut_mask = 16'hC33C;
defparam \Accumulator|RegCount|Q[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N26
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[0]~0 (
// Equation(s):
// \Accumulator|RegCount|Q[0]~0_combout  = (\PCU|FSM|state.L~q ) # (\PCU|FSM|state.G~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCU|FSM|state.L~q ),
	.datad(\PCU|FSM|state.G~q ),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[0]~0 .lut_mask = 16'hFFF0;
defparam \Accumulator|RegCount|Q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N23
dffeas \Accumulator|RegCount|Q[1]~_emulated (
	.clk(\PCU|FSM|state.F~clkctrl_outclk ),
	.d(\Accumulator|RegCount|Q[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\Accumulator|RegCount|Q[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Accumulator|RegCount|Q[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Accumulator|RegCount|Q[1]~_emulated .is_wysiwyg = "true";
defparam \Accumulator|RegCount|Q[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N24
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[1]~8 (
// Equation(s):
// \Accumulator|RegCount|Q[1]~8_combout  = \Accumulator|RegCount|Q[1]~6_combout  $ (\Accumulator|RegCount|Q[1]~_emulated_q )

	.dataa(gnd),
	.datab(\Accumulator|RegCount|Q[1]~6_combout ),
	.datac(\Accumulator|RegCount|Q[1]~_emulated_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[1]~8 .lut_mask = 16'h3C3C;
defparam \Accumulator|RegCount|Q[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N14
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[1]~7 (
// Equation(s):
// \Accumulator|RegCount|Q[1]~7_combout  = (!\PCU|FSM|state.G~q  & ((\PCU|FSM|state.L~q  & (\BufferRegester|Q [1])) # (!\PCU|FSM|state.L~q  & ((\Accumulator|RegCount|Q[1]~8_combout )))))

	.dataa(\PCU|FSM|state.G~q ),
	.datab(\BufferRegester|Q [1]),
	.datac(\Accumulator|RegCount|Q[1]~8_combout ),
	.datad(\PCU|FSM|state.L~q ),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[1]~7 .lut_mask = 16'h4450;
defparam \Accumulator|RegCount|Q[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \DataIn[1]~input (
	.i(DataIn[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DataIn[1]~input_o ));
// synopsys translate_off
defparam \DataIn[1]~input .bus_hold = "false";
defparam \DataIn[1]~input .listen_to_nsleep_signal = "false";
defparam \DataIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N14
fiftyfivenm_lcell_comb \RAMdata[1]~1 (
// Equation(s):
// \RAMdata[1]~1_combout  = (\Mode~input_o  & ((\DataIn[1]~input_o ))) # (!\Mode~input_o  & (\Accumulator|RegCount|Q[1]~7_combout ))

	.dataa(gnd),
	.datab(\Accumulator|RegCount|Q[1]~7_combout ),
	.datac(\DataIn[1]~input_o ),
	.datad(\Mode~input_o ),
	.cin(gnd),
	.combout(\RAMdata[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAMdata[1]~1 .lut_mask = 16'hF0CC;
defparam \RAMdata[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N6
fiftyfivenm_lcell_comb \ArithmeticLogicUnit|comb_3|s1|WideOr0~0 (
// Equation(s):
// \ArithmeticLogicUnit|comb_3|s1|WideOr0~0_combout  = (\Accumulator|RegCount|Q[1]~7_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [1]) # ((\Accumulator|RegCount|Q[0]~2_combout  & \RAM|altsyncram_component|auto_generated|q_a [0])))) # 
// (!\Accumulator|RegCount|Q[1]~7_combout  & (\Accumulator|RegCount|Q[0]~2_combout  & (\RAM|altsyncram_component|auto_generated|q_a [0] & \RAM|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\Accumulator|RegCount|Q[0]~2_combout ),
	.datab(\Accumulator|RegCount|Q[1]~7_combout ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\ArithmeticLogicUnit|comb_3|s1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithmeticLogicUnit|comb_3|s1|WideOr0~0 .lut_mask = 16'hEC80;
defparam \ArithmeticLogicUnit|comb_3|s1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N24
fiftyfivenm_lcell_comb \ArithmeticLogicUnit|comb_3|s2|WideOr1~0 (
// Equation(s):
// \ArithmeticLogicUnit|comb_3|s2|WideOr1~0_combout  = \RAM|altsyncram_component|auto_generated|q_a [2] $ (\ArithmeticLogicUnit|comb_3|s1|WideOr0~0_combout  $ (\Accumulator|RegCount|Q[2]~12_combout ))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(\ArithmeticLogicUnit|comb_3|s1|WideOr0~0_combout ),
	.datad(\Accumulator|RegCount|Q[2]~12_combout ),
	.cin(gnd),
	.combout(\ArithmeticLogicUnit|comb_3|s2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithmeticLogicUnit|comb_3|s2|WideOr1~0 .lut_mask = 16'hA55A;
defparam \ArithmeticLogicUnit|comb_3|s2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N25
dffeas \BufferRegester|Q[2] (
	.clk(\PCU|FSM|state.U~clkctrl_outclk ),
	.d(\ArithmeticLogicUnit|comb_3|s2|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BufferRegester|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BufferRegester|Q[2] .is_wysiwyg = "true";
defparam \BufferRegester|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N18
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[2]~11 (
// Equation(s):
// \Accumulator|RegCount|Q[2]~11_combout  = (!\PCU|FSM|state.G~q  & ((GLOBAL(\PCU|FSM|state.L~clkctrl_outclk ) & ((\BufferRegester|Q [2]))) # (!GLOBAL(\PCU|FSM|state.L~clkctrl_outclk ) & (\Accumulator|RegCount|Q[2]~11_combout ))))

	.dataa(\PCU|FSM|state.G~q ),
	.datab(\Accumulator|RegCount|Q[2]~11_combout ),
	.datac(\PCU|FSM|state.L~clkctrl_outclk ),
	.datad(\BufferRegester|Q [2]),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[2]~11 .lut_mask = 16'h5404;
defparam \Accumulator|RegCount|Q[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N22
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[2]~14 (
// Equation(s):
// \Accumulator|RegCount|Q[2]~14_combout  = \Accumulator|RegCount|Q[2]~11_combout  $ (\Accumulator|RegCount|Q[2]~12_combout  $ (((\Accumulator|RegCount|Q[0]~2_combout  & \Accumulator|RegCount|Q[1]~7_combout ))))

	.dataa(\Accumulator|RegCount|Q[0]~2_combout ),
	.datab(\Accumulator|RegCount|Q[2]~11_combout ),
	.datac(\Accumulator|RegCount|Q[2]~12_combout ),
	.datad(\Accumulator|RegCount|Q[1]~7_combout ),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[2]~14 .lut_mask = 16'h963C;
defparam \Accumulator|RegCount|Q[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N23
dffeas \Accumulator|RegCount|Q[2]~_emulated (
	.clk(\PCU|FSM|state.F~clkctrl_outclk ),
	.d(\Accumulator|RegCount|Q[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\Accumulator|RegCount|Q[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Accumulator|RegCount|Q[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Accumulator|RegCount|Q[2]~_emulated .is_wysiwyg = "true";
defparam \Accumulator|RegCount|Q[2]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N12
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[2]~13 (
// Equation(s):
// \Accumulator|RegCount|Q[2]~13_combout  = \Accumulator|RegCount|Q[2]~11_combout  $ (\Accumulator|RegCount|Q[2]~_emulated_q )

	.dataa(\Accumulator|RegCount|Q[2]~11_combout ),
	.datab(gnd),
	.datac(\Accumulator|RegCount|Q[2]~_emulated_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[2]~13 .lut_mask = 16'h5A5A;
defparam \Accumulator|RegCount|Q[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N30
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[2]~12 (
// Equation(s):
// \Accumulator|RegCount|Q[2]~12_combout  = (!\PCU|FSM|state.G~q  & ((\PCU|FSM|state.L~q  & ((\BufferRegester|Q [2]))) # (!\PCU|FSM|state.L~q  & (\Accumulator|RegCount|Q[2]~13_combout ))))

	.dataa(\Accumulator|RegCount|Q[2]~13_combout ),
	.datab(\PCU|FSM|state.G~q ),
	.datac(\PCU|FSM|state.L~q ),
	.datad(\BufferRegester|Q [2]),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[2]~12 .lut_mask = 16'h3202;
defparam \Accumulator|RegCount|Q[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \DataIn[2]~input (
	.i(DataIn[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DataIn[2]~input_o ));
// synopsys translate_off
defparam \DataIn[2]~input .bus_hold = "false";
defparam \DataIn[2]~input .listen_to_nsleep_signal = "false";
defparam \DataIn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N4
fiftyfivenm_lcell_comb \RAMdata[2]~2 (
// Equation(s):
// \RAMdata[2]~2_combout  = (\Mode~input_o  & ((\DataIn[2]~input_o ))) # (!\Mode~input_o  & (\Accumulator|RegCount|Q[2]~12_combout ))

	.dataa(\Accumulator|RegCount|Q[2]~12_combout ),
	.datab(\Mode~input_o ),
	.datac(\DataIn[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAMdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAMdata[2]~2 .lut_mask = 16'hE2E2;
defparam \RAMdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N30
fiftyfivenm_lcell_comb \ArithmeticLogicUnit|comb_3|s3|WideOr1~0 (
// Equation(s):
// \ArithmeticLogicUnit|comb_3|s3|WideOr1~0_combout  = \Accumulator|RegCount|Q[3]~17_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [3])

	.dataa(gnd),
	.datab(\Accumulator|RegCount|Q[3]~17_combout ),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\ArithmeticLogicUnit|comb_3|s3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithmeticLogicUnit|comb_3|s3|WideOr1~0 .lut_mask = 16'h33CC;
defparam \ArithmeticLogicUnit|comb_3|s3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N18
fiftyfivenm_lcell_comb \ArithmeticLogicUnit|comb_3|s3|WideOr1~1 (
// Equation(s):
// \ArithmeticLogicUnit|comb_3|s3|WideOr1~1_combout  = \ArithmeticLogicUnit|comb_3|s3|WideOr1~0_combout  $ (((\Accumulator|RegCount|Q[2]~12_combout  & ((\ArithmeticLogicUnit|comb_3|s1|WideOr0~0_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [2]))) 
// # (!\Accumulator|RegCount|Q[2]~12_combout  & (\ArithmeticLogicUnit|comb_3|s1|WideOr0~0_combout  & \RAM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\ArithmeticLogicUnit|comb_3|s3|WideOr1~0_combout ),
	.datab(\Accumulator|RegCount|Q[2]~12_combout ),
	.datac(\ArithmeticLogicUnit|comb_3|s1|WideOr0~0_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\ArithmeticLogicUnit|comb_3|s3|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ArithmeticLogicUnit|comb_3|s3|WideOr1~1 .lut_mask = 16'h566A;
defparam \ArithmeticLogicUnit|comb_3|s3|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N19
dffeas \BufferRegester|Q[3] (
	.clk(\PCU|FSM|state.U~clkctrl_outclk ),
	.d(\ArithmeticLogicUnit|comb_3|s3|WideOr1~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BufferRegester|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BufferRegester|Q[3] .is_wysiwyg = "true";
defparam \BufferRegester|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N8
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[3]~16 (
// Equation(s):
// \Accumulator|RegCount|Q[3]~16_combout  = (!\PCU|FSM|state.G~q  & ((GLOBAL(\PCU|FSM|state.L~clkctrl_outclk ) & ((\BufferRegester|Q [3]))) # (!GLOBAL(\PCU|FSM|state.L~clkctrl_outclk ) & (\Accumulator|RegCount|Q[3]~16_combout ))))

	.dataa(\PCU|FSM|state.G~q ),
	.datab(\Accumulator|RegCount|Q[3]~16_combout ),
	.datac(\PCU|FSM|state.L~clkctrl_outclk ),
	.datad(\BufferRegester|Q [3]),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[3]~16 .lut_mask = 16'h5404;
defparam \Accumulator|RegCount|Q[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N16
fiftyfivenm_lcell_comb \Accumulator|RegCount|Add0~0 (
// Equation(s):
// \Accumulator|RegCount|Add0~0_combout  = (\Accumulator|RegCount|Q[1]~7_combout  & \Accumulator|RegCount|Q[0]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Accumulator|RegCount|Q[1]~7_combout ),
	.datad(\Accumulator|RegCount|Q[0]~2_combout ),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Add0~0 .lut_mask = 16'hF000;
defparam \Accumulator|RegCount|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N26
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[3]~19 (
// Equation(s):
// \Accumulator|RegCount|Q[3]~19_combout  = \Accumulator|RegCount|Q[3]~17_combout  $ (\Accumulator|RegCount|Q[3]~16_combout  $ (((\Accumulator|RegCount|Q[2]~12_combout  & \Accumulator|RegCount|Add0~0_combout ))))

	.dataa(\Accumulator|RegCount|Q[3]~17_combout ),
	.datab(\Accumulator|RegCount|Q[3]~16_combout ),
	.datac(\Accumulator|RegCount|Q[2]~12_combout ),
	.datad(\Accumulator|RegCount|Add0~0_combout ),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[3]~19 .lut_mask = 16'h9666;
defparam \Accumulator|RegCount|Q[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N27
dffeas \Accumulator|RegCount|Q[3]~_emulated (
	.clk(\PCU|FSM|state.F~clkctrl_outclk ),
	.d(\Accumulator|RegCount|Q[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\Accumulator|RegCount|Q[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Accumulator|RegCount|Q[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Accumulator|RegCount|Q[3]~_emulated .is_wysiwyg = "true";
defparam \Accumulator|RegCount|Q[3]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N28
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[3]~18 (
// Equation(s):
// \Accumulator|RegCount|Q[3]~18_combout  = \Accumulator|RegCount|Q[3]~_emulated_q  $ (\Accumulator|RegCount|Q[3]~16_combout )

	.dataa(gnd),
	.datab(\Accumulator|RegCount|Q[3]~_emulated_q ),
	.datac(\Accumulator|RegCount|Q[3]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[3]~18 .lut_mask = 16'h3C3C;
defparam \Accumulator|RegCount|Q[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N20
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[3]~17 (
// Equation(s):
// \Accumulator|RegCount|Q[3]~17_combout  = (!\PCU|FSM|state.G~q  & ((\PCU|FSM|state.L~q  & (\BufferRegester|Q [3])) # (!\PCU|FSM|state.L~q  & ((\Accumulator|RegCount|Q[3]~18_combout )))))

	.dataa(\PCU|FSM|state.G~q ),
	.datab(\BufferRegester|Q [3]),
	.datac(\Accumulator|RegCount|Q[3]~18_combout ),
	.datad(\PCU|FSM|state.L~q ),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[3]~17 .lut_mask = 16'h4450;
defparam \Accumulator|RegCount|Q[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \DataIn[3]~input (
	.i(DataIn[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DataIn[3]~input_o ));
// synopsys translate_off
defparam \DataIn[3]~input .bus_hold = "false";
defparam \DataIn[3]~input .listen_to_nsleep_signal = "false";
defparam \DataIn[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N18
fiftyfivenm_lcell_comb \RAMdata[3]~3 (
// Equation(s):
// \RAMdata[3]~3_combout  = (\Mode~input_o  & ((\DataIn[3]~input_o ))) # (!\Mode~input_o  & (\Accumulator|RegCount|Q[3]~17_combout ))

	.dataa(\Accumulator|RegCount|Q[3]~17_combout ),
	.datab(\DataIn[3]~input_o ),
	.datac(gnd),
	.datad(\Mode~input_o ),
	.cin(gnd),
	.combout(\RAMdata[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAMdata[3]~3 .lut_mask = 16'hCCAA;
defparam \RAMdata[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \DataIn[4]~input (
	.i(DataIn[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DataIn[4]~input_o ));
// synopsys translate_off
defparam \DataIn[4]~input .bus_hold = "false";
defparam \DataIn[4]~input .listen_to_nsleep_signal = "false";
defparam \DataIn[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N12
fiftyfivenm_lcell_comb \RAMdata[4]~4 (
// Equation(s):
// \RAMdata[4]~4_combout  = (\Mode~input_o  & \DataIn[4]~input_o )

	.dataa(gnd),
	.datab(\Mode~input_o ),
	.datac(\DataIn[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAMdata[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAMdata[4]~4 .lut_mask = 16'hC0C0;
defparam \RAMdata[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \DataIn[5]~input (
	.i(DataIn[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DataIn[5]~input_o ));
// synopsys translate_off
defparam \DataIn[5]~input .bus_hold = "false";
defparam \DataIn[5]~input .listen_to_nsleep_signal = "false";
defparam \DataIn[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
fiftyfivenm_lcell_comb \RAMdata[5]~5 (
// Equation(s):
// \RAMdata[5]~5_combout  = (\DataIn[5]~input_o  & \Mode~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataIn[5]~input_o ),
	.datad(\Mode~input_o ),
	.cin(gnd),
	.combout(\RAMdata[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAMdata[5]~5 .lut_mask = 16'hF000;
defparam \RAMdata[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \DataIn[6]~input (
	.i(DataIn[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DataIn[6]~input_o ));
// synopsys translate_off
defparam \DataIn[6]~input .bus_hold = "false";
defparam \DataIn[6]~input .listen_to_nsleep_signal = "false";
defparam \DataIn[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N14
fiftyfivenm_lcell_comb \RAMdata[6]~6 (
// Equation(s):
// \RAMdata[6]~6_combout  = (\Mode~input_o  & \DataIn[6]~input_o )

	.dataa(gnd),
	.datab(\Mode~input_o ),
	.datac(\DataIn[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAMdata[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAMdata[6]~6 .lut_mask = 16'hC0C0;
defparam \RAMdata[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \DataIn[7]~input (
	.i(DataIn[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DataIn[7]~input_o ));
// synopsys translate_off
defparam \DataIn[7]~input .bus_hold = "false";
defparam \DataIn[7]~input .listen_to_nsleep_signal = "false";
defparam \DataIn[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
fiftyfivenm_lcell_comb \RAMdata[7]~7 (
// Equation(s):
// \RAMdata[7]~7_combout  = (\DataIn[7]~input_o  & \Mode~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataIn[7]~input_o ),
	.datad(\Mode~input_o ),
	.cin(gnd),
	.combout(\RAMdata[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAMdata[7]~7 .lut_mask = 16'hF000;
defparam \RAMdata[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y45_N0
fiftyfivenm_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\RAMwrite~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\RAMin~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\RAMdata[7]~7_combout ,\RAMdata[6]~6_combout ,\RAMdata[5]~5_combout ,\RAMdata[4]~4_combout ,\RAMdata[3]~3_combout ,\RAMdata[2]~2_combout ,\RAMdata[1]~1_combout ,\RAMdata[0]~0_combout }),
	.portaaddr({\AddIn[3]~3_combout ,\AddIn[2]~2_combout ,\AddIn[1]~1_combout ,\AddIn[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "triscRAM:RAM|altsyncram:altsyncram_component|altsyncram_6fl1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
fiftyfivenm_lcell_comb \AddressGen|Q[2]~1 (
// Equation(s):
// \AddressGen|Q[2]~1_combout  = \AddressGen|Q [2] $ (((\AddressGen|Q [1] & \AddressGen|Q [0])))

	.dataa(gnd),
	.datab(\AddressGen|Q [1]),
	.datac(\AddressGen|Q [2]),
	.datad(\AddressGen|Q [0]),
	.cin(gnd),
	.combout(\AddressGen|Q[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \AddressGen|Q[2]~1 .lut_mask = 16'h3CF0;
defparam \AddressGen|Q[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N9
dffeas \AddressGen|Q[2] (
	.clk(\DivideX2|Mult0~clkctrl_outclk ),
	.d(\AddressGen|Q[2]~1_combout ),
	.asdata(vcc),
	.clrn(\ClearAddGen~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressGen|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressGen|Q[2] .is_wysiwyg = "true";
defparam \AddressGen|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
fiftyfivenm_lcell_comb \AddressGen|Q[3]~2 (
// Equation(s):
// \AddressGen|Q[3]~2_combout  = \AddressGen|Q [3] $ (((\AddressGen|Q [0] & (\AddressGen|Q [2] & \AddressGen|Q [1]))))

	.dataa(\AddressGen|Q [0]),
	.datab(\AddressGen|Q [2]),
	.datac(\AddressGen|Q [3]),
	.datad(\AddressGen|Q [1]),
	.cin(gnd),
	.combout(\AddressGen|Q[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \AddressGen|Q[3]~2 .lut_mask = 16'h78F0;
defparam \AddressGen|Q[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N29
dffeas \AddressGen|Q[3] (
	.clk(\DivideX2|Mult0~clkctrl_outclk ),
	.d(\AddressGen|Q[3]~2_combout ),
	.asdata(vcc),
	.clrn(\ClearAddGen~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddressGen|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AddressGen|Q[3] .is_wysiwyg = "true";
defparam \AddressGen|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
fiftyfivenm_lcell_comb \AddIn[3]~3 (
// Equation(s):
// \AddIn[3]~3_combout  = (\Mode~input_o  & (((\AddressGen|Q [3])))) # (!\Mode~input_o  & (!\PCU|FSM|WideOr0~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\PCU|FSM|WideOr0~0_combout ),
	.datab(\Mode~input_o ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\AddressGen|Q [3]),
	.cin(gnd),
	.combout(\AddIn[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \AddIn[3]~3 .lut_mask = 16'hDC10;
defparam \AddIn[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
fiftyfivenm_lcell_comb \AddIn[2]~2 (
// Equation(s):
// \AddIn[2]~2_combout  = (\Mode~input_o  & (((\AddressGen|Q [2])))) # (!\Mode~input_o  & (!\PCU|FSM|WideOr0~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\PCU|FSM|WideOr0~0_combout ),
	.datab(\Mode~input_o ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\AddressGen|Q [2]),
	.cin(gnd),
	.combout(\AddIn[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \AddIn[2]~2 .lut_mask = 16'hDC10;
defparam \AddIn[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
fiftyfivenm_lcell_comb \AddIn[1]~1 (
// Equation(s):
// \AddIn[1]~1_combout  = (\Mode~input_o  & (((\AddressGen|Q [1])))) # (!\Mode~input_o  & (!\PCU|FSM|WideOr0~0_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\PCU|FSM|WideOr0~0_combout ),
	.datab(\Mode~input_o ),
	.datac(\AddressGen|Q [1]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\AddIn[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \AddIn[1]~1 .lut_mask = 16'hD1C0;
defparam \AddIn[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
fiftyfivenm_lcell_comb \AddIn[0]~0 (
// Equation(s):
// \AddIn[0]~0_combout  = (\Mode~input_o  & (((\AddressGen|Q [0])))) # (!\Mode~input_o  & (!\PCU|FSM|WideOr0~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\PCU|FSM|WideOr0~0_combout ),
	.datab(\Mode~input_o ),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datad(\AddressGen|Q [0]),
	.cin(gnd),
	.combout(\AddIn[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddIn[0]~0 .lut_mask = 16'hDC10;
defparam \AddIn[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N13
dffeas \InstructionRegester|Q[0] (
	.clk(\PCU|FSM|state.E~q ),
	.d(gnd),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionRegester|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionRegester|Q[0] .is_wysiwyg = "true";
defparam \InstructionRegester|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N4
fiftyfivenm_lcell_comb \PCU|comb_9|Decoder0~1 (
// Equation(s):
// \PCU|comb_9|Decoder0~1_combout  = (\InstructionRegester|Q [2] & (\InstructionRegester|Q [1] & (!\InstructionRegester|Q [3] & \InstructionRegester|Q [0])))

	.dataa(\InstructionRegester|Q [2]),
	.datab(\InstructionRegester|Q [1]),
	.datac(\InstructionRegester|Q [3]),
	.datad(\InstructionRegester|Q [0]),
	.cin(gnd),
	.combout(\PCU|comb_9|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|comb_9|Decoder0~1 .lut_mask = 16'h0800;
defparam \PCU|comb_9|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
fiftyfivenm_lcell_comb \PCU|FSM|comb~3 (
// Equation(s):
// \PCU|FSM|comb~3_combout  = ((\PCU|FSM|nextstate.S~0_combout ) # (!\PCU|FSM|state.E~q )) # (!\PCU|comb_9|Decoder0~1_combout )

	.dataa(gnd),
	.datab(\PCU|comb_9|Decoder0~1_combout ),
	.datac(\PCU|FSM|nextstate.S~0_combout ),
	.datad(\PCU|FSM|state.E~q ),
	.cin(gnd),
	.combout(\PCU|FSM|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~3 .lut_mask = 16'hF3FF;
defparam \PCU|FSM|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
fiftyfivenm_lcell_comb \PCU|FSM|comb~2 (
// Equation(s):
// \PCU|FSM|comb~2_combout  = (\PCU|FSM|state.E~q  & ((\PCU|comb_9|Decoder0~1_combout ) # (\PCU|FSM|nextstate.S~0_combout )))

	.dataa(gnd),
	.datab(\PCU|comb_9|Decoder0~1_combout ),
	.datac(\PCU|FSM|nextstate.S~0_combout ),
	.datad(\PCU|FSM|state.E~q ),
	.cin(gnd),
	.combout(\PCU|FSM|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~2 .lut_mask = 16'hFC00;
defparam \PCU|FSM|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.G_725 (
// Equation(s):
// \PCU|FSM|nextstate.G_725~combout  = (\PCU|FSM|comb~2_combout  & ((\PCU|FSM|nextstate.G_725~combout ) # (!\PCU|FSM|comb~3_combout )))

	.dataa(\PCU|FSM|comb~3_combout ),
	.datab(\PCU|FSM|comb~2_combout ),
	.datac(gnd),
	.datad(\PCU|FSM|nextstate.G_725~combout ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.G_725~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.G_725 .lut_mask = 16'hCC44;
defparam \PCU|FSM|nextstate.G_725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N16
fiftyfivenm_lcell_comb \PCU|FSM|state.G~feeder (
// Equation(s):
// \PCU|FSM|state.G~feeder_combout  = \PCU|FSM|nextstate.G_725~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCU|FSM|nextstate.G_725~combout ),
	.cin(gnd),
	.combout(\PCU|FSM|state.G~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|state.G~feeder .lut_mask = 16'hFF00;
defparam \PCU|FSM|state.G~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N17
dffeas \PCU|FSM|state.G (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|state.G~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.G .is_wysiwyg = "true";
defparam \PCU|FSM|state.G .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N2
fiftyfivenm_lcell_comb \ArithmeticLogicUnit|comb_3|s0|WideOr1~0 (
// Equation(s):
// \ArithmeticLogicUnit|comb_3|s0|WideOr1~0_combout  = \Accumulator|RegCount|Q[0]~2_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [0])

	.dataa(\Accumulator|RegCount|Q[0]~2_combout ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ArithmeticLogicUnit|comb_3|s0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ArithmeticLogicUnit|comb_3|s0|WideOr1~0 .lut_mask = 16'h5A5A;
defparam \ArithmeticLogicUnit|comb_3|s0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N3
dffeas \BufferRegester|Q[0] (
	.clk(\PCU|FSM|state.U~clkctrl_outclk ),
	.d(\ArithmeticLogicUnit|comb_3|s0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BufferRegester|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BufferRegester|Q[0] .is_wysiwyg = "true";
defparam \BufferRegester|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N8
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[0]~1 (
// Equation(s):
// \Accumulator|RegCount|Q[0]~1_combout  = (!\PCU|FSM|state.G~q  & ((GLOBAL(\PCU|FSM|state.L~clkctrl_outclk ) & ((\BufferRegester|Q [0]))) # (!GLOBAL(\PCU|FSM|state.L~clkctrl_outclk ) & (\Accumulator|RegCount|Q[0]~1_combout ))))

	.dataa(\PCU|FSM|state.G~q ),
	.datab(\Accumulator|RegCount|Q[0]~1_combout ),
	.datac(\PCU|FSM|state.L~clkctrl_outclk ),
	.datad(\BufferRegester|Q [0]),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[0]~1 .lut_mask = 16'h5404;
defparam \Accumulator|RegCount|Q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N12
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[0]~4 (
// Equation(s):
// \Accumulator|RegCount|Q[0]~4_combout  = \Accumulator|RegCount|Q[0]~1_combout  $ (!\Accumulator|RegCount|Q[0]~2_combout )

	.dataa(\Accumulator|RegCount|Q[0]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Accumulator|RegCount|Q[0]~2_combout ),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[0]~4 .lut_mask = 16'hAA55;
defparam \Accumulator|RegCount|Q[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N13
dffeas \Accumulator|RegCount|Q[0]~_emulated (
	.clk(\PCU|FSM|state.F~clkctrl_outclk ),
	.d(\Accumulator|RegCount|Q[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\Accumulator|RegCount|Q[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Accumulator|RegCount|Q[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Accumulator|RegCount|Q[0]~_emulated .is_wysiwyg = "true";
defparam \Accumulator|RegCount|Q[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N6
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[0]~3 (
// Equation(s):
// \Accumulator|RegCount|Q[0]~3_combout  = \Accumulator|RegCount|Q[0]~1_combout  $ (\Accumulator|RegCount|Q[0]~_emulated_q )

	.dataa(\Accumulator|RegCount|Q[0]~1_combout ),
	.datab(\Accumulator|RegCount|Q[0]~_emulated_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[0]~3 .lut_mask = 16'h6666;
defparam \Accumulator|RegCount|Q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N0
fiftyfivenm_lcell_comb \Accumulator|RegCount|Q[0]~2 (
// Equation(s):
// \Accumulator|RegCount|Q[0]~2_combout  = (!\PCU|FSM|state.G~q  & ((\PCU|FSM|state.L~q  & (\BufferRegester|Q [0])) # (!\PCU|FSM|state.L~q  & ((\Accumulator|RegCount|Q[0]~3_combout )))))

	.dataa(\PCU|FSM|state.G~q ),
	.datab(\BufferRegester|Q [0]),
	.datac(\Accumulator|RegCount|Q[0]~3_combout ),
	.datad(\PCU|FSM|state.L~q ),
	.cin(gnd),
	.combout(\Accumulator|RegCount|Q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator|RegCount|Q[0]~2 .lut_mask = 16'h4450;
defparam \Accumulator|RegCount|Q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N24
fiftyfivenm_lcell_comb \RAMdata[0]~0 (
// Equation(s):
// \RAMdata[0]~0_combout  = (\Mode~input_o  & (\DataIn[0]~input_o )) # (!\Mode~input_o  & ((\Accumulator|RegCount|Q[0]~2_combout )))

	.dataa(gnd),
	.datab(\DataIn[0]~input_o ),
	.datac(\Accumulator|RegCount|Q[0]~2_combout ),
	.datad(\Mode~input_o ),
	.cin(gnd),
	.combout(\RAMdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAMdata[0]~0 .lut_mask = 16'hCCF0;
defparam \RAMdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N17
dffeas \InstructionRegester|Q[1] (
	.clk(\PCU|FSM|state.E~q ),
	.d(gnd),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionRegester|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionRegester|Q[1] .is_wysiwyg = "true";
defparam \InstructionRegester|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N16
fiftyfivenm_lcell_comb \PCU|comb_9|Decoder0~4 (
// Equation(s):
// \PCU|comb_9|Decoder0~4_combout  = (!\InstructionRegester|Q [3] & (!\InstructionRegester|Q [2] & (!\InstructionRegester|Q [1] & !\InstructionRegester|Q [0])))

	.dataa(\InstructionRegester|Q [3]),
	.datab(\InstructionRegester|Q [2]),
	.datac(\InstructionRegester|Q [1]),
	.datad(\InstructionRegester|Q [0]),
	.cin(gnd),
	.combout(\PCU|comb_9|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|comb_9|Decoder0~4 .lut_mask = 16'h0001;
defparam \PCU|comb_9|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
fiftyfivenm_lcell_comb \PCU|FSM|comb~9 (
// Equation(s):
// \PCU|FSM|comb~9_combout  = (\PCU|FSM|nextstate.S~0_combout ) # ((!\PCU|FSM|state.E~q ) # (!\PCU|comb_9|Decoder0~4_combout ))

	.dataa(\PCU|FSM|nextstate.S~0_combout ),
	.datab(gnd),
	.datac(\PCU|comb_9|Decoder0~4_combout ),
	.datad(\PCU|FSM|state.E~q ),
	.cin(gnd),
	.combout(\PCU|FSM|comb~9_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~9 .lut_mask = 16'hAFFF;
defparam \PCU|FSM|comb~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
fiftyfivenm_lcell_comb \PCU|FSM|comb~8 (
// Equation(s):
// \PCU|FSM|comb~8_combout  = (\PCU|FSM|state.E~q  & ((\PCU|FSM|nextstate.S~0_combout ) # (\PCU|comb_9|Decoder0~4_combout )))

	.dataa(\PCU|FSM|nextstate.S~0_combout ),
	.datab(gnd),
	.datac(\PCU|comb_9|Decoder0~4_combout ),
	.datad(\PCU|FSM|state.E~q ),
	.cin(gnd),
	.combout(\PCU|FSM|comb~8_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~8 .lut_mask = 16'hFA00;
defparam \PCU|FSM|comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N4
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.I_693 (
// Equation(s):
// \PCU|FSM|nextstate.I_693~combout  = (\PCU|FSM|comb~8_combout  & ((\PCU|FSM|nextstate.I_693~combout ) # (!\PCU|FSM|comb~9_combout )))

	.dataa(\PCU|FSM|comb~9_combout ),
	.datab(\PCU|FSM|comb~8_combout ),
	.datac(\PCU|FSM|nextstate.I_693~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.I_693~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.I_693 .lut_mask = 16'hC4C4;
defparam \PCU|FSM|nextstate.I_693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N5
dffeas \PCU|FSM|state.I (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.I_693~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.I .is_wysiwyg = "true";
defparam \PCU|FSM|state.I .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N10
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.J_677 (
// Equation(s):
// \PCU|FSM|nextstate.J_677~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|state.I~q ))) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|nextstate.J_677~combout ))

	.dataa(\PCU|FSM|nextstate.J_677~combout ),
	.datab(gnd),
	.datac(\PCU|FSM|state.I~q ),
	.datad(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.J_677~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.J_677 .lut_mask = 16'hF0AA;
defparam \PCU|FSM|nextstate.J_677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N11
dffeas \PCU|FSM|state.J (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.J_677~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.J .is_wysiwyg = "true";
defparam \PCU|FSM|state.J .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N2
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.K_658 (
// Equation(s):
// \PCU|FSM|nextstate.K_658~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|state.J~q ))) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|nextstate.K_658~combout ))

	.dataa(gnd),
	.datab(\PCU|FSM|nextstate.K_658~combout ),
	.datac(\PCU|FSM|state.J~q ),
	.datad(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.K_658~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.K_658 .lut_mask = 16'hF0CC;
defparam \PCU|FSM|nextstate.K_658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N3
dffeas \PCU|FSM|state.K (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.K_658~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.K~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.K .is_wysiwyg = "true";
defparam \PCU|FSM|state.K .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N30
fiftyfivenm_lcell_comb \PCU|FSM|WideOr1~1 (
// Equation(s):
// \PCU|FSM|WideOr1~1_combout  = (\PCU|FSM|state.R~q ) # ((\PCU|FSM|state.K~q ) # ((\PCU|FSM|state.Q~q ) # (\PCU|FSM|state.J~q )))

	.dataa(\PCU|FSM|state.R~q ),
	.datab(\PCU|FSM|state.K~q ),
	.datac(\PCU|FSM|state.Q~q ),
	.datad(\PCU|FSM|state.J~q ),
	.cin(gnd),
	.combout(\PCU|FSM|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|WideOr1~1 .lut_mask = 16'hFFFE;
defparam \PCU|FSM|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N18
fiftyfivenm_lcell_comb \PCU|FSM|WideOr1~0 (
// Equation(s):
// \PCU|FSM|WideOr1~0_combout  = (!\PCU|FSM|state.N~q  & !\PCU|FSM|state.O~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PCU|FSM|state.N~q ),
	.datad(\PCU|FSM|state.O~q ),
	.cin(gnd),
	.combout(\PCU|FSM|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|WideOr1~0 .lut_mask = 16'h000F;
defparam \PCU|FSM|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N28
fiftyfivenm_lcell_comb \Mult0~0 (
// Equation(s):
// \Mult0~0_combout  = (\SysClock~input_o  & (((\PCU|FSM|WideOr1~1_combout ) # (!\PCU|FSM|WideOr1~0_combout )) # (!\PCU|FSM|WideOr0~1_combout )))

	.dataa(\SysClock~input_o ),
	.datab(\PCU|FSM|WideOr0~1_combout ),
	.datac(\PCU|FSM|WideOr1~1_combout ),
	.datad(\PCU|FSM|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Mult0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0~0 .lut_mask = 16'hA2AA;
defparam \Mult0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N0
fiftyfivenm_lcell_comb RAMin(
// Equation(s):
// \RAMin~combout  = LCELL((\Mode~input_o  & (\ClockIn~input_o )) # (!\Mode~input_o  & ((\Mult0~0_combout ))))

	.dataa(gnd),
	.datab(\Mode~input_o ),
	.datac(\ClockIn~input_o ),
	.datad(\Mult0~0_combout ),
	.cin(gnd),
	.combout(\RAMin~combout ),
	.cout());
// synopsys translate_off
defparam RAMin.lut_mask = 16'hF3C0;
defparam RAMin.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
fiftyfivenm_clkctrl \RAMin~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RAMin~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RAMin~clkctrl_outclk ));
// synopsys translate_off
defparam \RAMin~clkctrl .clock_type = "global clock";
defparam \RAMin~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X52_Y45_N27
dffeas \InstructionRegester|Q[3] (
	.clk(\PCU|FSM|state.E~q ),
	.d(gnd),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionRegester|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionRegester|Q[3] .is_wysiwyg = "true";
defparam \InstructionRegester|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N12
fiftyfivenm_lcell_comb \PCU|comb_9|Decoder0~3 (
// Equation(s):
// \PCU|comb_9|Decoder0~3_combout  = (!\InstructionRegester|Q [3] & (!\InstructionRegester|Q [2] & (\InstructionRegester|Q [0] & !\InstructionRegester|Q [1])))

	.dataa(\InstructionRegester|Q [3]),
	.datab(\InstructionRegester|Q [2]),
	.datac(\InstructionRegester|Q [0]),
	.datad(\InstructionRegester|Q [1]),
	.cin(gnd),
	.combout(\PCU|comb_9|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|comb_9|Decoder0~3 .lut_mask = 16'h0010;
defparam \PCU|comb_9|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
fiftyfivenm_lcell_comb \PCU|FSM|comb~7 (
// Equation(s):
// \PCU|FSM|comb~7_combout  = (\PCU|FSM|nextstate.S~0_combout ) # ((!\PCU|FSM|state.E~q ) # (!\PCU|comb_9|Decoder0~3_combout ))

	.dataa(\PCU|FSM|nextstate.S~0_combout ),
	.datab(gnd),
	.datac(\PCU|comb_9|Decoder0~3_combout ),
	.datad(\PCU|FSM|state.E~q ),
	.cin(gnd),
	.combout(\PCU|FSM|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~7 .lut_mask = 16'hAFFF;
defparam \PCU|FSM|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
fiftyfivenm_lcell_comb \PCU|FSM|comb~6 (
// Equation(s):
// \PCU|FSM|comb~6_combout  = (\PCU|FSM|state.E~q  & ((\PCU|FSM|nextstate.S~0_combout ) # (\PCU|comb_9|Decoder0~3_combout )))

	.dataa(\PCU|FSM|nextstate.S~0_combout ),
	.datab(gnd),
	.datac(\PCU|comb_9|Decoder0~3_combout ),
	.datad(\PCU|FSM|state.E~q ),
	.cin(gnd),
	.combout(\PCU|FSM|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~6 .lut_mask = 16'hFA00;
defparam \PCU|FSM|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N30
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.M_620 (
// Equation(s):
// \PCU|FSM|nextstate.M_620~combout  = (\PCU|FSM|comb~6_combout  & ((\PCU|FSM|nextstate.M_620~combout ) # (!\PCU|FSM|comb~7_combout )))

	.dataa(gnd),
	.datab(\PCU|FSM|comb~7_combout ),
	.datac(\PCU|FSM|nextstate.M_620~combout ),
	.datad(\PCU|FSM|comb~6_combout ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.M_620~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.M_620 .lut_mask = 16'hF300;
defparam \PCU|FSM|nextstate.M_620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N31
dffeas \PCU|FSM|state.M (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.M_620~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.M .is_wysiwyg = "true";
defparam \PCU|FSM|state.M .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N8
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.N_604 (
// Equation(s):
// \PCU|FSM|nextstate.N_604~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|state.M~q ))) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|nextstate.N_604~combout ))

	.dataa(\PCU|FSM|nextstate.N_604~combout ),
	.datab(gnd),
	.datac(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.datad(\PCU|FSM|state.M~q ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.N_604~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.N_604 .lut_mask = 16'hFA0A;
defparam \PCU|FSM|nextstate.N_604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N9
dffeas \PCU|FSM|state.N (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.N_604~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.N .is_wysiwyg = "true";
defparam \PCU|FSM|state.N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N26
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.O_585 (
// Equation(s):
// \PCU|FSM|nextstate.O_585~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|state.N~q ))) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|nextstate.O_585~combout ))

	.dataa(\PCU|FSM|nextstate.O_585~combout ),
	.datab(gnd),
	.datac(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.datad(\PCU|FSM|state.N~q ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.O_585~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.O_585 .lut_mask = 16'hFA0A;
defparam \PCU|FSM|nextstate.O_585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N27
dffeas \PCU|FSM|state.O (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.O_585~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.O .is_wysiwyg = "true";
defparam \PCU|FSM|state.O .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N8
fiftyfivenm_lcell_comb \PCU|comb_9|Decoder0~2 (
// Equation(s):
// \PCU|comb_9|Decoder0~2_combout  = (!\InstructionRegester|Q [2] & (!\InstructionRegester|Q [1] & (\InstructionRegester|Q [3] & !\InstructionRegester|Q [0])))

	.dataa(\InstructionRegester|Q [2]),
	.datab(\InstructionRegester|Q [1]),
	.datac(\InstructionRegester|Q [3]),
	.datad(\InstructionRegester|Q [0]),
	.cin(gnd),
	.combout(\PCU|comb_9|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|comb_9|Decoder0~2 .lut_mask = 16'h0010;
defparam \PCU|comb_9|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
fiftyfivenm_lcell_comb \PCU|FSM|comb~5 (
// Equation(s):
// \PCU|FSM|comb~5_combout  = (\PCU|FSM|nextstate.S~0_combout ) # ((!\PCU|FSM|state.E~q ) # (!\PCU|comb_9|Decoder0~2_combout ))

	.dataa(\PCU|FSM|nextstate.S~0_combout ),
	.datab(gnd),
	.datac(\PCU|comb_9|Decoder0~2_combout ),
	.datad(\PCU|FSM|state.E~q ),
	.cin(gnd),
	.combout(\PCU|FSM|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~5 .lut_mask = 16'hAFFF;
defparam \PCU|FSM|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
fiftyfivenm_lcell_comb \PCU|FSM|comb~4 (
// Equation(s):
// \PCU|FSM|comb~4_combout  = (\PCU|FSM|state.E~q  & ((\PCU|FSM|nextstate.S~0_combout ) # (\PCU|comb_9|Decoder0~2_combout )))

	.dataa(\PCU|FSM|nextstate.S~0_combout ),
	.datab(gnd),
	.datac(\PCU|comb_9|Decoder0~2_combout ),
	.datad(\PCU|FSM|state.E~q ),
	.cin(gnd),
	.combout(\PCU|FSM|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~4 .lut_mask = 16'hFA00;
defparam \PCU|FSM|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.H_709 (
// Equation(s):
// \PCU|FSM|nextstate.H_709~combout  = (\PCU|FSM|comb~4_combout  & ((\PCU|FSM|nextstate.H_709~combout ) # (!\PCU|FSM|comb~5_combout )))

	.dataa(\PCU|FSM|comb~5_combout ),
	.datab(gnd),
	.datac(\PCU|FSM|comb~4_combout ),
	.datad(\PCU|FSM|nextstate.H_709~combout ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.H_709~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.H_709 .lut_mask = 16'hF050;
defparam \PCU|FSM|nextstate.H_709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N14
fiftyfivenm_lcell_comb \PCU|FSM|state.H~feeder (
// Equation(s):
// \PCU|FSM|state.H~feeder_combout  = \PCU|FSM|nextstate.H_709~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PCU|FSM|nextstate.H_709~combout ),
	.cin(gnd),
	.combout(\PCU|FSM|state.H~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|state.H~feeder .lut_mask = 16'hFF00;
defparam \PCU|FSM|state.H~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N15
dffeas \PCU|FSM|state.H (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|state.H~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.H .is_wysiwyg = "true";
defparam \PCU|FSM|state.H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N12
fiftyfivenm_lcell_comb \PCU|FSM|state.A~feeder (
// Equation(s):
// \PCU|FSM|state.A~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCU|FSM|state.A~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|state.A~feeder .lut_mask = 16'hFFFF;
defparam \PCU|FSM|state.A~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N13
dffeas \PCU|FSM|state.A (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|state.A~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.A .is_wysiwyg = "true";
defparam \PCU|FSM|state.A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N4
fiftyfivenm_lcell_comb \PCU|FSM|WideOr2~0 (
// Equation(s):
// \PCU|FSM|WideOr2~0_combout  = (\PCU|FSM|state.G~q ) # ((\PCU|FSM|state.F~q ) # ((\PCU|FSM|state.H~q ) # (!\PCU|FSM|state.A~q )))

	.dataa(\PCU|FSM|state.G~q ),
	.datab(\PCU|FSM|state.F~q ),
	.datac(\PCU|FSM|state.H~q ),
	.datad(\PCU|FSM|state.A~q ),
	.cin(gnd),
	.combout(\PCU|FSM|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|WideOr2~0 .lut_mask = 16'hFEFF;
defparam \PCU|FSM|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N6
fiftyfivenm_lcell_comb \PCU|FSM|WideOr2 (
// Equation(s):
// \PCU|FSM|WideOr2~combout  = (\PCU|FSM|state.U~q ) # ((\PCU|FSM|state.O~q ) # ((\PCU|FSM|WideOr2~0_combout ) # (\PCU|FSM|state.L~q )))

	.dataa(\PCU|FSM|state.U~q ),
	.datab(\PCU|FSM|state.O~q ),
	.datac(\PCU|FSM|WideOr2~0_combout ),
	.datad(\PCU|FSM|state.L~q ),
	.cin(gnd),
	.combout(\PCU|FSM|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|WideOr2 .lut_mask = 16'hFFFE;
defparam \PCU|FSM|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N2
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.B_817 (
// Equation(s):
// \PCU|FSM|nextstate.B_817~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|WideOr2~combout )) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|nextstate.B_817~combout )))

	.dataa(\PCU|FSM|WideOr2~combout ),
	.datab(gnd),
	.datac(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.datad(\PCU|FSM|nextstate.B_817~combout ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.B_817~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.B_817 .lut_mask = 16'hAFA0;
defparam \PCU|FSM|nextstate.B_817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N3
dffeas \PCU|FSM|state.B (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.B_817~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.B .is_wysiwyg = "true";
defparam \PCU|FSM|state.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N24
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.C_798 (
// Equation(s):
// \PCU|FSM|nextstate.C_798~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|state.B~q ))) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|nextstate.C_798~combout ))

	.dataa(gnd),
	.datab(\PCU|FSM|nextstate.C_798~combout ),
	.datac(\PCU|FSM|state.B~q ),
	.datad(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.C_798~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.C_798 .lut_mask = 16'hF0CC;
defparam \PCU|FSM|nextstate.C_798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N25
dffeas \PCU|FSM|state.C (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.C_798~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.C .is_wysiwyg = "true";
defparam \PCU|FSM|state.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N10
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.D_779 (
// Equation(s):
// \PCU|FSM|nextstate.D_779~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|state.C~q ))) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|nextstate.D_779~combout ))

	.dataa(gnd),
	.datab(\PCU|FSM|nextstate.D_779~combout ),
	.datac(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.datad(\PCU|FSM|state.C~q ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.D_779~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.D_779 .lut_mask = 16'hFC0C;
defparam \PCU|FSM|nextstate.D_779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N11
dffeas \PCU|FSM|state.D (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.D_779~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.D .is_wysiwyg = "true";
defparam \PCU|FSM|state.D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N14
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.E_760 (
// Equation(s):
// \PCU|FSM|nextstate.E_760~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|state.D~q ))) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|nextstate.E_760~combout ))

	.dataa(\PCU|FSM|nextstate.E_760~combout ),
	.datab(\PCU|FSM|state.D~q ),
	.datac(gnd),
	.datad(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.E_760~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.E_760 .lut_mask = 16'hCCAA;
defparam \PCU|FSM|nextstate.E_760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N15
dffeas \PCU|FSM|state.E (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.E_760~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.E .is_wysiwyg = "true";
defparam \PCU|FSM|state.E .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N31
dffeas \InstructionRegester|Q[2] (
	.clk(\PCU|FSM|state.E~q ),
	.d(gnd),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionRegester|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionRegester|Q[2] .is_wysiwyg = "true";
defparam \InstructionRegester|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N20
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.S~0 (
// Equation(s):
// \PCU|FSM|nextstate.S~0_combout  = (\InstructionRegester|Q [1] & ((\InstructionRegester|Q [3]) # ((!\InstructionRegester|Q [2] & \InstructionRegester|Q [0])))) # (!\InstructionRegester|Q [1] & ((\InstructionRegester|Q [2]) # ((\InstructionRegester|Q [3] & 
// \InstructionRegester|Q [0]))))

	.dataa(\InstructionRegester|Q [2]),
	.datab(\InstructionRegester|Q [1]),
	.datac(\InstructionRegester|Q [3]),
	.datad(\InstructionRegester|Q [0]),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.S~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.S~0 .lut_mask = 16'hF6E2;
defparam \PCU|FSM|nextstate.S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N30
fiftyfivenm_lcell_comb \PCU|FSM|comb~10 (
// Equation(s):
// \PCU|FSM|comb~10_combout  = (\InstructionRegester|Q [3] & ((\InstructionRegester|Q [1]) # ((\InstructionRegester|Q [2]) # (\InstructionRegester|Q [0])))) # (!\InstructionRegester|Q [3] & (\InstructionRegester|Q [1] $ ((\InstructionRegester|Q [2]))))

	.dataa(\InstructionRegester|Q [3]),
	.datab(\InstructionRegester|Q [1]),
	.datac(\InstructionRegester|Q [2]),
	.datad(\InstructionRegester|Q [0]),
	.cin(gnd),
	.combout(\PCU|FSM|comb~10_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~10 .lut_mask = 16'hBEBC;
defparam \PCU|FSM|comb~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N24
fiftyfivenm_lcell_comb \PCU|FSM|comb~12 (
// Equation(s):
// \PCU|FSM|comb~12_combout  = (\PCU|FSM|nextstate.S~0_combout ) # ((!\PCU|FSM|comb~10_combout ) # (!\PCU|FSM|state.E~q ))

	.dataa(\PCU|FSM|nextstate.S~0_combout ),
	.datab(gnd),
	.datac(\PCU|FSM|state.E~q ),
	.datad(\PCU|FSM|comb~10_combout ),
	.cin(gnd),
	.combout(\PCU|FSM|comb~12_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~12 .lut_mask = 16'hAFFF;
defparam \PCU|FSM|comb~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N28
fiftyfivenm_lcell_comb \PCU|FSM|comb~11 (
// Equation(s):
// \PCU|FSM|comb~11_combout  = (\PCU|FSM|state.E~q  & ((\PCU|FSM|nextstate.S~0_combout ) # (\PCU|FSM|comb~10_combout )))

	.dataa(\PCU|FSM|nextstate.S~0_combout ),
	.datab(gnd),
	.datac(\PCU|FSM|state.E~q ),
	.datad(\PCU|FSM|comb~10_combout ),
	.cin(gnd),
	.combout(\PCU|FSM|comb~11_combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|comb~11 .lut_mask = 16'hF0A0;
defparam \PCU|FSM|comb~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N10
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.P_566 (
// Equation(s):
// \PCU|FSM|nextstate.P_566~combout  = (\PCU|FSM|comb~11_combout  & ((\PCU|FSM|nextstate.P_566~combout ) # (!\PCU|FSM|comb~12_combout )))

	.dataa(gnd),
	.datab(\PCU|FSM|comb~12_combout ),
	.datac(\PCU|FSM|comb~11_combout ),
	.datad(\PCU|FSM|nextstate.P_566~combout ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.P_566~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.P_566 .lut_mask = 16'hF030;
defparam \PCU|FSM|nextstate.P_566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N11
dffeas \PCU|FSM|state.P (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.P_566~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.P~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.P .is_wysiwyg = "true";
defparam \PCU|FSM|state.P .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N0
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.Q_550 (
// Equation(s):
// \PCU|FSM|nextstate.Q_550~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|state.P~q ))) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|nextstate.Q_550~combout ))

	.dataa(gnd),
	.datab(\PCU|FSM|nextstate.Q_550~combout ),
	.datac(\PCU|FSM|state.P~q ),
	.datad(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.Q_550~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.Q_550 .lut_mask = 16'hF0CC;
defparam \PCU|FSM|nextstate.Q_550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N1
dffeas \PCU|FSM|state.Q (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.Q_550~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.Q .is_wysiwyg = "true";
defparam \PCU|FSM|state.Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N22
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.R_531 (
// Equation(s):
// \PCU|FSM|nextstate.R_531~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|state.Q~q )) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|nextstate.R_531~combout )))

	.dataa(gnd),
	.datab(\PCU|FSM|state.Q~q ),
	.datac(\PCU|FSM|nextstate.R_531~combout ),
	.datad(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.R_531~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.R_531 .lut_mask = 16'hCCF0;
defparam \PCU|FSM|nextstate.R_531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N23
dffeas \PCU|FSM|state.R (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.R_531~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.R .is_wysiwyg = "true";
defparam \PCU|FSM|state.R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N2
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.S_512 (
// Equation(s):
// \PCU|FSM|nextstate.S_512~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|state.R~q )) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|nextstate.S_512~combout )))

	.dataa(\PCU|FSM|state.R~q ),
	.datab(\PCU|FSM|nextstate.S_512~combout ),
	.datac(gnd),
	.datad(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.S_512~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.S_512 .lut_mask = 16'hAACC;
defparam \PCU|FSM|nextstate.S_512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N3
dffeas \PCU|FSM|state.S (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.S_512~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.S .is_wysiwyg = "true";
defparam \PCU|FSM|state.S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N18
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.T_493 (
// Equation(s):
// \PCU|FSM|nextstate.T_493~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|state.S~q )) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|nextstate.T_493~combout )))

	.dataa(gnd),
	.datab(\PCU|FSM|state.S~q ),
	.datac(\PCU|FSM|nextstate.T_493~combout ),
	.datad(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.T_493~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.T_493 .lut_mask = 16'hCCF0;
defparam \PCU|FSM|nextstate.T_493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N19
dffeas \PCU|FSM|state.T (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.T_493~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.T~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.T .is_wysiwyg = "true";
defparam \PCU|FSM|state.T .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N6
fiftyfivenm_lcell_comb \PCU|FSM|nextstate.U_474 (
// Equation(s):
// \PCU|FSM|nextstate.U_474~combout  = (GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & ((\PCU|FSM|state.T~q ))) # (!GLOBAL(\PCU|FSM|Selector27~0clkctrl_outclk ) & (\PCU|FSM|nextstate.U_474~combout ))

	.dataa(\PCU|FSM|nextstate.U_474~combout ),
	.datab(gnd),
	.datac(\PCU|FSM|state.T~q ),
	.datad(\PCU|FSM|Selector27~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\PCU|FSM|nextstate.U_474~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|nextstate.U_474 .lut_mask = 16'hF0AA;
defparam \PCU|FSM|nextstate.U_474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N7
dffeas \PCU|FSM|state.U (
	.clk(\SysClock~input_o ),
	.d(\PCU|FSM|nextstate.U_474~combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCU|FSM|state.U~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PCU|FSM|state.U .is_wysiwyg = "true";
defparam \PCU|FSM|state.U .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N16
fiftyfivenm_lcell_comb \PCU|FSM|WideOr1 (
// Equation(s):
// \PCU|FSM|WideOr1~combout  = (\PCU|FSM|state.D~q ) # ((\PCU|FSM|state.C~q ) # ((\PCU|FSM|WideOr1~1_combout ) # (!\PCU|FSM|WideOr1~0_combout )))

	.dataa(\PCU|FSM|state.D~q ),
	.datab(\PCU|FSM|state.C~q ),
	.datac(\PCU|FSM|WideOr1~1_combout ),
	.datad(\PCU|FSM|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\PCU|FSM|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \PCU|FSM|WideOr1 .lut_mask = 16'hFEFF;
defparam \PCU|FSM|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
fiftyfivenm_lcell_comb \comb_51|WideOr6~0 (
// Equation(s):
// \comb_51|WideOr6~0_combout  = (\RAMdata[3]~3_combout  & (\RAMdata[0]~0_combout  & (\RAMdata[2]~2_combout  $ (\RAMdata[1]~1_combout )))) # (!\RAMdata[3]~3_combout  & (!\RAMdata[1]~1_combout  & (\RAMdata[2]~2_combout  $ (\RAMdata[0]~0_combout ))))

	.dataa(\RAMdata[3]~3_combout ),
	.datab(\RAMdata[2]~2_combout ),
	.datac(\RAMdata[1]~1_combout ),
	.datad(\RAMdata[0]~0_combout ),
	.cin(gnd),
	.combout(\comb_51|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_51|WideOr6~0 .lut_mask = 16'h2904;
defparam \comb_51|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
fiftyfivenm_lcell_comb \comb_51|WideOr5~0 (
// Equation(s):
// \comb_51|WideOr5~0_combout  = (\RAMdata[3]~3_combout  & ((\RAMdata[0]~0_combout  & ((\RAMdata[1]~1_combout ))) # (!\RAMdata[0]~0_combout  & (\RAMdata[2]~2_combout )))) # (!\RAMdata[3]~3_combout  & (\RAMdata[2]~2_combout  & (\RAMdata[1]~1_combout  $ 
// (\RAMdata[0]~0_combout ))))

	.dataa(\RAMdata[3]~3_combout ),
	.datab(\RAMdata[2]~2_combout ),
	.datac(\RAMdata[1]~1_combout ),
	.datad(\RAMdata[0]~0_combout ),
	.cin(gnd),
	.combout(\comb_51|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_51|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \comb_51|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
fiftyfivenm_lcell_comb \comb_51|WideOr4~0 (
// Equation(s):
// \comb_51|WideOr4~0_combout  = (\RAMdata[3]~3_combout  & (\RAMdata[2]~2_combout  & ((\RAMdata[1]~1_combout ) # (!\RAMdata[0]~0_combout )))) # (!\RAMdata[3]~3_combout  & (!\RAMdata[2]~2_combout  & (\RAMdata[1]~1_combout  & !\RAMdata[0]~0_combout )))

	.dataa(\RAMdata[3]~3_combout ),
	.datab(\RAMdata[2]~2_combout ),
	.datac(\RAMdata[1]~1_combout ),
	.datad(\RAMdata[0]~0_combout ),
	.cin(gnd),
	.combout(\comb_51|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_51|WideOr4~0 .lut_mask = 16'h8098;
defparam \comb_51|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
fiftyfivenm_lcell_comb \comb_51|WideOr3~0 (
// Equation(s):
// \comb_51|WideOr3~0_combout  = (\RAMdata[0]~0_combout  & ((\RAMdata[2]~2_combout  $ (!\RAMdata[1]~1_combout )))) # (!\RAMdata[0]~0_combout  & ((\RAMdata[3]~3_combout  & (!\RAMdata[2]~2_combout  & \RAMdata[1]~1_combout )) # (!\RAMdata[3]~3_combout  & 
// (\RAMdata[2]~2_combout  & !\RAMdata[1]~1_combout ))))

	.dataa(\RAMdata[3]~3_combout ),
	.datab(\RAMdata[2]~2_combout ),
	.datac(\RAMdata[1]~1_combout ),
	.datad(\RAMdata[0]~0_combout ),
	.cin(gnd),
	.combout(\comb_51|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_51|WideOr3~0 .lut_mask = 16'hC324;
defparam \comb_51|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
fiftyfivenm_lcell_comb \comb_51|WideOr2~0 (
// Equation(s):
// \comb_51|WideOr2~0_combout  = (\RAMdata[1]~1_combout  & (!\RAMdata[3]~3_combout  & ((\RAMdata[0]~0_combout )))) # (!\RAMdata[1]~1_combout  & ((\RAMdata[2]~2_combout  & (!\RAMdata[3]~3_combout )) # (!\RAMdata[2]~2_combout  & ((\RAMdata[0]~0_combout )))))

	.dataa(\RAMdata[3]~3_combout ),
	.datab(\RAMdata[2]~2_combout ),
	.datac(\RAMdata[1]~1_combout ),
	.datad(\RAMdata[0]~0_combout ),
	.cin(gnd),
	.combout(\comb_51|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_51|WideOr2~0 .lut_mask = 16'h5704;
defparam \comb_51|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
fiftyfivenm_lcell_comb \comb_51|WideOr1~0 (
// Equation(s):
// \comb_51|WideOr1~0_combout  = (\RAMdata[2]~2_combout  & (\RAMdata[0]~0_combout  & (\RAMdata[3]~3_combout  $ (\RAMdata[1]~1_combout )))) # (!\RAMdata[2]~2_combout  & (!\RAMdata[3]~3_combout  & ((\RAMdata[1]~1_combout ) # (\RAMdata[0]~0_combout ))))

	.dataa(\RAMdata[3]~3_combout ),
	.datab(\RAMdata[2]~2_combout ),
	.datac(\RAMdata[1]~1_combout ),
	.datad(\RAMdata[0]~0_combout ),
	.cin(gnd),
	.combout(\comb_51|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_51|WideOr1~0 .lut_mask = 16'h5910;
defparam \comb_51|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
fiftyfivenm_lcell_comb \comb_51|WideOr0~0 (
// Equation(s):
// \comb_51|WideOr0~0_combout  = (\RAMdata[0]~0_combout  & ((\RAMdata[3]~3_combout ) # (\RAMdata[2]~2_combout  $ (\RAMdata[1]~1_combout )))) # (!\RAMdata[0]~0_combout  & ((\RAMdata[1]~1_combout ) # (\RAMdata[3]~3_combout  $ (\RAMdata[2]~2_combout ))))

	.dataa(\RAMdata[3]~3_combout ),
	.datab(\RAMdata[2]~2_combout ),
	.datac(\RAMdata[1]~1_combout ),
	.datad(\RAMdata[0]~0_combout ),
	.cin(gnd),
	.combout(\comb_51|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_51|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \comb_51|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
fiftyfivenm_lcell_comb \comb_50|WideOr6~0 (
// Equation(s):
// \comb_50|WideOr6~0_combout  = (\RAMdata[6]~6_combout  & (!\RAMdata[5]~5_combout  & (\RAMdata[7]~7_combout  $ (!\RAMdata[4]~4_combout )))) # (!\RAMdata[6]~6_combout  & (\RAMdata[4]~4_combout  & (\RAMdata[5]~5_combout  $ (!\RAMdata[7]~7_combout ))))

	.dataa(\RAMdata[6]~6_combout ),
	.datab(\RAMdata[5]~5_combout ),
	.datac(\RAMdata[7]~7_combout ),
	.datad(\RAMdata[4]~4_combout ),
	.cin(gnd),
	.combout(\comb_50|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_50|WideOr6~0 .lut_mask = 16'h6102;
defparam \comb_50|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
fiftyfivenm_lcell_comb \comb_50|WideOr5~0 (
// Equation(s):
// \comb_50|WideOr5~0_combout  = (\RAMdata[5]~5_combout  & ((\RAMdata[4]~4_combout  & ((\RAMdata[7]~7_combout ))) # (!\RAMdata[4]~4_combout  & (\RAMdata[6]~6_combout )))) # (!\RAMdata[5]~5_combout  & (\RAMdata[6]~6_combout  & (\RAMdata[7]~7_combout  $ 
// (\RAMdata[4]~4_combout ))))

	.dataa(\RAMdata[6]~6_combout ),
	.datab(\RAMdata[5]~5_combout ),
	.datac(\RAMdata[7]~7_combout ),
	.datad(\RAMdata[4]~4_combout ),
	.cin(gnd),
	.combout(\comb_50|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_50|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \comb_50|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
fiftyfivenm_lcell_comb \comb_50|WideOr4~0 (
// Equation(s):
// \comb_50|WideOr4~0_combout  = (\RAMdata[6]~6_combout  & (\RAMdata[7]~7_combout  & ((\RAMdata[5]~5_combout ) # (!\RAMdata[4]~4_combout )))) # (!\RAMdata[6]~6_combout  & (\RAMdata[5]~5_combout  & (!\RAMdata[7]~7_combout  & !\RAMdata[4]~4_combout )))

	.dataa(\RAMdata[6]~6_combout ),
	.datab(\RAMdata[5]~5_combout ),
	.datac(\RAMdata[7]~7_combout ),
	.datad(\RAMdata[4]~4_combout ),
	.cin(gnd),
	.combout(\comb_50|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_50|WideOr4~0 .lut_mask = 16'h80A4;
defparam \comb_50|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
fiftyfivenm_lcell_comb \comb_50|WideOr3~0 (
// Equation(s):
// \comb_50|WideOr3~0_combout  = (\RAMdata[4]~4_combout  & (\RAMdata[6]~6_combout  $ ((!\RAMdata[5]~5_combout )))) # (!\RAMdata[4]~4_combout  & ((\RAMdata[6]~6_combout  & (!\RAMdata[5]~5_combout  & !\RAMdata[7]~7_combout )) # (!\RAMdata[6]~6_combout  & 
// (\RAMdata[5]~5_combout  & \RAMdata[7]~7_combout ))))

	.dataa(\RAMdata[6]~6_combout ),
	.datab(\RAMdata[5]~5_combout ),
	.datac(\RAMdata[7]~7_combout ),
	.datad(\RAMdata[4]~4_combout ),
	.cin(gnd),
	.combout(\comb_50|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_50|WideOr3~0 .lut_mask = 16'h9942;
defparam \comb_50|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
fiftyfivenm_lcell_comb \comb_50|WideOr2~0 (
// Equation(s):
// \comb_50|WideOr2~0_combout  = (\RAMdata[5]~5_combout  & (((!\RAMdata[7]~7_combout  & \RAMdata[4]~4_combout )))) # (!\RAMdata[5]~5_combout  & ((\RAMdata[6]~6_combout  & (!\RAMdata[7]~7_combout )) # (!\RAMdata[6]~6_combout  & ((\RAMdata[4]~4_combout )))))

	.dataa(\RAMdata[6]~6_combout ),
	.datab(\RAMdata[5]~5_combout ),
	.datac(\RAMdata[7]~7_combout ),
	.datad(\RAMdata[4]~4_combout ),
	.cin(gnd),
	.combout(\comb_50|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_50|WideOr2~0 .lut_mask = 16'h1F02;
defparam \comb_50|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
fiftyfivenm_lcell_comb \comb_50|WideOr1~0 (
// Equation(s):
// \comb_50|WideOr1~0_combout  = (\RAMdata[6]~6_combout  & (\RAMdata[4]~4_combout  & (\RAMdata[5]~5_combout  $ (\RAMdata[7]~7_combout )))) # (!\RAMdata[6]~6_combout  & (!\RAMdata[7]~7_combout  & ((\RAMdata[5]~5_combout ) # (\RAMdata[4]~4_combout ))))

	.dataa(\RAMdata[6]~6_combout ),
	.datab(\RAMdata[5]~5_combout ),
	.datac(\RAMdata[7]~7_combout ),
	.datad(\RAMdata[4]~4_combout ),
	.cin(gnd),
	.combout(\comb_50|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_50|WideOr1~0 .lut_mask = 16'h2D04;
defparam \comb_50|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
fiftyfivenm_lcell_comb \comb_50|WideOr0~0 (
// Equation(s):
// \comb_50|WideOr0~0_combout  = (\RAMdata[4]~4_combout  & ((\RAMdata[7]~7_combout ) # (\RAMdata[6]~6_combout  $ (\RAMdata[5]~5_combout )))) # (!\RAMdata[4]~4_combout  & ((\RAMdata[5]~5_combout ) # (\RAMdata[6]~6_combout  $ (\RAMdata[7]~7_combout ))))

	.dataa(\RAMdata[6]~6_combout ),
	.datab(\RAMdata[5]~5_combout ),
	.datac(\RAMdata[7]~7_combout ),
	.datad(\RAMdata[4]~4_combout ),
	.cin(gnd),
	.combout(\comb_50|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_50|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \comb_50|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N20
fiftyfivenm_lcell_comb \comb_49|WideOr6~0 (
// Equation(s):
// \comb_49|WideOr6~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [2] & (!\RAM|altsyncram_component|auto_generated|q_a [1] & (\RAM|altsyncram_component|auto_generated|q_a [3] $ (!\RAM|altsyncram_component|auto_generated|q_a [0])))) # 
// (!\RAM|altsyncram_component|auto_generated|q_a [2] & (\RAM|altsyncram_component|auto_generated|q_a [0] & (\RAM|altsyncram_component|auto_generated|q_a [3] $ (!\RAM|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comb_49|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_49|WideOr6~0 .lut_mask = 16'h4902;
defparam \comb_49|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N6
fiftyfivenm_lcell_comb \comb_49|WideOr5~0 (
// Equation(s):
// \comb_49|WideOr5~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [3] & ((\RAM|altsyncram_component|auto_generated|q_a [0] & ((\RAM|altsyncram_component|auto_generated|q_a [1]))) # (!\RAM|altsyncram_component|auto_generated|q_a [0] & 
// (\RAM|altsyncram_component|auto_generated|q_a [2])))) # (!\RAM|altsyncram_component|auto_generated|q_a [3] & (\RAM|altsyncram_component|auto_generated|q_a [2] & (\RAM|altsyncram_component|auto_generated|q_a [1] $ 
// (\RAM|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comb_49|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_49|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \comb_49|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N28
fiftyfivenm_lcell_comb \comb_49|WideOr4~0 (
// Equation(s):
// \comb_49|WideOr4~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [2] & (\RAM|altsyncram_component|auto_generated|q_a [3] & ((\RAM|altsyncram_component|auto_generated|q_a [1]) # (!\RAM|altsyncram_component|auto_generated|q_a [0])))) # 
// (!\RAM|altsyncram_component|auto_generated|q_a [2] & (!\RAM|altsyncram_component|auto_generated|q_a [3] & (\RAM|altsyncram_component|auto_generated|q_a [1] & !\RAM|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comb_49|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_49|WideOr4~0 .lut_mask = 16'h8098;
defparam \comb_49|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N10
fiftyfivenm_lcell_comb \comb_49|WideOr3~0 (
// Equation(s):
// \comb_49|WideOr3~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [0] & (\RAM|altsyncram_component|auto_generated|q_a [2] $ (((!\RAM|altsyncram_component|auto_generated|q_a [1]))))) # (!\RAM|altsyncram_component|auto_generated|q_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|q_a [2] & (!\RAM|altsyncram_component|auto_generated|q_a [3] & !\RAM|altsyncram_component|auto_generated|q_a [1])) # (!\RAM|altsyncram_component|auto_generated|q_a [2] & 
// (\RAM|altsyncram_component|auto_generated|q_a [3] & \RAM|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comb_49|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_49|WideOr3~0 .lut_mask = 16'hA542;
defparam \comb_49|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N8
fiftyfivenm_lcell_comb \comb_49|WideOr2~0 (
// Equation(s):
// \comb_49|WideOr2~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [1] & (((!\RAM|altsyncram_component|auto_generated|q_a [3] & \RAM|altsyncram_component|auto_generated|q_a [0])))) # (!\RAM|altsyncram_component|auto_generated|q_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|q_a [2] & (!\RAM|altsyncram_component|auto_generated|q_a [3])) # (!\RAM|altsyncram_component|auto_generated|q_a [2] & ((\RAM|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comb_49|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_49|WideOr2~0 .lut_mask = 16'h3702;
defparam \comb_49|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N26
fiftyfivenm_lcell_comb \comb_49|WideOr1~0 (
// Equation(s):
// \comb_49|WideOr1~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [2] & (\RAM|altsyncram_component|auto_generated|q_a [0] & (\RAM|altsyncram_component|auto_generated|q_a [3] $ (\RAM|altsyncram_component|auto_generated|q_a [1])))) # 
// (!\RAM|altsyncram_component|auto_generated|q_a [2] & (!\RAM|altsyncram_component|auto_generated|q_a [3] & ((\RAM|altsyncram_component|auto_generated|q_a [1]) # (\RAM|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comb_49|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_49|WideOr1~0 .lut_mask = 16'h3910;
defparam \comb_49|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N16
fiftyfivenm_lcell_comb \comb_49|WideOr0~0 (
// Equation(s):
// \comb_49|WideOr0~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [0] & ((\RAM|altsyncram_component|auto_generated|q_a [3]) # (\RAM|altsyncram_component|auto_generated|q_a [2] $ (\RAM|altsyncram_component|auto_generated|q_a [1])))) # 
// (!\RAM|altsyncram_component|auto_generated|q_a [0] & ((\RAM|altsyncram_component|auto_generated|q_a [1]) # (\RAM|altsyncram_component|auto_generated|q_a [2] $ (\RAM|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comb_49|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_49|WideOr0~0 .lut_mask = 16'hDEF6;
defparam \comb_49|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N24
fiftyfivenm_lcell_comb \comb_48|WideOr6~0 (
// Equation(s):
// \comb_48|WideOr6~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [6] & (!\RAM|altsyncram_component|auto_generated|q_a [5] & (\RAM|altsyncram_component|auto_generated|q_a [4] $ (!\RAM|altsyncram_component|auto_generated|q_a [7])))) # 
// (!\RAM|altsyncram_component|auto_generated|q_a [6] & (\RAM|altsyncram_component|auto_generated|q_a [4] & (\RAM|altsyncram_component|auto_generated|q_a [5] $ (!\RAM|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\comb_48|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_48|WideOr6~0 .lut_mask = 16'h2812;
defparam \comb_48|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N30
fiftyfivenm_lcell_comb \comb_48|WideOr5~0 (
// Equation(s):
// \comb_48|WideOr5~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [5] & ((\RAM|altsyncram_component|auto_generated|q_a [4] & ((\RAM|altsyncram_component|auto_generated|q_a [7]))) # (!\RAM|altsyncram_component|auto_generated|q_a [4] & 
// (\RAM|altsyncram_component|auto_generated|q_a [6])))) # (!\RAM|altsyncram_component|auto_generated|q_a [5] & (\RAM|altsyncram_component|auto_generated|q_a [6] & (\RAM|altsyncram_component|auto_generated|q_a [4] $ 
// (\RAM|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\comb_48|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_48|WideOr5~0 .lut_mask = 16'hD860;
defparam \comb_48|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N20
fiftyfivenm_lcell_comb \comb_48|WideOr4~0 (
// Equation(s):
// \comb_48|WideOr4~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [6] & (\RAM|altsyncram_component|auto_generated|q_a [7] & ((\RAM|altsyncram_component|auto_generated|q_a [5]) # (!\RAM|altsyncram_component|auto_generated|q_a [4])))) # 
// (!\RAM|altsyncram_component|auto_generated|q_a [6] & (!\RAM|altsyncram_component|auto_generated|q_a [4] & (\RAM|altsyncram_component|auto_generated|q_a [5] & !\RAM|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\comb_48|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_48|WideOr4~0 .lut_mask = 16'hD004;
defparam \comb_48|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N6
fiftyfivenm_lcell_comb \comb_48|WideOr3~0 (
// Equation(s):
// \comb_48|WideOr3~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [4] & (\RAM|altsyncram_component|auto_generated|q_a [5] $ ((!\RAM|altsyncram_component|auto_generated|q_a [6])))) # (!\RAM|altsyncram_component|auto_generated|q_a [4] & 
// ((\RAM|altsyncram_component|auto_generated|q_a [5] & (!\RAM|altsyncram_component|auto_generated|q_a [6] & \RAM|altsyncram_component|auto_generated|q_a [7])) # (!\RAM|altsyncram_component|auto_generated|q_a [5] & 
// (\RAM|altsyncram_component|auto_generated|q_a [6] & !\RAM|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\comb_48|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_48|WideOr3~0 .lut_mask = 16'h8692;
defparam \comb_48|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N28
fiftyfivenm_lcell_comb \comb_48|WideOr2~0 (
// Equation(s):
// \comb_48|WideOr2~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [5] & (\RAM|altsyncram_component|auto_generated|q_a [4] & ((!\RAM|altsyncram_component|auto_generated|q_a [7])))) # (!\RAM|altsyncram_component|auto_generated|q_a [5] & 
// ((\RAM|altsyncram_component|auto_generated|q_a [6] & ((!\RAM|altsyncram_component|auto_generated|q_a [7]))) # (!\RAM|altsyncram_component|auto_generated|q_a [6] & (\RAM|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\comb_48|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_48|WideOr2~0 .lut_mask = 16'h02BA;
defparam \comb_48|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N22
fiftyfivenm_lcell_comb \comb_48|WideOr1~0 (
// Equation(s):
// \comb_48|WideOr1~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [4] & (\RAM|altsyncram_component|auto_generated|q_a [7] $ (((\RAM|altsyncram_component|auto_generated|q_a [5]) # (!\RAM|altsyncram_component|auto_generated|q_a [6]))))) # 
// (!\RAM|altsyncram_component|auto_generated|q_a [4] & (\RAM|altsyncram_component|auto_generated|q_a [5] & (!\RAM|altsyncram_component|auto_generated|q_a [6] & !\RAM|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\comb_48|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_48|WideOr1~0 .lut_mask = 16'h208E;
defparam \comb_48|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N16
fiftyfivenm_lcell_comb \comb_48|WideOr0~0 (
// Equation(s):
// \comb_48|WideOr0~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [4] & ((\RAM|altsyncram_component|auto_generated|q_a [7]) # (\RAM|altsyncram_component|auto_generated|q_a [5] $ (\RAM|altsyncram_component|auto_generated|q_a [6])))) # 
// (!\RAM|altsyncram_component|auto_generated|q_a [4] & ((\RAM|altsyncram_component|auto_generated|q_a [5]) # (\RAM|altsyncram_component|auto_generated|q_a [6] $ (\RAM|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\comb_48|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_48|WideOr0~0 .lut_mask = 16'hEF7C;
defparam \comb_48|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N8
fiftyfivenm_lcell_comb \comb_47|WideOr6~0 (
// Equation(s):
// \comb_47|WideOr6~0_combout  = (\AddIn[2]~2_combout  & (!\AddIn[1]~1_combout  & (\AddIn[0]~0_combout  $ (!\AddIn[3]~3_combout )))) # (!\AddIn[2]~2_combout  & (\AddIn[0]~0_combout  & (\AddIn[1]~1_combout  $ (!\AddIn[3]~3_combout ))))

	.dataa(\AddIn[2]~2_combout ),
	.datab(\AddIn[1]~1_combout ),
	.datac(\AddIn[0]~0_combout ),
	.datad(\AddIn[3]~3_combout ),
	.cin(gnd),
	.combout(\comb_47|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_47|WideOr6~0 .lut_mask = 16'h6012;
defparam \comb_47|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N30
fiftyfivenm_lcell_comb \comb_47|WideOr5~0 (
// Equation(s):
// \comb_47|WideOr5~0_combout  = (\AddIn[1]~1_combout  & ((\AddIn[0]~0_combout  & ((\AddIn[3]~3_combout ))) # (!\AddIn[0]~0_combout  & (\AddIn[2]~2_combout )))) # (!\AddIn[1]~1_combout  & (\AddIn[2]~2_combout  & (\AddIn[0]~0_combout  $ (\AddIn[3]~3_combout 
// ))))

	.dataa(\AddIn[2]~2_combout ),
	.datab(\AddIn[1]~1_combout ),
	.datac(\AddIn[0]~0_combout ),
	.datad(\AddIn[3]~3_combout ),
	.cin(gnd),
	.combout(\comb_47|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_47|WideOr5~0 .lut_mask = 16'hCA28;
defparam \comb_47|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N12
fiftyfivenm_lcell_comb \comb_47|WideOr4~0 (
// Equation(s):
// \comb_47|WideOr4~0_combout  = (\AddIn[2]~2_combout  & (\AddIn[3]~3_combout  & ((\AddIn[1]~1_combout ) # (!\AddIn[0]~0_combout )))) # (!\AddIn[2]~2_combout  & (\AddIn[1]~1_combout  & (!\AddIn[0]~0_combout  & !\AddIn[3]~3_combout )))

	.dataa(\AddIn[2]~2_combout ),
	.datab(\AddIn[1]~1_combout ),
	.datac(\AddIn[0]~0_combout ),
	.datad(\AddIn[3]~3_combout ),
	.cin(gnd),
	.combout(\comb_47|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_47|WideOr4~0 .lut_mask = 16'h8A04;
defparam \comb_47|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N14
fiftyfivenm_lcell_comb \comb_47|WideOr3~0 (
// Equation(s):
// \comb_47|WideOr3~0_combout  = (\AddIn[0]~0_combout  & (\AddIn[2]~2_combout  $ ((!\AddIn[1]~1_combout )))) # (!\AddIn[0]~0_combout  & ((\AddIn[2]~2_combout  & (!\AddIn[1]~1_combout  & !\AddIn[3]~3_combout )) # (!\AddIn[2]~2_combout  & (\AddIn[1]~1_combout  
// & \AddIn[3]~3_combout ))))

	.dataa(\AddIn[2]~2_combout ),
	.datab(\AddIn[1]~1_combout ),
	.datac(\AddIn[0]~0_combout ),
	.datad(\AddIn[3]~3_combout ),
	.cin(gnd),
	.combout(\comb_47|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_47|WideOr3~0 .lut_mask = 16'h9492;
defparam \comb_47|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N16
fiftyfivenm_lcell_comb \comb_47|WideOr2~0 (
// Equation(s):
// \comb_47|WideOr2~0_combout  = (\AddIn[1]~1_combout  & (((\AddIn[0]~0_combout  & !\AddIn[3]~3_combout )))) # (!\AddIn[1]~1_combout  & ((\AddIn[2]~2_combout  & ((!\AddIn[3]~3_combout ))) # (!\AddIn[2]~2_combout  & (\AddIn[0]~0_combout ))))

	.dataa(\AddIn[2]~2_combout ),
	.datab(\AddIn[1]~1_combout ),
	.datac(\AddIn[0]~0_combout ),
	.datad(\AddIn[3]~3_combout ),
	.cin(gnd),
	.combout(\comb_47|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_47|WideOr2~0 .lut_mask = 16'h10F2;
defparam \comb_47|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N10
fiftyfivenm_lcell_comb \comb_47|WideOr1~0 (
// Equation(s):
// \comb_47|WideOr1~0_combout  = (\AddIn[2]~2_combout  & (\AddIn[0]~0_combout  & (\AddIn[1]~1_combout  $ (\AddIn[3]~3_combout )))) # (!\AddIn[2]~2_combout  & (!\AddIn[3]~3_combout  & ((\AddIn[1]~1_combout ) # (\AddIn[0]~0_combout ))))

	.dataa(\AddIn[2]~2_combout ),
	.datab(\AddIn[1]~1_combout ),
	.datac(\AddIn[0]~0_combout ),
	.datad(\AddIn[3]~3_combout ),
	.cin(gnd),
	.combout(\comb_47|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_47|WideOr1~0 .lut_mask = 16'h20D4;
defparam \comb_47|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N4
fiftyfivenm_lcell_comb \comb_47|WideOr0~0 (
// Equation(s):
// \comb_47|WideOr0~0_combout  = (\AddIn[0]~0_combout  & ((\AddIn[3]~3_combout ) # (\AddIn[2]~2_combout  $ (\AddIn[1]~1_combout )))) # (!\AddIn[0]~0_combout  & ((\AddIn[1]~1_combout ) # (\AddIn[2]~2_combout  $ (\AddIn[3]~3_combout ))))

	.dataa(\AddIn[2]~2_combout ),
	.datab(\AddIn[1]~1_combout ),
	.datac(\AddIn[0]~0_combout ),
	.datad(\AddIn[3]~3_combout ),
	.cin(gnd),
	.combout(\comb_47|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_47|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \comb_47|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign C[14] = \C[14]~output_o ;

assign C[13] = \C[13]~output_o ;

assign C[12] = \C[12]~output_o ;

assign C[11] = \C[11]~output_o ;

assign C[10] = \C[10]~output_o ;

assign C[9] = \C[9]~output_o ;

assign C[8] = \C[8]~output_o ;

assign C[7] = \C[7]~output_o ;

assign C[6] = \C[6]~output_o ;

assign C[5] = \C[5]~output_o ;

assign C[4] = \C[4]~output_o ;

assign C[3] = \C[3]~output_o ;

assign C[2] = \C[2]~output_o ;

assign C[1] = \C[1]~output_o ;

assign C[0] = \C[0]~output_o ;

assign MDIout[0] = \MDIout[0]~output_o ;

assign MDIout[1] = \MDIout[1]~output_o ;

assign MDIout[2] = \MDIout[2]~output_o ;

assign MDIout[3] = \MDIout[3]~output_o ;

assign MDIout[4] = \MDIout[4]~output_o ;

assign MDIout[5] = \MDIout[5]~output_o ;

assign MDIout[6] = \MDIout[6]~output_o ;

assign MDIout[7] = \MDIout[7]~output_o ;

assign MDIout[8] = \MDIout[8]~output_o ;

assign MDIout[9] = \MDIout[9]~output_o ;

assign MDIout[10] = \MDIout[10]~output_o ;

assign MDIout[11] = \MDIout[11]~output_o ;

assign MDIout[12] = \MDIout[12]~output_o ;

assign MDIout[13] = \MDIout[13]~output_o ;

assign MDIout[14] = \MDIout[14]~output_o ;

assign MDOout[0] = \MDOout[0]~output_o ;

assign MDOout[1] = \MDOout[1]~output_o ;

assign MDOout[2] = \MDOout[2]~output_o ;

assign MDOout[3] = \MDOout[3]~output_o ;

assign MDOout[4] = \MDOout[4]~output_o ;

assign MDOout[5] = \MDOout[5]~output_o ;

assign MDOout[6] = \MDOout[6]~output_o ;

assign MDOout[7] = \MDOout[7]~output_o ;

assign MDOout[8] = \MDOout[8]~output_o ;

assign MDOout[9] = \MDOout[9]~output_o ;

assign MDOout[10] = \MDOout[10]~output_o ;

assign MDOout[11] = \MDOout[11]~output_o ;

assign MDOout[12] = \MDOout[12]~output_o ;

assign MDOout[13] = \MDOout[13]~output_o ;

assign MDOout[14] = \MDOout[14]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign MAR[0] = \MAR[0]~output_o ;

assign MAR[1] = \MAR[1]~output_o ;

assign MAR[2] = \MAR[2]~output_o ;

assign MAR[3] = \MAR[3]~output_o ;

assign MAR[4] = \MAR[4]~output_o ;

assign MAR[5] = \MAR[5]~output_o ;

assign MAR[6] = \MAR[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
