I 000050 55 1059          1639562397589 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1639562397590 2021.12.15 10:59:57)
	(_source(\../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 8c8e8c83dddbdd9b8d8c9fd6dc8adf8a898b8e8b8c)
	(_coverage d)
	(_ent
		(_time 1639562397587)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 10)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)(1)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 197 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638954016779 2021.12.08 10:00:16)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c6c39493c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1611          1638954016500 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638954016501 2021.12.08 10:00:16)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code bdb8ece8ecebedabeebfafe6eabbb5bbb9bbeebab9)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2513          1638954016772 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638954016773 2021.12.08 10:00:16)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b7b2e5e2b5e1e7a1b2b2a5ece0b1bfb1b3b1e4b2e1)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_wait_for)(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 146(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 159(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 172(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000050 55 1611          1639563071104 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1639563071105 2021.12.15 11:11:11)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 78767b78752e286e2b7a6a232f7e707e7c7e2b7f7c)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
V 000044 55 2157          1639563071122 Top
(_unit VHDL(top 0 27(top 0 42))
	(_version ve4)
	(_time 1639563071123 2021.12.15 11:11:11)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 88868b86d6dedc9f88d8ced3d98f8c8ede8f888f8c)
	(_coverage d)
	(_ent
		(_time 1639563071120)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 56(_ent (_in))))
				(_port(_int CLK -1 0 57(_ent (_in))))
				(_port(_int CE -1 0 58(_ent (_in))))
				(_port(_int LOAD -1 0 59(_ent (_in))))
				(_port(_int DATA 1 0 60(_ent (_in))))
				(_port(_int DIR -1 0 61(_ent (_in))))
				(_port(_int SEL -1 0 62(_ent (_in))))
				(_port(_int OE -1 0 63(_ent (_in))))
				(_port(_int LE -1 0 64(_ent (_in))))
				(_port(_int Q 1 0 65(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int CE -1 0 49(_ent (_in))))
				(_port(_int CLR -1 0 50(_ent (_in))))
				(_port(_int CEO -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(NET116))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_inst U2 0 91(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(NET116))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int LOAD -1 0 30(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int LE -1 0 32(_ent(_in))))
		(_port(_int OE -1 0 33(_ent(_in))))
		(_port(_int SEL -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int CLK -1 0 36(_ent(_in))))
		(_port(_int CE -1 0 37(_ent(_in))))
		(_port(_int Q 0 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int NET116 -1 0 71(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1059          1639563071131 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1639563071132 2021.12.15 11:11:11)
	(_source(\../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 88868f8782dfd99f89889bd2d88edb8e8d8f8a8f88)
	(_coverage d)
	(_ent
		(_time 1639562397586)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 10)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000056 55 2513          1639563071154 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1639563071155 2021.12.15 11:11:11)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a7a9a4f1a5f1f7b1a2a2b5fcf0a1afa1a3a1f4a2f1)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_wait_for)(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 146(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 159(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 172(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 197 (tutorvhdl_tb))
	(_version ve4)
	(_time 1639563071161 2021.12.15 11:11:11)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a7a9a4f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 971           1640087966076 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version ve4)
	(_time 1640087966077 2021.12.21 12:59:26)
	(_source(\../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code a2f7a3f5a5f5f4b4f6a4b7f8a6a4a1a4a7a5a0a4a6)
	(_coverage d)
	(_ent
		(_time 1640087966074)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(5(d_1_0))(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000050 55 1059          1640088096511 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1640088096512 2021.12.21 13:01:36)
	(_source(\../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 184c1b1e124f490f19180b42481e4b1e1d1f1a1f18)
	(_coverage d)
	(_ent
		(_time 1639562397586)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 10)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)(1)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 1611          1640088105981 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1640088105982 2021.12.21 13:01:45)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 15471913154345034617074e42131d131113461211)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2513          1640088112944 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1640088112945 2021.12.21 13:01:52)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4e49494d1e181e584b4b5c15194846484a481d4b18)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_wait_for)(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 146(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 159(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 172(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 197 (tutorvhdl_tb))
	(_version ve4)
	(_time 1640088112948 2021.12.21 13:01:52)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4e49494c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1611          1640088122732 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1640088122733 2021.12.21 13:02:02)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 93969e9d95c5c385c09181c8c4959b959795c09497)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2513          1640088123015 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1640088123016 2021.12.21 13:02:03)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code aca9f9fafafafcbaa9a9bef7fbaaa4aaa8aaffa9fa)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_wait_for)(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 146(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 159(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 172(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 197 (tutorvhdl_tb))
	(_version ve4)
	(_time 1640088123019 2021.12.21 13:02:03)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code aca9f9fbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000044 55 2761          1640088818389 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1640088818390 2021.12.21 13:13:38)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code fbaff9abffadafecf9febda0aafcfffdadfcfbfcff)
	(_coverage d)
	(_ent
		(_time 1640088818382)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int CLK -1 0 67(_ent (_in))))
				(_port(_int CE -1 0 68(_ent (_in))))
				(_port(_int LOAD -1 0 69(_ent (_in))))
				(_port(_int DATA 1 0 70(_ent (_in))))
				(_port(_int DIR -1 0 71(_ent (_in))))
				(_port(_int SEL -1 0 72(_ent (_in))))
				(_port(_int OE -1 0 73(_ent (_in))))
				(_port(_int LE -1 0 74(_ent (_in))))
				(_port(_int Q 1 0 75(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int CE -1 0 59(_ent (_in))))
				(_port(_int CLR -1 0 60(_ent (_in))))
				(_port(_int CEO -1 0 61(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int CLR -1 0 51(_ent (_in))))
				(_port(_int PE -1 0 52(_ent (_out))))
				(_port(_int CLK -1 0 53(_ent (_in))))
			)
		)
	)
	(_inst U1 0 88(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(PE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_inst U2 0 102(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(CEI))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 110(_comp Debouncer)
		(_port
			((CEI)(CEI))
			((PUSH)(PUSH))
			((CLR)(CLR))
			((PE)(PE))
			((CLK)(CLK))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int LOAD -1 0 30(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int LE -1 0 32(_ent(_in))))
		(_port(_int OE -1 0 33(_ent(_in))))
		(_port(_int SEL -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int CLK -1 0 36(_ent(_in))))
		(_port(_int CE -1 0 37(_ent(_in))))
		(_port(_int Q 0 0 38(_ent(_out))))
		(_port(_int PUSH -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int CEI -1 0 81(_arch(_uni))))
		(_sig(_int PE -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1611          1640088929863 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1640088929864 2021.12.21 13:15:29)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 68683d69653e387e3b6a7a333f6e606e6c6e3b6f6c)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
V 000044 55 2761          1640088929878 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1640088929879 2021.12.21 13:15:29)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 77772276262123607572312c267073712170777073)
	(_coverage d)
	(_ent
		(_time 1640088818381)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int CLK -1 0 67(_ent (_in))))
				(_port(_int CE -1 0 68(_ent (_in))))
				(_port(_int LOAD -1 0 69(_ent (_in))))
				(_port(_int DATA 1 0 70(_ent (_in))))
				(_port(_int DIR -1 0 71(_ent (_in))))
				(_port(_int SEL -1 0 72(_ent (_in))))
				(_port(_int OE -1 0 73(_ent (_in))))
				(_port(_int LE -1 0 74(_ent (_in))))
				(_port(_int Q 1 0 75(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int CE -1 0 59(_ent (_in))))
				(_port(_int CLR -1 0 60(_ent (_in))))
				(_port(_int CEO -1 0 61(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int CLR -1 0 51(_ent (_in))))
				(_port(_int PE -1 0 52(_ent (_out))))
				(_port(_int CLK -1 0 53(_ent (_in))))
			)
		)
	)
	(_inst U1 0 88(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(PE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_inst U2 0 102(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(CEI))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 110(_comp Debouncer)
		(_port
			((CEI)(CEI))
			((PUSH)(PUSH))
			((CLR)(CLR))
			((PE)(PE))
			((CLK)(CLK))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int LOAD -1 0 30(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int LE -1 0 32(_ent(_in))))
		(_port(_int OE -1 0 33(_ent(_in))))
		(_port(_int SEL -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int CLK -1 0 36(_ent(_in))))
		(_port(_int CE -1 0 37(_ent(_in))))
		(_port(_int Q 0 0 38(_ent(_out))))
		(_port(_int PUSH -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int CEI -1 0 81(_arch(_uni))))
		(_sig(_int PE -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1059          1640088929884 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1640088929885 2021.12.21 13:15:29)
	(_source(\../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 77772677722026607677642d277124717270757077)
	(_coverage d)
	(_ent
		(_time 1639562397586)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 10)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 971           1640088929890 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version ve4)
	(_time 1640088929891 2021.12.21 13:15:29)
	(_source(\../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 8786d28985d0d191d38192dd838184818280858183)
	(_coverage d)
	(_ent
		(_time 1640087966073)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000050 55 1611          1640089128046 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1640089128047 2021.12.21 13:18:48)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 939c979d95c5c385c09181c8c4959b959795c09497)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(2)(3)(4)(5)(10)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(6)(10)(12)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(7)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
V 000050 55 1611          1640089139483 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1640089139484 2021.12.21 13:18:59)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 41171142451711571243531a164749474547124645)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
V 000044 55 2761          1640089139497 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1640089139498 2021.12.21 13:18:59)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 50060053060604475255160b015754560657505754)
	(_coverage d)
	(_ent
		(_time 1640088818381)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int CLK -1 0 67(_ent (_in))))
				(_port(_int CE -1 0 68(_ent (_in))))
				(_port(_int LOAD -1 0 69(_ent (_in))))
				(_port(_int DATA 1 0 70(_ent (_in))))
				(_port(_int DIR -1 0 71(_ent (_in))))
				(_port(_int SEL -1 0 72(_ent (_in))))
				(_port(_int OE -1 0 73(_ent (_in))))
				(_port(_int LE -1 0 74(_ent (_in))))
				(_port(_int Q 1 0 75(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int CE -1 0 59(_ent (_in))))
				(_port(_int CLR -1 0 60(_ent (_in))))
				(_port(_int CEO -1 0 61(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int CLR -1 0 51(_ent (_in))))
				(_port(_int PE -1 0 52(_ent (_out))))
				(_port(_int CLK -1 0 53(_ent (_in))))
			)
		)
	)
	(_inst U1 0 88(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(PE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_inst U2 0 102(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(CEI))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 110(_comp Debouncer)
		(_port
			((CEI)(CEI))
			((PUSH)(PUSH))
			((CLR)(CLR))
			((PE)(PE))
			((CLK)(CLK))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int LOAD -1 0 30(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int LE -1 0 32(_ent(_in))))
		(_port(_int OE -1 0 33(_ent(_in))))
		(_port(_int SEL -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int CLK -1 0 36(_ent(_in))))
		(_port(_int CE -1 0 37(_ent(_in))))
		(_port(_int Q 0 0 38(_ent(_out))))
		(_port(_int PUSH -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int CEI -1 0 81(_arch(_uni))))
		(_sig(_int PE -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1059          1640089139504 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1640089139505 2021.12.21 13:18:59)
	(_source(\../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 50060452520701475150430a005603565557525750)
	(_coverage d)
	(_ent
		(_time 1639562397586)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 10)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 971           1640089139514 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version ve4)
	(_time 1640089139515 2021.12.21 13:18:59)
	(_source(\../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 60373060653736763466753a646663666567626664)
	(_coverage d)
	(_ent
		(_time 1640087966073)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
V 000056 55 2812          1640089478114 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1640089478115 2021.12.21 13:24:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 02510e05055452140701105955040a040604510754)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_port(_int SEL -1 0 19(_ent (_in))))
				(_port(_int OE -1 0 20(_ent (_in))))
				(_port(_int LE -1 0 21(_ent (_in))))
				(_port(_int PUSH -1 0 22(_ent (_in))))
				(_port(_int DATA 0 0 23(_ent (_in))))
				(_port(_int Q 0 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 50(_comp Top)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((PUSH)(PUSH))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((DATA)(DATA))
				((LOAD)(LOAD))
				((DIR)(DIR))
				((LE)(LE))
				((OE)(OE))
				((SEL)(SEL))
				((CLR)(CLR))
				((CLK)(CLK))
				((CE)(CE))
				((Q)(Q))
				((PUSH)(PUSH))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_sig(_int DIR -1 0 32(_arch(_uni))))
		(_sig(_int SEL -1 0 33(_arch(_uni))))
		(_sig(_int OE -1 0 34(_arch(_uni))))
		(_sig(_int LE -1 0 35(_arch(_uni))))
		(_sig(_int PUSH -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 37(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 68(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(4)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_wait_for)(_trgt(9)))))
			(OE_STIMULUS(_arch 6 0 148(_prcs(_wait_for)(_trgt(6)))))
			(LE_STIMULUS(_arch 7 0 161(_prcs(_wait_for)(_trgt(7)))))
			(CLOCK_CLK(_arch 8 0 174(_prcs(_wait_for)(_trgt(1))(_read(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
V 000042 55 629 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 199 (tutorvhdl_tb))
	(_version ve4)
	(_time 1640089478119 2021.12.21 13:24:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 02510e0405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top Top
				(_port
					((DATA)(DATA))
					((LOAD)(LOAD))
					((DIR)(DIR))
					((LE)(LE))
					((OE)(OE))
					((SEL)(SEL))
					((CLR)(CLR))
					((CLK)(CLK))
					((CE)(CE))
					((Q)(Q))
					((PUSH)(PUSH))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000050 55 971           1640092878653 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version ve4)
	(_time 1640092878654 2021.12.21 14:21:18)
	(_source(\../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 64303264653332723062713e606267626163666260)
	(_coverage d)
	(_ent
		(_time 1640087966073)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
V 000050 55 1059          1640092884098 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1640092884099 2021.12.21 14:21:24)
	(_source(\../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code a2f1a2f4a2f5f3b5a3a2b1f8f2a4f1a4a7a5a0a5a2)
	(_coverage d)
	(_ent
		(_time 1639562397586)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 10)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)(1)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 1611          1641983829924 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1641983829925 2022.01.12 11:37:09)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 686e6469653e387e3b6a7a333f6e606e6c6e3b6f6c)
	(_coverage d)
	(_ent
		(_time 1641983829922)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(2)(3)(4)(5)(10)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(6)(10)(12)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(7)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2811          1641983830275 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1641983830276 2022.01.12 11:37:10)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c0c6cd94c59690d6c5c3d29b97c6c8c6c4c693c596)
	(_coverage d)
	(_ent
		(_time 1641983830273)
	)
	(_comp
		(top
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_port(_int SEL -1 0 19(_ent (_in))))
				(_port(_int OE -1 0 20(_ent (_in))))
				(_port(_int LE -1 0 21(_ent (_in))))
				(_port(_int PUSH -1 0 22(_ent (_in))))
				(_port(_int DATA 0 0 23(_ent (_in))))
				(_port(_int Q 0 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 50(_comp top)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((PUSH)(PUSH))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((CE)(CE))
				((LOAD)(LOAD))
				((DIR)(DIR))
				((SEL)(SEL))
				((OE)(OE))
				((LE)(LE))
				((PUSH)(PUSH))
				((DATA)(DATA))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_sig(_int DIR -1 0 32(_arch(_uni))))
		(_sig(_int SEL -1 0 33(_arch(_uni))))
		(_sig(_int OE -1 0 34(_arch(_uni))))
		(_sig(_int LE -1 0 35(_arch(_uni))))
		(_sig(_int PUSH -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 37(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 68(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(4)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_wait_for)(_trgt(9)))))
			(OE_STIMULUS(_arch 6 0 148(_prcs(_wait_for)(_trgt(6)))))
			(LE_STIMULUS(_arch 7 0 161(_prcs(_wait_for)(_trgt(7)))))
			(CLOCK_CLK(_arch 8 0 174(_prcs(_wait_for)(_trgt(1))(_read(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000050 55 18033         1641983844962 STRUCTURE
(_unit VHDL(tutorvhdl 0 16(structure 0 33))
	(_version ve4)
	(_time 1641983844963 2022.01.12 11:37:24)
	(_source(\../synthesis/TutorVHDL.vhd\(\../../../../../../Aldec/Active-HDL-11.1/vlib/xilinx_vivado/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters dbg tan)
	(_code 1f1d18194c494f094919154a094546191b194c181b181a)
	(_coverage d)
	(_ent
		(_time 1641983844821)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUF
			(_object
				(_type(_int ~STRING~152707 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int CAPACITANCE 2 1 54482(_ent(_string \"DONT_CARE"\))))
				(_type(_int ~STRING~152708 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int IBUF_DELAY_VALUE 3 1 54482(_ent(_string \"0"\))))
				(_gen(_int IBUF_LOW_PWR -2 1 54482(_ent((i 1)))))
				(_type(_int ~STRING~152709 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int IFD_DELAY_VALUE 4 1 54482(_ent(_string \"AUTO"\))))
				(_type(_int ~STRING~152710 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int IOSTANDARD 5 1 54482(_ent(_string \"DEFAULT"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LDCE
			(_object
				(_gen(_int INIT -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_CLR_INVERTED -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_G_INVERTED -4 1 54482(_ent((i 0)))))
				(_port(_int Q -3 1 54482(_ent (_out))))
				(_port(_int CLR -3 1 54482(_ent (_in))))
				(_port(_int D -3 1 54482(_ent (_in))))
				(_port(_int G -3 1 54482(_ent (_in))))
				(_port(_int GE -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_type(_int ~BIT_VECTOR~153064 1 54482(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 54482(_ent(_string \"00000000"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
				(_port(_int I1 -3 1 54482(_ent (_in))))
				(_port(_int I2 -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_type(_int ~BIT_VECTOR~153073 1 54482(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 54482(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
				(_port(_int I1 -3 1 54482(_ent (_in))))
				(_port(_int I2 -3 1 54482(_ent (_in))))
				(_port(_int I3 -3 1 54482(_ent (_in))))
				(_port(_int I4 -3 1 54482(_ent (_in))))
				(_port(_int I5 -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_type(_int ~BIT_VECTOR~153070 1 54482(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 54482(_ent(_string \"00000000000000000000000000000000"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
				(_port(_int I1 -3 1 54482(_ent (_in))))
				(_port(_int I2 -3 1 54482(_ent (_in))))
				(_port(_int I3 -3 1 54482(_ent (_in))))
				(_port(_int I4 -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_gen(_int INIT -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_CLR_INVERTED -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -4 1 54482(_ent((i 0)))))
				(_port(_int Q -3 1 54482(_ent (_out(_code 0)))))
				(_port(_int C -3 1 54482(_ent (_in))))
				(_port(_int CE -3 1 54482(_ent (_in))))
				(_port(_int CLR -3 1 54482(_ent (_in))))
				(_port(_int D -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF7
			(_object
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
				(_port(_int I1 -3 1 54482(_ent (_in))))
				(_port(_int S -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.OBUFT
			(_object
				(_type(_int ~STRING~153755 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int CAPACITANCE 2 1 54482(_ent(_string \"DONT_CARE"\))))
				(_gen(_int DRIVE -5 1 54482(_ent((i 12)))))
				(_type(_int ~STRING~153756 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int IOSTANDARD 3 1 54482(_ent(_string \"DEFAULT"\))))
				(_type(_int ~STRING~153757 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int SLEW 4 1 54482(_ent(_string \"SLOW"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I -3 1 54482(_ent (_in))))
				(_port(_int T -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_type(_int ~BIT_VECTOR~153058 1 54482(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 54482(_ent(_string \"0000"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
			)
		)
	)
	(_inst CE_IBUF_inst 0 70(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CE_IBUF))
			((I)(CE))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst CLK_IBUF_BUFG_inst 0 75(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK_IBUF_BUFG))
			((I)(CLK_IBUF))
		)
		(_use(_ent unisim BUFG)
		)
	)
	(_inst CLK_IBUF_inst 0 80(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CLK_IBUF))
			((I)(CLK))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst CLR_IBUF_inst 0 85(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CLR_IBUF))
			((I)(CLR))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \DATA_IBUF[0]_inst\ 0 90(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DATA_IBUF(0)))
			((I)(DATA(0)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \DATA_IBUF[1]_inst\ 0 95(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DATA_IBUF(1)))
			((I)(DATA(1)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \DATA_IBUF[2]_inst\ 0 100(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DATA_IBUF(2)))
			((I)(DATA(2)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \DATA_IBUF[3]_inst\ 0 105(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DATA_IBUF(3)))
			((I)(DATA(3)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst DIR_IBUF_inst 0 110(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DIR_IBUF))
			((I)(DIR))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst LE_IBUF_BUFG_inst 0 115(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(LE_IBUF_BUFG))
			((I)(LE_IBUF))
		)
		(_use(_ent unisim BUFG)
		)
	)
	(_inst LE_IBUF_inst 0 120(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(LE_IBUF))
			((I)(LE))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst LOAD_IBUF_inst 0 125(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(LOAD_IBUF))
			((I)(LOAD))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \L_DAT_reg[0]\ 0 130(_comp .unisim.VCOMPONENTS.LDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(L_DAT(0)))
			((CLR)(CLR_IBUF))
			((D)(DATA_IBUF(0)))
			((G)(LE_IBUF_BUFG))
			((GE)((i 3)))
		)
		(_use(_ent unisim LDCE)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((CLR)(CLR))
				((D)(D))
				((G)(G))
				((GE)(GE))
			)
		)
	)
	(_inst \L_DAT_reg[1]\ 0 141(_comp .unisim.VCOMPONENTS.LDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(L_DAT(1)))
			((CLR)(CLR_IBUF))
			((D)(DATA_IBUF(1)))
			((G)(LE_IBUF_BUFG))
			((GE)((i 3)))
		)
		(_use(_ent unisim LDCE)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((CLR)(CLR))
				((D)(D))
				((G)(G))
				((GE)(GE))
			)
		)
	)
	(_inst \L_DAT_reg[2]\ 0 152(_comp .unisim.VCOMPONENTS.LDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(L_DAT(2)))
			((CLR)(CLR_IBUF))
			((D)(DATA_IBUF(2)))
			((G)(LE_IBUF_BUFG))
			((GE)((i 3)))
		)
		(_use(_ent unisim LDCE)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((CLR)(CLR))
				((D)(D))
				((G)(G))
				((GE)(GE))
			)
		)
	)
	(_inst \L_DAT_reg[3]\ 0 163(_comp .unisim.VCOMPONENTS.LDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(L_DAT(3)))
			((CLR)(CLR_IBUF))
			((D)(DATA_IBUF(3)))
			((G)(LE_IBUF_BUFG))
			((GE)((i 3)))
		)
		(_use(_ent unisim LDCE)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((CLR)(CLR))
				((D)(D))
				((G)(G))
				((GE)(GE))
			)
		)
	)
	(_inst OE_IBUF_inst 0 174(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(OE_IBUF))
			((I)(OE))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \Q_INT[0]_i_1\ 0 179(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10001011"\))
		)
		(_port
			((O)(\Q_INT[0]_i_1_n_0\))
			((I0)(DATA_IBUF(0)))
			((I1)(LOAD_IBUF))
			((I2)(Q_INT(0)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10001011"\))
			)
		)
	)
	(_inst \Q_INT[1]_i_2\ 0 189(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1000101110001000100010111011100010111000100010111011100010001000"\))
		)
		(_port
			((O)(\Q_INT[1]_i_2_n_0\))
			((I0)(DATA_IBUF(1)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(1)))
			((I4)(Q_INT(3)))
			((I5)(Q_INT(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1000101110001000100010111011100010111000100010111011100010001000"\))
			)
		)
	)
	(_inst \Q_INT[1]_i_3\ 0 202(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"10001011101110001011100010001011"\))
		)
		(_port
			((O)(\Q_INT[1]_i_3_n_0\))
			((I0)(DATA_IBUF(1)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(1)))
			((I4)(Q_INT(0)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"10001011101110001011100010001011"\))
			)
		)
	)
	(_inst \Q_INT[2]_i_2\ 0 214(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1011100010001000101110001000100010001000100010111000100010001000"\))
		)
		(_port
			((O)(\Q_INT[2]_i_2_n_0\))
			((I0)(DATA_IBUF(2)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(0)))
			((I4)(Q_INT(3)))
			((I5)(Q_INT(1)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1011100010001000101110001000100010001000100010111000100010001000"\))
			)
		)
	)
	(_inst \Q_INT[2]_i_3\ 0 227(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"10001011101110111011101110111000"\))
		)
		(_port
			((O)(\Q_INT[2]_i_3_n_0\))
			((I0)(DATA_IBUF(2)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(0)))
			((I4)(Q_INT(1)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"10001011101110111011101110111000"\))
			)
		)
	)
	(_inst \Q_INT[3]_i_2\ 0 239(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1011101110001011100010001000100010111011101110001000100010001011"\))
		)
		(_port
			((O)(\Q_INT[3]_i_2_n_0\))
			((I0)(DATA_IBUF(3)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(1)))
			((I4)(Q_INT(3)))
			((I5)(Q_INT(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1011101110001011100010001000100010111011101110001000100010001011"\))
			)
		)
	)
	(_inst \Q_INT[3]_i_3\ 0 252(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1000101110111011101110111011101110111000100010001000100010001000"\))
		)
		(_port
			((O)(\Q_INT[3]_i_3_n_0\))
			((I0)(DATA_IBUF(3)))
			((I1)(LOAD_IBUF))
			((I2)(Q_INT(0)))
			((I3)(Q_INT(1)))
			((I4)(DIR_IBUF))
			((I5)(Q_INT(3)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1000101110111011101110111011101110111000100010001000100010001000"\))
			)
		)
	)
	(_inst \Q_INT_reg[0]\ 0 265(_comp .unisim.VCOMPONENTS.FDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q_INT(0)))
			((C)(CLK_IBUF_BUFG))
			((CE)(CE_IBUF))
			((CLR)(CLR_IBUF))
			((D)(\Q_INT[0]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst \Q_INT_reg[1]\ 0 276(_comp .unisim.VCOMPONENTS.FDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q_INT(1)))
			((C)(CLK_IBUF_BUFG))
			((CE)(CE_IBUF))
			((CLR)(CLR_IBUF))
			((D)(\Q_INT_reg[1]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst \Q_INT_reg[1]_i_1\ 0 287(_comp .unisim.VCOMPONENTS.MUXF7)
		(_port
			((O)(\Q_INT_reg[1]_i_1_n_0\))
			((I0)(\Q_INT[1]_i_2_n_0\))
			((I1)(\Q_INT[1]_i_3_n_0\))
			((S)(Q_INT(2)))
		)
		(_use(_ent unisim MUXF7)
		)
	)
	(_inst \Q_INT_reg[2]\ 0 294(_comp .unisim.VCOMPONENTS.FDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q_INT(2)))
			((C)(CLK_IBUF_BUFG))
			((CE)(CE_IBUF))
			((CLR)(CLR_IBUF))
			((D)(\Q_INT_reg[2]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst \Q_INT_reg[2]_i_1\ 0 305(_comp .unisim.VCOMPONENTS.MUXF7)
		(_port
			((O)(\Q_INT_reg[2]_i_1_n_0\))
			((I0)(\Q_INT[2]_i_2_n_0\))
			((I1)(\Q_INT[2]_i_3_n_0\))
			((S)(Q_INT(2)))
		)
		(_use(_ent unisim MUXF7)
		)
	)
	(_inst \Q_INT_reg[3]\ 0 312(_comp .unisim.VCOMPONENTS.FDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q_INT(3)))
			((C)(CLK_IBUF_BUFG))
			((CE)(CE_IBUF))
			((CLR)(CLR_IBUF))
			((D)(\Q_INT_reg[3]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst \Q_INT_reg[3]_i_1\ 0 323(_comp .unisim.VCOMPONENTS.MUXF7)
		(_port
			((O)(\Q_INT_reg[3]_i_1_n_0\))
			((I0)(\Q_INT[3]_i_2_n_0\))
			((I1)(\Q_INT[3]_i_3_n_0\))
			((S)(Q_INT(2)))
		)
		(_use(_ent unisim MUXF7)
		)
	)
	(_inst \Q_OBUFT[0]_inst\ 0 330(_comp .unisim.VCOMPONENTS.OBUFT)
		(_port
			((O)(Q(0)))
			((I)(Q_OBUF(0)))
			((T)(\Q_TRI[0]\))
		)
		(_use(_ent unisim OBUFT)
		)
	)
	(_inst \Q_OBUFT[0]_inst_i_1\ 0 336(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10111000"\))
		)
		(_port
			((O)(Q_OBUF(0)))
			((I0)(L_DAT(0)))
			((I1)(SEL_IBUF))
			((I2)(Q_INT(0)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10111000"\))
			)
		)
	)
	(_inst \Q_OBUFT[1]_inst\ 0 346(_comp .unisim.VCOMPONENTS.OBUFT)
		(_port
			((O)(Q(1)))
			((I)(Q_OBUF(1)))
			((T)(\Q_TRI[0]\))
		)
		(_use(_ent unisim OBUFT)
		)
	)
	(_inst \Q_OBUFT[1]_inst_i_1\ 0 352(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10111000"\))
		)
		(_port
			((O)(Q_OBUF(1)))
			((I0)(L_DAT(1)))
			((I1)(SEL_IBUF))
			((I2)(Q_INT(1)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10111000"\))
			)
		)
	)
	(_inst \Q_OBUFT[2]_inst\ 0 362(_comp .unisim.VCOMPONENTS.OBUFT)
		(_port
			((O)(Q(2)))
			((I)(Q_OBUF(2)))
			((T)(\Q_TRI[0]\))
		)
		(_use(_ent unisim OBUFT)
		)
	)
	(_inst \Q_OBUFT[2]_inst_i_1\ 0 368(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10111000"\))
		)
		(_port
			((O)(Q_OBUF(2)))
			((I0)(L_DAT(2)))
			((I1)(SEL_IBUF))
			((I2)(Q_INT(2)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10111000"\))
			)
		)
	)
	(_inst \Q_OBUFT[3]_inst\ 0 378(_comp .unisim.VCOMPONENTS.OBUFT)
		(_port
			((O)(Q(3)))
			((I)(Q_OBUF(3)))
			((T)(\Q_TRI[0]\))
		)
		(_use(_ent unisim OBUFT)
		)
	)
	(_inst \Q_OBUFT[3]_inst_i_1\ 0 384(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10111000"\))
		)
		(_port
			((O)(Q_OBUF(3)))
			((I0)(L_DAT(3)))
			((I1)(SEL_IBUF))
			((I2)(Q_INT(3)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10111000"\))
			)
		)
	)
	(_inst \Q_OBUFT[3]_inst_i_2\ 0 394(_comp .unisim.VCOMPONENTS.LUT1)
		(_gen
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\Q_TRI[0]\))
			((I0)(OE_IBUF))
		)
		(_use(_ent unisim LUT1)
			(_gen
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_inst SEL_IBUF_inst 0 402(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(SEL_IBUF))
			((I)(SEL))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_object
		(_port(_int CLR -1 0 18(_ent(_in))))
		(_port(_int CLK -1 0 19(_ent(_in))))
		(_port(_int CE -1 0 20(_ent(_in))))
		(_port(_int LOAD -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 22(_ent(_in))))
		(_port(_int DIR -1 0 23(_ent(_in))))
		(_port(_int SEL -1 0 24(_ent(_in))))
		(_port(_int OE -1 0 25(_ent(_in))))
		(_port(_int LE -1 0 26(_ent(_in))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_sig(_int CE_IBUF -1 0 34(_arch(_uni))))
		(_sig(_int CLK_IBUF -1 0 35(_arch(_uni))))
		(_sig(_int CLK_IBUF_BUFG -1 0 36(_arch(_uni))))
		(_sig(_int CLR_IBUF -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_IBUF 1 0 38(_arch(_uni))))
		(_sig(_int DIR_IBUF -1 0 39(_arch(_uni))))
		(_sig(_int LE_IBUF -1 0 40(_arch(_uni))))
		(_sig(_int LE_IBUF_BUFG -1 0 41(_arch(_uni))))
		(_sig(_int LOAD_IBUF -1 0 42(_arch(_uni))))
		(_sig(_int L_DAT 1 0 43(_arch(_uni))))
		(_sig(_int OE_IBUF -1 0 44(_arch(_uni))))
		(_sig(_int Q_INT 1 0 45(_arch(_uni))))
		(_sig(_int \Q_INT[0]_i_1_n_0\ -1 0 46(_arch(_uni))))
		(_sig(_int \Q_INT[1]_i_2_n_0\ -1 0 47(_arch(_uni))))
		(_sig(_int \Q_INT[1]_i_3_n_0\ -1 0 48(_arch(_uni))))
		(_sig(_int \Q_INT[2]_i_2_n_0\ -1 0 49(_arch(_uni))))
		(_sig(_int \Q_INT[2]_i_3_n_0\ -1 0 50(_arch(_uni))))
		(_sig(_int \Q_INT[3]_i_2_n_0\ -1 0 51(_arch(_uni))))
		(_sig(_int \Q_INT[3]_i_3_n_0\ -1 0 52(_arch(_uni))))
		(_sig(_int \Q_INT_reg[1]_i_1_n_0\ -1 0 53(_arch(_uni))))
		(_sig(_int \Q_INT_reg[2]_i_1_n_0\ -1 0 54(_arch(_uni))))
		(_sig(_int \Q_INT_reg[3]_i_1_n_0\ -1 0 55(_arch(_uni))))
		(_sig(_int Q_OBUF 1 0 56(_arch(_uni))))
		(_sig(_int \Q_TRI[0]\ -1 0 57(_arch(_uni))))
		(_sig(_int SEL_IBUF -1 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.X01(0 X01)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . STRUCTURE 1 -1)
)
I 000056 55 1942          1641983845638 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb_synth 0 8(tb_architecture 0 11))
	(_version ve4)
	(_time 1641983845639 2022.01.12 11:37:25)
	(_source(\../src/TestBench/tutorvhdl_TB_synth.vhd\))
	(_parameters dbg tan)
	(_code bfbdbeeaece9efa9e9b9b8b0a9e5e6b9bbb9ecbae9b8bb)
	(_coverage d)
	(_ent
		(_time 1641983845370)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 18(_ent (_in))))
				(_port(_int DATA 0 0 19(_ent (_in))))
				(_port(_int DIR -1 0 20(_ent (_in))))
				(_port(_int SEL -1 0 21(_ent (_in))))
				(_port(_int OE -1 0 22(_ent (_in))))
				(_port(_int LE -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 45(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 38(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000042 55 424 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 347 (tutorvhdl_tb_synth))
	(_version ve4)
	(_time 1641983845647 2022.01.12 11:37:25)
	(_source(\../src/TestBench/tutorvhdl_TB_synth.vhd\))
	(_parameters dbg tan)
	(_code cfcdce9a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL structure
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
)
I 000050 55 1059          1641984527828 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1641984527829 2022.01.12 11:48:47)
	(_source(\../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 8bdede84dbdcda9c8a8b98d1db8dd88d8e8c898c8b)
	(_coverage d)
	(_ent
		(_time 1641984527826)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 10)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)(1)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 1172          1641986845811 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1641986845812 2022.01.12 12:27:25)
	(_source(\../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 01070606025650160001125b510752070406030601)
	(_coverage d)
	(_ent
		(_time 1641984527825)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 33(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 100000000)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)(1)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 18033         1641986876992 STRUCTURE
(_unit VHDL(tutorvhdl 0 16(structure 0 33))
	(_version ve4)
	(_time 1641986876993 2022.01.12 12:27:56)
	(_source(\../synthesis/TutorVHDL.vhd\(\../../../../../../Aldec/Active-HDL-11.1/vlib/xilinx_vivado/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters dbg tan)
	(_code d5dbd186d58385c383d3df80c38f8cd3d1d386d2d1d2d0)
	(_coverage d)
	(_ent
		(_time 1641983844820)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUF
			(_object
				(_type(_int ~STRING~152707 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int CAPACITANCE 2 1 54482(_ent(_string \"DONT_CARE"\))))
				(_type(_int ~STRING~152708 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int IBUF_DELAY_VALUE 3 1 54482(_ent(_string \"0"\))))
				(_gen(_int IBUF_LOW_PWR -2 1 54482(_ent((i 1)))))
				(_type(_int ~STRING~152709 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int IFD_DELAY_VALUE 4 1 54482(_ent(_string \"AUTO"\))))
				(_type(_int ~STRING~152710 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int IOSTANDARD 5 1 54482(_ent(_string \"DEFAULT"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LDCE
			(_object
				(_gen(_int INIT -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_CLR_INVERTED -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_G_INVERTED -4 1 54482(_ent((i 0)))))
				(_port(_int Q -3 1 54482(_ent (_out))))
				(_port(_int CLR -3 1 54482(_ent (_in))))
				(_port(_int D -3 1 54482(_ent (_in))))
				(_port(_int G -3 1 54482(_ent (_in))))
				(_port(_int GE -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_type(_int ~BIT_VECTOR~153064 1 54482(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 54482(_ent(_string \"00000000"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
				(_port(_int I1 -3 1 54482(_ent (_in))))
				(_port(_int I2 -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_type(_int ~BIT_VECTOR~153073 1 54482(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 54482(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
				(_port(_int I1 -3 1 54482(_ent (_in))))
				(_port(_int I2 -3 1 54482(_ent (_in))))
				(_port(_int I3 -3 1 54482(_ent (_in))))
				(_port(_int I4 -3 1 54482(_ent (_in))))
				(_port(_int I5 -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_type(_int ~BIT_VECTOR~153070 1 54482(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 54482(_ent(_string \"00000000000000000000000000000000"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
				(_port(_int I1 -3 1 54482(_ent (_in))))
				(_port(_int I2 -3 1 54482(_ent (_in))))
				(_port(_int I3 -3 1 54482(_ent (_in))))
				(_port(_int I4 -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_gen(_int INIT -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_CLR_INVERTED -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -4 1 54482(_ent((i 0)))))
				(_port(_int Q -3 1 54482(_ent (_out(_code 0)))))
				(_port(_int C -3 1 54482(_ent (_in))))
				(_port(_int CE -3 1 54482(_ent (_in))))
				(_port(_int CLR -3 1 54482(_ent (_in))))
				(_port(_int D -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF7
			(_object
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
				(_port(_int I1 -3 1 54482(_ent (_in))))
				(_port(_int S -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.OBUFT
			(_object
				(_type(_int ~STRING~153755 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int CAPACITANCE 2 1 54482(_ent(_string \"DONT_CARE"\))))
				(_gen(_int DRIVE -5 1 54482(_ent((i 12)))))
				(_type(_int ~STRING~153756 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int IOSTANDARD 3 1 54482(_ent(_string \"DEFAULT"\))))
				(_type(_int ~STRING~153757 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int SLEW 4 1 54482(_ent(_string \"SLOW"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I -3 1 54482(_ent (_in))))
				(_port(_int T -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_type(_int ~BIT_VECTOR~153058 1 54482(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 54482(_ent(_string \"0000"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
			)
		)
	)
	(_inst CE_IBUF_inst 0 70(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CE_IBUF))
			((I)(CE))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst CLK_IBUF_BUFG_inst 0 75(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK_IBUF_BUFG))
			((I)(CLK_IBUF))
		)
		(_use(_ent unisim BUFG)
		)
	)
	(_inst CLK_IBUF_inst 0 80(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CLK_IBUF))
			((I)(CLK))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst CLR_IBUF_inst 0 85(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CLR_IBUF))
			((I)(CLR))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \DATA_IBUF[0]_inst\ 0 90(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DATA_IBUF(0)))
			((I)(DATA(0)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \DATA_IBUF[1]_inst\ 0 95(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DATA_IBUF(1)))
			((I)(DATA(1)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \DATA_IBUF[2]_inst\ 0 100(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DATA_IBUF(2)))
			((I)(DATA(2)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \DATA_IBUF[3]_inst\ 0 105(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DATA_IBUF(3)))
			((I)(DATA(3)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst DIR_IBUF_inst 0 110(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DIR_IBUF))
			((I)(DIR))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst LE_IBUF_BUFG_inst 0 115(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(LE_IBUF_BUFG))
			((I)(LE_IBUF))
		)
		(_use(_ent unisim BUFG)
		)
	)
	(_inst LE_IBUF_inst 0 120(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(LE_IBUF))
			((I)(LE))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst LOAD_IBUF_inst 0 125(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(LOAD_IBUF))
			((I)(LOAD))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \L_DAT_reg[0]\ 0 130(_comp .unisim.VCOMPONENTS.LDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(L_DAT(0)))
			((CLR)(CLR_IBUF))
			((D)(DATA_IBUF(0)))
			((G)(LE_IBUF_BUFG))
			((GE)((i 3)))
		)
		(_use(_ent unisim LDCE)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((CLR)(CLR))
				((D)(D))
				((G)(G))
				((GE)(GE))
			)
		)
	)
	(_inst \L_DAT_reg[1]\ 0 141(_comp .unisim.VCOMPONENTS.LDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(L_DAT(1)))
			((CLR)(CLR_IBUF))
			((D)(DATA_IBUF(1)))
			((G)(LE_IBUF_BUFG))
			((GE)((i 3)))
		)
		(_use(_ent unisim LDCE)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((CLR)(CLR))
				((D)(D))
				((G)(G))
				((GE)(GE))
			)
		)
	)
	(_inst \L_DAT_reg[2]\ 0 152(_comp .unisim.VCOMPONENTS.LDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(L_DAT(2)))
			((CLR)(CLR_IBUF))
			((D)(DATA_IBUF(2)))
			((G)(LE_IBUF_BUFG))
			((GE)((i 3)))
		)
		(_use(_ent unisim LDCE)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((CLR)(CLR))
				((D)(D))
				((G)(G))
				((GE)(GE))
			)
		)
	)
	(_inst \L_DAT_reg[3]\ 0 163(_comp .unisim.VCOMPONENTS.LDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(L_DAT(3)))
			((CLR)(CLR_IBUF))
			((D)(DATA_IBUF(3)))
			((G)(LE_IBUF_BUFG))
			((GE)((i 3)))
		)
		(_use(_ent unisim LDCE)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((CLR)(CLR))
				((D)(D))
				((G)(G))
				((GE)(GE))
			)
		)
	)
	(_inst OE_IBUF_inst 0 174(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(OE_IBUF))
			((I)(OE))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \Q_INT[0]_i_1\ 0 179(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10001011"\))
		)
		(_port
			((O)(\Q_INT[0]_i_1_n_0\))
			((I0)(DATA_IBUF(0)))
			((I1)(LOAD_IBUF))
			((I2)(Q_INT(0)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10001011"\))
			)
		)
	)
	(_inst \Q_INT[1]_i_2\ 0 189(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1000101110001000100010111011100010111000100010111011100010001000"\))
		)
		(_port
			((O)(\Q_INT[1]_i_2_n_0\))
			((I0)(DATA_IBUF(1)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(1)))
			((I4)(Q_INT(3)))
			((I5)(Q_INT(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1000101110001000100010111011100010111000100010111011100010001000"\))
			)
		)
	)
	(_inst \Q_INT[1]_i_3\ 0 202(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"10001011101110001011100010001011"\))
		)
		(_port
			((O)(\Q_INT[1]_i_3_n_0\))
			((I0)(DATA_IBUF(1)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(1)))
			((I4)(Q_INT(0)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"10001011101110001011100010001011"\))
			)
		)
	)
	(_inst \Q_INT[2]_i_2\ 0 214(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1011100010001000101110001000100010001000100010111000100010001000"\))
		)
		(_port
			((O)(\Q_INT[2]_i_2_n_0\))
			((I0)(DATA_IBUF(2)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(0)))
			((I4)(Q_INT(3)))
			((I5)(Q_INT(1)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1011100010001000101110001000100010001000100010111000100010001000"\))
			)
		)
	)
	(_inst \Q_INT[2]_i_3\ 0 227(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"10001011101110111011101110111000"\))
		)
		(_port
			((O)(\Q_INT[2]_i_3_n_0\))
			((I0)(DATA_IBUF(2)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(0)))
			((I4)(Q_INT(1)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"10001011101110111011101110111000"\))
			)
		)
	)
	(_inst \Q_INT[3]_i_2\ 0 239(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1011101110001011100010001000100010111011101110001000100010001011"\))
		)
		(_port
			((O)(\Q_INT[3]_i_2_n_0\))
			((I0)(DATA_IBUF(3)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(1)))
			((I4)(Q_INT(3)))
			((I5)(Q_INT(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1011101110001011100010001000100010111011101110001000100010001011"\))
			)
		)
	)
	(_inst \Q_INT[3]_i_3\ 0 252(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1000101110111011101110111011101110111000100010001000100010001000"\))
		)
		(_port
			((O)(\Q_INT[3]_i_3_n_0\))
			((I0)(DATA_IBUF(3)))
			((I1)(LOAD_IBUF))
			((I2)(Q_INT(0)))
			((I3)(Q_INT(1)))
			((I4)(DIR_IBUF))
			((I5)(Q_INT(3)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1000101110111011101110111011101110111000100010001000100010001000"\))
			)
		)
	)
	(_inst \Q_INT_reg[0]\ 0 265(_comp .unisim.VCOMPONENTS.FDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q_INT(0)))
			((C)(CLK_IBUF_BUFG))
			((CE)(CE_IBUF))
			((CLR)(CLR_IBUF))
			((D)(\Q_INT[0]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst \Q_INT_reg[1]\ 0 276(_comp .unisim.VCOMPONENTS.FDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q_INT(1)))
			((C)(CLK_IBUF_BUFG))
			((CE)(CE_IBUF))
			((CLR)(CLR_IBUF))
			((D)(\Q_INT_reg[1]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst \Q_INT_reg[1]_i_1\ 0 287(_comp .unisim.VCOMPONENTS.MUXF7)
		(_port
			((O)(\Q_INT_reg[1]_i_1_n_0\))
			((I0)(\Q_INT[1]_i_2_n_0\))
			((I1)(\Q_INT[1]_i_3_n_0\))
			((S)(Q_INT(2)))
		)
		(_use(_ent unisim MUXF7)
		)
	)
	(_inst \Q_INT_reg[2]\ 0 294(_comp .unisim.VCOMPONENTS.FDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q_INT(2)))
			((C)(CLK_IBUF_BUFG))
			((CE)(CE_IBUF))
			((CLR)(CLR_IBUF))
			((D)(\Q_INT_reg[2]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst \Q_INT_reg[2]_i_1\ 0 305(_comp .unisim.VCOMPONENTS.MUXF7)
		(_port
			((O)(\Q_INT_reg[2]_i_1_n_0\))
			((I0)(\Q_INT[2]_i_2_n_0\))
			((I1)(\Q_INT[2]_i_3_n_0\))
			((S)(Q_INT(2)))
		)
		(_use(_ent unisim MUXF7)
		)
	)
	(_inst \Q_INT_reg[3]\ 0 312(_comp .unisim.VCOMPONENTS.FDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q_INT(3)))
			((C)(CLK_IBUF_BUFG))
			((CE)(CE_IBUF))
			((CLR)(CLR_IBUF))
			((D)(\Q_INT_reg[3]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst \Q_INT_reg[3]_i_1\ 0 323(_comp .unisim.VCOMPONENTS.MUXF7)
		(_port
			((O)(\Q_INT_reg[3]_i_1_n_0\))
			((I0)(\Q_INT[3]_i_2_n_0\))
			((I1)(\Q_INT[3]_i_3_n_0\))
			((S)(Q_INT(2)))
		)
		(_use(_ent unisim MUXF7)
		)
	)
	(_inst \Q_OBUFT[0]_inst\ 0 330(_comp .unisim.VCOMPONENTS.OBUFT)
		(_port
			((O)(Q(0)))
			((I)(Q_OBUF(0)))
			((T)(\Q_TRI[0]\))
		)
		(_use(_ent unisim OBUFT)
		)
	)
	(_inst \Q_OBUFT[0]_inst_i_1\ 0 336(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10111000"\))
		)
		(_port
			((O)(Q_OBUF(0)))
			((I0)(L_DAT(0)))
			((I1)(SEL_IBUF))
			((I2)(Q_INT(0)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10111000"\))
			)
		)
	)
	(_inst \Q_OBUFT[1]_inst\ 0 346(_comp .unisim.VCOMPONENTS.OBUFT)
		(_port
			((O)(Q(1)))
			((I)(Q_OBUF(1)))
			((T)(\Q_TRI[0]\))
		)
		(_use(_ent unisim OBUFT)
		)
	)
	(_inst \Q_OBUFT[1]_inst_i_1\ 0 352(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10111000"\))
		)
		(_port
			((O)(Q_OBUF(1)))
			((I0)(L_DAT(1)))
			((I1)(SEL_IBUF))
			((I2)(Q_INT(1)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10111000"\))
			)
		)
	)
	(_inst \Q_OBUFT[2]_inst\ 0 362(_comp .unisim.VCOMPONENTS.OBUFT)
		(_port
			((O)(Q(2)))
			((I)(Q_OBUF(2)))
			((T)(\Q_TRI[0]\))
		)
		(_use(_ent unisim OBUFT)
		)
	)
	(_inst \Q_OBUFT[2]_inst_i_1\ 0 368(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10111000"\))
		)
		(_port
			((O)(Q_OBUF(2)))
			((I0)(L_DAT(2)))
			((I1)(SEL_IBUF))
			((I2)(Q_INT(2)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10111000"\))
			)
		)
	)
	(_inst \Q_OBUFT[3]_inst\ 0 378(_comp .unisim.VCOMPONENTS.OBUFT)
		(_port
			((O)(Q(3)))
			((I)(Q_OBUF(3)))
			((T)(\Q_TRI[0]\))
		)
		(_use(_ent unisim OBUFT)
		)
	)
	(_inst \Q_OBUFT[3]_inst_i_1\ 0 384(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10111000"\))
		)
		(_port
			((O)(Q_OBUF(3)))
			((I0)(L_DAT(3)))
			((I1)(SEL_IBUF))
			((I2)(Q_INT(3)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10111000"\))
			)
		)
	)
	(_inst \Q_OBUFT[3]_inst_i_2\ 0 394(_comp .unisim.VCOMPONENTS.LUT1)
		(_gen
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\Q_TRI[0]\))
			((I0)(OE_IBUF))
		)
		(_use(_ent unisim LUT1)
			(_gen
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_inst SEL_IBUF_inst 0 402(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(SEL_IBUF))
			((I)(SEL))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_object
		(_port(_int CLR -1 0 18(_ent(_in))))
		(_port(_int CLK -1 0 19(_ent(_in))))
		(_port(_int CE -1 0 20(_ent(_in))))
		(_port(_int LOAD -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 22(_ent(_in))))
		(_port(_int DIR -1 0 23(_ent(_in))))
		(_port(_int SEL -1 0 24(_ent(_in))))
		(_port(_int OE -1 0 25(_ent(_in))))
		(_port(_int LE -1 0 26(_ent(_in))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_sig(_int CE_IBUF -1 0 34(_arch(_uni))))
		(_sig(_int CLK_IBUF -1 0 35(_arch(_uni))))
		(_sig(_int CLK_IBUF_BUFG -1 0 36(_arch(_uni))))
		(_sig(_int CLR_IBUF -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_IBUF 1 0 38(_arch(_uni))))
		(_sig(_int DIR_IBUF -1 0 39(_arch(_uni))))
		(_sig(_int LE_IBUF -1 0 40(_arch(_uni))))
		(_sig(_int LE_IBUF_BUFG -1 0 41(_arch(_uni))))
		(_sig(_int LOAD_IBUF -1 0 42(_arch(_uni))))
		(_sig(_int L_DAT 1 0 43(_arch(_uni))))
		(_sig(_int OE_IBUF -1 0 44(_arch(_uni))))
		(_sig(_int Q_INT 1 0 45(_arch(_uni))))
		(_sig(_int \Q_INT[0]_i_1_n_0\ -1 0 46(_arch(_uni))))
		(_sig(_int \Q_INT[1]_i_2_n_0\ -1 0 47(_arch(_uni))))
		(_sig(_int \Q_INT[1]_i_3_n_0\ -1 0 48(_arch(_uni))))
		(_sig(_int \Q_INT[2]_i_2_n_0\ -1 0 49(_arch(_uni))))
		(_sig(_int \Q_INT[2]_i_3_n_0\ -1 0 50(_arch(_uni))))
		(_sig(_int \Q_INT[3]_i_2_n_0\ -1 0 51(_arch(_uni))))
		(_sig(_int \Q_INT[3]_i_3_n_0\ -1 0 52(_arch(_uni))))
		(_sig(_int \Q_INT_reg[1]_i_1_n_0\ -1 0 53(_arch(_uni))))
		(_sig(_int \Q_INT_reg[2]_i_1_n_0\ -1 0 54(_arch(_uni))))
		(_sig(_int \Q_INT_reg[3]_i_1_n_0\ -1 0 55(_arch(_uni))))
		(_sig(_int Q_OBUF 1 0 56(_arch(_uni))))
		(_sig(_int \Q_TRI[0]\ -1 0 57(_arch(_uni))))
		(_sig(_int SEL_IBUF -1 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.X01(0 X01)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . STRUCTURE 1 -1)
)
I 000056 55 1942          1641986877589 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb_synth 0 8(tb_architecture 0 11))
	(_version ve4)
	(_time 1641986877590 2022.01.12 12:27:57)
	(_source(\../src/TestBench/tutorvhdl_TB_synth.vhd\))
	(_parameters dbg tan)
	(_code 262821232570763070202129307c7f2022207523702122)
	(_coverage d)
	(_ent
		(_time 1641983845369)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 18(_ent (_in))))
				(_port(_int DATA 0 0 19(_ent (_in))))
				(_port(_int DIR -1 0 20(_ent (_in))))
				(_port(_int SEL -1 0 21(_ent (_in))))
				(_port(_int OE -1 0 22(_ent (_in))))
				(_port(_int LE -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 45(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 38(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000042 55 424 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 347 (tutorvhdl_tb_synth))
	(_version ve4)
	(_time 1641986877595 2022.01.12 12:27:57)
	(_source(\../src/TestBench/tutorvhdl_TB_synth.vhd\))
	(_parameters dbg tan)
	(_code 26282122257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL structure
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
)
I 000050 55 1611          1641986966380 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1641986966381 2022.01.12 12:29:26)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 03515204055553155001115854050b050705500407)
	(_coverage d)
	(_ent
		(_time 1641986966378)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(2)(3)(4)(5)(10)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(6)(10)(12)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(7)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000062 55 312           1641986967112 $root 0000000000462 3
U    U        %L(bY*th9|yMB5*{9C?ko\"Hj foK7RU,F;6]___i`n7U26IywW-xW`mED\"Y\4_~f-^1iTZ6P)i+[!H+ZyH}6q.@@Y4-kN1eD!0kUUI 000057 55 2299          1641986967114 tutorvhdl_tb_tim
(_unit VERILOG 6.3619.6.774 (tutorvhdl_tb_tim 0 22(tutorvhdl_tb_tim 0 22))
	(_version ve4)
	(_time 1641986967074 2022.01.12 12:29:27)
	(_source (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code b3e2b7e6b5e5e3a5e5b5b2e5a5e9eab5b7b5e0b6e5b4b7)
	(_ent
		(_time 1641986967074)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_sig (_int CLR ~reg 0 26 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CLK ~reg 0 27 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CE ~reg 0 28 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LOAD ~reg 0 29 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int DIR ~reg 0 30 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int SEL ~reg 0 31 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]reg~ 0 32 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int DATA ~[3:0]reg~ 0 32 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int OE ~reg 0 33 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LE ~reg 0 34 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]wire~ 0 35 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int Q ~[3:0]wire~ 0 35 (_arch (_uni)))(_net)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@MONITOR#53_0@ (_int 0 0 53 (_prcs 0(_postponed 1)(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_mon(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))
			)))
			(@INITIAL#52_1@ (_arch 1 0 52 (_prcs 1(_mon)(_child_mon(0))
			)))
			(@INITIAL#STIMUL@ (_arch 2 0 57 (_prcs 2(_trgt(8)(7)(6)(0)(1)(2)(3)(5)(4))
			)))
		)
	)
	
	
	(_scope
		(_unit STIMUL begin 0 58)
	)
	(_inst UUT 0 40 (_ent . TutorVHDL)
		(_port
			((CLR) (CLR))
			((CLK) (CLK))
			((CE) (CE))
			((LOAD) (LOAD))
			((DIR) (DIR))
			((SEL) (SEL))
			((DATA) (DATA))
			((OE) (OE))
			((LE) (LE))
			((Q) (Q))
		)
	)
	(_model . tutorvhdl_tb_tim 4 -1)

)
I 000062 55 312           1641987300252 $root 0000000000462 3
U    U        %L(3gt~%6xP?[+#0
)%mE0^`M K?+"|!8N#z=Y?h
4Y3q.Iax;don6Ij19p:2#@{&3e2J}<.hq.]`r
7E1,(iRmN'Mmo(tR} l7H>"Zi+<j9+p0UUI 000057 55 2299          1641987300254 tutorvhdl_tb_tim
(_unit VERILOG 6.3619.6.774 (tutorvhdl_tb_tim 0 22(tutorvhdl_tb_tim 0 22))
	(_version ve4)
	(_time 1641987300223 2022.01.12 12:35:00)
	(_source (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 171015111541470141111641014d4e1113114412411013)
	(_ent
		(_time 1641987300223)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_sig (_int CLR ~reg 0 26 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CLK ~reg 0 27 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CE ~reg 0 28 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LOAD ~reg 0 29 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int DIR ~reg 0 30 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int SEL ~reg 0 31 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]reg~ 0 32 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int DATA ~[3:0]reg~ 0 32 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int OE ~reg 0 33 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LE ~reg 0 34 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]wire~ 0 35 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int Q ~[3:0]wire~ 0 35 (_arch (_uni)))(_net)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@MONITOR#53_0@ (_int 0 0 53 (_prcs 0(_postponed 1)(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_mon(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))
			)))
			(@INITIAL#52_1@ (_arch 1 0 52 (_prcs 1(_mon)(_child_mon(0))
			)))
			(@INITIAL#STIMUL@ (_arch 2 0 57 (_prcs 2(_trgt(8)(7)(6)(0)(1)(2)(3)(5)(4))
			)))
		)
	)
	
	
	(_scope
		(_unit STIMUL begin 0 58)
	)
	(_inst UUT 0 40 (_ent . TutorVHDL)
		(_port
			((CLR) (CLR))
			((CLK) (CLK))
			((CE) (CE))
			((LOAD) (LOAD))
			((DIR) (DIR))
			((SEL) (SEL))
			((DATA) (DATA))
			((OE) (OE))
			((LE) (LE))
			((Q) (Q))
		)
	)
	(_model . tutorvhdl_tb_tim 4 -1)

)
I 000050 55 1611          1641987406520 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1641987406521 2022.01.12 12:36:46)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 50065152550600460352420b075658565456035754)
	(_coverage d)
	(_ent
		(_time 1641986966377)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000062 55 312           1641987406922 $root 0000000000462 3
U    U         }GOjP(ew+#?|ne r5+MH\(-{/c"V<G?dI{	H/@xpj\:x9}	
jD;A#J2CSjd>iI`bN%eDd&_s&|>)^H0P9f"i5w^;ah
St@uiHBYqlnpV#[r0y/<k"))MUUI 000057 55 2299          1641987406924 tutorvhdl_tb_tim
(_unit VERILOG 6.3619.6.774 (tutorvhdl_tb_tim 0 22(tutorvhdl_tb_tim 0 22))
	(_version ve4)
	(_time 1641987406878 2022.01.12 12:36:46)
	(_source (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code b7e1b5e2b5e1e7a1e1b1b6e1a1edeeb1b3b1e4b2e1b0b3)
	(_ent
		(_time 1641987406878)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_sig (_int CLR ~reg 0 26 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CLK ~reg 0 27 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CE ~reg 0 28 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LOAD ~reg 0 29 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int DIR ~reg 0 30 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int SEL ~reg 0 31 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]reg~ 0 32 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int DATA ~[3:0]reg~ 0 32 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int OE ~reg 0 33 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LE ~reg 0 34 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]wire~ 0 35 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int Q ~[3:0]wire~ 0 35 (_arch (_uni)))(_net)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@MONITOR#53_0@ (_int 0 0 53 (_prcs 0(_postponed 1)(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_mon(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))
			)))
			(@INITIAL#52_1@ (_arch 1 0 52 (_prcs 1(_mon)(_child_mon(0))
			)))
			(@INITIAL#STIMUL@ (_arch 2 0 57 (_prcs 2(_trgt(8)(7)(6)(0)(1)(2)(3)(5)(4))
			)))
		)
	)
	
	
	(_scope
		(_unit STIMUL begin 0 58)
	)
	(_inst UUT 0 40 (_ent . TutorVHDL)
		(_port
			((CLR) (CLR))
			((CLK) (CLK))
			((CE) (CE))
			((LOAD) (LOAD))
			((DIR) (DIR))
			((SEL) (SEL))
			((DATA) (DATA))
			((OE) (OE))
			((LE) (LE))
			((Q) (Q))
		)
	)
	(_model . tutorvhdl_tb_tim 4 -1)

)
I 000050 55 1611          1641987468393 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1641987468394 2022.01.12 12:37:48)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f3fdf1a2f5a5a3e5a0f1e1a8a4f5fbf5f7f5a0f4f7)
	(_coverage d)
	(_ent
		(_time 1641986966377)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000062 55 312           1641987468794 $root 0000000000462 3
U    U        8O'qq~:jw\EtL]i7Mo~|(<^s5>SS/RC
f+9dHQ  Q9R $k8Qz\*nyRJ<n2 3Q-'`c< 5d&eyd5b~S"Oy"U%m)C
FaR <	Om2CF|>]RA90/m[o~UUI 000057 55 2299          1641987468796 tutorvhdl_tb_tim
(_unit VERILOG 6.3619.6.774 (tutorvhdl_tb_tim 0 22(tutorvhdl_tb_tim 0 22))
	(_version ve4)
	(_time 1641987468766 2022.01.12 12:37:48)
	(_source (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 6a64666b3e3c3a7c3c6c6b3c7c30336c6e6c396f3c6d6e)
	(_ent
		(_time 1641987468766)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_sig (_int CLR ~reg 0 26 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CLK ~reg 0 27 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CE ~reg 0 28 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LOAD ~reg 0 29 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int DIR ~reg 0 30 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int SEL ~reg 0 31 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]reg~ 0 32 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int DATA ~[3:0]reg~ 0 32 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int OE ~reg 0 33 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LE ~reg 0 34 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]wire~ 0 35 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int Q ~[3:0]wire~ 0 35 (_arch (_uni)))(_net)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@MONITOR#53_0@ (_int 0 0 53 (_prcs 0(_postponed 1)(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_mon(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))
			)))
			(@INITIAL#52_1@ (_arch 1 0 52 (_prcs 1(_mon)(_child_mon(0))
			)))
			(@INITIAL#STIMUL@ (_arch 2 0 57 (_prcs 2(_trgt(8)(7)(6)(0)(1)(2)(3)(5)(4))
			)))
		)
	)
	
	
	(_scope
		(_unit STIMUL begin 0 58)
	)
	(_inst UUT 0 40 (_ent . TutorVHDL)
		(_port
			((CLR) (CLR))
			((CLK) (CLK))
			((CE) (CE))
			((LOAD) (LOAD))
			((DIR) (DIR))
			((SEL) (SEL))
			((DATA) (DATA))
			((OE) (OE))
			((LE) (LE))
			((Q) (Q))
		)
	)
	(_model . tutorvhdl_tb_tim 4 -1)

)
I 000050 55 1611          1641987928311 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1641987928312 2022.01.12 12:45:28)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 858bd38a85d3d593d68797ded2838d838183d68281)
	(_coverage d)
	(_ent
		(_time 1641986966377)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(2)(3)(4)(5)(10)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(6)(10)(12)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(7)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000062 55 312           1641987928662 $root 0000000000462 3
U    U        ghk3DiNf&fMX)AE_VdhwX;m]7X;3#N>{Ma_]hlEYax/e{UU)g7E<Q\W&65L`@i|nS(./'P_\pwz
SkkQDV}\aE(X >2E\-.1n$9RR.%]]</FA}JSUUI 000057 55 2299          1641987928664 tutorvhdl_tb_tim
(_unit VERILOG 6.3619.6.774 (tutorvhdl_tb_tim 0 22(tutorvhdl_tb_tim 0 22))
	(_version ve4)
	(_time 1641987928634 2022.01.12 12:45:28)
	(_source (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code cdc39a999c9b9ddb9bcbcc9bdb9794cbc9cb9ec89bcac9)
	(_ent
		(_time 1641987928634)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_sig (_int CLR ~reg 0 26 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CLK ~reg 0 27 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CE ~reg 0 28 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LOAD ~reg 0 29 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int DIR ~reg 0 30 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int SEL ~reg 0 31 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]reg~ 0 32 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int DATA ~[3:0]reg~ 0 32 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int OE ~reg 0 33 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LE ~reg 0 34 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]wire~ 0 35 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int Q ~[3:0]wire~ 0 35 (_arch (_uni)))(_net)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@MONITOR#53_0@ (_int 0 0 53 (_prcs 0(_postponed 1)(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_mon(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))
			)))
			(@INITIAL#52_1@ (_arch 1 0 52 (_prcs 1(_mon)(_child_mon(0))
			)))
			(@INITIAL#STIMUL@ (_arch 2 0 57 (_prcs 2(_trgt(8)(7)(6)(0)(1)(2)(3)(5)(4))
			)))
		)
	)
	
	
	(_scope
		(_unit STIMUL begin 0 58)
	)
	(_inst UUT 0 40 (_ent . TutorVHDL)
		(_port
			((CLR) (CLR))
			((CLK) (CLK))
			((CE) (CE))
			((LOAD) (LOAD))
			((DIR) (DIR))
			((SEL) (SEL))
			((DATA) (DATA))
			((OE) (OE))
			((LE) (LE))
			((Q) (Q))
		)
	)
	(_model . tutorvhdl_tb_tim 4 -1)

)
I 000050 55 1611          1641987988977 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1641987988978 2022.01.12 12:46:28)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 858a898a85d3d593d68797ded2838d838183d68281)
	(_coverage d)
	(_ent
		(_time 1641986966377)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000062 55 312           1641987989376 $root 0000000000462 3
U    U        8O'q8nB<vl0nnkFpaIv=r|?nE`UC4F@BfBy1E(s;qQU>$YP7o;lMg>)[67YGg! i1Ly: >%%"FUv)jhvxCD2@Z_n"QY$ID3?"qbup3<
tRAT-UUI 000057 55 2299          1641987989378 tutorvhdl_tb_tim
(_unit VERILOG 6.3619.6.774 (tutorvhdl_tb_tim 0 22(tutorvhdl_tb_tim 0 22))
	(_version ve4)
	(_time 1641987989327 2022.01.12 12:46:29)
	(_source (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code ece3e1bebababcfabaeaedbafab6b5eae8eabfe9baebe8)
	(_ent
		(_time 1641987989327)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_sig (_int CLR ~reg 0 26 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CLK ~reg 0 27 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CE ~reg 0 28 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LOAD ~reg 0 29 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int DIR ~reg 0 30 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int SEL ~reg 0 31 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]reg~ 0 32 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int DATA ~[3:0]reg~ 0 32 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int OE ~reg 0 33 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LE ~reg 0 34 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]wire~ 0 35 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int Q ~[3:0]wire~ 0 35 (_arch (_uni)))(_net)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@MONITOR#53_0@ (_int 0 0 53 (_prcs 0(_postponed 1)(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_mon(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))
			)))
			(@INITIAL#52_1@ (_arch 1 0 52 (_prcs 1(_mon)(_child_mon(0))
			)))
			(@INITIAL#STIMUL@ (_arch 2 0 57 (_prcs 2(_trgt(8)(7)(6)(0)(1)(2)(3)(5)(4))
			)))
		)
	)
	
	
	(_scope
		(_unit STIMUL begin 0 58)
	)
	(_inst UUT 0 40 (_ent . TutorVHDL)
		(_port
			((CLR) (CLR))
			((CLK) (CLK))
			((CE) (CE))
			((LOAD) (LOAD))
			((DIR) (DIR))
			((SEL) (SEL))
			((DATA) (DATA))
			((OE) (OE))
			((LE) (LE))
			((Q) (Q))
		)
	)
	(_model . tutorvhdl_tb_tim 4 -1)

)
I 000050 55 1611          1641988015544 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1641988015545 2022.01.12 12:46:55)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 47164344451117511445551c10414f414341144043)
	(_coverage d)
	(_ent
		(_time 1641986966377)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000062 55 312           1641988015933 $root 0000000000462 3
U    U        )es=Aj$A
o{#:;$__&Js`V|C%t57>LR7lIh
8]0(AJb:O'dI7.Z&~NT_^.;nUSQ^to&cCO`Gmx2,d Mt*RkE;k*yUSI<O, 
"c:6^b,%Ye6DTO2W9*X0Mj[ci-jUUI 000057 55 2299          1641988015935 tutorvhdl_tb_tim
(_unit VERILOG 6.3619.6.774 (tutorvhdl_tb_tim 0 22(tutorvhdl_tb_tim 0 22))
	(_version ve4)
	(_time 1641988015904 2022.01.12 12:46:55)
	(_source (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code affeaaf9fcf9ffb9f9a9aef9b9f5f6a9aba9fcaaf9a8ab)
	(_ent
		(_time 1641988015904)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_sig (_int CLR ~reg 0 26 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CLK ~reg 0 27 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CE ~reg 0 28 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LOAD ~reg 0 29 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int DIR ~reg 0 30 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int SEL ~reg 0 31 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]reg~ 0 32 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int DATA ~[3:0]reg~ 0 32 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int OE ~reg 0 33 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LE ~reg 0 34 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]wire~ 0 35 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int Q ~[3:0]wire~ 0 35 (_arch (_uni)))(_net)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@MONITOR#53_0@ (_int 0 0 53 (_prcs 0(_postponed 1)(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_mon(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))
			)))
			(@INITIAL#52_1@ (_arch 1 0 52 (_prcs 1(_mon)(_child_mon(0))
			)))
			(@INITIAL#STIMUL@ (_arch 2 0 57 (_prcs 2(_trgt(8)(7)(6)(0)(1)(2)(3)(5)(4))
			)))
		)
	)
	
	
	(_scope
		(_unit STIMUL begin 0 58)
	)
	(_inst UUT 0 40 (_ent . TutorVHDL)
		(_port
			((CLR) (CLR))
			((CLK) (CLK))
			((CE) (CE))
			((LOAD) (LOAD))
			((DIR) (DIR))
			((SEL) (SEL))
			((DATA) (DATA))
			((OE) (OE))
			((LE) (LE))
			((Q) (Q))
		)
	)
	(_model . tutorvhdl_tb_tim 4 -1)

)
I 000050 55 1611          1641988431702 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1641988431703 2022.01.12 12:53:51)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e4e7e9b6e5b2b4f2b7e6f6bfb3e2ece2e0e2b7e3e0)
	(_coverage d)
	(_ent
		(_time 1641986966377)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
V 000050 55 971           1641988438341 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version ve4)
	(_time 1641988438342 2022.01.12 12:53:58)
	(_source(\../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code d4d4d386d58382c280d2c18ed0d2d7d2d1d3d6d2d0)
	(_coverage d)
	(_ent
		(_time 1641988438339)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000050 55 1172          1641988441796 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1641988441797 2022.01.12 12:54:01)
	(_source(\../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 51515053520600465051420b015702575456535651)
	(_coverage d)
	(_ent
		(_time 1641984527825)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{26~downto~0}~13 0 33(_array -1((_dto i 26 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 100000000)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)(1)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 2761          1641988449400 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1641988449401 2022.01.12 12:54:09)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 0b04590d0f5d5f1c090e4d505a0c0f0d5d0c0b0c0f)
	(_coverage d)
	(_ent
		(_time 1641988449398)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int CLK -1 0 67(_ent (_in))))
				(_port(_int CE -1 0 68(_ent (_in))))
				(_port(_int LOAD -1 0 69(_ent (_in))))
				(_port(_int DATA 1 0 70(_ent (_in))))
				(_port(_int DIR -1 0 71(_ent (_in))))
				(_port(_int SEL -1 0 72(_ent (_in))))
				(_port(_int OE -1 0 73(_ent (_in))))
				(_port(_int LE -1 0 74(_ent (_in))))
				(_port(_int Q 1 0 75(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int CE -1 0 59(_ent (_in))))
				(_port(_int CLR -1 0 60(_ent (_in))))
				(_port(_int CEO -1 0 61(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int CLR -1 0 51(_ent (_in))))
				(_port(_int PE -1 0 52(_ent (_out))))
				(_port(_int CLK -1 0 53(_ent (_in))))
			)
		)
	)
	(_inst U1 0 88(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(PE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_inst U2 0 102(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(CEI))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 110(_comp Debouncer)
		(_port
			((CEI)(CEI))
			((PUSH)(PUSH))
			((CLR)(CLR))
			((PE)(PE))
			((CLK)(CLK))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int LOAD -1 0 30(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int LE -1 0 32(_ent(_in))))
		(_port(_int OE -1 0 33(_ent(_in))))
		(_port(_int SEL -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int CLK -1 0 36(_ent(_in))))
		(_port(_int CE -1 0 37(_ent(_in))))
		(_port(_int Q 0 0 38(_ent(_out))))
		(_port(_int PUSH -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int CEI -1 0 81(_arch(_uni))))
		(_sig(_int PE -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1611          1641988461536 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1641988461537 2022.01.12 12:54:21)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 77222677752127612475652c20717f717371247073)
	(_coverage d)
	(_ent
		(_time 1641986966377)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2812          1641988461821 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1641988461822 2022.01.12 12:54:21)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 91c4c39f95c7c187949283cac69799979597c294c7)
	(_coverage d)
	(_ent
		(_time 1641983830272)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_port(_int SEL -1 0 19(_ent (_in))))
				(_port(_int OE -1 0 20(_ent (_in))))
				(_port(_int LE -1 0 21(_ent (_in))))
				(_port(_int PUSH -1 0 22(_ent (_in))))
				(_port(_int DATA 0 0 23(_ent (_in))))
				(_port(_int Q 0 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 50(_comp Top)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((PUSH)(PUSH))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((DATA)(DATA))
				((LOAD)(LOAD))
				((DIR)(DIR))
				((LE)(LE))
				((OE)(OE))
				((SEL)(SEL))
				((CLR)(CLR))
				((CLK)(CLK))
				((CE)(CE))
				((Q)(Q))
				((PUSH)(PUSH))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_sig(_int DIR -1 0 32(_arch(_uni))))
		(_sig(_int SEL -1 0 33(_arch(_uni))))
		(_sig(_int OE -1 0 34(_arch(_uni))))
		(_sig(_int LE -1 0 35(_arch(_uni))))
		(_sig(_int PUSH -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 37(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 68(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(4)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_wait_for)(_trgt(9)))))
			(OE_STIMULUS(_arch 6 0 148(_prcs(_wait_for)(_trgt(6)))))
			(LE_STIMULUS(_arch 7 0 161(_prcs(_wait_for)(_trgt(7)))))
			(CLOCK_CLK(_arch 8 0 174(_prcs(_wait_for)(_trgt(1))(_read(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 629 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 199 (tutorvhdl_tb))
	(_version ve4)
	(_time 1641988461828 2022.01.12 12:54:21)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 91c4c39e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top Top
				(_port
					((DATA)(DATA))
					((LOAD)(LOAD))
					((DIR)(DIR))
					((LE)(LE))
					((OE)(OE))
					((SEL)(SEL))
					((CLR)(CLR))
					((CLK)(CLK))
					((CE)(CE))
					((Q)(Q))
					((PUSH)(PUSH))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000050 55 18033         1641988504680 STRUCTURE
(_unit VHDL(tutorvhdl 0 16(structure 0 33))
	(_version ve4)
	(_time 1641988504681 2022.01.12 12:55:04)
	(_source(\../synthesis/TutorVHDL.vhd\(\../../../../../../Aldec/Active-HDL-11.1/vlib/xilinx_vivado/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters dbg tan)
	(_code fcfdfeadaaaaaceaaafaf6a9eaa6a5faf8faaffbf8fbf9)
	(_coverage d)
	(_ent
		(_time 1641988504546)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUF
			(_object
				(_type(_int ~STRING~152707 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int CAPACITANCE 2 1 54482(_ent(_string \"DONT_CARE"\))))
				(_type(_int ~STRING~152708 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int IBUF_DELAY_VALUE 3 1 54482(_ent(_string \"0"\))))
				(_gen(_int IBUF_LOW_PWR -2 1 54482(_ent((i 1)))))
				(_type(_int ~STRING~152709 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int IFD_DELAY_VALUE 4 1 54482(_ent(_string \"AUTO"\))))
				(_type(_int ~STRING~152710 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int IOSTANDARD 5 1 54482(_ent(_string \"DEFAULT"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LDCE
			(_object
				(_gen(_int INIT -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_CLR_INVERTED -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_G_INVERTED -4 1 54482(_ent((i 0)))))
				(_port(_int Q -3 1 54482(_ent (_out))))
				(_port(_int CLR -3 1 54482(_ent (_in))))
				(_port(_int D -3 1 54482(_ent (_in))))
				(_port(_int G -3 1 54482(_ent (_in))))
				(_port(_int GE -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_type(_int ~BIT_VECTOR~153064 1 54482(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 54482(_ent(_string \"00000000"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
				(_port(_int I1 -3 1 54482(_ent (_in))))
				(_port(_int I2 -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_type(_int ~BIT_VECTOR~153073 1 54482(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 54482(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
				(_port(_int I1 -3 1 54482(_ent (_in))))
				(_port(_int I2 -3 1 54482(_ent (_in))))
				(_port(_int I3 -3 1 54482(_ent (_in))))
				(_port(_int I4 -3 1 54482(_ent (_in))))
				(_port(_int I5 -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT5
			(_object
				(_type(_int ~BIT_VECTOR~153070 1 54482(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 54482(_ent(_string \"00000000000000000000000000000000"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
				(_port(_int I1 -3 1 54482(_ent (_in))))
				(_port(_int I2 -3 1 54482(_ent (_in))))
				(_port(_int I3 -3 1 54482(_ent (_in))))
				(_port(_int I4 -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_gen(_int INIT -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_CLR_INVERTED -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -4 1 54482(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -4 1 54482(_ent((i 0)))))
				(_port(_int Q -3 1 54482(_ent (_out(_code 0)))))
				(_port(_int C -3 1 54482(_ent (_in))))
				(_port(_int CE -3 1 54482(_ent (_in))))
				(_port(_int CLR -3 1 54482(_ent (_in))))
				(_port(_int D -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF7
			(_object
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
				(_port(_int I1 -3 1 54482(_ent (_in))))
				(_port(_int S -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.OBUFT
			(_object
				(_type(_int ~STRING~153755 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int CAPACITANCE 2 1 54482(_ent(_string \"DONT_CARE"\))))
				(_gen(_int DRIVE -5 1 54482(_ent((i 12)))))
				(_type(_int ~STRING~153756 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int IOSTANDARD 3 1 54482(_ent(_string \"DEFAULT"\))))
				(_type(_int ~STRING~153757 1 54482(_array -6((_uto i 1 i 2147483647)))))
				(_gen(_int SLEW 4 1 54482(_ent(_string \"SLOW"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I -3 1 54482(_ent (_in))))
				(_port(_int T -3 1 54482(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_type(_int ~BIT_VECTOR~153058 1 54482(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 2 1 54482(_ent(_string \"0000"\))))
				(_port(_int O -3 1 54482(_ent (_out))))
				(_port(_int I0 -3 1 54482(_ent (_in))))
			)
		)
	)
	(_inst CE_IBUF_inst 0 70(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CE_IBUF))
			((I)(CE))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst CLK_IBUF_BUFG_inst 0 75(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK_IBUF_BUFG))
			((I)(CLK_IBUF))
		)
		(_use(_ent unisim BUFG)
		)
	)
	(_inst CLK_IBUF_inst 0 80(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CLK_IBUF))
			((I)(CLK))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst CLR_IBUF_inst 0 85(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(CLR_IBUF))
			((I)(CLR))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \DATA_IBUF[0]_inst\ 0 90(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DATA_IBUF(0)))
			((I)(DATA(0)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \DATA_IBUF[1]_inst\ 0 95(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DATA_IBUF(1)))
			((I)(DATA(1)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \DATA_IBUF[2]_inst\ 0 100(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DATA_IBUF(2)))
			((I)(DATA(2)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \DATA_IBUF[3]_inst\ 0 105(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DATA_IBUF(3)))
			((I)(DATA(3)))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst DIR_IBUF_inst 0 110(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(DIR_IBUF))
			((I)(DIR))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst LE_IBUF_BUFG_inst 0 115(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(LE_IBUF_BUFG))
			((I)(LE_IBUF))
		)
		(_use(_ent unisim BUFG)
		)
	)
	(_inst LE_IBUF_inst 0 120(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(LE_IBUF))
			((I)(LE))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst LOAD_IBUF_inst 0 125(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(LOAD_IBUF))
			((I)(LOAD))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \L_DAT_reg[0]\ 0 130(_comp .unisim.VCOMPONENTS.LDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(L_DAT(0)))
			((CLR)(CLR_IBUF))
			((D)(DATA_IBUF(0)))
			((G)(LE_IBUF_BUFG))
			((GE)((i 3)))
		)
		(_use(_ent unisim LDCE)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((CLR)(CLR))
				((D)(D))
				((G)(G))
				((GE)(GE))
			)
		)
	)
	(_inst \L_DAT_reg[1]\ 0 141(_comp .unisim.VCOMPONENTS.LDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(L_DAT(1)))
			((CLR)(CLR_IBUF))
			((D)(DATA_IBUF(1)))
			((G)(LE_IBUF_BUFG))
			((GE)((i 3)))
		)
		(_use(_ent unisim LDCE)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((CLR)(CLR))
				((D)(D))
				((G)(G))
				((GE)(GE))
			)
		)
	)
	(_inst \L_DAT_reg[2]\ 0 152(_comp .unisim.VCOMPONENTS.LDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(L_DAT(2)))
			((CLR)(CLR_IBUF))
			((D)(DATA_IBUF(2)))
			((G)(LE_IBUF_BUFG))
			((GE)((i 3)))
		)
		(_use(_ent unisim LDCE)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((CLR)(CLR))
				((D)(D))
				((G)(G))
				((GE)(GE))
			)
		)
	)
	(_inst \L_DAT_reg[3]\ 0 163(_comp .unisim.VCOMPONENTS.LDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(L_DAT(3)))
			((CLR)(CLR_IBUF))
			((D)(DATA_IBUF(3)))
			((G)(LE_IBUF_BUFG))
			((GE)((i 3)))
		)
		(_use(_ent unisim LDCE)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((CLR)(CLR))
				((D)(D))
				((G)(G))
				((GE)(GE))
			)
		)
	)
	(_inst OE_IBUF_inst 0 174(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(OE_IBUF))
			((I)(OE))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_inst \Q_INT[0]_i_1\ 0 179(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10001011"\))
		)
		(_port
			((O)(\Q_INT[0]_i_1_n_0\))
			((I0)(DATA_IBUF(0)))
			((I1)(LOAD_IBUF))
			((I2)(Q_INT(0)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10001011"\))
			)
		)
	)
	(_inst \Q_INT[1]_i_2\ 0 189(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1000101110001000100010111011100010111000100010111011100010001000"\))
		)
		(_port
			((O)(\Q_INT[1]_i_2_n_0\))
			((I0)(DATA_IBUF(1)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(1)))
			((I4)(Q_INT(3)))
			((I5)(Q_INT(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1000101110001000100010111011100010111000100010111011100010001000"\))
			)
		)
	)
	(_inst \Q_INT[1]_i_3\ 0 202(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"10001011101110001011100010001011"\))
		)
		(_port
			((O)(\Q_INT[1]_i_3_n_0\))
			((I0)(DATA_IBUF(1)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(1)))
			((I4)(Q_INT(0)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"10001011101110001011100010001011"\))
			)
		)
	)
	(_inst \Q_INT[2]_i_2\ 0 214(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1011100010001000101110001000100010001000100010111000100010001000"\))
		)
		(_port
			((O)(\Q_INT[2]_i_2_n_0\))
			((I0)(DATA_IBUF(2)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(0)))
			((I4)(Q_INT(3)))
			((I5)(Q_INT(1)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1011100010001000101110001000100010001000100010111000100010001000"\))
			)
		)
	)
	(_inst \Q_INT[2]_i_3\ 0 227(_comp .unisim.VCOMPONENTS.LUT5)
		(_gen
			((INIT)(_string \"10001011101110111011101110111000"\))
		)
		(_port
			((O)(\Q_INT[2]_i_3_n_0\))
			((I0)(DATA_IBUF(2)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(0)))
			((I4)(Q_INT(1)))
		)
		(_use(_ent unisim LUT5)
			(_gen
				((INIT)(_string \"10001011101110111011101110111000"\))
			)
		)
	)
	(_inst \Q_INT[3]_i_2\ 0 239(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1011101110001011100010001000100010111011101110001000100010001011"\))
		)
		(_port
			((O)(\Q_INT[3]_i_2_n_0\))
			((I0)(DATA_IBUF(3)))
			((I1)(LOAD_IBUF))
			((I2)(DIR_IBUF))
			((I3)(Q_INT(1)))
			((I4)(Q_INT(3)))
			((I5)(Q_INT(0)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1011101110001011100010001000100010111011101110001000100010001011"\))
			)
		)
	)
	(_inst \Q_INT[3]_i_3\ 0 252(_comp .unisim.VCOMPONENTS.LUT6)
		(_gen
			((INIT)(_string \"1000101110111011101110111011101110111000100010001000100010001000"\))
		)
		(_port
			((O)(\Q_INT[3]_i_3_n_0\))
			((I0)(DATA_IBUF(3)))
			((I1)(LOAD_IBUF))
			((I2)(Q_INT(0)))
			((I3)(Q_INT(1)))
			((I4)(DIR_IBUF))
			((I5)(Q_INT(3)))
		)
		(_use(_ent unisim LUT6)
			(_gen
				((INIT)(_string \"1000101110111011101110111011101110111000100010001000100010001000"\))
			)
		)
	)
	(_inst \Q_INT_reg[0]\ 0 265(_comp .unisim.VCOMPONENTS.FDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q_INT(0)))
			((C)(CLK_IBUF_BUFG))
			((CE)(CE_IBUF))
			((CLR)(CLR_IBUF))
			((D)(\Q_INT[0]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst \Q_INT_reg[1]\ 0 276(_comp .unisim.VCOMPONENTS.FDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q_INT(1)))
			((C)(CLK_IBUF_BUFG))
			((CE)(CE_IBUF))
			((CLR)(CLR_IBUF))
			((D)(\Q_INT_reg[1]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst \Q_INT_reg[1]_i_1\ 0 287(_comp .unisim.VCOMPONENTS.MUXF7)
		(_port
			((O)(\Q_INT_reg[1]_i_1_n_0\))
			((I0)(\Q_INT[1]_i_2_n_0\))
			((I1)(\Q_INT[1]_i_3_n_0\))
			((S)(Q_INT(2)))
		)
		(_use(_ent unisim MUXF7)
		)
	)
	(_inst \Q_INT_reg[2]\ 0 294(_comp .unisim.VCOMPONENTS.FDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q_INT(2)))
			((C)(CLK_IBUF_BUFG))
			((CE)(CE_IBUF))
			((CLR)(CLR_IBUF))
			((D)(\Q_INT_reg[2]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst \Q_INT_reg[2]_i_1\ 0 305(_comp .unisim.VCOMPONENTS.MUXF7)
		(_port
			((O)(\Q_INT_reg[2]_i_1_n_0\))
			((I0)(\Q_INT[2]_i_2_n_0\))
			((I1)(\Q_INT[2]_i_3_n_0\))
			((S)(Q_INT(2)))
		)
		(_use(_ent unisim MUXF7)
		)
	)
	(_inst \Q_INT_reg[3]\ 0 312(_comp .unisim.VCOMPONENTS.FDCE)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Q_INT(3)))
			((C)(CLK_IBUF_BUFG))
			((CE)(CE_IBUF))
			((CLR)(CLR_IBUF))
			((D)(\Q_INT_reg[3]_i_1_n_0\))
		)
		(_use(_ent unisim FDCE)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst \Q_INT_reg[3]_i_1\ 0 323(_comp .unisim.VCOMPONENTS.MUXF7)
		(_port
			((O)(\Q_INT_reg[3]_i_1_n_0\))
			((I0)(\Q_INT[3]_i_2_n_0\))
			((I1)(\Q_INT[3]_i_3_n_0\))
			((S)(Q_INT(2)))
		)
		(_use(_ent unisim MUXF7)
		)
	)
	(_inst \Q_OBUFT[0]_inst\ 0 330(_comp .unisim.VCOMPONENTS.OBUFT)
		(_port
			((O)(Q(0)))
			((I)(Q_OBUF(0)))
			((T)(\Q_TRI[0]\))
		)
		(_use(_ent unisim OBUFT)
		)
	)
	(_inst \Q_OBUFT[0]_inst_i_1\ 0 336(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10111000"\))
		)
		(_port
			((O)(Q_OBUF(0)))
			((I0)(L_DAT(0)))
			((I1)(SEL_IBUF))
			((I2)(Q_INT(0)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10111000"\))
			)
		)
	)
	(_inst \Q_OBUFT[1]_inst\ 0 346(_comp .unisim.VCOMPONENTS.OBUFT)
		(_port
			((O)(Q(1)))
			((I)(Q_OBUF(1)))
			((T)(\Q_TRI[0]\))
		)
		(_use(_ent unisim OBUFT)
		)
	)
	(_inst \Q_OBUFT[1]_inst_i_1\ 0 352(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10111000"\))
		)
		(_port
			((O)(Q_OBUF(1)))
			((I0)(L_DAT(1)))
			((I1)(SEL_IBUF))
			((I2)(Q_INT(1)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10111000"\))
			)
		)
	)
	(_inst \Q_OBUFT[2]_inst\ 0 362(_comp .unisim.VCOMPONENTS.OBUFT)
		(_port
			((O)(Q(2)))
			((I)(Q_OBUF(2)))
			((T)(\Q_TRI[0]\))
		)
		(_use(_ent unisim OBUFT)
		)
	)
	(_inst \Q_OBUFT[2]_inst_i_1\ 0 368(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10111000"\))
		)
		(_port
			((O)(Q_OBUF(2)))
			((I0)(L_DAT(2)))
			((I1)(SEL_IBUF))
			((I2)(Q_INT(2)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10111000"\))
			)
		)
	)
	(_inst \Q_OBUFT[3]_inst\ 0 378(_comp .unisim.VCOMPONENTS.OBUFT)
		(_port
			((O)(Q(3)))
			((I)(Q_OBUF(3)))
			((T)(\Q_TRI[0]\))
		)
		(_use(_ent unisim OBUFT)
		)
	)
	(_inst \Q_OBUFT[3]_inst_i_1\ 0 384(_comp .unisim.VCOMPONENTS.LUT3)
		(_gen
			((INIT)(_string \"10111000"\))
		)
		(_port
			((O)(Q_OBUF(3)))
			((I0)(L_DAT(3)))
			((I1)(SEL_IBUF))
			((I2)(Q_INT(3)))
		)
		(_use(_ent unisim LUT3)
			(_gen
				((INIT)(_string \"10111000"\))
			)
		)
	)
	(_inst \Q_OBUFT[3]_inst_i_2\ 0 394(_comp .unisim.VCOMPONENTS.LUT1)
		(_gen
			((INIT)(_string \"0001"\))
		)
		(_port
			((O)(\Q_TRI[0]\))
			((I0)(OE_IBUF))
		)
		(_use(_ent unisim LUT1)
			(_gen
				((INIT)(_string \"0001"\))
			)
		)
	)
	(_inst SEL_IBUF_inst 0 402(_comp .unisim.VCOMPONENTS.IBUF)
		(_port
			((O)(SEL_IBUF))
			((I)(SEL))
		)
		(_use(_ent unisim IBUF)
		)
	)
	(_object
		(_port(_int CLR -1 0 18(_ent(_in))))
		(_port(_int CLK -1 0 19(_ent(_in))))
		(_port(_int CE -1 0 20(_ent(_in))))
		(_port(_int LOAD -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 22(_ent(_in))))
		(_port(_int DIR -1 0 23(_ent(_in))))
		(_port(_int SEL -1 0 24(_ent(_in))))
		(_port(_int OE -1 0 25(_ent(_in))))
		(_port(_int LE -1 0 26(_ent(_in))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_sig(_int CE_IBUF -1 0 34(_arch(_uni))))
		(_sig(_int CLK_IBUF -1 0 35(_arch(_uni))))
		(_sig(_int CLK_IBUF_BUFG -1 0 36(_arch(_uni))))
		(_sig(_int CLR_IBUF -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA_IBUF 1 0 38(_arch(_uni))))
		(_sig(_int DIR_IBUF -1 0 39(_arch(_uni))))
		(_sig(_int LE_IBUF -1 0 40(_arch(_uni))))
		(_sig(_int LE_IBUF_BUFG -1 0 41(_arch(_uni))))
		(_sig(_int LOAD_IBUF -1 0 42(_arch(_uni))))
		(_sig(_int L_DAT 1 0 43(_arch(_uni))))
		(_sig(_int OE_IBUF -1 0 44(_arch(_uni))))
		(_sig(_int Q_INT 1 0 45(_arch(_uni))))
		(_sig(_int \Q_INT[0]_i_1_n_0\ -1 0 46(_arch(_uni))))
		(_sig(_int \Q_INT[1]_i_2_n_0\ -1 0 47(_arch(_uni))))
		(_sig(_int \Q_INT[1]_i_3_n_0\ -1 0 48(_arch(_uni))))
		(_sig(_int \Q_INT[2]_i_2_n_0\ -1 0 49(_arch(_uni))))
		(_sig(_int \Q_INT[2]_i_3_n_0\ -1 0 50(_arch(_uni))))
		(_sig(_int \Q_INT[3]_i_2_n_0\ -1 0 51(_arch(_uni))))
		(_sig(_int \Q_INT[3]_i_3_n_0\ -1 0 52(_arch(_uni))))
		(_sig(_int \Q_INT_reg[1]_i_1_n_0\ -1 0 53(_arch(_uni))))
		(_sig(_int \Q_INT_reg[2]_i_1_n_0\ -1 0 54(_arch(_uni))))
		(_sig(_int \Q_INT_reg[3]_i_1_n_0\ -1 0 55(_arch(_uni))))
		(_sig(_int Q_OBUF 1 0 56(_arch(_uni))))
		(_sig(_int \Q_TRI[0]\ -1 0 57(_arch(_uni))))
		(_sig(_int SEL_IBUF -1 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.X01(0 X01)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . STRUCTURE 1 -1)
)
I 000056 55 1942          1641988505276 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb_synth 0 8(tb_architecture 0 11))
	(_version ve4)
	(_time 1641988505277 2022.01.12 12:55:05)
	(_source(\../src/TestBench/tutorvhdl_TB_synth.vhd\))
	(_parameters dbg tan)
	(_code 4e4f434d1e181e5818484941581417484a481d4b18494a)
	(_coverage d)
	(_ent
		(_time 1641983845369)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 18(_ent (_in))))
				(_port(_int DATA 0 0 19(_ent (_in))))
				(_port(_int DIR -1 0 20(_ent (_in))))
				(_port(_int SEL -1 0 21(_ent (_in))))
				(_port(_int OE -1 0 22(_ent (_in))))
				(_port(_int LE -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 45(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 38(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000042 55 424 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 347 (tutorvhdl_tb_synth))
	(_version ve4)
	(_time 1641988505283 2022.01.12 12:55:05)
	(_source(\../src/TestBench/tutorvhdl_TB_synth.vhd\))
	(_parameters dbg tan)
	(_code 4e4f434c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL structure
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
)
I 000050 55 1611          1641988519454 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1641988519455 2022.01.12 12:55:19)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code aafcaefcfefcfabcf9a8b8f1fdaca2acaeacf9adae)
	(_coverage d)
	(_ent
		(_time 1641988519452)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
V 000062 55 312           1641988519830 $root 0000000000462 3
U    U         }GO[\p&t32]s614/ql(ek( vb-RFeq%B+3Sz;v1EIAsN.C~h2 ".aKC3`0i^6x@V^`L3`%iaW.{5a@=2~f&	LbgF/l?q4[~@NGUUV 000057 55 2299          1641988519832 tutorvhdl_tb_tim
(_unit VERILOG 6.3619.6.774 (tutorvhdl_tb_tim 0 22(tutorvhdl_tb_tim 0 22))
	(_version ve4)
	(_time 1641988519798 2022.01.12 12:55:19)
	(_source (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code 015707060557511757070057175b580705075204570605)
	(_ent
		(_time 1641988519798)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_sig (_int CLR ~reg 0 26 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CLK ~reg 0 27 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CE ~reg 0 28 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LOAD ~reg 0 29 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int DIR ~reg 0 30 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int SEL ~reg 0 31 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]reg~ 0 32 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int DATA ~[3:0]reg~ 0 32 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int OE ~reg 0 33 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LE ~reg 0 34 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]wire~ 0 35 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int Q ~[3:0]wire~ 0 35 (_arch (_uni)))(_net)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@MONITOR#53_0@ (_int 0 0 53 (_prcs 0(_postponed 1)(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_mon(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))
			)))
			(@INITIAL#52_1@ (_arch 1 0 52 (_prcs 1(_mon)(_child_mon(0))
			)))
			(@INITIAL#STIMUL@ (_arch 2 0 57 (_prcs 2(_trgt(8)(7)(6)(0)(1)(2)(3)(5)(4))
			)))
		)
	)
	
	
	(_scope
		(_unit STIMUL begin 0 58)
	)
	(_inst UUT 0 40 (_ent . TutorVHDL)
		(_port
			((CLR) (CLR))
			((CLK) (CLK))
			((CE) (CE))
			((LOAD) (LOAD))
			((DIR) (DIR))
			((SEL) (SEL))
			((DATA) (DATA))
			((OE) (OE))
			((LE) (LE))
			((Q) (Q))
		)
	)
	(_model . tutorvhdl_tb_tim 4 -1)

)
V 000050 55 1611          1642591520424 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1642591520425 2022.01.19 12:25:20)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 63656362653533753061713834656b656765306467)
	(_coverage d)
	(_ent
		(_time 1641988519451)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
V 000056 55 2812          1642591520694 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1642591520695 2022.01.19 12:25:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6d6b6c6c3c3b3d7b686e7f363a6b656b696b3e683b)
	(_coverage d)
	(_ent
		(_time 1641983830272)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_port(_int SEL -1 0 19(_ent (_in))))
				(_port(_int OE -1 0 20(_ent (_in))))
				(_port(_int LE -1 0 21(_ent (_in))))
				(_port(_int PUSH -1 0 22(_ent (_in))))
				(_port(_int DATA 0 0 23(_ent (_in))))
				(_port(_int Q 0 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 50(_comp Top)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((PUSH)(PUSH))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((DATA)(DATA))
				((LOAD)(LOAD))
				((DIR)(DIR))
				((LE)(LE))
				((OE)(OE))
				((SEL)(SEL))
				((CLR)(CLR))
				((CLK)(CLK))
				((CE)(CE))
				((Q)(Q))
				((PUSH)(PUSH))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_sig(_int DIR -1 0 32(_arch(_uni))))
		(_sig(_int SEL -1 0 33(_arch(_uni))))
		(_sig(_int OE -1 0 34(_arch(_uni))))
		(_sig(_int LE -1 0 35(_arch(_uni))))
		(_sig(_int PUSH -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 37(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 68(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(4)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_wait_for)(_trgt(9)))))
			(OE_STIMULUS(_arch 6 0 148(_prcs(_wait_for)(_trgt(6)))))
			(LE_STIMULUS(_arch 7 0 161(_prcs(_wait_for)(_trgt(7)))))
			(CLOCK_CLK(_arch 8 0 174(_prcs(_wait_for)(_trgt(1))(_read(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 629 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 199 (tutorvhdl_tb))
	(_version ve4)
	(_time 1642591520723 2022.01.19 12:25:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8c8a8d82dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top Top
				(_port
					((DATA)(DATA))
					((LOAD)(LOAD))
					((DIR)(DIR))
					((LE)(LE))
					((OE)(OE))
					((SEL)(SEL))
					((CLR)(CLR))
					((CLK)(CLK))
					((CE)(CE))
					((Q)(Q))
					((PUSH)(PUSH))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 1942          1642591960680 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb_synth 0 8(tb_architecture 0 11))
	(_version ve4)
	(_time 1642591960681 2022.01.19 12:32:40)
	(_source(\../src/TestBench/tutorvhdl_TB_synth.vhd\))
	(_parameters dbg tan)
	(_code 1d494a1b4c4b4d0b4b1b1a120b47441b191b4e184b1a19)
	(_coverage d)
	(_ent
		(_time 1641983845369)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 18(_ent (_in))))
				(_port(_int DATA 0 0 19(_ent (_in))))
				(_port(_int DIR -1 0 20(_ent (_in))))
				(_port(_int SEL -1 0 21(_ent (_in))))
				(_port(_int OE -1 0 22(_ent (_in))))
				(_port(_int LE -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 24(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 45(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 38(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000042 55 424 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 347 (tutorvhdl_tb_synth))
	(_version ve4)
	(_time 1642591960690 2022.01.19 12:32:40)
	(_source(\../src/TestBench/tutorvhdl_TB_synth.vhd\))
	(_parameters dbg tan)
	(_code 2d797a297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL structure
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
)
I 000051 55 3334          1643198034044 Behavioral
(_unit VHDL(tutorvhdl 0 19(behavioral 0 28))
	(_version ve4)
	(_time 1643198034045 2022.01.26 12:53:54)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 0c0e0a0b5a5a5c1a5e5a1e575b0a040a080a5f0b08)
	(_coverage d)
	(_ent
		(_time 1643198034042)
	)
	(_comp
		(Debouncer
			(_object
				(_port(_int CLK -1 0 32(_ent (_in))))
				(_port(_int en -1 0 33(_ent (_in))))
				(_port(_int D -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst stage0 0 60(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_INCREASE))
			((Q)(tmp1))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage1 0 61(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp1))
			((Q)(tmp2))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage2 0 64(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_DECREASE))
			((Q)(tmp3))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage3 0 65(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp3))
			((Q)(tmp4))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_port(_int DUTY_INCREASE -1 0 22(_ent(_in))))
		(_port(_int DUTY_DECREASE -1 0 23(_ent(_in))))
		(_port(_int PWM_OUT -1 0 24(_ent(_out))))
		(_sig(_int slow_clk_en -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 39(_array -1((_dto i 27 i 0)))))
		(_sig(_int counter_slow 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int tmp1 -1 0 40(_arch(_uni))))
		(_sig(_int tmp2 -1 0 40(_arch(_uni))))
		(_sig(_int duty_inc -1 0 40(_arch(_uni))))
		(_sig(_int tmp3 -1 0 41(_arch(_uni))))
		(_sig(_int tmp4 -1 0 41(_arch(_uni))))
		(_sig(_int duty_dec -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int counter_PWM 1 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int DUTY_CYCLE 1 0 43(_arch(_uni(_string \"0101"\)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(5))(_sens(0))(_read(5)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(4))(_sens(5)))))
			(line__62(_arch 2 0 62(_assignment(_trgt(8))(_sens(4)(6)(7)))))
			(line__66(_arch 3 0 66(_assignment(_trgt(11))(_sens(4)(9)(10)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(13))(_sens(0))(_read(8)(11)(13)))))
			(line__79(_arch 5 0 79(_prcs(_simple)(_trgt(12))(_sens(0))(_read(12)))))
			(line__88(_arch 6 0 88(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50463235)
		(50463234)
		(33686018)
	)
	(_model . Behavioral 7 -1)
)
I 000049 55 1378          1643198034426 behavior
(_unit VHDL(tutorvhdl_tb 0 7(behavior 0 10))
	(_version ve4)
	(_time 1643198034427 2022.01.26 12:53:54)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9391949d95c5c385c0c581c8c4959b959795c096c5)
	(_coverage d)
	(_ent
		(_time 1641983830272)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int DUTY_INCREASE -1 0 17(_ent (_in))))
				(_port(_int DUTY_DECREASE -1 0 18(_ent (_in))))
				(_port(_int PWM_OUT -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst uut 0 38(_comp TutorVHDL)
		(_port
			((clk)(clk))
			((DUTY_INCREASE)(DUTY_INCREASE))
			((DUTY_DECREASE)(DUTY_DECREASE))
			((PWM_OUT)(PWM_OUT))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_sig(_int clk -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int DUTY_INCREASE -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DUTY_DECREASE -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int PWM_OUT -1 0 30(_arch(_uni))))
		(_cnst(_int clk_period -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 2 -1)
)
V 000051 55 3334          1643198185421 Behavioral
(_unit VHDL(tutorvhdl 0 19(behavioral 0 28))
	(_version ve4)
	(_time 1643198185422 2022.01.26 12:56:25)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 6b3d6e6a3c3d3b7d393d79303c6d636d6f6d386c6f)
	(_coverage d)
	(_ent
		(_time 1643198034041)
	)
	(_comp
		(Debouncer
			(_object
				(_port(_int CLK -1 0 32(_ent (_in))))
				(_port(_int en -1 0 33(_ent (_in))))
				(_port(_int D -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst stage0 0 60(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_INCREASE))
			((Q)(tmp1))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage1 0 61(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp1))
			((Q)(tmp2))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage2 0 64(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_DECREASE))
			((Q)(tmp3))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage3 0 65(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp3))
			((Q)(tmp4))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_port(_int DUTY_INCREASE -1 0 22(_ent(_in))))
		(_port(_int DUTY_DECREASE -1 0 23(_ent(_in))))
		(_port(_int PWM_OUT -1 0 24(_ent(_out))))
		(_sig(_int slow_clk_en -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 39(_array -1((_dto i 27 i 0)))))
		(_sig(_int counter_slow 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int tmp1 -1 0 40(_arch(_uni))))
		(_sig(_int tmp2 -1 0 40(_arch(_uni))))
		(_sig(_int duty_inc -1 0 40(_arch(_uni))))
		(_sig(_int tmp3 -1 0 41(_arch(_uni))))
		(_sig(_int tmp4 -1 0 41(_arch(_uni))))
		(_sig(_int duty_dec -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int counter_PWM 1 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int DUTY_CYCLE 1 0 43(_arch(_uni(_string \"0101"\)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(5))(_sens(0))(_read(5)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(4))(_sens(5)))))
			(line__62(_arch 2 0 62(_assignment(_trgt(8))(_sens(4)(6)(7)))))
			(line__66(_arch 3 0 66(_assignment(_trgt(11))(_sens(4)(9)(10)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(13))(_sens(0))(_read(8)(11)(13)))))
			(line__79(_arch 5 0 79(_prcs(_simple)(_trgt(12))(_sens(0))(_read(12)))))
			(line__88(_arch 6 0 88(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50463235)
		(50463234)
		(33686018)
	)
	(_model . Behavioral 7 -1)
)
V 000049 55 1378          1643198185721 behavior
(_unit VHDL(tutorvhdl_tb 0 7(behavior 0 10))
	(_version ve4)
	(_time 1643198185722 2022.01.26 12:56:25)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 94c2929a95c2c482c7c286cfc3929c929092c791c2)
	(_coverage d)
	(_ent
		(_time 1641983830272)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int DUTY_INCREASE -1 0 17(_ent (_in))))
				(_port(_int DUTY_DECREASE -1 0 18(_ent (_in))))
				(_port(_int PWM_OUT -1 0 19(_ent (_out))))
			)
		)
	)
	(_inst uut 0 38(_comp TutorVHDL)
		(_port
			((clk)(clk))
			((DUTY_INCREASE)(DUTY_INCREASE))
			((DUTY_DECREASE)(DUTY_DECREASE))
			((PWM_OUT)(PWM_OUT))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_sig(_int clk -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int DUTY_INCREASE -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DUTY_DECREASE -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int PWM_OUT -1 0 30(_arch(_uni))))
		(_cnst(_int clk_period -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 2 -1)
)
