$comment
	File created using the following command:
		vcd file sap_wr.msim.vcd -direction
$end
$date
	Fri Mar 10 23:54:30 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ci_74LS245_octal_bus_vlg_vec_tst $end
$var reg 1 ! treg_A0 $end
$var reg 1 " treg_A1 $end
$var reg 1 # treg_A2 $end
$var reg 1 $ treg_A3 $end
$var reg 1 % treg_A4 $end
$var reg 1 & treg_A5 $end
$var reg 1 ' treg_A6 $end
$var reg 1 ( treg_A7 $end
$var reg 1 ) treg_AB_AB $end
$var reg 1 * treg_B0 $end
$var reg 1 + treg_B1 $end
$var reg 1 , treg_B2 $end
$var reg 1 - treg_B3 $end
$var reg 1 . treg_B4 $end
$var reg 1 / treg_B5 $end
$var reg 1 0 treg_B6 $end
$var reg 1 1 treg_B7 $end
$var reg 1 2 treg_CE $end
$var wire 1 3 A0 $end
$var wire 1 4 A1 $end
$var wire 1 5 A2 $end
$var wire 1 6 A3 $end
$var wire 1 7 A4 $end
$var wire 1 8 A5 $end
$var wire 1 9 A6 $end
$var wire 1 : A7 $end
$var wire 1 ; AB_AB $end
$var wire 1 < B0 $end
$var wire 1 = B1 $end
$var wire 1 > B2 $end
$var wire 1 ? B3 $end
$var wire 1 @ B4 $end
$var wire 1 A B5 $end
$var wire 1 B B6 $end
$var wire 1 C B7 $end
$var wire 1 D CE $end

$scope module i1 $end
$var wire 1 E gnd $end
$var wire 1 F vcc $end
$var wire 1 G unknown $end
$var tri1 1 H devclrn $end
$var tri1 1 I devpor $end
$var tri1 1 J devoe $end
$var wire 1 K A6~input_o $end
$var wire 1 L B6~input_o $end
$var wire 1 M ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 N ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 O ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 P ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 Q CE~output_o $end
$var wire 1 R A0~output_o $end
$var wire 1 S B0~output_o $end
$var wire 1 T AB_AB~output_o $end
$var wire 1 U A1~output_o $end
$var wire 1 V B1~output_o $end
$var wire 1 W A2~output_o $end
$var wire 1 X B2~output_o $end
$var wire 1 Y A3~output_o $end
$var wire 1 Z B3~output_o $end
$var wire 1 [ A4~output_o $end
$var wire 1 \ B4~output_o $end
$var wire 1 ] A5~output_o $end
$var wire 1 ^ B5~output_o $end
$var wire 1 _ A6~output_o $end
$var wire 1 ` B6~output_o $end
$var wire 1 a A7~output_o $end
$var wire 1 b B7~output_o $end
$var wire 1 c B0~input_o $end
$var wire 1 d CE~input_o $end
$var wire 1 e AB_AB~input_o $end
$var wire 1 f inst16~combout $end
$var wire 1 g A0~input_o $end
$var wire 1 h inst17~combout $end
$var wire 1 i B1~input_o $end
$var wire 1 j A1~input_o $end
$var wire 1 k B2~input_o $end
$var wire 1 l A2~input_o $end
$var wire 1 m B3~input_o $end
$var wire 1 n A3~input_o $end
$var wire 1 o B4~input_o $end
$var wire 1 p A4~input_o $end
$var wire 1 q B5~input_o $end
$var wire 1 r A5~input_o $end
$var wire 1 s B7~input_o $end
$var wire 1 t A7~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z!
z"
z#
z$
z%
z&
z'
z(
z)
z*
z+
z,
z-
z.
z/
z0
z1
z2
x3
x4
x5
x6
x7
x8
z9
x:
z;
x<
x=
x>
x?
x@
xA
xB
xC
zD
0E
1F
xG
1H
1I
1J
zK
xL
0M
zN
zO
zP
zQ
xR
xS
zT
xU
xV
xW
xX
xY
xZ
x[
x\
x]
x^
z_
x`
xa
xb
xc
zd
ze
xf
xg
xh
xi
xj
xk
xl
xm
xn
xo
xp
xq
xr
xs
xt
$end
#1000000
