/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* IDAC */
#define IDAC_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define IDAC_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define IDAC_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define IDAC_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define IDAC_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define IDAC_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define IDAC_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define IDAC_cy_psoc4_idac__IDAC_NUMBER 1u
#define IDAC_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define IDAC_cy_psoc4_idac__POLARITY_SHIFT 16u
#define IDAC_IN__0__DM__MASK 0xE00000u
#define IDAC_IN__0__DM__SHIFT 21u
#define IDAC_IN__0__DR CYREG_PRT1_DR
#define IDAC_IN__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define IDAC_IN__0__HSIOM_MASK 0xF0000000u
#define IDAC_IN__0__HSIOM_SHIFT 28u
#define IDAC_IN__0__INTCFG CYREG_PRT1_INTCFG
#define IDAC_IN__0__INTSTAT CYREG_PRT1_INTSTAT
#define IDAC_IN__0__MASK 0x80u
#define IDAC_IN__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define IDAC_IN__0__OUT_SEL_SHIFT 14u
#define IDAC_IN__0__OUT_SEL_VAL 2u
#define IDAC_IN__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define IDAC_IN__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define IDAC_IN__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define IDAC_IN__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define IDAC_IN__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define IDAC_IN__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define IDAC_IN__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define IDAC_IN__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define IDAC_IN__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define IDAC_IN__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define IDAC_IN__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define IDAC_IN__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define IDAC_IN__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define IDAC_IN__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define IDAC_IN__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define IDAC_IN__0__PC CYREG_PRT1_PC
#define IDAC_IN__0__PC2 CYREG_PRT1_PC2
#define IDAC_IN__0__PORT 1u
#define IDAC_IN__0__PS CYREG_PRT1_PS
#define IDAC_IN__0__SHIFT 7u
#define IDAC_IN__DR CYREG_PRT1_DR
#define IDAC_IN__INTCFG CYREG_PRT1_INTCFG
#define IDAC_IN__INTSTAT CYREG_PRT1_INTSTAT
#define IDAC_IN__MASK 0x80u
#define IDAC_IN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define IDAC_IN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define IDAC_IN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define IDAC_IN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define IDAC_IN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define IDAC_IN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define IDAC_IN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define IDAC_IN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define IDAC_IN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define IDAC_IN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define IDAC_IN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define IDAC_IN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define IDAC_IN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define IDAC_IN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define IDAC_IN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define IDAC_IN__PC CYREG_PRT1_PC
#define IDAC_IN__PC2 CYREG_PRT1_PC2
#define IDAC_IN__PORT 1u
#define IDAC_IN__PS CYREG_PRT1_PS
#define IDAC_IN__SHIFT 7u

/* SPIS */
#define SPIS_miso_s__0__DM__MASK 0x38000u
#define SPIS_miso_s__0__DM__SHIFT 15u
#define SPIS_miso_s__0__DR CYREG_PRT0_DR
#define SPIS_miso_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPIS_miso_s__0__HSIOM_GPIO 0u
#define SPIS_miso_s__0__HSIOM_I2C 14u
#define SPIS_miso_s__0__HSIOM_I2C_SDA 14u
#define SPIS_miso_s__0__HSIOM_MASK 0x00F00000u
#define SPIS_miso_s__0__HSIOM_SHIFT 20u
#define SPIS_miso_s__0__HSIOM_SPI 15u
#define SPIS_miso_s__0__HSIOM_SPI_MISO 15u
#define SPIS_miso_s__0__HSIOM_UART 9u
#define SPIS_miso_s__0__HSIOM_UART_TX 9u
#define SPIS_miso_s__0__INTCFG CYREG_PRT0_INTCFG
#define SPIS_miso_s__0__INTSTAT CYREG_PRT0_INTSTAT
#define SPIS_miso_s__0__MASK 0x20u
#define SPIS_miso_s__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define SPIS_miso_s__0__OUT_SEL_SHIFT 10u
#define SPIS_miso_s__0__OUT_SEL_VAL -1u
#define SPIS_miso_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPIS_miso_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPIS_miso_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPIS_miso_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPIS_miso_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPIS_miso_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPIS_miso_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPIS_miso_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPIS_miso_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPIS_miso_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPIS_miso_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPIS_miso_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPIS_miso_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPIS_miso_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPIS_miso_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPIS_miso_s__0__PC CYREG_PRT0_PC
#define SPIS_miso_s__0__PC2 CYREG_PRT0_PC2
#define SPIS_miso_s__0__PORT 0u
#define SPIS_miso_s__0__PS CYREG_PRT0_PS
#define SPIS_miso_s__0__SHIFT 5u
#define SPIS_miso_s__DR CYREG_PRT0_DR
#define SPIS_miso_s__INTCFG CYREG_PRT0_INTCFG
#define SPIS_miso_s__INTSTAT CYREG_PRT0_INTSTAT
#define SPIS_miso_s__MASK 0x20u
#define SPIS_miso_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPIS_miso_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPIS_miso_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPIS_miso_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPIS_miso_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPIS_miso_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPIS_miso_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPIS_miso_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPIS_miso_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPIS_miso_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPIS_miso_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPIS_miso_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPIS_miso_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPIS_miso_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPIS_miso_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPIS_miso_s__PC CYREG_PRT0_PC
#define SPIS_miso_s__PC2 CYREG_PRT0_PC2
#define SPIS_miso_s__PORT 0u
#define SPIS_miso_s__PS CYREG_PRT0_PS
#define SPIS_miso_s__SHIFT 5u
#define SPIS_mosi_s__0__DM__MASK 0x7000u
#define SPIS_mosi_s__0__DM__SHIFT 12u
#define SPIS_mosi_s__0__DR CYREG_PRT0_DR
#define SPIS_mosi_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPIS_mosi_s__0__HSIOM_GPIO 0u
#define SPIS_mosi_s__0__HSIOM_I2C 14u
#define SPIS_mosi_s__0__HSIOM_I2C_SCL 14u
#define SPIS_mosi_s__0__HSIOM_MASK 0x000F0000u
#define SPIS_mosi_s__0__HSIOM_SHIFT 16u
#define SPIS_mosi_s__0__HSIOM_SPI 15u
#define SPIS_mosi_s__0__HSIOM_SPI_MOSI 15u
#define SPIS_mosi_s__0__HSIOM_UART 9u
#define SPIS_mosi_s__0__HSIOM_UART_RX 9u
#define SPIS_mosi_s__0__INTCFG CYREG_PRT0_INTCFG
#define SPIS_mosi_s__0__INTSTAT CYREG_PRT0_INTSTAT
#define SPIS_mosi_s__0__MASK 0x10u
#define SPIS_mosi_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPIS_mosi_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPIS_mosi_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPIS_mosi_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPIS_mosi_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPIS_mosi_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPIS_mosi_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPIS_mosi_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPIS_mosi_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPIS_mosi_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPIS_mosi_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPIS_mosi_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPIS_mosi_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPIS_mosi_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPIS_mosi_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPIS_mosi_s__0__PC CYREG_PRT0_PC
#define SPIS_mosi_s__0__PC2 CYREG_PRT0_PC2
#define SPIS_mosi_s__0__PORT 0u
#define SPIS_mosi_s__0__PS CYREG_PRT0_PS
#define SPIS_mosi_s__0__SHIFT 4u
#define SPIS_mosi_s__DR CYREG_PRT0_DR
#define SPIS_mosi_s__INTCFG CYREG_PRT0_INTCFG
#define SPIS_mosi_s__INTSTAT CYREG_PRT0_INTSTAT
#define SPIS_mosi_s__MASK 0x10u
#define SPIS_mosi_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPIS_mosi_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPIS_mosi_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPIS_mosi_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPIS_mosi_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPIS_mosi_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPIS_mosi_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPIS_mosi_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPIS_mosi_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPIS_mosi_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPIS_mosi_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPIS_mosi_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPIS_mosi_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPIS_mosi_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPIS_mosi_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPIS_mosi_s__PC CYREG_PRT0_PC
#define SPIS_mosi_s__PC2 CYREG_PRT0_PC2
#define SPIS_mosi_s__PORT 0u
#define SPIS_mosi_s__PS CYREG_PRT0_PS
#define SPIS_mosi_s__SHIFT 4u
#define SPIS_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define SPIS_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define SPIS_SCB__CTRL CYREG_SCB1_CTRL
#define SPIS_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define SPIS_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define SPIS_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define SPIS_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define SPIS_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define SPIS_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define SPIS_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define SPIS_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define SPIS_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define SPIS_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define SPIS_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SPIS_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SPIS_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SPIS_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SPIS_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SPIS_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SPIS_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SPIS_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SPIS_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SPIS_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SPIS_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SPIS_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SPIS_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SPIS_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SPIS_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SPIS_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SPIS_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SPIS_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SPIS_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SPIS_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SPIS_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SPIS_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SPIS_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPIS_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPIS_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPIS_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPIS_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPIS_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPIS_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPIS_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPIS_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPIS_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPIS_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPIS_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPIS_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPIS_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPIS_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPIS_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPIS_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPIS_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPIS_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPIS_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPIS_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPIS_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPIS_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPIS_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPIS_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPIS_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPIS_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPIS_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPIS_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPIS_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPIS_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPIS_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPIS_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPIS_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPIS_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPIS_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPIS_SCB__SS0_POSISTION 0u
#define SPIS_SCB__SS1_POSISTION 1u
#define SPIS_SCB__SS2_POSISTION 2u
#define SPIS_SCB__SS3_POSISTION 3u
#define SPIS_SCB__STATUS CYREG_SCB1_STATUS
#define SPIS_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPIS_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPIS_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPIS_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPIS_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPIS_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPIS_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPIS_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define SPIS_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SPIS_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SPIS_SCB_IRQ__INTC_MASK 0x800u
#define SPIS_SCB_IRQ__INTC_NUMBER 11u
#define SPIS_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define SPIS_SCB_IRQ__INTC_PRIOR_NUM 3u
#define SPIS_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define SPIS_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define SPIS_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define SPIS_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define SPIS_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define SPIS_SCBCLK__ENABLE_MASK 0x80000000u
#define SPIS_SCBCLK__MASK 0x80000000u
#define SPIS_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00
#define SPIS_sclk_s__0__DM__MASK 0x1C0000u
#define SPIS_sclk_s__0__DM__SHIFT 18u
#define SPIS_sclk_s__0__DR CYREG_PRT0_DR
#define SPIS_sclk_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPIS_sclk_s__0__HSIOM_GPIO 0u
#define SPIS_sclk_s__0__HSIOM_MASK 0x0F000000u
#define SPIS_sclk_s__0__HSIOM_SHIFT 24u
#define SPIS_sclk_s__0__HSIOM_SPI 15u
#define SPIS_sclk_s__0__HSIOM_SPI_CLK 15u
#define SPIS_sclk_s__0__INTCFG CYREG_PRT0_INTCFG
#define SPIS_sclk_s__0__INTSTAT CYREG_PRT0_INTSTAT
#define SPIS_sclk_s__0__MASK 0x40u
#define SPIS_sclk_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPIS_sclk_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPIS_sclk_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPIS_sclk_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPIS_sclk_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPIS_sclk_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPIS_sclk_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPIS_sclk_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPIS_sclk_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPIS_sclk_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPIS_sclk_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPIS_sclk_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPIS_sclk_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPIS_sclk_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPIS_sclk_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPIS_sclk_s__0__PC CYREG_PRT0_PC
#define SPIS_sclk_s__0__PC2 CYREG_PRT0_PC2
#define SPIS_sclk_s__0__PORT 0u
#define SPIS_sclk_s__0__PS CYREG_PRT0_PS
#define SPIS_sclk_s__0__SHIFT 6u
#define SPIS_sclk_s__DR CYREG_PRT0_DR
#define SPIS_sclk_s__INTCFG CYREG_PRT0_INTCFG
#define SPIS_sclk_s__INTSTAT CYREG_PRT0_INTSTAT
#define SPIS_sclk_s__MASK 0x40u
#define SPIS_sclk_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPIS_sclk_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPIS_sclk_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPIS_sclk_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPIS_sclk_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPIS_sclk_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPIS_sclk_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPIS_sclk_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPIS_sclk_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPIS_sclk_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPIS_sclk_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPIS_sclk_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPIS_sclk_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPIS_sclk_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPIS_sclk_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPIS_sclk_s__PC CYREG_PRT0_PC
#define SPIS_sclk_s__PC2 CYREG_PRT0_PC2
#define SPIS_sclk_s__PORT 0u
#define SPIS_sclk_s__PS CYREG_PRT0_PS
#define SPIS_sclk_s__SHIFT 6u
#define SPIS_ss_s__0__DM__MASK 0xE00000u
#define SPIS_ss_s__0__DM__SHIFT 21u
#define SPIS_ss_s__0__DR CYREG_PRT0_DR
#define SPIS_ss_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPIS_ss_s__0__HSIOM_GPIO 0u
#define SPIS_ss_s__0__HSIOM_MASK 0xF0000000u
#define SPIS_ss_s__0__HSIOM_SHIFT 28u
#define SPIS_ss_s__0__HSIOM_SPI 15u
#define SPIS_ss_s__0__HSIOM_SPI_SSEL0 15u
#define SPIS_ss_s__0__INTCFG CYREG_PRT0_INTCFG
#define SPIS_ss_s__0__INTSTAT CYREG_PRT0_INTSTAT
#define SPIS_ss_s__0__MASK 0x80u
#define SPIS_ss_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPIS_ss_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPIS_ss_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPIS_ss_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPIS_ss_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPIS_ss_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPIS_ss_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPIS_ss_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPIS_ss_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPIS_ss_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPIS_ss_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPIS_ss_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPIS_ss_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPIS_ss_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPIS_ss_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPIS_ss_s__0__PC CYREG_PRT0_PC
#define SPIS_ss_s__0__PC2 CYREG_PRT0_PC2
#define SPIS_ss_s__0__PORT 0u
#define SPIS_ss_s__0__PS CYREG_PRT0_PS
#define SPIS_ss_s__0__SHIFT 7u
#define SPIS_ss_s__DR CYREG_PRT0_DR
#define SPIS_ss_s__INTCFG CYREG_PRT0_INTCFG
#define SPIS_ss_s__INTSTAT CYREG_PRT0_INTSTAT
#define SPIS_ss_s__MASK 0x80u
#define SPIS_ss_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPIS_ss_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPIS_ss_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPIS_ss_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPIS_ss_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPIS_ss_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPIS_ss_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPIS_ss_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPIS_ss_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPIS_ss_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPIS_ss_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPIS_ss_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPIS_ss_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPIS_ss_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPIS_ss_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPIS_ss_s__PC CYREG_PRT0_PC
#define SPIS_ss_s__PC2 CYREG_PRT0_PC2
#define SPIS_ss_s__PORT 0u
#define SPIS_ss_s__PS CYREG_PRT0_PS
#define SPIS_ss_s__SHIFT 7u

/* ADC_SAR */
#define ADC_SAR_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_SAR_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_SAR_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_SAR_cy_psoc4_sarmux_8__CH_0_PIN 2
#define ADC_SAR_cy_psoc4_sarmux_8__CH_0_PORT 1
#define ADC_SAR_cy_psoc4_sarmux_8__CH_1_PIN 0
#define ADC_SAR_cy_psoc4_sarmux_8__CH_1_PORT 7
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_cy_psoc4_sarmux_8__VNEG0 0
#define ADC_SAR_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_SAR_intClock__ENABLE CYREG_CLK_DIVIDER_B00
#define ADC_SAR_intClock__ENABLE_MASK 0x80000000u
#define ADC_SAR_intClock__MASK 0x80000000u
#define ADC_SAR_intClock__REGISTER CYREG_CLK_DIVIDER_B00
#define ADC_SAR_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_IRQ__INTC_MASK 0x4000u
#define ADC_SAR_IRQ__INTC_NUMBER 14u
#define ADC_SAR_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_SAR_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* GPIO_EN */
#define GPIO_EN__0__DM__MASK 0x38u
#define GPIO_EN__0__DM__SHIFT 3u
#define GPIO_EN__0__DR CYREG_PRT2_DR
#define GPIO_EN__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define GPIO_EN__0__HSIOM_MASK 0x000000F0u
#define GPIO_EN__0__HSIOM_SHIFT 4u
#define GPIO_EN__0__INTCFG CYREG_PRT2_INTCFG
#define GPIO_EN__0__INTSTAT CYREG_PRT2_INTSTAT
#define GPIO_EN__0__MASK 0x02u
#define GPIO_EN__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GPIO_EN__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GPIO_EN__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GPIO_EN__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GPIO_EN__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GPIO_EN__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GPIO_EN__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GPIO_EN__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GPIO_EN__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GPIO_EN__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GPIO_EN__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GPIO_EN__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GPIO_EN__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GPIO_EN__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GPIO_EN__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GPIO_EN__0__PC CYREG_PRT2_PC
#define GPIO_EN__0__PC2 CYREG_PRT2_PC2
#define GPIO_EN__0__PORT 2u
#define GPIO_EN__0__PS CYREG_PRT2_PS
#define GPIO_EN__0__SHIFT 1u
#define GPIO_EN__DR CYREG_PRT2_DR
#define GPIO_EN__INTCFG CYREG_PRT2_INTCFG
#define GPIO_EN__INTSTAT CYREG_PRT2_INTSTAT
#define GPIO_EN__MASK 0x02u
#define GPIO_EN__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GPIO_EN__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GPIO_EN__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GPIO_EN__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GPIO_EN__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GPIO_EN__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GPIO_EN__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GPIO_EN__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GPIO_EN__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GPIO_EN__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GPIO_EN__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GPIO_EN__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GPIO_EN__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GPIO_EN__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GPIO_EN__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GPIO_EN__PC CYREG_PRT2_PC
#define GPIO_EN__PC2 CYREG_PRT2_PC2
#define GPIO_EN__PORT 2u
#define GPIO_EN__PS CYREG_PRT2_PS
#define GPIO_EN__SHIFT 1u

/* GPIO_S0 */
#define GPIO_S0__0__DM__MASK 0x1C0u
#define GPIO_S0__0__DM__SHIFT 6u
#define GPIO_S0__0__DR CYREG_PRT2_DR
#define GPIO_S0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define GPIO_S0__0__HSIOM_MASK 0x00000F00u
#define GPIO_S0__0__HSIOM_SHIFT 8u
#define GPIO_S0__0__INTCFG CYREG_PRT2_INTCFG
#define GPIO_S0__0__INTSTAT CYREG_PRT2_INTSTAT
#define GPIO_S0__0__MASK 0x04u
#define GPIO_S0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GPIO_S0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GPIO_S0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GPIO_S0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GPIO_S0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GPIO_S0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GPIO_S0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GPIO_S0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GPIO_S0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GPIO_S0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GPIO_S0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GPIO_S0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GPIO_S0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GPIO_S0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GPIO_S0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GPIO_S0__0__PC CYREG_PRT2_PC
#define GPIO_S0__0__PC2 CYREG_PRT2_PC2
#define GPIO_S0__0__PORT 2u
#define GPIO_S0__0__PS CYREG_PRT2_PS
#define GPIO_S0__0__SHIFT 2u
#define GPIO_S0__DR CYREG_PRT2_DR
#define GPIO_S0__INTCFG CYREG_PRT2_INTCFG
#define GPIO_S0__INTSTAT CYREG_PRT2_INTSTAT
#define GPIO_S0__MASK 0x04u
#define GPIO_S0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GPIO_S0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GPIO_S0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GPIO_S0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GPIO_S0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GPIO_S0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GPIO_S0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GPIO_S0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GPIO_S0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GPIO_S0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GPIO_S0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GPIO_S0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GPIO_S0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GPIO_S0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GPIO_S0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GPIO_S0__PC CYREG_PRT2_PC
#define GPIO_S0__PC2 CYREG_PRT2_PC2
#define GPIO_S0__PORT 2u
#define GPIO_S0__PS CYREG_PRT2_PS
#define GPIO_S0__SHIFT 2u

/* GPIO_S1 */
#define GPIO_S1__0__DM__MASK 0xE00u
#define GPIO_S1__0__DM__SHIFT 9u
#define GPIO_S1__0__DR CYREG_PRT2_DR
#define GPIO_S1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define GPIO_S1__0__HSIOM_MASK 0x0000F000u
#define GPIO_S1__0__HSIOM_SHIFT 12u
#define GPIO_S1__0__INTCFG CYREG_PRT2_INTCFG
#define GPIO_S1__0__INTSTAT CYREG_PRT2_INTSTAT
#define GPIO_S1__0__MASK 0x08u
#define GPIO_S1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GPIO_S1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GPIO_S1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GPIO_S1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GPIO_S1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GPIO_S1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GPIO_S1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GPIO_S1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GPIO_S1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GPIO_S1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GPIO_S1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GPIO_S1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GPIO_S1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GPIO_S1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GPIO_S1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GPIO_S1__0__PC CYREG_PRT2_PC
#define GPIO_S1__0__PC2 CYREG_PRT2_PC2
#define GPIO_S1__0__PORT 2u
#define GPIO_S1__0__PS CYREG_PRT2_PS
#define GPIO_S1__0__SHIFT 3u
#define GPIO_S1__DR CYREG_PRT2_DR
#define GPIO_S1__INTCFG CYREG_PRT2_INTCFG
#define GPIO_S1__INTSTAT CYREG_PRT2_INTSTAT
#define GPIO_S1__MASK 0x08u
#define GPIO_S1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GPIO_S1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GPIO_S1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GPIO_S1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GPIO_S1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GPIO_S1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GPIO_S1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GPIO_S1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GPIO_S1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GPIO_S1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GPIO_S1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GPIO_S1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GPIO_S1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GPIO_S1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GPIO_S1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GPIO_S1__PC CYREG_PRT2_PC
#define GPIO_S1__PC2 CYREG_PRT2_PC2
#define GPIO_S1__PORT 2u
#define GPIO_S1__PS CYREG_PRT2_PS
#define GPIO_S1__SHIFT 3u

/* Opamp_1 */
#define Opamp_1_cy_psoc4_abuf__COMP_STAT CYREG_CTBM_COMP_STAT
#define Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT 0u
#define Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM_CTB_CTRL
#define Opamp_1_cy_psoc4_abuf__INTR CYREG_CTBM_INTR
#define Opamp_1_cy_psoc4_abuf__INTR_MASK CYREG_CTBM_INTR_MASK
#define Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT 0u
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM_INTR_MASKED
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT 0u
#define Opamp_1_cy_psoc4_abuf__INTR_SET CYREG_CTBM_INTR_SET
#define Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT 0u
#define Opamp_1_cy_psoc4_abuf__INTR_SHIFT 0u
#define Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM_OA0_COMP_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_NUMBER 0u
#define Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM_OA0_OFFSET_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM_OA_RES0_CTRL
#define Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_SW CYREG_CTBM_OA0_SW
#define Opamp_1_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM_OA0_SW_CLEAR

/* Opamp_2 */
#define Opamp_2_cy_psoc4_abuf__COMP_STAT CYREG_CTBM_COMP_STAT
#define Opamp_2_cy_psoc4_abuf__COMP_STAT_SHIFT 16u
#define Opamp_2_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM_CTB_CTRL
#define Opamp_2_cy_psoc4_abuf__INTR CYREG_CTBM_INTR
#define Opamp_2_cy_psoc4_abuf__INTR_MASK CYREG_CTBM_INTR_MASK
#define Opamp_2_cy_psoc4_abuf__INTR_MASK_SHIFT 1u
#define Opamp_2_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM_INTR_MASKED
#define Opamp_2_cy_psoc4_abuf__INTR_MASKED_SHIFT 1u
#define Opamp_2_cy_psoc4_abuf__INTR_SET CYREG_CTBM_INTR_SET
#define Opamp_2_cy_psoc4_abuf__INTR_SET_SHIFT 1u
#define Opamp_2_cy_psoc4_abuf__INTR_SHIFT 1u
#define Opamp_2_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM_OA1_COMP_TRIM
#define Opamp_2_cy_psoc4_abuf__OA_NUMBER 1u
#define Opamp_2_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM_OA1_OFFSET_TRIM
#define Opamp_2_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM_OA_RES1_CTRL
#define Opamp_2_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM
#define Opamp_2_cy_psoc4_abuf__OA_SW CYREG_CTBM_OA1_SW
#define Opamp_2_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM_OA1_SW_CLEAR

/* GPIO_VREF */
#define GPIO_VREF__0__DM__MASK 0x38000u
#define GPIO_VREF__0__DM__SHIFT 15u
#define GPIO_VREF__0__DR CYREG_PRT3_DR
#define GPIO_VREF__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GPIO_VREF__0__HSIOM_MASK 0x00F00000u
#define GPIO_VREF__0__HSIOM_SHIFT 20u
#define GPIO_VREF__0__INTCFG CYREG_PRT3_INTCFG
#define GPIO_VREF__0__INTSTAT CYREG_PRT3_INTSTAT
#define GPIO_VREF__0__MASK 0x20u
#define GPIO_VREF__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GPIO_VREF__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GPIO_VREF__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GPIO_VREF__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GPIO_VREF__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GPIO_VREF__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GPIO_VREF__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GPIO_VREF__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GPIO_VREF__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GPIO_VREF__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GPIO_VREF__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GPIO_VREF__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GPIO_VREF__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GPIO_VREF__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GPIO_VREF__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GPIO_VREF__0__PC CYREG_PRT3_PC
#define GPIO_VREF__0__PC2 CYREG_PRT3_PC2
#define GPIO_VREF__0__PORT 3u
#define GPIO_VREF__0__PS CYREG_PRT3_PS
#define GPIO_VREF__0__SHIFT 5u
#define GPIO_VREF__DR CYREG_PRT3_DR
#define GPIO_VREF__INTCFG CYREG_PRT3_INTCFG
#define GPIO_VREF__INTSTAT CYREG_PRT3_INTSTAT
#define GPIO_VREF__MASK 0x20u
#define GPIO_VREF__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GPIO_VREF__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GPIO_VREF__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GPIO_VREF__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GPIO_VREF__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GPIO_VREF__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GPIO_VREF__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GPIO_VREF__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GPIO_VREF__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GPIO_VREF__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GPIO_VREF__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GPIO_VREF__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GPIO_VREF__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GPIO_VREF__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GPIO_VREF__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GPIO_VREF__PC CYREG_PRT3_PC
#define GPIO_VREF__PC2 CYREG_PRT3_PC2
#define GPIO_VREF__PORT 3u
#define GPIO_VREF__PS CYREG_PRT3_PS
#define GPIO_VREF__SHIFT 5u

/* Pin_Sens_Low */
#define Pin_Sens_Low__0__DM__MASK 0x38000u
#define Pin_Sens_Low__0__DM__SHIFT 15u
#define Pin_Sens_Low__0__DR CYREG_PRT1_DR
#define Pin_Sens_Low__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Sens_Low__0__HSIOM_MASK 0x00F00000u
#define Pin_Sens_Low__0__HSIOM_SHIFT 20u
#define Pin_Sens_Low__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_Sens_Low__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Sens_Low__0__MASK 0x20u
#define Pin_Sens_Low__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Sens_Low__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Sens_Low__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Sens_Low__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Sens_Low__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Sens_Low__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Sens_Low__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Sens_Low__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Sens_Low__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Sens_Low__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Sens_Low__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Sens_Low__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Sens_Low__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Sens_Low__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Sens_Low__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Sens_Low__0__PC CYREG_PRT1_PC
#define Pin_Sens_Low__0__PC2 CYREG_PRT1_PC2
#define Pin_Sens_Low__0__PORT 1u
#define Pin_Sens_Low__0__PS CYREG_PRT1_PS
#define Pin_Sens_Low__0__SHIFT 5u
#define Pin_Sens_Low__DR CYREG_PRT1_DR
#define Pin_Sens_Low__INTCFG CYREG_PRT1_INTCFG
#define Pin_Sens_Low__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Sens_Low__MASK 0x20u
#define Pin_Sens_Low__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Sens_Low__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Sens_Low__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Sens_Low__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Sens_Low__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Sens_Low__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Sens_Low__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Sens_Low__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Sens_Low__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Sens_Low__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Sens_Low__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Sens_Low__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Sens_Low__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Sens_Low__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Sens_Low__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Sens_Low__PC CYREG_PRT1_PC
#define Pin_Sens_Low__PC2 CYREG_PRT1_PC2
#define Pin_Sens_Low__PORT 1u
#define Pin_Sens_Low__PS CYREG_PRT1_PS
#define Pin_Sens_Low__SHIFT 5u

/* Pin_Sens_High */
#define Pin_Sens_High__0__DM__MASK 0x07u
#define Pin_Sens_High__0__DM__SHIFT 0u
#define Pin_Sens_High__0__DR CYREG_PRT1_DR
#define Pin_Sens_High__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Sens_High__0__HSIOM_MASK 0x0000000Fu
#define Pin_Sens_High__0__HSIOM_SHIFT 0u
#define Pin_Sens_High__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_Sens_High__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Sens_High__0__MASK 0x01u
#define Pin_Sens_High__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Sens_High__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Sens_High__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Sens_High__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Sens_High__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Sens_High__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Sens_High__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Sens_High__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Sens_High__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Sens_High__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Sens_High__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Sens_High__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Sens_High__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Sens_High__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Sens_High__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Sens_High__0__PC CYREG_PRT1_PC
#define Pin_Sens_High__0__PC2 CYREG_PRT1_PC2
#define Pin_Sens_High__0__PORT 1u
#define Pin_Sens_High__0__PS CYREG_PRT1_PS
#define Pin_Sens_High__0__SHIFT 0u
#define Pin_Sens_High__DR CYREG_PRT1_DR
#define Pin_Sens_High__INTCFG CYREG_PRT1_INTCFG
#define Pin_Sens_High__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Sens_High__MASK 0x01u
#define Pin_Sens_High__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Sens_High__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Sens_High__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Sens_High__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Sens_High__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Sens_High__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Sens_High__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Sens_High__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Sens_High__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Sens_High__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Sens_High__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Sens_High__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Sens_High__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Sens_High__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Sens_High__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Sens_High__PC CYREG_PRT1_PC
#define Pin_Sens_High__PC2 CYREG_PRT1_PC2
#define Pin_Sens_High__PORT 1u
#define Pin_Sens_High__PS CYREG_PRT1_PS
#define Pin_Sens_High__SHIFT 0u

/* ISR_TurnOn_Sink */
#define ISR_TurnOn_Sink__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ISR_TurnOn_Sink__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ISR_TurnOn_Sink__INTC_MASK 0x04u
#define ISR_TurnOn_Sink__INTC_NUMBER 2u
#define ISR_TurnOn_Sink__INTC_PRIOR_MASK 0xC00000u
#define ISR_TurnOn_Sink__INTC_PRIOR_NUM 3u
#define ISR_TurnOn_Sink__INTC_PRIOR_REG CYREG_CM0_IPR0
#define ISR_TurnOn_Sink__INTC_SET_EN_REG CYREG_CM0_ISER
#define ISR_TurnOn_Sink__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Pin_TurnOn_Sink */
#define Pin_TurnOn_Sink__0__DM__MASK 0x07u
#define Pin_TurnOn_Sink__0__DM__SHIFT 0u
#define Pin_TurnOn_Sink__0__DR CYREG_PRT0_DR
#define Pin_TurnOn_Sink__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_TurnOn_Sink__0__HSIOM_MASK 0x0000000Fu
#define Pin_TurnOn_Sink__0__HSIOM_SHIFT 0u
#define Pin_TurnOn_Sink__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_TurnOn_Sink__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_TurnOn_Sink__0__MASK 0x01u
#define Pin_TurnOn_Sink__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_TurnOn_Sink__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_TurnOn_Sink__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_TurnOn_Sink__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_TurnOn_Sink__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_TurnOn_Sink__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_TurnOn_Sink__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_TurnOn_Sink__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_TurnOn_Sink__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_TurnOn_Sink__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_TurnOn_Sink__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_TurnOn_Sink__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_TurnOn_Sink__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_TurnOn_Sink__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_TurnOn_Sink__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_TurnOn_Sink__0__PC CYREG_PRT0_PC
#define Pin_TurnOn_Sink__0__PC2 CYREG_PRT0_PC2
#define Pin_TurnOn_Sink__0__PORT 0u
#define Pin_TurnOn_Sink__0__PS CYREG_PRT0_PS
#define Pin_TurnOn_Sink__0__SHIFT 0u
#define Pin_TurnOn_Sink__DR CYREG_PRT0_DR
#define Pin_TurnOn_Sink__INTCFG CYREG_PRT0_INTCFG
#define Pin_TurnOn_Sink__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_TurnOn_Sink__MASK 0x01u
#define Pin_TurnOn_Sink__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_TurnOn_Sink__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_TurnOn_Sink__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_TurnOn_Sink__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_TurnOn_Sink__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_TurnOn_Sink__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_TurnOn_Sink__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_TurnOn_Sink__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_TurnOn_Sink__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_TurnOn_Sink__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_TurnOn_Sink__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_TurnOn_Sink__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_TurnOn_Sink__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_TurnOn_Sink__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_TurnOn_Sink__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_TurnOn_Sink__PC CYREG_PRT0_PC
#define Pin_TurnOn_Sink__PC2 CYREG_PRT0_PC2
#define Pin_TurnOn_Sink__PORT 0u
#define Pin_TurnOn_Sink__PS CYREG_PRT0_PS
#define Pin_TurnOn_Sink__SHIFT 0u

/* ISR_TurnOff_Sink */
#define ISR_TurnOff_Sink__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ISR_TurnOff_Sink__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ISR_TurnOff_Sink__INTC_MASK 0x01u
#define ISR_TurnOff_Sink__INTC_NUMBER 0u
#define ISR_TurnOff_Sink__INTC_PRIOR_MASK 0xC0u
#define ISR_TurnOff_Sink__INTC_PRIOR_NUM 3u
#define ISR_TurnOff_Sink__INTC_PRIOR_REG CYREG_CM0_IPR0
#define ISR_TurnOff_Sink__INTC_SET_EN_REG CYREG_CM0_ISER
#define ISR_TurnOff_Sink__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Pin_TurnOff_Sink */
#define Pin_TurnOff_Sink__0__DM__MASK 0xE00000u
#define Pin_TurnOff_Sink__0__DM__SHIFT 21u
#define Pin_TurnOff_Sink__0__DR CYREG_PRT3_DR
#define Pin_TurnOff_Sink__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_TurnOff_Sink__0__HSIOM_MASK 0xF0000000u
#define Pin_TurnOff_Sink__0__HSIOM_SHIFT 28u
#define Pin_TurnOff_Sink__0__INTCFG CYREG_PRT3_INTCFG
#define Pin_TurnOff_Sink__0__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_TurnOff_Sink__0__MASK 0x80u
#define Pin_TurnOff_Sink__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_TurnOff_Sink__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_TurnOff_Sink__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_TurnOff_Sink__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_TurnOff_Sink__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_TurnOff_Sink__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_TurnOff_Sink__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_TurnOff_Sink__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_TurnOff_Sink__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_TurnOff_Sink__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_TurnOff_Sink__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_TurnOff_Sink__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_TurnOff_Sink__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_TurnOff_Sink__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_TurnOff_Sink__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_TurnOff_Sink__0__PC CYREG_PRT3_PC
#define Pin_TurnOff_Sink__0__PC2 CYREG_PRT3_PC2
#define Pin_TurnOff_Sink__0__PORT 3u
#define Pin_TurnOff_Sink__0__PS CYREG_PRT3_PS
#define Pin_TurnOff_Sink__0__SHIFT 7u
#define Pin_TurnOff_Sink__DR CYREG_PRT3_DR
#define Pin_TurnOff_Sink__INTCFG CYREG_PRT3_INTCFG
#define Pin_TurnOff_Sink__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_TurnOff_Sink__MASK 0x80u
#define Pin_TurnOff_Sink__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_TurnOff_Sink__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_TurnOff_Sink__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_TurnOff_Sink__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_TurnOff_Sink__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_TurnOff_Sink__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_TurnOff_Sink__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_TurnOff_Sink__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_TurnOff_Sink__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_TurnOff_Sink__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_TurnOff_Sink__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_TurnOff_Sink__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_TurnOff_Sink__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_TurnOff_Sink__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_TurnOff_Sink__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_TurnOff_Sink__PC CYREG_PRT3_PC
#define Pin_TurnOff_Sink__PC2 CYREG_PRT3_PC2
#define Pin_TurnOff_Sink__PORT 3u
#define Pin_TurnOff_Sink__PS CYREG_PRT3_PS
#define Pin_TurnOff_Sink__SHIFT 7u

/* Miscellaneous */
#define CY_PROJECT_NAME "PSOC4_ForwardVoltageTSEP"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 36000000U
#define CYDEV_BCLK__HFCLK__KHZ 36000U
#define CYDEV_BCLK__HFCLK__MHZ 36U
#define CYDEV_BCLK__SYSCLK__HZ 36000000U
#define CYDEV_BCLK__SYSCLK__KHZ 36000U
#define CYDEV_BCLK__SYSCLK__MHZ 36U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
