
PLATFORMA_OMNI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002524  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002634  08002634  00012634  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002654  08002654  00012654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002658  08002658  00012658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  0800265c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000017c  20000014  08002670  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000190  08002670  00020190  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000d88d  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001d9f  00000000  00000000  0002d8ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000625e  00000000  00000000  0002f669  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008a0  00000000  00000000  000358c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b50  00000000  00000000  00036168  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004720  00000000  00000000  00036cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000365b  00000000  00000000  0003b3d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003ea33  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001b24  00000000  00000000  0003eab0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	0800261c 	.word	0x0800261c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	0800261c 	.word	0x0800261c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf14      	ite	ne
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000450:	e720      	b.n	8000294 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_ul2d>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	b530      	push	{r4, r5, lr}
 800045e:	f04f 0500 	mov.w	r5, #0
 8000462:	e00a      	b.n	800047a <__aeabi_l2d+0x16>

08000464 <__aeabi_l2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000472:	d502      	bpl.n	800047a <__aeabi_l2d+0x16>
 8000474:	4240      	negs	r0, r0
 8000476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000486:	f43f aedc 	beq.w	8000242 <__adddf3+0xe6>
 800048a:	f04f 0203 	mov.w	r2, #3
 800048e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000492:	bf18      	it	ne
 8000494:	3203      	addne	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b2:	ea40 000e 	orr.w	r0, r0, lr
 80004b6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ba:	4414      	add	r4, r2
 80004bc:	e6c1      	b.n	8000242 <__adddf3+0xe6>
 80004be:	bf00      	nop

080004c0 <__aeabi_dmul>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ce:	bf1d      	ittte	ne
 80004d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d4:	ea94 0f0c 	teqne	r4, ip
 80004d8:	ea95 0f0c 	teqne	r5, ip
 80004dc:	f000 f8de 	bleq	800069c <__aeabi_dmul+0x1dc>
 80004e0:	442c      	add	r4, r5
 80004e2:	ea81 0603 	eor.w	r6, r1, r3
 80004e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f2:	bf18      	it	ne
 80004f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000500:	d038      	beq.n	8000574 <__aeabi_dmul+0xb4>
 8000502:	fba0 ce02 	umull	ip, lr, r0, r2
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000512:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000516:	f04f 0600 	mov.w	r6, #0
 800051a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051e:	f09c 0f00 	teq	ip, #0
 8000522:	bf18      	it	ne
 8000524:	f04e 0e01 	orrne.w	lr, lr, #1
 8000528:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800052c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000530:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000534:	d204      	bcs.n	8000540 <__aeabi_dmul+0x80>
 8000536:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053a:	416d      	adcs	r5, r5
 800053c:	eb46 0606 	adc.w	r6, r6, r6
 8000540:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000544:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000548:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800054c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000550:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000554:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000558:	bf88      	it	hi
 800055a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055e:	d81e      	bhi.n	800059e <__aeabi_dmul+0xde>
 8000560:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000564:	bf08      	it	eq
 8000566:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056a:	f150 0000 	adcs.w	r0, r0, #0
 800056e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000578:	ea46 0101 	orr.w	r1, r6, r1
 800057c:	ea40 0002 	orr.w	r0, r0, r2
 8000580:	ea81 0103 	eor.w	r1, r1, r3
 8000584:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000588:	bfc2      	ittt	gt
 800058a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000592:	bd70      	popgt	{r4, r5, r6, pc}
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f04f 0e00 	mov.w	lr, #0
 800059c:	3c01      	subs	r4, #1
 800059e:	f300 80ab 	bgt.w	80006f8 <__aeabi_dmul+0x238>
 80005a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a6:	bfde      	ittt	le
 80005a8:	2000      	movle	r0, #0
 80005aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ae:	bd70      	pople	{r4, r5, r6, pc}
 80005b0:	f1c4 0400 	rsb	r4, r4, #0
 80005b4:	3c20      	subs	r4, #32
 80005b6:	da35      	bge.n	8000624 <__aeabi_dmul+0x164>
 80005b8:	340c      	adds	r4, #12
 80005ba:	dc1b      	bgt.n	80005f4 <__aeabi_dmul+0x134>
 80005bc:	f104 0414 	add.w	r4, r4, #20
 80005c0:	f1c4 0520 	rsb	r5, r4, #32
 80005c4:	fa00 f305 	lsl.w	r3, r0, r5
 80005c8:	fa20 f004 	lsr.w	r0, r0, r4
 80005cc:	fa01 f205 	lsl.w	r2, r1, r5
 80005d0:	ea40 0002 	orr.w	r0, r0, r2
 80005d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e0:	fa21 f604 	lsr.w	r6, r1, r4
 80005e4:	eb42 0106 	adc.w	r1, r2, r6
 80005e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005ec:	bf08      	it	eq
 80005ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f1c4 040c 	rsb	r4, r4, #12
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000600:	fa20 f005 	lsr.w	r0, r0, r5
 8000604:	fa01 f204 	lsl.w	r2, r1, r4
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000614:	f141 0100 	adc.w	r1, r1, #0
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f205 	lsl.w	r2, r0, r5
 800062c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000630:	fa20 f304 	lsr.w	r3, r0, r4
 8000634:	fa01 f205 	lsl.w	r2, r1, r5
 8000638:	ea43 0302 	orr.w	r3, r3, r2
 800063c:	fa21 f004 	lsr.w	r0, r1, r4
 8000640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000644:	fa21 f204 	lsr.w	r2, r1, r4
 8000648:	ea20 0002 	bic.w	r0, r0, r2
 800064c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f094 0f00 	teq	r4, #0
 8000660:	d10f      	bne.n	8000682 <__aeabi_dmul+0x1c2>
 8000662:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000666:	0040      	lsls	r0, r0, #1
 8000668:	eb41 0101 	adc.w	r1, r1, r1
 800066c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000670:	bf08      	it	eq
 8000672:	3c01      	subeq	r4, #1
 8000674:	d0f7      	beq.n	8000666 <__aeabi_dmul+0x1a6>
 8000676:	ea41 0106 	orr.w	r1, r1, r6
 800067a:	f095 0f00 	teq	r5, #0
 800067e:	bf18      	it	ne
 8000680:	4770      	bxne	lr
 8000682:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	eb43 0303 	adc.w	r3, r3, r3
 800068c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000690:	bf08      	it	eq
 8000692:	3d01      	subeq	r5, #1
 8000694:	d0f7      	beq.n	8000686 <__aeabi_dmul+0x1c6>
 8000696:	ea43 0306 	orr.w	r3, r3, r6
 800069a:	4770      	bx	lr
 800069c:	ea94 0f0c 	teq	r4, ip
 80006a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a4:	bf18      	it	ne
 80006a6:	ea95 0f0c 	teqne	r5, ip
 80006aa:	d00c      	beq.n	80006c6 <__aeabi_dmul+0x206>
 80006ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b0:	bf18      	it	ne
 80006b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b6:	d1d1      	bne.n	800065c <__aeabi_dmul+0x19c>
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd70      	pop	{r4, r5, r6, pc}
 80006c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ca:	bf06      	itte	eq
 80006cc:	4610      	moveq	r0, r2
 80006ce:	4619      	moveq	r1, r3
 80006d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d4:	d019      	beq.n	800070a <__aeabi_dmul+0x24a>
 80006d6:	ea94 0f0c 	teq	r4, ip
 80006da:	d102      	bne.n	80006e2 <__aeabi_dmul+0x222>
 80006dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e0:	d113      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006e2:	ea95 0f0c 	teq	r5, ip
 80006e6:	d105      	bne.n	80006f4 <__aeabi_dmul+0x234>
 80006e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006ec:	bf1c      	itt	ne
 80006ee:	4610      	movne	r0, r2
 80006f0:	4619      	movne	r1, r3
 80006f2:	d10a      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000712:	bd70      	pop	{r4, r5, r6, pc}

08000714 <__aeabi_ddiv>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000722:	bf1d      	ittte	ne
 8000724:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000728:	ea94 0f0c 	teqne	r4, ip
 800072c:	ea95 0f0c 	teqne	r5, ip
 8000730:	f000 f8a7 	bleq	8000882 <__aeabi_ddiv+0x16e>
 8000734:	eba4 0405 	sub.w	r4, r4, r5
 8000738:	ea81 0e03 	eor.w	lr, r1, r3
 800073c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000740:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000744:	f000 8088 	beq.w	8000858 <__aeabi_ddiv+0x144>
 8000748:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800074c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000750:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000754:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000758:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800075c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000760:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000764:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000768:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800076c:	429d      	cmp	r5, r3
 800076e:	bf08      	it	eq
 8000770:	4296      	cmpeq	r6, r2
 8000772:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000776:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077a:	d202      	bcs.n	8000782 <__aeabi_ddiv+0x6e>
 800077c:	085b      	lsrs	r3, r3, #1
 800077e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000782:	1ab6      	subs	r6, r6, r2
 8000784:	eb65 0503 	sbc.w	r5, r5, r3
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000792:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000796:	ebb6 0e02 	subs.w	lr, r6, r2
 800079a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079e:	bf22      	ittt	cs
 80007a0:	1ab6      	subcs	r6, r6, r2
 80007a2:	4675      	movcs	r5, lr
 80007a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f4:	d018      	beq.n	8000828 <__aeabi_ddiv+0x114>
 80007f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000802:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000806:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000812:	d1c0      	bne.n	8000796 <__aeabi_ddiv+0x82>
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	d10b      	bne.n	8000832 <__aeabi_ddiv+0x11e>
 800081a:	ea41 0100 	orr.w	r1, r1, r0
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000826:	e7b6      	b.n	8000796 <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	bf04      	itt	eq
 800082e:	4301      	orreq	r1, r0
 8000830:	2000      	moveq	r0, #0
 8000832:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000836:	bf88      	it	hi
 8000838:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800083c:	f63f aeaf 	bhi.w	800059e <__aeabi_dmul+0xde>
 8000840:	ebb5 0c03 	subs.w	ip, r5, r3
 8000844:	bf04      	itt	eq
 8000846:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084e:	f150 0000 	adcs.w	r0, r0, #0
 8000852:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000856:	bd70      	pop	{r4, r5, r6, pc}
 8000858:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800085c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000860:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000864:	bfc2      	ittt	gt
 8000866:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086e:	bd70      	popgt	{r4, r5, r6, pc}
 8000870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000874:	f04f 0e00 	mov.w	lr, #0
 8000878:	3c01      	subs	r4, #1
 800087a:	e690      	b.n	800059e <__aeabi_dmul+0xde>
 800087c:	ea45 0e06 	orr.w	lr, r5, r6
 8000880:	e68d      	b.n	800059e <__aeabi_dmul+0xde>
 8000882:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000886:	ea94 0f0c 	teq	r4, ip
 800088a:	bf08      	it	eq
 800088c:	ea95 0f0c 	teqeq	r5, ip
 8000890:	f43f af3b 	beq.w	800070a <__aeabi_dmul+0x24a>
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	d10a      	bne.n	80008b0 <__aeabi_ddiv+0x19c>
 800089a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089e:	f47f af34 	bne.w	800070a <__aeabi_dmul+0x24a>
 80008a2:	ea95 0f0c 	teq	r5, ip
 80008a6:	f47f af25 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008aa:	4610      	mov	r0, r2
 80008ac:	4619      	mov	r1, r3
 80008ae:	e72c      	b.n	800070a <__aeabi_dmul+0x24a>
 80008b0:	ea95 0f0c 	teq	r5, ip
 80008b4:	d106      	bne.n	80008c4 <__aeabi_ddiv+0x1b0>
 80008b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ba:	f43f aefd 	beq.w	80006b8 <__aeabi_dmul+0x1f8>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e722      	b.n	800070a <__aeabi_dmul+0x24a>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	f47f aec5 	bne.w	800065c <__aeabi_dmul+0x19c>
 80008d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d6:	f47f af0d 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008de:	f47f aeeb 	bne.w	80006b8 <__aeabi_dmul+0x1f8>
 80008e2:	e712      	b.n	800070a <__aeabi_dmul+0x24a>

080008e4 <__aeabi_d2iz>:
 80008e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008e8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008ec:	d215      	bcs.n	800091a <__aeabi_d2iz+0x36>
 80008ee:	d511      	bpl.n	8000914 <__aeabi_d2iz+0x30>
 80008f0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008f8:	d912      	bls.n	8000920 <__aeabi_d2iz+0x3c>
 80008fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000902:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000906:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800090a:	fa23 f002 	lsr.w	r0, r3, r2
 800090e:	bf18      	it	ne
 8000910:	4240      	negne	r0, r0
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d105      	bne.n	800092c <__aeabi_d2iz+0x48>
 8000920:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000924:	bf08      	it	eq
 8000926:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800092a:	4770      	bx	lr
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop

08000934 <__aeabi_d2uiz>:
 8000934:	004a      	lsls	r2, r1, #1
 8000936:	d211      	bcs.n	800095c <__aeabi_d2uiz+0x28>
 8000938:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800093c:	d211      	bcs.n	8000962 <__aeabi_d2uiz+0x2e>
 800093e:	d50d      	bpl.n	800095c <__aeabi_d2uiz+0x28>
 8000940:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000944:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000948:	d40e      	bmi.n	8000968 <__aeabi_d2uiz+0x34>
 800094a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800094e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000952:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000956:	fa23 f002 	lsr.w	r0, r3, r2
 800095a:	4770      	bx	lr
 800095c:	f04f 0000 	mov.w	r0, #0
 8000960:	4770      	bx	lr
 8000962:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000966:	d102      	bne.n	800096e <__aeabi_d2uiz+0x3a>
 8000968:	f04f 30ff 	mov.w	r0, #4294967295
 800096c:	4770      	bx	lr
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	4770      	bx	lr

08000974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000974:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000976:	4b0e      	ldr	r3, [pc, #56]	; (80009b0 <HAL_InitTick+0x3c>)
{
 8000978:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800097a:	7818      	ldrb	r0, [r3, #0]
 800097c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000980:	fbb3 f3f0 	udiv	r3, r3, r0
 8000984:	4a0b      	ldr	r2, [pc, #44]	; (80009b4 <HAL_InitTick+0x40>)
 8000986:	6810      	ldr	r0, [r2, #0]
 8000988:	fbb0 f0f3 	udiv	r0, r0, r3
 800098c:	f000 f8a0 	bl	8000ad0 <HAL_SYSTICK_Config>
 8000990:	4604      	mov	r4, r0
 8000992:	b958      	cbnz	r0, 80009ac <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000994:	2d0f      	cmp	r5, #15
 8000996:	d809      	bhi.n	80009ac <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000998:	4602      	mov	r2, r0
 800099a:	4629      	mov	r1, r5
 800099c:	f04f 30ff 	mov.w	r0, #4294967295
 80009a0:	f000 f854 	bl	8000a4c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009a4:	4b04      	ldr	r3, [pc, #16]	; (80009b8 <HAL_InitTick+0x44>)
 80009a6:	4620      	mov	r0, r4
 80009a8:	601d      	str	r5, [r3, #0]
 80009aa:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80009ac:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80009ae:	bd38      	pop	{r3, r4, r5, pc}
 80009b0:	20000000 	.word	0x20000000
 80009b4:	20000010 	.word	0x20000010
 80009b8:	20000004 	.word	0x20000004

080009bc <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009bc:	4a07      	ldr	r2, [pc, #28]	; (80009dc <HAL_Init+0x20>)
{
 80009be:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009c0:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009c2:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009c4:	f043 0310 	orr.w	r3, r3, #16
 80009c8:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009ca:	f000 f82d 	bl	8000a28 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ce:	2000      	movs	r0, #0
 80009d0:	f7ff ffd0 	bl	8000974 <HAL_InitTick>
  HAL_MspInit();
 80009d4:	f001 fcca 	bl	800236c <HAL_MspInit>
}
 80009d8:	2000      	movs	r0, #0
 80009da:	bd08      	pop	{r3, pc}
 80009dc:	40022000 	.word	0x40022000

080009e0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80009e0:	4a03      	ldr	r2, [pc, #12]	; (80009f0 <HAL_IncTick+0x10>)
 80009e2:	4b04      	ldr	r3, [pc, #16]	; (80009f4 <HAL_IncTick+0x14>)
 80009e4:	6811      	ldr	r1, [r2, #0]
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	440b      	add	r3, r1
 80009ea:	6013      	str	r3, [r2, #0]
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	20000030 	.word	0x20000030
 80009f4:	20000000 	.word	0x20000000

080009f8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80009f8:	4b01      	ldr	r3, [pc, #4]	; (8000a00 <HAL_GetTick+0x8>)
 80009fa:	6818      	ldr	r0, [r3, #0]
}
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	20000030 	.word	0x20000030

08000a04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a04:	b538      	push	{r3, r4, r5, lr}
 8000a06:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000a08:	f7ff fff6 	bl	80009f8 <HAL_GetTick>
 8000a0c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a0e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000a10:	bf1e      	ittt	ne
 8000a12:	4b04      	ldrne	r3, [pc, #16]	; (8000a24 <HAL_Delay+0x20>)
 8000a14:	781b      	ldrbne	r3, [r3, #0]
 8000a16:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a18:	f7ff ffee 	bl	80009f8 <HAL_GetTick>
 8000a1c:	1b40      	subs	r0, r0, r5
 8000a1e:	4284      	cmp	r4, r0
 8000a20:	d8fa      	bhi.n	8000a18 <HAL_Delay+0x14>
  {
  }
}
 8000a22:	bd38      	pop	{r3, r4, r5, pc}
 8000a24:	20000000 	.word	0x20000000

08000a28 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a28:	4a07      	ldr	r2, [pc, #28]	; (8000a48 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a2a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a2c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a2e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a32:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000a36:	041b      	lsls	r3, r3, #16
 8000a38:	0c1b      	lsrs	r3, r3, #16
 8000a3a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000a42:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000a44:	60d3      	str	r3, [r2, #12]
 8000a46:	4770      	bx	lr
 8000a48:	e000ed00 	.word	0xe000ed00

08000a4c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a4c:	4b17      	ldr	r3, [pc, #92]	; (8000aac <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a4e:	b530      	push	{r4, r5, lr}
 8000a50:	68dc      	ldr	r4, [r3, #12]
 8000a52:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a56:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a5a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a5c:	2b04      	cmp	r3, #4
 8000a5e:	bf28      	it	cs
 8000a60:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a62:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a64:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a68:	bf98      	it	ls
 8000a6a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a6c:	fa05 f303 	lsl.w	r3, r5, r3
 8000a70:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a74:	bf88      	it	hi
 8000a76:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a78:	4019      	ands	r1, r3
 8000a7a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a7c:	fa05 f404 	lsl.w	r4, r5, r4
 8000a80:	3c01      	subs	r4, #1
 8000a82:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000a84:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a86:	ea42 0201 	orr.w	r2, r2, r1
 8000a8a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a8e:	bfa9      	itett	ge
 8000a90:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a94:	4b06      	ldrlt	r3, [pc, #24]	; (8000ab0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a96:	b2d2      	uxtbge	r2, r2
 8000a98:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a9c:	bfbb      	ittet	lt
 8000a9e:	f000 000f 	andlt.w	r0, r0, #15
 8000aa2:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa8:	541a      	strblt	r2, [r3, r0]
 8000aaa:	bd30      	pop	{r4, r5, pc}
 8000aac:	e000ed00 	.word	0xe000ed00
 8000ab0:	e000ed14 	.word	0xe000ed14

08000ab4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000ab4:	2800      	cmp	r0, #0
 8000ab6:	db08      	blt.n	8000aca <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ab8:	2301      	movs	r3, #1
 8000aba:	0942      	lsrs	r2, r0, #5
 8000abc:	f000 001f 	and.w	r0, r0, #31
 8000ac0:	fa03 f000 	lsl.w	r0, r3, r0
 8000ac4:	4b01      	ldr	r3, [pc, #4]	; (8000acc <HAL_NVIC_EnableIRQ+0x18>)
 8000ac6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000aca:	4770      	bx	lr
 8000acc:	e000e100 	.word	0xe000e100

08000ad0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ad0:	3801      	subs	r0, #1
 8000ad2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ad6:	d20a      	bcs.n	8000aee <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad8:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ada:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000adc:	4a06      	ldr	r2, [pc, #24]	; (8000af8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ade:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ae4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ae6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ae8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000aee:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	e000e010 	.word	0xe000e010
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000afc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b00:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8000b02:	4626      	mov	r6, r4
 8000b04:	4b66      	ldr	r3, [pc, #408]	; (8000ca0 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b06:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000cb0 <HAL_GPIO_Init+0x1b4>
 8000b0a:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8000cb4 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b0e:	680a      	ldr	r2, [r1, #0]
 8000b10:	fa32 f506 	lsrs.w	r5, r2, r6
 8000b14:	d102      	bne.n	8000b1c <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 8000b16:	b003      	add	sp, #12
 8000b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8000b1c:	f04f 0801 	mov.w	r8, #1
 8000b20:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b24:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8000b28:	4590      	cmp	r8, r2
 8000b2a:	d17f      	bne.n	8000c2c <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 8000b2c:	684d      	ldr	r5, [r1, #4]
 8000b2e:	2d12      	cmp	r5, #18
 8000b30:	f000 80aa 	beq.w	8000c88 <HAL_GPIO_Init+0x18c>
 8000b34:	f200 8083 	bhi.w	8000c3e <HAL_GPIO_Init+0x142>
 8000b38:	2d02      	cmp	r5, #2
 8000b3a:	f000 80a2 	beq.w	8000c82 <HAL_GPIO_Init+0x186>
 8000b3e:	d877      	bhi.n	8000c30 <HAL_GPIO_Init+0x134>
 8000b40:	2d00      	cmp	r5, #0
 8000b42:	f000 8089 	beq.w	8000c58 <HAL_GPIO_Init+0x15c>
 8000b46:	2d01      	cmp	r5, #1
 8000b48:	f000 8099 	beq.w	8000c7e <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b4c:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b50:	2aff      	cmp	r2, #255	; 0xff
 8000b52:	bf93      	iteet	ls
 8000b54:	4682      	movls	sl, r0
 8000b56:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000b5a:	3d08      	subhi	r5, #8
 8000b5c:	f8d0 b000 	ldrls.w	fp, [r0]
 8000b60:	bf92      	itee	ls
 8000b62:	00b5      	lslls	r5, r6, #2
 8000b64:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000b68:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b6a:	fa09 f805 	lsl.w	r8, r9, r5
 8000b6e:	ea2b 0808 	bic.w	r8, fp, r8
 8000b72:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b76:	bf88      	it	hi
 8000b78:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b7c:	ea48 0505 	orr.w	r5, r8, r5
 8000b80:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b84:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000b88:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000b8c:	d04e      	beq.n	8000c2c <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b8e:	4d45      	ldr	r5, [pc, #276]	; (8000ca4 <HAL_GPIO_Init+0x1a8>)
 8000b90:	4f44      	ldr	r7, [pc, #272]	; (8000ca4 <HAL_GPIO_Init+0x1a8>)
 8000b92:	69ad      	ldr	r5, [r5, #24]
 8000b94:	f026 0803 	bic.w	r8, r6, #3
 8000b98:	f045 0501 	orr.w	r5, r5, #1
 8000b9c:	61bd      	str	r5, [r7, #24]
 8000b9e:	69bd      	ldr	r5, [r7, #24]
 8000ba0:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000ba4:	f005 0501 	and.w	r5, r5, #1
 8000ba8:	9501      	str	r5, [sp, #4]
 8000baa:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bae:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bb2:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bb4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000bb8:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bbc:	fa09 f90b 	lsl.w	r9, r9, fp
 8000bc0:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bc4:	4d38      	ldr	r5, [pc, #224]	; (8000ca8 <HAL_GPIO_Init+0x1ac>)
 8000bc6:	42a8      	cmp	r0, r5
 8000bc8:	d063      	beq.n	8000c92 <HAL_GPIO_Init+0x196>
 8000bca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bce:	42a8      	cmp	r0, r5
 8000bd0:	d061      	beq.n	8000c96 <HAL_GPIO_Init+0x19a>
 8000bd2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bd6:	42a8      	cmp	r0, r5
 8000bd8:	d05f      	beq.n	8000c9a <HAL_GPIO_Init+0x19e>
 8000bda:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bde:	42a8      	cmp	r0, r5
 8000be0:	bf0c      	ite	eq
 8000be2:	2503      	moveq	r5, #3
 8000be4:	2504      	movne	r5, #4
 8000be6:	fa05 f50b 	lsl.w	r5, r5, fp
 8000bea:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000bee:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8000bf2:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bf4:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000bf8:	bf14      	ite	ne
 8000bfa:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000bfc:	4395      	biceq	r5, r2
 8000bfe:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8000c00:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c02:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000c06:	bf14      	ite	ne
 8000c08:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c0a:	4395      	biceq	r5, r2
 8000c0c:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c0e:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c10:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c14:	bf14      	ite	ne
 8000c16:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c18:	4395      	biceq	r5, r2
 8000c1a:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c1c:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c1e:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c22:	bf14      	ite	ne
 8000c24:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c26:	ea25 0202 	biceq.w	r2, r5, r2
 8000c2a:	60da      	str	r2, [r3, #12]
	position++;
 8000c2c:	3601      	adds	r6, #1
 8000c2e:	e76e      	b.n	8000b0e <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8000c30:	2d03      	cmp	r5, #3
 8000c32:	d022      	beq.n	8000c7a <HAL_GPIO_Init+0x17e>
 8000c34:	2d11      	cmp	r5, #17
 8000c36:	d189      	bne.n	8000b4c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c38:	68cc      	ldr	r4, [r1, #12]
 8000c3a:	3404      	adds	r4, #4
          break;
 8000c3c:	e786      	b.n	8000b4c <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000c3e:	4f1b      	ldr	r7, [pc, #108]	; (8000cac <HAL_GPIO_Init+0x1b0>)
 8000c40:	42bd      	cmp	r5, r7
 8000c42:	d009      	beq.n	8000c58 <HAL_GPIO_Init+0x15c>
 8000c44:	d812      	bhi.n	8000c6c <HAL_GPIO_Init+0x170>
 8000c46:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000cb8 <HAL_GPIO_Init+0x1bc>
 8000c4a:	454d      	cmp	r5, r9
 8000c4c:	d004      	beq.n	8000c58 <HAL_GPIO_Init+0x15c>
 8000c4e:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000c52:	454d      	cmp	r5, r9
 8000c54:	f47f af7a 	bne.w	8000b4c <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c58:	688c      	ldr	r4, [r1, #8]
 8000c5a:	b1c4      	cbz	r4, 8000c8e <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c5c:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8000c5e:	bf0c      	ite	eq
 8000c60:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000c64:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c68:	2408      	movs	r4, #8
 8000c6a:	e76f      	b.n	8000b4c <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000c6c:	4575      	cmp	r5, lr
 8000c6e:	d0f3      	beq.n	8000c58 <HAL_GPIO_Init+0x15c>
 8000c70:	4565      	cmp	r5, ip
 8000c72:	d0f1      	beq.n	8000c58 <HAL_GPIO_Init+0x15c>
 8000c74:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000cbc <HAL_GPIO_Init+0x1c0>
 8000c78:	e7eb      	b.n	8000c52 <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c7a:	2400      	movs	r4, #0
 8000c7c:	e766      	b.n	8000b4c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c7e:	68cc      	ldr	r4, [r1, #12]
          break;
 8000c80:	e764      	b.n	8000b4c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c82:	68cc      	ldr	r4, [r1, #12]
 8000c84:	3408      	adds	r4, #8
          break;
 8000c86:	e761      	b.n	8000b4c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c88:	68cc      	ldr	r4, [r1, #12]
 8000c8a:	340c      	adds	r4, #12
          break;
 8000c8c:	e75e      	b.n	8000b4c <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c8e:	2404      	movs	r4, #4
 8000c90:	e75c      	b.n	8000b4c <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c92:	2500      	movs	r5, #0
 8000c94:	e7a7      	b.n	8000be6 <HAL_GPIO_Init+0xea>
 8000c96:	2501      	movs	r5, #1
 8000c98:	e7a5      	b.n	8000be6 <HAL_GPIO_Init+0xea>
 8000c9a:	2502      	movs	r5, #2
 8000c9c:	e7a3      	b.n	8000be6 <HAL_GPIO_Init+0xea>
 8000c9e:	bf00      	nop
 8000ca0:	40010400 	.word	0x40010400
 8000ca4:	40021000 	.word	0x40021000
 8000ca8:	40010800 	.word	0x40010800
 8000cac:	10210000 	.word	0x10210000
 8000cb0:	10310000 	.word	0x10310000
 8000cb4:	10320000 	.word	0x10320000
 8000cb8:	10110000 	.word	0x10110000
 8000cbc:	10220000 	.word	0x10220000

08000cc0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000cc0:	6883      	ldr	r3, [r0, #8]
 8000cc2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000cc4:	bf14      	ite	ne
 8000cc6:	2001      	movne	r0, #1
 8000cc8:	2000      	moveq	r0, #0
 8000cca:	4770      	bx	lr

08000ccc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ccc:	b10a      	cbz	r2, 8000cd2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000cce:	6101      	str	r1, [r0, #16]
 8000cd0:	4770      	bx	lr
 8000cd2:	0409      	lsls	r1, r1, #16
 8000cd4:	e7fb      	b.n	8000cce <HAL_GPIO_WritePin+0x2>
	...

08000cd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cd8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cdc:	4605      	mov	r5, r0
 8000cde:	b908      	cbnz	r0, 8000ce4 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8000ce0:	2001      	movs	r0, #1
 8000ce2:	e03c      	b.n	8000d5e <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ce4:	6803      	ldr	r3, [r0, #0]
 8000ce6:	07db      	lsls	r3, r3, #31
 8000ce8:	d410      	bmi.n	8000d0c <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cea:	682b      	ldr	r3, [r5, #0]
 8000cec:	079f      	lsls	r7, r3, #30
 8000cee:	d45d      	bmi.n	8000dac <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cf0:	682b      	ldr	r3, [r5, #0]
 8000cf2:	0719      	lsls	r1, r3, #28
 8000cf4:	f100 8094 	bmi.w	8000e20 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cf8:	682b      	ldr	r3, [r5, #0]
 8000cfa:	075a      	lsls	r2, r3, #29
 8000cfc:	f100 80be 	bmi.w	8000e7c <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d00:	69e8      	ldr	r0, [r5, #28]
 8000d02:	2800      	cmp	r0, #0
 8000d04:	f040 812c 	bne.w	8000f60 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8000d08:	2000      	movs	r0, #0
 8000d0a:	e028      	b.n	8000d5e <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d0c:	4c8f      	ldr	r4, [pc, #572]	; (8000f4c <HAL_RCC_OscConfig+0x274>)
 8000d0e:	6863      	ldr	r3, [r4, #4]
 8000d10:	f003 030c 	and.w	r3, r3, #12
 8000d14:	2b04      	cmp	r3, #4
 8000d16:	d007      	beq.n	8000d28 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d18:	6863      	ldr	r3, [r4, #4]
 8000d1a:	f003 030c 	and.w	r3, r3, #12
 8000d1e:	2b08      	cmp	r3, #8
 8000d20:	d109      	bne.n	8000d36 <HAL_RCC_OscConfig+0x5e>
 8000d22:	6863      	ldr	r3, [r4, #4]
 8000d24:	03de      	lsls	r6, r3, #15
 8000d26:	d506      	bpl.n	8000d36 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d28:	6823      	ldr	r3, [r4, #0]
 8000d2a:	039c      	lsls	r4, r3, #14
 8000d2c:	d5dd      	bpl.n	8000cea <HAL_RCC_OscConfig+0x12>
 8000d2e:	686b      	ldr	r3, [r5, #4]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d1da      	bne.n	8000cea <HAL_RCC_OscConfig+0x12>
 8000d34:	e7d4      	b.n	8000ce0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d36:	686b      	ldr	r3, [r5, #4]
 8000d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d3c:	d112      	bne.n	8000d64 <HAL_RCC_OscConfig+0x8c>
 8000d3e:	6823      	ldr	r3, [r4, #0]
 8000d40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d44:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000d46:	f7ff fe57 	bl	80009f8 <HAL_GetTick>
 8000d4a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d4c:	6823      	ldr	r3, [r4, #0]
 8000d4e:	0398      	lsls	r0, r3, #14
 8000d50:	d4cb      	bmi.n	8000cea <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d52:	f7ff fe51 	bl	80009f8 <HAL_GetTick>
 8000d56:	1b80      	subs	r0, r0, r6
 8000d58:	2864      	cmp	r0, #100	; 0x64
 8000d5a:	d9f7      	bls.n	8000d4c <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000d5c:	2003      	movs	r0, #3
}
 8000d5e:	b002      	add	sp, #8
 8000d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d64:	b99b      	cbnz	r3, 8000d8e <HAL_RCC_OscConfig+0xb6>
 8000d66:	6823      	ldr	r3, [r4, #0]
 8000d68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d6c:	6023      	str	r3, [r4, #0]
 8000d6e:	6823      	ldr	r3, [r4, #0]
 8000d70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d74:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000d76:	f7ff fe3f 	bl	80009f8 <HAL_GetTick>
 8000d7a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d7c:	6823      	ldr	r3, [r4, #0]
 8000d7e:	0399      	lsls	r1, r3, #14
 8000d80:	d5b3      	bpl.n	8000cea <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d82:	f7ff fe39 	bl	80009f8 <HAL_GetTick>
 8000d86:	1b80      	subs	r0, r0, r6
 8000d88:	2864      	cmp	r0, #100	; 0x64
 8000d8a:	d9f7      	bls.n	8000d7c <HAL_RCC_OscConfig+0xa4>
 8000d8c:	e7e6      	b.n	8000d5c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d8e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d92:	6823      	ldr	r3, [r4, #0]
 8000d94:	d103      	bne.n	8000d9e <HAL_RCC_OscConfig+0xc6>
 8000d96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d9a:	6023      	str	r3, [r4, #0]
 8000d9c:	e7cf      	b.n	8000d3e <HAL_RCC_OscConfig+0x66>
 8000d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000da2:	6023      	str	r3, [r4, #0]
 8000da4:	6823      	ldr	r3, [r4, #0]
 8000da6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000daa:	e7cb      	b.n	8000d44 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000dac:	4c67      	ldr	r4, [pc, #412]	; (8000f4c <HAL_RCC_OscConfig+0x274>)
 8000dae:	6863      	ldr	r3, [r4, #4]
 8000db0:	f013 0f0c 	tst.w	r3, #12
 8000db4:	d007      	beq.n	8000dc6 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000db6:	6863      	ldr	r3, [r4, #4]
 8000db8:	f003 030c 	and.w	r3, r3, #12
 8000dbc:	2b08      	cmp	r3, #8
 8000dbe:	d110      	bne.n	8000de2 <HAL_RCC_OscConfig+0x10a>
 8000dc0:	6863      	ldr	r3, [r4, #4]
 8000dc2:	03da      	lsls	r2, r3, #15
 8000dc4:	d40d      	bmi.n	8000de2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dc6:	6823      	ldr	r3, [r4, #0]
 8000dc8:	079b      	lsls	r3, r3, #30
 8000dca:	d502      	bpl.n	8000dd2 <HAL_RCC_OscConfig+0xfa>
 8000dcc:	692b      	ldr	r3, [r5, #16]
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d186      	bne.n	8000ce0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dd2:	6823      	ldr	r3, [r4, #0]
 8000dd4:	696a      	ldr	r2, [r5, #20]
 8000dd6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000dda:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000dde:	6023      	str	r3, [r4, #0]
 8000de0:	e786      	b.n	8000cf0 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000de2:	692a      	ldr	r2, [r5, #16]
 8000de4:	4b5a      	ldr	r3, [pc, #360]	; (8000f50 <HAL_RCC_OscConfig+0x278>)
 8000de6:	b16a      	cbz	r2, 8000e04 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000de8:	2201      	movs	r2, #1
 8000dea:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000dec:	f7ff fe04 	bl	80009f8 <HAL_GetTick>
 8000df0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000df2:	6823      	ldr	r3, [r4, #0]
 8000df4:	079f      	lsls	r7, r3, #30
 8000df6:	d4ec      	bmi.n	8000dd2 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000df8:	f7ff fdfe 	bl	80009f8 <HAL_GetTick>
 8000dfc:	1b80      	subs	r0, r0, r6
 8000dfe:	2802      	cmp	r0, #2
 8000e00:	d9f7      	bls.n	8000df2 <HAL_RCC_OscConfig+0x11a>
 8000e02:	e7ab      	b.n	8000d5c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000e04:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e06:	f7ff fdf7 	bl	80009f8 <HAL_GetTick>
 8000e0a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e0c:	6823      	ldr	r3, [r4, #0]
 8000e0e:	0798      	lsls	r0, r3, #30
 8000e10:	f57f af6e 	bpl.w	8000cf0 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e14:	f7ff fdf0 	bl	80009f8 <HAL_GetTick>
 8000e18:	1b80      	subs	r0, r0, r6
 8000e1a:	2802      	cmp	r0, #2
 8000e1c:	d9f6      	bls.n	8000e0c <HAL_RCC_OscConfig+0x134>
 8000e1e:	e79d      	b.n	8000d5c <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e20:	69aa      	ldr	r2, [r5, #24]
 8000e22:	4c4a      	ldr	r4, [pc, #296]	; (8000f4c <HAL_RCC_OscConfig+0x274>)
 8000e24:	4b4b      	ldr	r3, [pc, #300]	; (8000f54 <HAL_RCC_OscConfig+0x27c>)
 8000e26:	b1da      	cbz	r2, 8000e60 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8000e28:	2201      	movs	r2, #1
 8000e2a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e2c:	f7ff fde4 	bl	80009f8 <HAL_GetTick>
 8000e30:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e34:	079b      	lsls	r3, r3, #30
 8000e36:	d50d      	bpl.n	8000e54 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000e38:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000e3c:	4b46      	ldr	r3, [pc, #280]	; (8000f58 <HAL_RCC_OscConfig+0x280>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e44:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000e46:	bf00      	nop
  }
  while (Delay --);
 8000e48:	9b01      	ldr	r3, [sp, #4]
 8000e4a:	1e5a      	subs	r2, r3, #1
 8000e4c:	9201      	str	r2, [sp, #4]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d1f9      	bne.n	8000e46 <HAL_RCC_OscConfig+0x16e>
 8000e52:	e751      	b.n	8000cf8 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e54:	f7ff fdd0 	bl	80009f8 <HAL_GetTick>
 8000e58:	1b80      	subs	r0, r0, r6
 8000e5a:	2802      	cmp	r0, #2
 8000e5c:	d9e9      	bls.n	8000e32 <HAL_RCC_OscConfig+0x15a>
 8000e5e:	e77d      	b.n	8000d5c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000e60:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e62:	f7ff fdc9 	bl	80009f8 <HAL_GetTick>
 8000e66:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e6a:	079f      	lsls	r7, r3, #30
 8000e6c:	f57f af44 	bpl.w	8000cf8 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e70:	f7ff fdc2 	bl	80009f8 <HAL_GetTick>
 8000e74:	1b80      	subs	r0, r0, r6
 8000e76:	2802      	cmp	r0, #2
 8000e78:	d9f6      	bls.n	8000e68 <HAL_RCC_OscConfig+0x190>
 8000e7a:	e76f      	b.n	8000d5c <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e7c:	4c33      	ldr	r4, [pc, #204]	; (8000f4c <HAL_RCC_OscConfig+0x274>)
 8000e7e:	69e3      	ldr	r3, [r4, #28]
 8000e80:	00d8      	lsls	r0, r3, #3
 8000e82:	d424      	bmi.n	8000ece <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8000e84:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e86:	69e3      	ldr	r3, [r4, #28]
 8000e88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e8c:	61e3      	str	r3, [r4, #28]
 8000e8e:	69e3      	ldr	r3, [r4, #28]
 8000e90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e94:	9300      	str	r3, [sp, #0]
 8000e96:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e98:	4e30      	ldr	r6, [pc, #192]	; (8000f5c <HAL_RCC_OscConfig+0x284>)
 8000e9a:	6833      	ldr	r3, [r6, #0]
 8000e9c:	05d9      	lsls	r1, r3, #23
 8000e9e:	d518      	bpl.n	8000ed2 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ea0:	68eb      	ldr	r3, [r5, #12]
 8000ea2:	2b01      	cmp	r3, #1
 8000ea4:	d126      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x21c>
 8000ea6:	6a23      	ldr	r3, [r4, #32]
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000eae:	f7ff fda3 	bl	80009f8 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000eb2:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000eb6:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000eb8:	6a23      	ldr	r3, [r4, #32]
 8000eba:	079b      	lsls	r3, r3, #30
 8000ebc:	d53f      	bpl.n	8000f3e <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8000ebe:	2f00      	cmp	r7, #0
 8000ec0:	f43f af1e 	beq.w	8000d00 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ec4:	69e3      	ldr	r3, [r4, #28]
 8000ec6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000eca:	61e3      	str	r3, [r4, #28]
 8000ecc:	e718      	b.n	8000d00 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000ece:	2700      	movs	r7, #0
 8000ed0:	e7e2      	b.n	8000e98 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ed2:	6833      	ldr	r3, [r6, #0]
 8000ed4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ed8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000eda:	f7ff fd8d 	bl	80009f8 <HAL_GetTick>
 8000ede:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ee0:	6833      	ldr	r3, [r6, #0]
 8000ee2:	05da      	lsls	r2, r3, #23
 8000ee4:	d4dc      	bmi.n	8000ea0 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ee6:	f7ff fd87 	bl	80009f8 <HAL_GetTick>
 8000eea:	eba0 0008 	sub.w	r0, r0, r8
 8000eee:	2864      	cmp	r0, #100	; 0x64
 8000ef0:	d9f6      	bls.n	8000ee0 <HAL_RCC_OscConfig+0x208>
 8000ef2:	e733      	b.n	8000d5c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ef4:	b9ab      	cbnz	r3, 8000f22 <HAL_RCC_OscConfig+0x24a>
 8000ef6:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ef8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000efc:	f023 0301 	bic.w	r3, r3, #1
 8000f00:	6223      	str	r3, [r4, #32]
 8000f02:	6a23      	ldr	r3, [r4, #32]
 8000f04:	f023 0304 	bic.w	r3, r3, #4
 8000f08:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000f0a:	f7ff fd75 	bl	80009f8 <HAL_GetTick>
 8000f0e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f10:	6a23      	ldr	r3, [r4, #32]
 8000f12:	0798      	lsls	r0, r3, #30
 8000f14:	d5d3      	bpl.n	8000ebe <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f16:	f7ff fd6f 	bl	80009f8 <HAL_GetTick>
 8000f1a:	1b80      	subs	r0, r0, r6
 8000f1c:	4540      	cmp	r0, r8
 8000f1e:	d9f7      	bls.n	8000f10 <HAL_RCC_OscConfig+0x238>
 8000f20:	e71c      	b.n	8000d5c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f22:	2b05      	cmp	r3, #5
 8000f24:	6a23      	ldr	r3, [r4, #32]
 8000f26:	d103      	bne.n	8000f30 <HAL_RCC_OscConfig+0x258>
 8000f28:	f043 0304 	orr.w	r3, r3, #4
 8000f2c:	6223      	str	r3, [r4, #32]
 8000f2e:	e7ba      	b.n	8000ea6 <HAL_RCC_OscConfig+0x1ce>
 8000f30:	f023 0301 	bic.w	r3, r3, #1
 8000f34:	6223      	str	r3, [r4, #32]
 8000f36:	6a23      	ldr	r3, [r4, #32]
 8000f38:	f023 0304 	bic.w	r3, r3, #4
 8000f3c:	e7b6      	b.n	8000eac <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f3e:	f7ff fd5b 	bl	80009f8 <HAL_GetTick>
 8000f42:	eba0 0008 	sub.w	r0, r0, r8
 8000f46:	42b0      	cmp	r0, r6
 8000f48:	d9b6      	bls.n	8000eb8 <HAL_RCC_OscConfig+0x1e0>
 8000f4a:	e707      	b.n	8000d5c <HAL_RCC_OscConfig+0x84>
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	42420000 	.word	0x42420000
 8000f54:	42420480 	.word	0x42420480
 8000f58:	20000010 	.word	0x20000010
 8000f5c:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f60:	4b2a      	ldr	r3, [pc, #168]	; (800100c <HAL_RCC_OscConfig+0x334>)
 8000f62:	685a      	ldr	r2, [r3, #4]
 8000f64:	461c      	mov	r4, r3
 8000f66:	f002 020c 	and.w	r2, r2, #12
 8000f6a:	2a08      	cmp	r2, #8
 8000f6c:	d03d      	beq.n	8000fea <HAL_RCC_OscConfig+0x312>
 8000f6e:	2300      	movs	r3, #0
 8000f70:	4e27      	ldr	r6, [pc, #156]	; (8001010 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f72:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000f74:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f76:	d12b      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8000f78:	f7ff fd3e 	bl	80009f8 <HAL_GetTick>
 8000f7c:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f7e:	6823      	ldr	r3, [r4, #0]
 8000f80:	0199      	lsls	r1, r3, #6
 8000f82:	d41f      	bmi.n	8000fc4 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f84:	6a2b      	ldr	r3, [r5, #32]
 8000f86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f8a:	d105      	bne.n	8000f98 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f8c:	6862      	ldr	r2, [r4, #4]
 8000f8e:	68a9      	ldr	r1, [r5, #8]
 8000f90:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000f94:	430a      	orrs	r2, r1
 8000f96:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f98:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000f9a:	6862      	ldr	r2, [r4, #4]
 8000f9c:	430b      	orrs	r3, r1
 8000f9e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000faa:	f7ff fd25 	bl	80009f8 <HAL_GetTick>
 8000fae:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fb0:	6823      	ldr	r3, [r4, #0]
 8000fb2:	019a      	lsls	r2, r3, #6
 8000fb4:	f53f aea8 	bmi.w	8000d08 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fb8:	f7ff fd1e 	bl	80009f8 <HAL_GetTick>
 8000fbc:	1b40      	subs	r0, r0, r5
 8000fbe:	2802      	cmp	r0, #2
 8000fc0:	d9f6      	bls.n	8000fb0 <HAL_RCC_OscConfig+0x2d8>
 8000fc2:	e6cb      	b.n	8000d5c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fc4:	f7ff fd18 	bl	80009f8 <HAL_GetTick>
 8000fc8:	1bc0      	subs	r0, r0, r7
 8000fca:	2802      	cmp	r0, #2
 8000fcc:	d9d7      	bls.n	8000f7e <HAL_RCC_OscConfig+0x2a6>
 8000fce:	e6c5      	b.n	8000d5c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000fd0:	f7ff fd12 	bl	80009f8 <HAL_GetTick>
 8000fd4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fd6:	6823      	ldr	r3, [r4, #0]
 8000fd8:	019b      	lsls	r3, r3, #6
 8000fda:	f57f ae95 	bpl.w	8000d08 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fde:	f7ff fd0b 	bl	80009f8 <HAL_GetTick>
 8000fe2:	1b40      	subs	r0, r0, r5
 8000fe4:	2802      	cmp	r0, #2
 8000fe6:	d9f6      	bls.n	8000fd6 <HAL_RCC_OscConfig+0x2fe>
 8000fe8:	e6b8      	b.n	8000d5c <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fea:	2801      	cmp	r0, #1
 8000fec:	f43f aeb7 	beq.w	8000d5e <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8000ff0:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ff2:	6a2b      	ldr	r3, [r5, #32]
 8000ff4:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	f47f ae71 	bne.w	8000ce0 <HAL_RCC_OscConfig+0x8>
 8000ffe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001000:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001004:	1ac0      	subs	r0, r0, r3
 8001006:	bf18      	it	ne
 8001008:	2001      	movne	r0, #1
 800100a:	e6a8      	b.n	8000d5e <HAL_RCC_OscConfig+0x86>
 800100c:	40021000 	.word	0x40021000
 8001010:	42420060 	.word	0x42420060

08001014 <HAL_RCC_GetSysClockFreq>:
{
 8001014:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001016:	4b19      	ldr	r3, [pc, #100]	; (800107c <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001018:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800101a:	ac02      	add	r4, sp, #8
 800101c:	f103 0510 	add.w	r5, r3, #16
 8001020:	4622      	mov	r2, r4
 8001022:	6818      	ldr	r0, [r3, #0]
 8001024:	6859      	ldr	r1, [r3, #4]
 8001026:	3308      	adds	r3, #8
 8001028:	c203      	stmia	r2!, {r0, r1}
 800102a:	42ab      	cmp	r3, r5
 800102c:	4614      	mov	r4, r2
 800102e:	d1f7      	bne.n	8001020 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001030:	2301      	movs	r3, #1
 8001032:	f88d 3004 	strb.w	r3, [sp, #4]
 8001036:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001038:	4911      	ldr	r1, [pc, #68]	; (8001080 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800103a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800103e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001040:	f003 020c 	and.w	r2, r3, #12
 8001044:	2a08      	cmp	r2, #8
 8001046:	d117      	bne.n	8001078 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001048:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800104c:	a806      	add	r0, sp, #24
 800104e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001050:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001052:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001056:	d50c      	bpl.n	8001072 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001058:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800105a:	480a      	ldr	r0, [pc, #40]	; (8001084 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800105c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001060:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001062:	aa06      	add	r2, sp, #24
 8001064:	4413      	add	r3, r2
 8001066:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800106a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800106e:	b007      	add	sp, #28
 8001070:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001072:	4805      	ldr	r0, [pc, #20]	; (8001088 <HAL_RCC_GetSysClockFreq+0x74>)
 8001074:	4350      	muls	r0, r2
 8001076:	e7fa      	b.n	800106e <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001078:	4802      	ldr	r0, [pc, #8]	; (8001084 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800107a:	e7f8      	b.n	800106e <HAL_RCC_GetSysClockFreq+0x5a>
 800107c:	08002634 	.word	0x08002634
 8001080:	40021000 	.word	0x40021000
 8001084:	007a1200 	.word	0x007a1200
 8001088:	003d0900 	.word	0x003d0900

0800108c <HAL_RCC_ClockConfig>:
{
 800108c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001090:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001092:	4604      	mov	r4, r0
 8001094:	b910      	cbnz	r0, 800109c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001096:	2001      	movs	r0, #1
 8001098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800109c:	4a45      	ldr	r2, [pc, #276]	; (80011b4 <HAL_RCC_ClockConfig+0x128>)
 800109e:	6813      	ldr	r3, [r2, #0]
 80010a0:	f003 0307 	and.w	r3, r3, #7
 80010a4:	428b      	cmp	r3, r1
 80010a6:	d329      	bcc.n	80010fc <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010a8:	6821      	ldr	r1, [r4, #0]
 80010aa:	078e      	lsls	r6, r1, #30
 80010ac:	d431      	bmi.n	8001112 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010ae:	07ca      	lsls	r2, r1, #31
 80010b0:	d444      	bmi.n	800113c <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010b2:	4a40      	ldr	r2, [pc, #256]	; (80011b4 <HAL_RCC_ClockConfig+0x128>)
 80010b4:	6813      	ldr	r3, [r2, #0]
 80010b6:	f003 0307 	and.w	r3, r3, #7
 80010ba:	429d      	cmp	r5, r3
 80010bc:	d367      	bcc.n	800118e <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010be:	6822      	ldr	r2, [r4, #0]
 80010c0:	4d3d      	ldr	r5, [pc, #244]	; (80011b8 <HAL_RCC_ClockConfig+0x12c>)
 80010c2:	f012 0f04 	tst.w	r2, #4
 80010c6:	d16e      	bne.n	80011a6 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010c8:	0713      	lsls	r3, r2, #28
 80010ca:	d506      	bpl.n	80010da <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010cc:	686b      	ldr	r3, [r5, #4]
 80010ce:	6922      	ldr	r2, [r4, #16]
 80010d0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80010d4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80010d8:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80010da:	f7ff ff9b 	bl	8001014 <HAL_RCC_GetSysClockFreq>
 80010de:	686b      	ldr	r3, [r5, #4]
 80010e0:	4a36      	ldr	r2, [pc, #216]	; (80011bc <HAL_RCC_ClockConfig+0x130>)
 80010e2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010e6:	5cd3      	ldrb	r3, [r2, r3]
 80010e8:	40d8      	lsrs	r0, r3
 80010ea:	4b35      	ldr	r3, [pc, #212]	; (80011c0 <HAL_RCC_ClockConfig+0x134>)
 80010ec:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80010ee:	4b35      	ldr	r3, [pc, #212]	; (80011c4 <HAL_RCC_ClockConfig+0x138>)
 80010f0:	6818      	ldr	r0, [r3, #0]
 80010f2:	f7ff fc3f 	bl	8000974 <HAL_InitTick>
  return HAL_OK;
 80010f6:	2000      	movs	r0, #0
 80010f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010fc:	6813      	ldr	r3, [r2, #0]
 80010fe:	f023 0307 	bic.w	r3, r3, #7
 8001102:	430b      	orrs	r3, r1
 8001104:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001106:	6813      	ldr	r3, [r2, #0]
 8001108:	f003 0307 	and.w	r3, r3, #7
 800110c:	4299      	cmp	r1, r3
 800110e:	d1c2      	bne.n	8001096 <HAL_RCC_ClockConfig+0xa>
 8001110:	e7ca      	b.n	80010a8 <HAL_RCC_ClockConfig+0x1c>
 8001112:	4b29      	ldr	r3, [pc, #164]	; (80011b8 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001114:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001118:	bf1e      	ittt	ne
 800111a:	685a      	ldrne	r2, [r3, #4]
 800111c:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001120:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001122:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001124:	bf42      	ittt	mi
 8001126:	685a      	ldrmi	r2, [r3, #4]
 8001128:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 800112c:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800112e:	685a      	ldr	r2, [r3, #4]
 8001130:	68a0      	ldr	r0, [r4, #8]
 8001132:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001136:	4302      	orrs	r2, r0
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	e7b8      	b.n	80010ae <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800113c:	6862      	ldr	r2, [r4, #4]
 800113e:	4e1e      	ldr	r6, [pc, #120]	; (80011b8 <HAL_RCC_ClockConfig+0x12c>)
 8001140:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001142:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001144:	d11b      	bne.n	800117e <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001146:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800114a:	d0a4      	beq.n	8001096 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800114c:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800114e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001152:	f023 0303 	bic.w	r3, r3, #3
 8001156:	4313      	orrs	r3, r2
 8001158:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800115a:	f7ff fc4d 	bl	80009f8 <HAL_GetTick>
 800115e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001160:	6873      	ldr	r3, [r6, #4]
 8001162:	6862      	ldr	r2, [r4, #4]
 8001164:	f003 030c 	and.w	r3, r3, #12
 8001168:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800116c:	d0a1      	beq.n	80010b2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800116e:	f7ff fc43 	bl	80009f8 <HAL_GetTick>
 8001172:	1bc0      	subs	r0, r0, r7
 8001174:	4540      	cmp	r0, r8
 8001176:	d9f3      	bls.n	8001160 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8001178:	2003      	movs	r0, #3
}
 800117a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800117e:	2a02      	cmp	r2, #2
 8001180:	d102      	bne.n	8001188 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001182:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001186:	e7e0      	b.n	800114a <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001188:	f013 0f02 	tst.w	r3, #2
 800118c:	e7dd      	b.n	800114a <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800118e:	6813      	ldr	r3, [r2, #0]
 8001190:	f023 0307 	bic.w	r3, r3, #7
 8001194:	432b      	orrs	r3, r5
 8001196:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001198:	6813      	ldr	r3, [r2, #0]
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	429d      	cmp	r5, r3
 80011a0:	f47f af79 	bne.w	8001096 <HAL_RCC_ClockConfig+0xa>
 80011a4:	e78b      	b.n	80010be <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011a6:	686b      	ldr	r3, [r5, #4]
 80011a8:	68e1      	ldr	r1, [r4, #12]
 80011aa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011ae:	430b      	orrs	r3, r1
 80011b0:	606b      	str	r3, [r5, #4]
 80011b2:	e789      	b.n	80010c8 <HAL_RCC_ClockConfig+0x3c>
 80011b4:	40022000 	.word	0x40022000
 80011b8:	40021000 	.word	0x40021000
 80011bc:	08002644 	.word	0x08002644
 80011c0:	20000010 	.word	0x20000010
 80011c4:	20000004 	.word	0x20000004

080011c8 <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80011c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011ca:	4604      	mov	r4, r0
 80011cc:	460e      	mov	r6, r1
 80011ce:	4615      	mov	r5, r2
 80011d0:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80011d2:	6821      	ldr	r1, [r4, #0]
 80011d4:	688a      	ldr	r2, [r1, #8]
 80011d6:	ea36 0302 	bics.w	r3, r6, r2
 80011da:	d001      	beq.n	80011e0 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80011dc:	2000      	movs	r0, #0
}
 80011de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 80011e0:	1c6b      	adds	r3, r5, #1
 80011e2:	d0f7      	beq.n	80011d4 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80011e4:	f7ff fc08 	bl	80009f8 <HAL_GetTick>
 80011e8:	1bc0      	subs	r0, r0, r7
 80011ea:	4285      	cmp	r5, r0
 80011ec:	d8f1      	bhi.n	80011d2 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80011ee:	6823      	ldr	r3, [r4, #0]
 80011f0:	685a      	ldr	r2, [r3, #4]
 80011f2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80011f6:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80011f8:	6862      	ldr	r2, [r4, #4]
 80011fa:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80011fe:	d10a      	bne.n	8001216 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
 8001200:	68a2      	ldr	r2, [r4, #8]
 8001202:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001206:	d002      	beq.n	800120e <SPI_WaitFlagStateUntilTimeout.constprop.8+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001208:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800120c:	d103      	bne.n	8001216 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
          __HAL_SPI_DISABLE(hspi);
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001214:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001216:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001218:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800121c:	d107      	bne.n	800122e <SPI_WaitFlagStateUntilTimeout.constprop.8+0x66>
          SPI_RESET_CRC(hspi);
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800122c:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800122e:	2301      	movs	r3, #1
 8001230:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001234:	2300      	movs	r3, #0
 8001236:	2003      	movs	r0, #3
 8001238:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 800123c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800123e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800123e:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001240:	4613      	mov	r3, r2
 8001242:	460a      	mov	r2, r1
 8001244:	2180      	movs	r1, #128	; 0x80
{
 8001246:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001248:	f7ff ffbe 	bl	80011c8 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 800124c:	b120      	cbz	r0, 8001258 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 800124e:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001250:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001252:	f043 0320 	orr.w	r3, r3, #32
 8001256:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8001258:	bd10      	pop	{r4, pc}

0800125a <HAL_SPI_Init>:
{
 800125a:	b510      	push	{r4, lr}
  if (hspi == NULL)
 800125c:	4604      	mov	r4, r0
 800125e:	2800      	cmp	r0, #0
 8001260:	d034      	beq.n	80012cc <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001262:	2300      	movs	r3, #0
 8001264:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001266:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800126a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800126e:	b91b      	cbnz	r3, 8001278 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8001270:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001274:	f001 f89c 	bl	80023b0 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001278:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800127a:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800127c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001280:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001282:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8001284:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001288:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800128a:	6863      	ldr	r3, [r4, #4]
 800128c:	69a1      	ldr	r1, [r4, #24]
 800128e:	4303      	orrs	r3, r0
 8001290:	68e0      	ldr	r0, [r4, #12]
 8001292:	4303      	orrs	r3, r0
 8001294:	6920      	ldr	r0, [r4, #16]
 8001296:	4303      	orrs	r3, r0
 8001298:	6960      	ldr	r0, [r4, #20]
 800129a:	4303      	orrs	r3, r0
 800129c:	69e0      	ldr	r0, [r4, #28]
 800129e:	4303      	orrs	r3, r0
 80012a0:	6a20      	ldr	r0, [r4, #32]
 80012a2:	4303      	orrs	r3, r0
 80012a4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80012a6:	4303      	orrs	r3, r0
 80012a8:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80012ac:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80012ae:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80012b0:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80012b4:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80012b6:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80012b8:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80012ba:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80012bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80012c0:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 80012c2:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80012c4:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80012c6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 80012ca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80012cc:	2001      	movs	r0, #1
}
 80012ce:	bd10      	pop	{r4, pc}

080012d0 <HAL_SPI_TransmitReceive>:
{
 80012d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80012d4:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80012d6:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80012da:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80012dc:	2b01      	cmp	r3, #1
{
 80012de:	460d      	mov	r5, r1
 80012e0:	4691      	mov	r9, r2
 80012e2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 80012e4:	f000 80e2 	beq.w	80014ac <HAL_SPI_TransmitReceive+0x1dc>
 80012e8:	2301      	movs	r3, #1
 80012ea:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80012ee:	f7ff fb83 	bl	80009f8 <HAL_GetTick>
  tmp_state           = hspi->State;
 80012f2:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 80012f6:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 80012f8:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80012fa:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 80012fc:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80012fe:	d00a      	beq.n	8001316 <HAL_SPI_TransmitReceive+0x46>
 8001300:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001304:	f040 80d0 	bne.w	80014a8 <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001308:	68a0      	ldr	r0, [r4, #8]
 800130a:	2800      	cmp	r0, #0
 800130c:	f040 80cc 	bne.w	80014a8 <HAL_SPI_TransmitReceive+0x1d8>
 8001310:	2b04      	cmp	r3, #4
 8001312:	f040 80c9 	bne.w	80014a8 <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001316:	2d00      	cmp	r5, #0
 8001318:	f000 80c4 	beq.w	80014a4 <HAL_SPI_TransmitReceive+0x1d4>
 800131c:	f1b9 0f00 	cmp.w	r9, #0
 8001320:	f000 80c0 	beq.w	80014a4 <HAL_SPI_TransmitReceive+0x1d4>
 8001324:	2e00      	cmp	r6, #0
 8001326:	f000 80bd 	beq.w	80014a4 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800132a:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800132e:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001332:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001334:	bf1c      	itt	ne
 8001336:	2305      	movne	r3, #5
 8001338:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800133c:	2300      	movs	r3, #0
 800133e:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001340:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001342:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001344:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001346:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001348:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800134a:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 800134c:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800134e:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001350:	bf58      	it	pl
 8001352:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001354:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001356:	bf58      	it	pl
 8001358:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 800135c:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 800135e:	bf58      	it	pl
 8001360:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001362:	68e2      	ldr	r2, [r4, #12]
 8001364:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001368:	d158      	bne.n	800141c <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800136a:	b109      	cbz	r1, 8001370 <HAL_SPI_TransmitReceive+0xa0>
 800136c:	2e01      	cmp	r6, #1
 800136e:	d107      	bne.n	8001380 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001370:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001374:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001376:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001378:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800137a:	3b01      	subs	r3, #1
 800137c:	b29b      	uxth	r3, r3
 800137e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001380:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001382:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001384:	b29b      	uxth	r3, r3
 8001386:	b9ab      	cbnz	r3, 80013b4 <HAL_SPI_TransmitReceive+0xe4>
 8001388:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800138a:	b29b      	uxth	r3, r3
 800138c:	b993      	cbnz	r3, 80013b4 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800138e:	4642      	mov	r2, r8
 8001390:	4639      	mov	r1, r7
 8001392:	4620      	mov	r0, r4
 8001394:	f7ff ff53 	bl	800123e <SPI_EndRxTxTransaction>
 8001398:	2800      	cmp	r0, #0
 800139a:	f040 8081 	bne.w	80014a0 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800139e:	68a3      	ldr	r3, [r4, #8]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d132      	bne.n	800140a <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80013a4:	6823      	ldr	r3, [r4, #0]
 80013a6:	9001      	str	r0, [sp, #4]
 80013a8:	68da      	ldr	r2, [r3, #12]
 80013aa:	9201      	str	r2, [sp, #4]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	9301      	str	r3, [sp, #4]
 80013b0:	9b01      	ldr	r3, [sp, #4]
 80013b2:	e02a      	b.n	800140a <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80013b4:	6822      	ldr	r2, [r4, #0]
 80013b6:	6893      	ldr	r3, [r2, #8]
 80013b8:	0799      	lsls	r1, r3, #30
 80013ba:	d50d      	bpl.n	80013d8 <HAL_SPI_TransmitReceive+0x108>
 80013bc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80013be:	b29b      	uxth	r3, r3
 80013c0:	b153      	cbz	r3, 80013d8 <HAL_SPI_TransmitReceive+0x108>
 80013c2:	b14d      	cbz	r5, 80013d8 <HAL_SPI_TransmitReceive+0x108>
        txallowed = 0U;
 80013c4:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80013c6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80013c8:	f833 1b02 	ldrh.w	r1, [r3], #2
 80013cc:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80013ce:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80013d0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80013d2:	3b01      	subs	r3, #1
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80013d8:	6893      	ldr	r3, [r2, #8]
 80013da:	07db      	lsls	r3, r3, #31
 80013dc:	d50c      	bpl.n	80013f8 <HAL_SPI_TransmitReceive+0x128>
 80013de:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	b14b      	cbz	r3, 80013f8 <HAL_SPI_TransmitReceive+0x128>
        txallowed = 1U;
 80013e4:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80013e6:	68d2      	ldr	r2, [r2, #12]
 80013e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80013ea:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80013ee:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80013f0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80013f2:	3b01      	subs	r3, #1
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80013f8:	f7ff fafe 	bl	80009f8 <HAL_GetTick>
 80013fc:	eba0 0008 	sub.w	r0, r0, r8
 8001400:	4287      	cmp	r7, r0
 8001402:	d8be      	bhi.n	8001382 <HAL_SPI_TransmitReceive+0xb2>
 8001404:	1c7e      	adds	r6, r7, #1
 8001406:	d0bc      	beq.n	8001382 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 8001408:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800140a:	2301      	movs	r3, #1
 800140c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001410:	2300      	movs	r3, #0
 8001412:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001416:	b003      	add	sp, #12
 8001418:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800141c:	b109      	cbz	r1, 8001422 <HAL_SPI_TransmitReceive+0x152>
 800141e:	2e01      	cmp	r6, #1
 8001420:	d108      	bne.n	8001434 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001422:	782a      	ldrb	r2, [r5, #0]
 8001424:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001426:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001428:	3301      	adds	r3, #1
 800142a:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800142c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800142e:	3b01      	subs	r3, #1
 8001430:	b29b      	uxth	r3, r3
 8001432:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001434:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001436:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001438:	b29b      	uxth	r3, r3
 800143a:	b91b      	cbnz	r3, 8001444 <HAL_SPI_TransmitReceive+0x174>
 800143c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800143e:	b29b      	uxth	r3, r3
 8001440:	2b00      	cmp	r3, #0
 8001442:	d0a4      	beq.n	800138e <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001444:	6822      	ldr	r2, [r4, #0]
 8001446:	6893      	ldr	r3, [r2, #8]
 8001448:	0798      	lsls	r0, r3, #30
 800144a:	d50e      	bpl.n	800146a <HAL_SPI_TransmitReceive+0x19a>
 800144c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800144e:	b29b      	uxth	r3, r3
 8001450:	b15b      	cbz	r3, 800146a <HAL_SPI_TransmitReceive+0x19a>
 8001452:	b155      	cbz	r5, 800146a <HAL_SPI_TransmitReceive+0x19a>
        txallowed = 0U;
 8001454:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001456:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 800145c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800145e:	3301      	adds	r3, #1
 8001460:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001462:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001464:	3b01      	subs	r3, #1
 8001466:	b29b      	uxth	r3, r3
 8001468:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800146a:	6822      	ldr	r2, [r4, #0]
 800146c:	6893      	ldr	r3, [r2, #8]
 800146e:	07d9      	lsls	r1, r3, #31
 8001470:	d50d      	bpl.n	800148e <HAL_SPI_TransmitReceive+0x1be>
 8001472:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001474:	b29b      	uxth	r3, r3
 8001476:	b153      	cbz	r3, 800148e <HAL_SPI_TransmitReceive+0x1be>
        txallowed = 1U;
 8001478:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800147a:	68d2      	ldr	r2, [r2, #12]
 800147c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800147e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001480:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001482:	3301      	adds	r3, #1
 8001484:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001486:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001488:	3b01      	subs	r3, #1
 800148a:	b29b      	uxth	r3, r3
 800148c:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800148e:	f7ff fab3 	bl	80009f8 <HAL_GetTick>
 8001492:	eba0 0008 	sub.w	r0, r0, r8
 8001496:	4287      	cmp	r7, r0
 8001498:	d8cd      	bhi.n	8001436 <HAL_SPI_TransmitReceive+0x166>
 800149a:	1c7b      	adds	r3, r7, #1
 800149c:	d0cb      	beq.n	8001436 <HAL_SPI_TransmitReceive+0x166>
 800149e:	e7b3      	b.n	8001408 <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80014a0:	2320      	movs	r3, #32
 80014a2:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80014a4:	2001      	movs	r0, #1
 80014a6:	e7b0      	b.n	800140a <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 80014a8:	2002      	movs	r0, #2
 80014aa:	e7ae      	b.n	800140a <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 80014ac:	2002      	movs	r0, #2
 80014ae:	e7b2      	b.n	8001416 <HAL_SPI_TransmitReceive+0x146>

080014b0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80014b0:	6a03      	ldr	r3, [r0, #32]
{
 80014b2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80014b4:	f023 0301 	bic.w	r3, r3, #1
 80014b8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80014ba:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80014bc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80014be:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80014c0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80014c2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80014c6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80014c8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80014ca:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80014ce:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80014d0:	4d0a      	ldr	r5, [pc, #40]	; (80014fc <TIM_OC1_SetConfig+0x4c>)
 80014d2:	42a8      	cmp	r0, r5
 80014d4:	d10b      	bne.n	80014ee <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80014d6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80014d8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80014dc:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80014de:	698e      	ldr	r6, [r1, #24]
 80014e0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80014e2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80014e6:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80014e8:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80014ec:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80014ee:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80014f0:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80014f2:	684a      	ldr	r2, [r1, #4]
 80014f4:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80014f6:	6203      	str	r3, [r0, #32]
 80014f8:	bd70      	pop	{r4, r5, r6, pc}
 80014fa:	bf00      	nop
 80014fc:	40012c00 	.word	0x40012c00

08001500 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001500:	6a03      	ldr	r3, [r0, #32]
{
 8001502:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001504:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001508:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800150a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800150c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800150e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001510:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001512:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001516:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001518:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800151a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800151e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001522:	4d0b      	ldr	r5, [pc, #44]	; (8001550 <TIM_OC3_SetConfig+0x50>)
 8001524:	42a8      	cmp	r0, r5
 8001526:	d10d      	bne.n	8001544 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001528:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800152a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800152e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001532:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001534:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001536:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800153a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 800153c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001540:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001544:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001546:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001548:	684a      	ldr	r2, [r1, #4]
 800154a:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800154c:	6203      	str	r3, [r0, #32]
 800154e:	bd70      	pop	{r4, r5, r6, pc}
 8001550:	40012c00 	.word	0x40012c00

08001554 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001554:	6a03      	ldr	r3, [r0, #32]
{
 8001556:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001558:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800155c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800155e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001560:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001562:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001564:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001566:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800156a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800156e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001570:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001574:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001578:	4d06      	ldr	r5, [pc, #24]	; (8001594 <TIM_OC4_SetConfig+0x40>)
 800157a:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800157c:	bf02      	ittt	eq
 800157e:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001580:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001584:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001588:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800158a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800158c:	684a      	ldr	r2, [r1, #4]
 800158e:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001590:	6203      	str	r3, [r0, #32]
 8001592:	bd30      	pop	{r4, r5, pc}
 8001594:	40012c00 	.word	0x40012c00

08001598 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001598:	6803      	ldr	r3, [r0, #0]
}
 800159a:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800159c:	68da      	ldr	r2, [r3, #12]
 800159e:	f042 0201 	orr.w	r2, r2, #1
 80015a2:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80015a4:	689a      	ldr	r2, [r3, #8]
 80015a6:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80015aa:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80015ac:	bf1e      	ittt	ne
 80015ae:	681a      	ldrne	r2, [r3, #0]
 80015b0:	f042 0201 	orrne.w	r2, r2, #1
 80015b4:	601a      	strne	r2, [r3, #0]
}
 80015b6:	4770      	bx	lr

080015b8 <HAL_TIM_PWM_MspInit>:
 80015b8:	4770      	bx	lr

080015ba <HAL_TIM_OC_DelayElapsedCallback>:
 80015ba:	4770      	bx	lr

080015bc <HAL_TIM_IC_CaptureCallback>:
 80015bc:	4770      	bx	lr

080015be <HAL_TIM_PWM_PulseFinishedCallback>:
 80015be:	4770      	bx	lr

080015c0 <HAL_TIM_TriggerCallback>:
 80015c0:	4770      	bx	lr

080015c2 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015c2:	6803      	ldr	r3, [r0, #0]
{
 80015c4:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015c6:	691a      	ldr	r2, [r3, #16]
{
 80015c8:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015ca:	0791      	lsls	r1, r2, #30
 80015cc:	d50e      	bpl.n	80015ec <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80015ce:	68da      	ldr	r2, [r3, #12]
 80015d0:	0792      	lsls	r2, r2, #30
 80015d2:	d50b      	bpl.n	80015ec <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80015d4:	f06f 0202 	mvn.w	r2, #2
 80015d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015da:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015dc:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015de:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015e0:	079b      	lsls	r3, r3, #30
 80015e2:	d077      	beq.n	80016d4 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80015e4:	f7ff ffea 	bl	80015bc <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015e8:	2300      	movs	r3, #0
 80015ea:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80015ec:	6823      	ldr	r3, [r4, #0]
 80015ee:	691a      	ldr	r2, [r3, #16]
 80015f0:	0750      	lsls	r0, r2, #29
 80015f2:	d510      	bpl.n	8001616 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80015f4:	68da      	ldr	r2, [r3, #12]
 80015f6:	0751      	lsls	r1, r2, #29
 80015f8:	d50d      	bpl.n	8001616 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80015fa:	f06f 0204 	mvn.w	r2, #4
 80015fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001600:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001602:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001604:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001606:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800160a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800160c:	d068      	beq.n	80016e0 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 800160e:	f7ff ffd5 	bl	80015bc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001612:	2300      	movs	r3, #0
 8001614:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001616:	6823      	ldr	r3, [r4, #0]
 8001618:	691a      	ldr	r2, [r3, #16]
 800161a:	0712      	lsls	r2, r2, #28
 800161c:	d50f      	bpl.n	800163e <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800161e:	68da      	ldr	r2, [r3, #12]
 8001620:	0710      	lsls	r0, r2, #28
 8001622:	d50c      	bpl.n	800163e <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001624:	f06f 0208 	mvn.w	r2, #8
 8001628:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800162a:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800162c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800162e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001630:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8001632:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001634:	d05a      	beq.n	80016ec <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001636:	f7ff ffc1 	bl	80015bc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800163a:	2300      	movs	r3, #0
 800163c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800163e:	6823      	ldr	r3, [r4, #0]
 8001640:	691a      	ldr	r2, [r3, #16]
 8001642:	06d2      	lsls	r2, r2, #27
 8001644:	d510      	bpl.n	8001668 <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001646:	68da      	ldr	r2, [r3, #12]
 8001648:	06d0      	lsls	r0, r2, #27
 800164a:	d50d      	bpl.n	8001668 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800164c:	f06f 0210 	mvn.w	r2, #16
 8001650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001652:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001654:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001656:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001658:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800165c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800165e:	d04b      	beq.n	80016f8 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001660:	f7ff ffac 	bl	80015bc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001664:	2300      	movs	r3, #0
 8001666:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001668:	6823      	ldr	r3, [r4, #0]
 800166a:	691a      	ldr	r2, [r3, #16]
 800166c:	07d1      	lsls	r1, r2, #31
 800166e:	d508      	bpl.n	8001682 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001670:	68da      	ldr	r2, [r3, #12]
 8001672:	07d2      	lsls	r2, r2, #31
 8001674:	d505      	bpl.n	8001682 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001676:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800167a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800167c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800167e:	f000 fe47 	bl	8002310 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001682:	6823      	ldr	r3, [r4, #0]
 8001684:	691a      	ldr	r2, [r3, #16]
 8001686:	0610      	lsls	r0, r2, #24
 8001688:	d508      	bpl.n	800169c <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800168a:	68da      	ldr	r2, [r3, #12]
 800168c:	0611      	lsls	r1, r2, #24
 800168e:	d505      	bpl.n	800169c <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001690:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001694:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001696:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001698:	f000 fa3d 	bl	8001b16 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800169c:	6823      	ldr	r3, [r4, #0]
 800169e:	691a      	ldr	r2, [r3, #16]
 80016a0:	0652      	lsls	r2, r2, #25
 80016a2:	d508      	bpl.n	80016b6 <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80016a4:	68da      	ldr	r2, [r3, #12]
 80016a6:	0650      	lsls	r0, r2, #25
 80016a8:	d505      	bpl.n	80016b6 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80016aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80016ae:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80016b0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80016b2:	f7ff ff85 	bl	80015c0 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80016b6:	6823      	ldr	r3, [r4, #0]
 80016b8:	691a      	ldr	r2, [r3, #16]
 80016ba:	0691      	lsls	r1, r2, #26
 80016bc:	d522      	bpl.n	8001704 <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80016be:	68da      	ldr	r2, [r3, #12]
 80016c0:	0692      	lsls	r2, r2, #26
 80016c2:	d51f      	bpl.n	8001704 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80016c4:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80016c8:	4620      	mov	r0, r4
}
 80016ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80016ce:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80016d0:	f000 ba20 	b.w	8001b14 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80016d4:	f7ff ff71 	bl	80015ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016d8:	4620      	mov	r0, r4
 80016da:	f7ff ff70 	bl	80015be <HAL_TIM_PWM_PulseFinishedCallback>
 80016de:	e783      	b.n	80015e8 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016e0:	f7ff ff6b 	bl	80015ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016e4:	4620      	mov	r0, r4
 80016e6:	f7ff ff6a 	bl	80015be <HAL_TIM_PWM_PulseFinishedCallback>
 80016ea:	e792      	b.n	8001612 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016ec:	f7ff ff65 	bl	80015ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016f0:	4620      	mov	r0, r4
 80016f2:	f7ff ff64 	bl	80015be <HAL_TIM_PWM_PulseFinishedCallback>
 80016f6:	e7a0      	b.n	800163a <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016f8:	f7ff ff5f 	bl	80015ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016fc:	4620      	mov	r0, r4
 80016fe:	f7ff ff5e 	bl	80015be <HAL_TIM_PWM_PulseFinishedCallback>
 8001702:	e7af      	b.n	8001664 <HAL_TIM_IRQHandler+0xa2>
 8001704:	bd10      	pop	{r4, pc}
	...

08001708 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001708:	4a1a      	ldr	r2, [pc, #104]	; (8001774 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800170a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800170c:	4290      	cmp	r0, r2
 800170e:	d00a      	beq.n	8001726 <TIM_Base_SetConfig+0x1e>
 8001710:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001714:	d007      	beq.n	8001726 <TIM_Base_SetConfig+0x1e>
 8001716:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800171a:	4290      	cmp	r0, r2
 800171c:	d003      	beq.n	8001726 <TIM_Base_SetConfig+0x1e>
 800171e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001722:	4290      	cmp	r0, r2
 8001724:	d115      	bne.n	8001752 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001726:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001728:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800172c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800172e:	4a11      	ldr	r2, [pc, #68]	; (8001774 <TIM_Base_SetConfig+0x6c>)
 8001730:	4290      	cmp	r0, r2
 8001732:	d00a      	beq.n	800174a <TIM_Base_SetConfig+0x42>
 8001734:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001738:	d007      	beq.n	800174a <TIM_Base_SetConfig+0x42>
 800173a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800173e:	4290      	cmp	r0, r2
 8001740:	d003      	beq.n	800174a <TIM_Base_SetConfig+0x42>
 8001742:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001746:	4290      	cmp	r0, r2
 8001748:	d103      	bne.n	8001752 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800174a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800174c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001750:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001752:	694a      	ldr	r2, [r1, #20]
 8001754:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001758:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800175a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800175c:	688b      	ldr	r3, [r1, #8]
 800175e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001760:	680b      	ldr	r3, [r1, #0]
 8001762:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001764:	4b03      	ldr	r3, [pc, #12]	; (8001774 <TIM_Base_SetConfig+0x6c>)
 8001766:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001768:	bf04      	itt	eq
 800176a:	690b      	ldreq	r3, [r1, #16]
 800176c:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800176e:	2301      	movs	r3, #1
 8001770:	6143      	str	r3, [r0, #20]
 8001772:	4770      	bx	lr
 8001774:	40012c00 	.word	0x40012c00

08001778 <HAL_TIM_Base_Init>:
{
 8001778:	b510      	push	{r4, lr}
  if (htim == NULL)
 800177a:	4604      	mov	r4, r0
 800177c:	b1a0      	cbz	r0, 80017a8 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800177e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001782:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001786:	b91b      	cbnz	r3, 8001790 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001788:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800178c:	f000 fe4c 	bl	8002428 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001790:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001792:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001794:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001798:	1d21      	adds	r1, r4, #4
 800179a:	f7ff ffb5 	bl	8001708 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800179e:	2301      	movs	r3, #1
  return HAL_OK;
 80017a0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80017a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80017a6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80017a8:	2001      	movs	r0, #1
}
 80017aa:	bd10      	pop	{r4, pc}

080017ac <HAL_TIM_PWM_Init>:
{
 80017ac:	b510      	push	{r4, lr}
  if (htim == NULL)
 80017ae:	4604      	mov	r4, r0
 80017b0:	b1a0      	cbz	r0, 80017dc <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80017b2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80017b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80017ba:	b91b      	cbnz	r3, 80017c4 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80017bc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80017c0:	f7ff fefa 	bl	80015b8 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80017c4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017c6:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80017c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017cc:	1d21      	adds	r1, r4, #4
 80017ce:	f7ff ff9b 	bl	8001708 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80017d2:	2301      	movs	r3, #1
  return HAL_OK;
 80017d4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80017d6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80017da:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80017dc:	2001      	movs	r0, #1
}
 80017de:	bd10      	pop	{r4, pc}

080017e0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80017e0:	6a03      	ldr	r3, [r0, #32]
{
 80017e2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80017e4:	f023 0310 	bic.w	r3, r3, #16
 80017e8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80017ea:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80017ec:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80017ee:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80017f0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80017f2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80017f6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80017fa:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80017fc:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001800:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001804:	4d0b      	ldr	r5, [pc, #44]	; (8001834 <TIM_OC2_SetConfig+0x54>)
 8001806:	42a8      	cmp	r0, r5
 8001808:	d10d      	bne.n	8001826 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800180a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800180c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001810:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001814:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001816:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001818:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800181c:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800181e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001822:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001826:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001828:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800182a:	684a      	ldr	r2, [r1, #4]
 800182c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800182e:	6203      	str	r3, [r0, #32]
 8001830:	bd70      	pop	{r4, r5, r6, pc}
 8001832:	bf00      	nop
 8001834:	40012c00 	.word	0x40012c00

08001838 <HAL_TIM_PWM_ConfigChannel>:
{
 8001838:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800183a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800183e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001840:	2b01      	cmp	r3, #1
 8001842:	f04f 0002 	mov.w	r0, #2
 8001846:	d025      	beq.n	8001894 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001848:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800184a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 800184e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8001852:	2a0c      	cmp	r2, #12
 8001854:	d818      	bhi.n	8001888 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001856:	e8df f002 	tbb	[pc, r2]
 800185a:	1707      	.short	0x1707
 800185c:	171e1717 	.word	0x171e1717
 8001860:	172f1717 	.word	0x172f1717
 8001864:	1717      	.short	0x1717
 8001866:	40          	.byte	0x40
 8001867:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001868:	6820      	ldr	r0, [r4, #0]
 800186a:	f7ff fe21 	bl	80014b0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800186e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001870:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001872:	699a      	ldr	r2, [r3, #24]
 8001874:	f042 0208 	orr.w	r2, r2, #8
 8001878:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800187a:	699a      	ldr	r2, [r3, #24]
 800187c:	f022 0204 	bic.w	r2, r2, #4
 8001880:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001882:	699a      	ldr	r2, [r3, #24]
 8001884:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001886:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001888:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800188a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800188c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001890:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001894:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001896:	6820      	ldr	r0, [r4, #0]
 8001898:	f7ff ffa2 	bl	80017e0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800189c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800189e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80018a0:	699a      	ldr	r2, [r3, #24]
 80018a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80018a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80018a8:	699a      	ldr	r2, [r3, #24]
 80018aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80018b0:	699a      	ldr	r2, [r3, #24]
 80018b2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80018b6:	e7e6      	b.n	8001886 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80018b8:	6820      	ldr	r0, [r4, #0]
 80018ba:	f7ff fe21 	bl	8001500 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80018be:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80018c0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80018c2:	69da      	ldr	r2, [r3, #28]
 80018c4:	f042 0208 	orr.w	r2, r2, #8
 80018c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80018ca:	69da      	ldr	r2, [r3, #28]
 80018cc:	f022 0204 	bic.w	r2, r2, #4
 80018d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80018d2:	69da      	ldr	r2, [r3, #28]
 80018d4:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80018d6:	61da      	str	r2, [r3, #28]
      break;
 80018d8:	e7d6      	b.n	8001888 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80018da:	6820      	ldr	r0, [r4, #0]
 80018dc:	f7ff fe3a 	bl	8001554 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80018e0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80018e2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80018e4:	69da      	ldr	r2, [r3, #28]
 80018e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80018ea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80018ec:	69da      	ldr	r2, [r3, #28]
 80018ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018f2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80018f4:	69da      	ldr	r2, [r3, #28]
 80018f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80018fa:	e7ec      	b.n	80018d6 <HAL_TIM_PWM_ConfigChannel+0x9e>

080018fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80018fc:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80018fe:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001900:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001902:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001906:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800190a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800190c:	6083      	str	r3, [r0, #8]
 800190e:	bd10      	pop	{r4, pc}

08001910 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001910:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001914:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001916:	2b01      	cmp	r3, #1
{
 8001918:	4604      	mov	r4, r0
 800191a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800191e:	d019      	beq.n	8001954 <HAL_TIM_ConfigClockSource+0x44>
 8001920:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001922:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001926:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001928:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800192c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800192e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001932:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001936:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001938:	680b      	ldr	r3, [r1, #0]
 800193a:	2b40      	cmp	r3, #64	; 0x40
 800193c:	d065      	beq.n	8001a0a <HAL_TIM_ConfigClockSource+0xfa>
 800193e:	d815      	bhi.n	800196c <HAL_TIM_ConfigClockSource+0x5c>
 8001940:	2b10      	cmp	r3, #16
 8001942:	d00c      	beq.n	800195e <HAL_TIM_ConfigClockSource+0x4e>
 8001944:	d807      	bhi.n	8001956 <HAL_TIM_ConfigClockSource+0x46>
 8001946:	b153      	cbz	r3, 800195e <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8001948:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800194a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800194c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001950:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001954:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001956:	2b20      	cmp	r3, #32
 8001958:	d001      	beq.n	800195e <HAL_TIM_ConfigClockSource+0x4e>
 800195a:	2b30      	cmp	r3, #48	; 0x30
 800195c:	d1f4      	bne.n	8001948 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 800195e:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001960:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8001964:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001968:	4313      	orrs	r3, r2
 800196a:	e01a      	b.n	80019a2 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 800196c:	2b60      	cmp	r3, #96	; 0x60
 800196e:	d034      	beq.n	80019da <HAL_TIM_ConfigClockSource+0xca>
 8001970:	d819      	bhi.n	80019a6 <HAL_TIM_ConfigClockSource+0x96>
 8001972:	2b50      	cmp	r3, #80	; 0x50
 8001974:	d1e8      	bne.n	8001948 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001976:	684a      	ldr	r2, [r1, #4]
 8001978:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800197a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800197c:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800197e:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001982:	f025 0501 	bic.w	r5, r5, #1
 8001986:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001988:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800198a:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800198c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001990:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001994:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001996:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001998:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800199a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800199e:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80019a2:	6083      	str	r3, [r0, #8]
 80019a4:	e7d0      	b.n	8001948 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 80019a6:	2b70      	cmp	r3, #112	; 0x70
 80019a8:	d00c      	beq.n	80019c4 <HAL_TIM_ConfigClockSource+0xb4>
 80019aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80019ae:	d1cb      	bne.n	8001948 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 80019b0:	68cb      	ldr	r3, [r1, #12]
 80019b2:	684a      	ldr	r2, [r1, #4]
 80019b4:	6889      	ldr	r1, [r1, #8]
 80019b6:	f7ff ffa1 	bl	80018fc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80019ba:	6822      	ldr	r2, [r4, #0]
 80019bc:	6893      	ldr	r3, [r2, #8]
 80019be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019c2:	e008      	b.n	80019d6 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 80019c4:	68cb      	ldr	r3, [r1, #12]
 80019c6:	684a      	ldr	r2, [r1, #4]
 80019c8:	6889      	ldr	r1, [r1, #8]
 80019ca:	f7ff ff97 	bl	80018fc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80019ce:	6822      	ldr	r2, [r4, #0]
 80019d0:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80019d2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80019d6:	6093      	str	r3, [r2, #8]
      break;
 80019d8:	e7b6      	b.n	8001948 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80019da:	684d      	ldr	r5, [r1, #4]
 80019dc:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80019de:	6a01      	ldr	r1, [r0, #32]
 80019e0:	f021 0110 	bic.w	r1, r1, #16
 80019e4:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80019e6:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80019e8:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80019ea:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80019ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80019f2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80019f6:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80019fa:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80019fc:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80019fe:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001a00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001a04:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8001a08:	e7cb      	b.n	80019a2 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a0a:	684a      	ldr	r2, [r1, #4]
 8001a0c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001a0e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a10:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a12:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a16:	f025 0501 	bic.w	r5, r5, #1
 8001a1a:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a1c:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8001a1e:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001a20:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001a24:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001a28:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001a2a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001a2c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001a32:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8001a36:	e7b4      	b.n	80019a2 <HAL_TIM_ConfigClockSource+0x92>

08001a38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001a38:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001a3a:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001a3c:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001a3e:	f001 011f 	and.w	r1, r1, #31
 8001a42:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001a44:	ea23 0304 	bic.w	r3, r3, r4
 8001a48:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001a4a:	6a03      	ldr	r3, [r0, #32]
 8001a4c:	408a      	lsls	r2, r1
 8001a4e:	431a      	orrs	r2, r3
 8001a50:	6202      	str	r2, [r0, #32]
 8001a52:	bd10      	pop	{r4, pc}

08001a54 <HAL_TIM_PWM_Start>:
{
 8001a54:	b510      	push	{r4, lr}
 8001a56:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001a58:	2201      	movs	r2, #1
 8001a5a:	6800      	ldr	r0, [r0, #0]
 8001a5c:	f7ff ffec 	bl	8001a38 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001a60:	6823      	ldr	r3, [r4, #0]
 8001a62:	4a09      	ldr	r2, [pc, #36]	; (8001a88 <HAL_TIM_PWM_Start+0x34>)
}
 8001a64:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001a66:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8001a68:	bf02      	ittt	eq
 8001a6a:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001a6c:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8001a70:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a78:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001a7a:	bf1e      	ittt	ne
 8001a7c:	681a      	ldrne	r2, [r3, #0]
 8001a7e:	f042 0201 	orrne.w	r2, r2, #1
 8001a82:	601a      	strne	r2, [r3, #0]
}
 8001a84:	bd10      	pop	{r4, pc}
 8001a86:	bf00      	nop
 8001a88:	40012c00 	.word	0x40012c00

08001a8c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001a8c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001a90:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	f04f 0302 	mov.w	r3, #2
 8001a98:	d014      	beq.n	8001ac4 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001a9a:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001a9c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8001aa0:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001aa2:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001aa4:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001aa6:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001aa8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001aac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001ab0:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001ab2:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001ab4:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001ab6:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001abe:	2300      	movs	r3, #0
 8001ac0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001ac4:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001ac6:	bd30      	pop	{r4, r5, pc}

08001ac8 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8001ac8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d01f      	beq.n	8001b10 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001ad0:	68cb      	ldr	r3, [r1, #12]
 8001ad2:	688a      	ldr	r2, [r1, #8]
 8001ad4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ad8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001ada:	684a      	ldr	r2, [r1, #4]
 8001adc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ae0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001ae2:	680a      	ldr	r2, [r1, #0]
 8001ae4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001ae8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001aea:	690a      	ldr	r2, [r1, #16]
 8001aec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001af0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001af2:	694a      	ldr	r2, [r1, #20]
 8001af4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001af8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001afa:	69ca      	ldr	r2, [r1, #28]
 8001afc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001b00:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8001b02:	6802      	ldr	r2, [r0, #0]
 8001b04:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8001b06:	2300      	movs	r3, #0
 8001b08:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001b10:	2002      	movs	r0, #2
}
 8001b12:	4770      	bx	lr

08001b14 <HAL_TIMEx_CommutCallback>:
 8001b14:	4770      	bx	lr

08001b16 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001b16:	4770      	bx	lr

08001b18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b18:	b510      	push	{r4, lr}
 8001b1a:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b1c:	2228      	movs	r2, #40	; 0x28
 8001b1e:	2100      	movs	r1, #0
 8001b20:	a806      	add	r0, sp, #24
 8001b22:	f000 fd73 	bl	800260c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b26:	2214      	movs	r2, #20
 8001b28:	2100      	movs	r1, #0
 8001b2a:	a801      	add	r0, sp, #4
 8001b2c:	f000 fd6e 	bl	800260c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b30:	2301      	movs	r3, #1
 8001b32:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b34:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b36:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b38:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001b3a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b3e:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001b40:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b42:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b44:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b46:	f7ff f8c7 	bl	8000cd8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b4a:	230f      	movs	r3, #15
 8001b4c:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001b4e:	2380      	movs	r3, #128	; 0x80
 8001b50:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b56:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b58:	2300      	movs	r3, #0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b5a:	4621      	mov	r1, r4
 8001b5c:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b5e:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b60:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b62:	f7ff fa93 	bl	800108c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001b66:	b010      	add	sp, #64	; 0x40
 8001b68:	bd10      	pop	{r4, pc}
	...

08001b6c <main>:
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b09c      	sub	sp, #112	; 0x70
  HAL_Init();
 8001b70:	f7fe ff24 	bl	80009bc <HAL_Init>
  SystemClock_Config();
 8001b74:	f7ff ffd0 	bl	8001b18 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b78:	2210      	movs	r2, #16
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	a814      	add	r0, sp, #80	; 0x50
 8001b7e:	f000 fd45 	bl	800260c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b82:	4bad      	ldr	r3, [pc, #692]	; (8001e38 <main+0x2cc>)
                          |GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC5 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b86:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b88:	2501      	movs	r5, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8a:	2602      	movs	r6, #2
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001b8c:	2760      	movs	r7, #96	; 0x60
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b8e:	f042 0210 	orr.w	r2, r2, #16
 8001b92:	619a      	str	r2, [r3, #24]
 8001b94:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001b96:	2160      	movs	r1, #96	; 0x60
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b98:	f002 0210 	and.w	r2, r2, #16
 8001b9c:	9203      	str	r2, [sp, #12]
 8001b9e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ba0:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001ba2:	48a6      	ldr	r0, [pc, #664]	; (8001e3c <main+0x2d0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ba4:	f042 0220 	orr.w	r2, r2, #32
 8001ba8:	619a      	str	r2, [r3, #24]
 8001baa:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bac:	f04f 0804 	mov.w	r8, #4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bb0:	f002 0220 	and.w	r2, r2, #32
 8001bb4:	9204      	str	r2, [sp, #16]
 8001bb6:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb8:	699a      	ldr	r2, [r3, #24]
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bba:	f44f 5980 	mov.w	r9, #4096	; 0x1000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bbe:	f042 0208 	orr.w	r2, r2, #8
 8001bc2:	619a      	str	r2, [r3, #24]
 8001bc4:	699a      	ldr	r2, [r3, #24]
 8001bc6:	f002 0208 	and.w	r2, r2, #8
 8001bca:	9205      	str	r2, [sp, #20]
 8001bcc:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bce:	699a      	ldr	r2, [r3, #24]
 8001bd0:	f042 0204 	orr.w	r2, r2, #4
 8001bd4:	619a      	str	r2, [r3, #24]
 8001bd6:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001bd8:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bda:	f003 0304 	and.w	r3, r3, #4
 8001bde:	9306      	str	r3, [sp, #24]
 8001be0:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001be2:	f7ff f873 	bl	8000ccc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8001be6:	2200      	movs	r2, #0
 8001be8:	f640 4107 	movw	r1, #3079	; 0xc07
 8001bec:	4894      	ldr	r0, [pc, #592]	; (8001e40 <main+0x2d4>)
 8001bee:	f7ff f86d 	bl	8000ccc <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bf2:	a914      	add	r1, sp, #80	; 0x50
 8001bf4:	4891      	ldr	r0, [pc, #580]	; (8001e3c <main+0x2d0>)
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001bf6:	9714      	str	r7, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf8:	9515      	str	r5, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	9416      	str	r4, [sp, #88]	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfc:	9617      	str	r6, [sp, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bfe:	f7fe ff7d 	bl	8000afc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8001c02:	f640 4307 	movw	r3, #3079	; 0xc07
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c06:	a914      	add	r1, sp, #80	; 0x50
 8001c08:	488d      	ldr	r0, [pc, #564]	; (8001e40 <main+0x2d4>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8001c0a:	9314      	str	r3, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c0c:	9515      	str	r5, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0e:	9416      	str	r4, [sp, #88]	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c10:	9617      	str	r6, [sp, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c12:	f7fe ff73 	bl	8000afc <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c16:	a914      	add	r1, sp, #80	; 0x50
 8001c18:	488a      	ldr	r0, [pc, #552]	; (8001e44 <main+0x2d8>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c1a:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c1e:	9415      	str	r4, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	9416      	str	r4, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c22:	f7fe ff6b 	bl	8000afc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6 
                           PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8001c26:	23f8      	movs	r3, #248	; 0xf8
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c28:	a914      	add	r1, sp, #80	; 0x50
 8001c2a:	4885      	ldr	r0, [pc, #532]	; (8001e40 <main+0x2d4>)
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8001c2c:	9314      	str	r3, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c2e:	9415      	str	r4, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	9416      	str	r4, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c32:	f7fe ff63 	bl	8000afc <HAL_GPIO_Init>
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c36:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi2.Instance = SPI2;
 8001c3a:	4883      	ldr	r0, [pc, #524]	; (8001e48 <main+0x2dc>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c3c:	4a83      	ldr	r2, [pc, #524]	; (8001e4c <main+0x2e0>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c3e:	6084      	str	r4, [r0, #8]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c40:	e880 000c 	stmia.w	r0, {r2, r3}
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001c44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c48:	6183      	str	r3, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001c4a:	2338      	movs	r3, #56	; 0x38
 8001c4c:	61c3      	str	r3, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8001c4e:	2380      	movs	r3, #128	; 0x80
 8001c50:	6203      	str	r3, [r0, #32]
  hspi2.Init.CRCPolynomial = 10;
 8001c52:	230a      	movs	r3, #10
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c54:	60c4      	str	r4, [r0, #12]
  hspi2.Init.CRCPolynomial = 10;
 8001c56:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001c58:	6106      	str	r6, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c5a:	6145      	str	r5, [r0, #20]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c5c:	6244      	str	r4, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c5e:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c60:	f7ff fafb 	bl	800125a <HAL_SPI_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c64:	4621      	mov	r1, r4
 8001c66:	2210      	movs	r2, #16
 8001c68:	a809      	add	r0, sp, #36	; 0x24
 8001c6a:	f000 fccf 	bl	800260c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c6e:	4621      	mov	r1, r4
 8001c70:	221c      	movs	r2, #28
 8001c72:	a80d      	add	r0, sp, #52	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c74:	9407      	str	r4, [sp, #28]
 8001c76:	9408      	str	r4, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c78:	f000 fcc8 	bl	800260c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c7c:	2220      	movs	r2, #32
 8001c7e:	4621      	mov	r1, r4
 8001c80:	a814      	add	r0, sp, #80	; 0x50
 8001c82:	f000 fcc3 	bl	800260c <memset>
  htim1.Init.Prescaler = 3;
 8001c86:	2303      	movs	r3, #3
  htim1.Instance = TIM1;
 8001c88:	4d71      	ldr	r5, [pc, #452]	; (8001e50 <main+0x2e4>)
  htim1.Init.Prescaler = 3;
 8001c8a:	4972      	ldr	r1, [pc, #456]	; (8001e54 <main+0x2e8>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c8c:	4628      	mov	r0, r5
  htim1.Init.Prescaler = 3;
 8001c8e:	e885 000a 	stmia.w	r5, {r1, r3}
  htim1.Init.Period = 799;
 8001c92:	f240 331f 	movw	r3, #799	; 0x31f
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c96:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 799;
 8001c98:	60eb      	str	r3, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c9a:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c9c:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c9e:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ca0:	f7ff fd6a 	bl	8001778 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ca4:	a909      	add	r1, sp, #36	; 0x24
 8001ca6:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ca8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001cac:	f7ff fe30 	bl	8001910 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001cb0:	4628      	mov	r0, r5
 8001cb2:	f7ff fd7b 	bl	80017ac <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cb6:	a907      	add	r1, sp, #28
 8001cb8:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cba:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cbc:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cbe:	f7ff fee5 	bl	8001a8c <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.Pulse = 5;
 8001cc2:	2305      	movs	r3, #5
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cc4:	4622      	mov	r2, r4
 8001cc6:	a90d      	add	r1, sp, #52	; 0x34
 8001cc8:	4628      	mov	r0, r5
  sConfigOC.Pulse = 5;
 8001cca:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ccc:	970d      	str	r7, [sp, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cce:	940f      	str	r4, [sp, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cd0:	9410      	str	r4, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cd2:	9411      	str	r4, [sp, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cd4:	9412      	str	r4, [sp, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cd6:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cd8:	f7ff fdae 	bl	8001838 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cdc:	4642      	mov	r2, r8
 8001cde:	a90d      	add	r1, sp, #52	; 0x34
 8001ce0:	4628      	mov	r0, r5
 8001ce2:	f7ff fda9 	bl	8001838 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ce6:	2208      	movs	r2, #8
 8001ce8:	a90d      	add	r1, sp, #52	; 0x34
 8001cea:	4628      	mov	r0, r5
 8001cec:	f7ff fda4 	bl	8001838 <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cf0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001cf4:	a914      	add	r1, sp, #80	; 0x50
 8001cf6:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cf8:	9319      	str	r3, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cfa:	9414      	str	r4, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cfc:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cfe:	9416      	str	r4, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d00:	9417      	str	r4, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d02:	9418      	str	r4, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d04:	941b      	str	r4, [sp, #108]	; 0x6c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d06:	f7ff fedf 	bl	8001ac8 <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim1);
 8001d0a:	4628      	mov	r0, r5
 8001d0c:	f000 fbd0 	bl	80024b0 <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d10:	2210      	movs	r2, #16
 8001d12:	4621      	mov	r1, r4
 8001d14:	a814      	add	r0, sp, #80	; 0x50
 8001d16:	f000 fc79 	bl	800260c <memset>
  htim2.Init.Prescaler = 31;
 8001d1a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d1e:	231f      	movs	r3, #31
  htim2.Instance = TIM2;
 8001d20:	4f4d      	ldr	r7, [pc, #308]	; (8001e58 <main+0x2ec>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d22:	940d      	str	r4, [sp, #52]	; 0x34
  htim2.Init.Prescaler = 31;
 8001d24:	e887 0009 	stmia.w	r7, {r0, r3}
  htim2.Init.Period = 99;
 8001d28:	2363      	movs	r3, #99	; 0x63
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d2a:	4638      	mov	r0, r7
  htim2.Init.Period = 99;
 8001d2c:	60fb      	str	r3, [r7, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d2e:	60bc      	str	r4, [r7, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d30:	613c      	str	r4, [r7, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d32:	61bc      	str	r4, [r7, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d34:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d36:	f7ff fd1f 	bl	8001778 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d3a:	a914      	add	r1, sp, #80	; 0x50
 8001d3c:	4638      	mov	r0, r7
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d3e:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d42:	f7ff fde5 	bl	8001910 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d46:	a90d      	add	r1, sp, #52	; 0x34
 8001d48:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d4a:	940d      	str	r4, [sp, #52]	; 0x34
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d4c:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d4e:	f7ff fe9d 	bl	8001a8c <HAL_TIMEx_MasterConfigSynchronization>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d52:	2210      	movs	r2, #16
 8001d54:	4621      	mov	r1, r4
 8001d56:	a814      	add	r0, sp, #80	; 0x50
 8001d58:	f000 fc58 	bl	800260c <memset>
  htim3.Init.Prescaler = 3199;
 8001d5c:	f640 4e7f 	movw	lr, #3199	; 0xc7f
  htim3.Instance = TIM3;
 8001d60:	4e3e      	ldr	r6, [pc, #248]	; (8001e5c <main+0x2f0>)
  htim3.Init.Prescaler = 3199;
 8001d62:	4b3f      	ldr	r3, [pc, #252]	; (8001e60 <main+0x2f4>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d64:	4630      	mov	r0, r6
  htim3.Init.Prescaler = 3199;
 8001d66:	e886 4008 	stmia.w	r6, {r3, lr}
  htim3.Init.Period = 999;
 8001d6a:	f240 33e7 	movw	r3, #999	; 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d6e:	940d      	str	r4, [sp, #52]	; 0x34
  htim3.Init.Period = 999;
 8001d70:	60f3      	str	r3, [r6, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d72:	940e      	str	r4, [sp, #56]	; 0x38
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d74:	60b4      	str	r4, [r6, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d76:	6134      	str	r4, [r6, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d78:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d7a:	f7ff fcfd 	bl	8001778 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d7e:	a914      	add	r1, sp, #80	; 0x50
 8001d80:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d82:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d86:	f7ff fdc3 	bl	8001910 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d8a:	a90d      	add	r1, sp, #52	; 0x34
 8001d8c:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d8e:	940d      	str	r4, [sp, #52]	; 0x34
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d90:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d92:	f7ff fe7b 	bl	8001a8c <HAL_TIMEx_MasterConfigSynchronization>
  	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001d96:	4621      	mov	r1, r4
 8001d98:	4628      	mov	r0, r5
 8001d9a:	f7ff fe5b 	bl	8001a54 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001d9e:	4641      	mov	r1, r8
 8001da0:	4628      	mov	r0, r5
 8001da2:	f7ff fe57 	bl	8001a54 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001da6:	2108      	movs	r1, #8
 8001da8:	4628      	mov	r0, r5
 8001daa:	f7ff fe53 	bl	8001a54 <HAL_TIM_PWM_Start>
    HAL_TIM_Base_Start_IT(&htim2);
 8001dae:	4638      	mov	r0, r7
 8001db0:	f7ff fbf2 	bl	8001598 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim3);
 8001db4:	4630      	mov	r0, r6
 8001db6:	f7ff fbef 	bl	8001598 <HAL_TIM_Base_Start_IT>
 8001dba:	462c      	mov	r4, r5
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001dbc:	4f1f      	ldr	r7, [pc, #124]	; (8001e3c <main+0x2d0>)
	  	 	  HAL_SPI_TransmitReceive(&hspi2,spiDataTX,spiDataRX,5,20);
 8001dbe:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8001e64 <main+0x2f8>
 8001dc2:	2514      	movs	r5, #20
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	2140      	movs	r1, #64	; 0x40
 8001dc8:	4638      	mov	r0, r7
 8001dca:	f7fe ff7f 	bl	8000ccc <HAL_GPIO_WritePin>
	  	 	  HAL_SPI_TransmitReceive(&hspi2,spiDataTX,spiDataRX,5,20);
 8001dce:	2305      	movs	r3, #5
 8001dd0:	4a24      	ldr	r2, [pc, #144]	; (8001e64 <main+0x2f8>)
 8001dd2:	4925      	ldr	r1, [pc, #148]	; (8001e68 <main+0x2fc>)
 8001dd4:	9500      	str	r5, [sp, #0]
 8001dd6:	481c      	ldr	r0, [pc, #112]	; (8001e48 <main+0x2dc>)
 8001dd8:	f7ff fa7a 	bl	80012d0 <HAL_SPI_TransmitReceive>
	  	 	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001ddc:	2201      	movs	r2, #1
 8001dde:	2140      	movs	r1, #64	; 0x40
 8001de0:	4638      	mov	r0, r7
 8001de2:	f7fe ff73 	bl	8000ccc <HAL_GPIO_WritePin>
	  	 	  HAL_Delay(20);
 8001de6:	4628      	mov	r0, r5
 8001de8:	f7fe fe0c 	bl	8000a04 <HAL_Delay>
	  	 	  if(spiDataRX[4] == 255){
 8001dec:	f898 3004 	ldrb.w	r3, [r8, #4]
 8001df0:	2bff      	cmp	r3, #255	; 0xff
 8001df2:	d13b      	bne.n	8001e6c <main+0x300>
	  	 	      		HAL_GPIO_WritePin(S1_PORT_IN1, S1_PIN_IN1, GPIO_PIN_RESET);
 8001df4:	2200      	movs	r2, #0
 8001df6:	2101      	movs	r1, #1
 8001df8:	4811      	ldr	r0, [pc, #68]	; (8001e40 <main+0x2d4>)
 8001dfa:	f7fe ff67 	bl	8000ccc <HAL_GPIO_WritePin>
	  	 	      		HAL_GPIO_WritePin(S1_PORT_IN2, S1_PIN_IN2, GPIO_PIN_RESET);
 8001dfe:	2200      	movs	r2, #0
 8001e00:	2102      	movs	r1, #2
 8001e02:	480f      	ldr	r0, [pc, #60]	; (8001e40 <main+0x2d4>)
 8001e04:	f7fe ff62 	bl	8000ccc <HAL_GPIO_WritePin>
	  	 	      		HAL_GPIO_WritePin(S2_PORT_IN1, S2_PIN_IN1, GPIO_PIN_RESET);
 8001e08:	2200      	movs	r2, #0
 8001e0a:	2104      	movs	r1, #4
 8001e0c:	480c      	ldr	r0, [pc, #48]	; (8001e40 <main+0x2d4>)
 8001e0e:	f7fe ff5d 	bl	8000ccc <HAL_GPIO_WritePin>
	  	 	      		HAL_GPIO_WritePin(S2_PORT_IN2, S2_PIN_IN2, GPIO_PIN_RESET);
 8001e12:	2200      	movs	r2, #0
 8001e14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e18:	4809      	ldr	r0, [pc, #36]	; (8001e40 <main+0x2d4>)
 8001e1a:	f7fe ff57 	bl	8000ccc <HAL_GPIO_WritePin>
	  	 	      		HAL_GPIO_WritePin(S3_PORT_IN1, S3_PIN_IN1, GPIO_PIN_RESET);
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e24:	4806      	ldr	r0, [pc, #24]	; (8001e40 <main+0x2d4>)
 8001e26:	f7fe ff51 	bl	8000ccc <HAL_GPIO_WritePin>
	  	 	      		HAL_GPIO_WritePin(S3_PORT_IN2, S3_PIN_IN2, GPIO_PIN_RESET);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2120      	movs	r1, #32
 8001e2e:	4638      	mov	r0, r7
 8001e30:	f7fe ff4c 	bl	8000ccc <HAL_GPIO_WritePin>
 8001e34:	e7c5      	b.n	8001dc2 <main+0x256>
 8001e36:	bf00      	nop
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	40011000 	.word	0x40011000
 8001e40:	40010c00 	.word	0x40010c00
 8001e44:	40011400 	.word	0x40011400
 8001e48:	20000034 	.word	0x20000034
 8001e4c:	40003800 	.word	0x40003800
 8001e50:	200000f4 	.word	0x200000f4
 8001e54:	40012c00 	.word	0x40012c00
 8001e58:	2000013c 	.word	0x2000013c
 8001e5c:	2000008c 	.word	0x2000008c
 8001e60:	40000400 	.word	0x40000400
 8001e64:	20000134 	.word	0x20000134
 8001e68:	20000008 	.word	0x20000008
	  	 	    else if(spiDataRX[4] == 239){
 8001e6c:	2bef      	cmp	r3, #239	; 0xef
 8001e6e:	d11b      	bne.n	8001ea8 <main+0x33c>
	  	 	    	silnik_a.predkosc_zadana = 106;
 8001e70:	266a      	movs	r6, #106	; 0x6a
	  	 	    	Kierunek_Silnika(&silnik_a, left);
 8001e72:	4d72      	ldr	r5, [pc, #456]	; (800203c <main+0x4d0>)
 8001e74:	2100      	movs	r1, #0
 8001e76:	4628      	mov	r0, r5
 8001e78:	f000 f8e8 	bl	800204c <Kierunek_Silnika>
	  	 	    	htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001e7c:	692a      	ldr	r2, [r5, #16]
 8001e7e:	6823      	ldr	r3, [r4, #0]
	   	      		HAL_GPIO_WritePin(S2_PORT_IN1, S2_PIN_IN1, GPIO_PIN_RESET);
 8001e80:	2104      	movs	r1, #4
	  	 	    	htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001e82:	635a      	str	r2, [r3, #52]	; 0x34
	   	      		HAL_GPIO_WritePin(S2_PORT_IN1, S2_PIN_IN1, GPIO_PIN_RESET);
 8001e84:	486e      	ldr	r0, [pc, #440]	; (8002040 <main+0x4d4>)
 8001e86:	2200      	movs	r2, #0
	  	 	    	silnik_a.predkosc_zadana = 106;
 8001e88:	606e      	str	r6, [r5, #4]
	   	      		HAL_GPIO_WritePin(S2_PORT_IN1, S2_PIN_IN1, GPIO_PIN_RESET);
 8001e8a:	f7fe ff1f 	bl	8000ccc <HAL_GPIO_WritePin>
	   	      		HAL_GPIO_WritePin(S2_PORT_IN2, S2_PIN_IN2, GPIO_PIN_RESET);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e94:	486a      	ldr	r0, [pc, #424]	; (8002040 <main+0x4d4>)
 8001e96:	f7fe ff19 	bl	8000ccc <HAL_GPIO_WritePin>
	   	      		Kierunek_Silnika(&silnik_c, right);
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	4d69      	ldr	r5, [pc, #420]	; (8002044 <main+0x4d8>)
	   	      		Kierunek_Silnika(&silnik_c, left);
 8001e9e:	4628      	mov	r0, r5
 8001ea0:	f000 f8d4 	bl	800204c <Kierunek_Silnika>
	   	      		silnik_c.predkosc_zadana = 66;
 8001ea4:	606e      	str	r6, [r5, #4]
 8001ea6:	e083      	b.n	8001fb0 <main+0x444>
	  	 	    else if(spiDataRX[4] == 111){
 8001ea8:	2b6f      	cmp	r3, #111	; 0x6f
 8001eaa:	d116      	bne.n	8001eda <main+0x36e>
	  	 	    	Kierunek_Silnika(&silnik_a, left);
 8001eac:	4d63      	ldr	r5, [pc, #396]	; (800203c <main+0x4d0>)
 8001eae:	2100      	movs	r1, #0
 8001eb0:	4628      	mov	r0, r5
 8001eb2:	f000 f8cb 	bl	800204c <Kierunek_Silnika>
	  	 	    	silnik_a.predkosc_zadana = 48;
 8001eb6:	2330      	movs	r3, #48	; 0x30
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001eb8:	692a      	ldr	r2, [r5, #16]
	  	 	    	silnik_a.predkosc_zadana = 48;
 8001eba:	606b      	str	r3, [r5, #4]
	   	      		Kierunek_Silnika(&silnik_b, left);
 8001ebc:	4d62      	ldr	r5, [pc, #392]	; (8002048 <main+0x4dc>)
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001ebe:	6823      	ldr	r3, [r4, #0]
	   	      		Kierunek_Silnika(&silnik_b, left);
 8001ec0:	2100      	movs	r1, #0
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001ec2:	635a      	str	r2, [r3, #52]	; 0x34
	   	      		Kierunek_Silnika(&silnik_b, left);
 8001ec4:	4628      	mov	r0, r5
 8001ec6:	f000 f8c1 	bl	800204c <Kierunek_Silnika>
	   	      		silnik_b.predkosc_zadana = 200;
 8001eca:	23c8      	movs	r3, #200	; 0xc8
	   	      		htim1.Instance->CCR2 = silnik_b.wypelnienie;
 8001ecc:	692a      	ldr	r2, [r5, #16]
	   	      		silnik_b.predkosc_zadana = 200;
 8001ece:	606b      	str	r3, [r5, #4]
	   	      		htim1.Instance->CCR2 = silnik_b.wypelnienie;
 8001ed0:	6823      	ldr	r3, [r4, #0]
	   	      		Kierunek_Silnika(&silnik_c, right);
 8001ed2:	4d5c      	ldr	r5, [pc, #368]	; (8002044 <main+0x4d8>)
	   	      		htim1.Instance->CCR2 = silnik_b.wypelnienie;
 8001ed4:	639a      	str	r2, [r3, #56]	; 0x38
	   	      		Kierunek_Silnika(&silnik_c, right);
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	e02e      	b.n	8001f38 <main+0x3cc>
	  	 	    else if(spiDataRX[4] == 127){
 8001eda:	2b7f      	cmp	r3, #127	; 0x7f
 8001edc:	d114      	bne.n	8001f08 <main+0x39c>
	  	 	    	silnik_a.predkosc_zadana = 66;
 8001ede:	2642      	movs	r6, #66	; 0x42
	  	 	    	Kierunek_Silnika(&silnik_a, left);
 8001ee0:	4d56      	ldr	r5, [pc, #344]	; (800203c <main+0x4d0>)
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	4628      	mov	r0, r5
 8001ee6:	f000 f8b1 	bl	800204c <Kierunek_Silnika>
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001eea:	6823      	ldr	r3, [r4, #0]
 8001eec:	692a      	ldr	r2, [r5, #16]
	  	 	    	silnik_a.predkosc_zadana = 66;
 8001eee:	606e      	str	r6, [r5, #4]
	   	      		Kierunek_Silnika(&silnik_b, right);
 8001ef0:	4d55      	ldr	r5, [pc, #340]	; (8002048 <main+0x4dc>)
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001ef2:	635a      	str	r2, [r3, #52]	; 0x34
	   	      		Kierunek_Silnika(&silnik_b, right);
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	4628      	mov	r0, r5
 8001ef8:	f000 f8a8 	bl	800204c <Kierunek_Silnika>
	   	      		silnik_b.predkosc_zadana = 200;
 8001efc:	23c8      	movs	r3, #200	; 0xc8
 8001efe:	606b      	str	r3, [r5, #4]
	   	      		htim1.Instance->CCR2 = silnik_b.wypelnienie;
 8001f00:	6823      	ldr	r3, [r4, #0]
 8001f02:	692a      	ldr	r2, [r5, #16]
 8001f04:	639a      	str	r2, [r3, #56]	; 0x38
 8001f06:	e033      	b.n	8001f70 <main+0x404>
	  	 	    else if(spiDataRX[4] == 63){
 8001f08:	2b3f      	cmp	r3, #63	; 0x3f
 8001f0a:	d11a      	bne.n	8001f42 <main+0x3d6>
	  	 	    	Kierunek_Silnika(&silnik_a, right);
 8001f0c:	4d4b      	ldr	r5, [pc, #300]	; (800203c <main+0x4d0>)
 8001f0e:	2101      	movs	r1, #1
 8001f10:	4628      	mov	r0, r5
 8001f12:	f000 f89b 	bl	800204c <Kierunek_Silnika>
	  	 	    	silnik_a.predkosc_zadana = 48;
 8001f16:	2330      	movs	r3, #48	; 0x30
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001f18:	692a      	ldr	r2, [r5, #16]
	  	 	    	silnik_a.predkosc_zadana = 48;
 8001f1a:	606b      	str	r3, [r5, #4]
	   	      		Kierunek_Silnika(&silnik_b, right);
 8001f1c:	4d4a      	ldr	r5, [pc, #296]	; (8002048 <main+0x4dc>)
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001f1e:	6823      	ldr	r3, [r4, #0]
	   	      		Kierunek_Silnika(&silnik_b, right);
 8001f20:	2101      	movs	r1, #1
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001f22:	635a      	str	r2, [r3, #52]	; 0x34
	   	      		Kierunek_Silnika(&silnik_b, right);
 8001f24:	4628      	mov	r0, r5
 8001f26:	f000 f891 	bl	800204c <Kierunek_Silnika>
	   	      		silnik_b.predkosc_zadana = 200;
 8001f2a:	23c8      	movs	r3, #200	; 0xc8
	   	      		Kierunek_Silnika(&silnik_c, left);
 8001f2c:	2100      	movs	r1, #0
	   	      		silnik_b.predkosc_zadana = 200;
 8001f2e:	606b      	str	r3, [r5, #4]
	   	      		htim1.Instance->CCR2 = silnik_b.wypelnienie;
 8001f30:	692a      	ldr	r2, [r5, #16]
 8001f32:	6823      	ldr	r3, [r4, #0]
	   	      		Kierunek_Silnika(&silnik_c, left);
 8001f34:	4d43      	ldr	r5, [pc, #268]	; (8002044 <main+0x4d8>)
	   	      		htim1.Instance->CCR2 = silnik_b.wypelnienie;
 8001f36:	639a      	str	r2, [r3, #56]	; 0x38
	   	      		Kierunek_Silnika(&silnik_c, right);
 8001f38:	4628      	mov	r0, r5
 8001f3a:	f000 f887 	bl	800204c <Kierunek_Silnika>
	   	      		silnik_c.predkosc_zadana = 182;
 8001f3e:	23b6      	movs	r3, #182	; 0xb6
 8001f40:	e035      	b.n	8001fae <main+0x442>
	  	 	    else if(spiDataRX[4] == 191){
 8001f42:	2bbf      	cmp	r3, #191	; 0xbf
 8001f44:	d117      	bne.n	8001f76 <main+0x40a>
	  	 	    	silnik_a.predkosc_zadana = 106;
 8001f46:	266a      	movs	r6, #106	; 0x6a
	  	 	    	Kierunek_Silnika(&silnik_a, right);
 8001f48:	4d3c      	ldr	r5, [pc, #240]	; (800203c <main+0x4d0>)
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	4628      	mov	r0, r5
 8001f4e:	f000 f87d 	bl	800204c <Kierunek_Silnika>
	  	 	    	htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001f52:	692a      	ldr	r2, [r5, #16]
 8001f54:	6823      	ldr	r3, [r4, #0]
	   	      		HAL_GPIO_WritePin(S2_PORT_IN1, S2_PIN_IN1, GPIO_PIN_RESET);
 8001f56:	2104      	movs	r1, #4
	  	 	    	htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001f58:	635a      	str	r2, [r3, #52]	; 0x34
	   	      		HAL_GPIO_WritePin(S2_PORT_IN1, S2_PIN_IN1, GPIO_PIN_RESET);
 8001f5a:	4839      	ldr	r0, [pc, #228]	; (8002040 <main+0x4d4>)
 8001f5c:	2200      	movs	r2, #0
	  	 	    	silnik_a.predkosc_zadana = 106;
 8001f5e:	606e      	str	r6, [r5, #4]
	   	      		HAL_GPIO_WritePin(S2_PORT_IN1, S2_PIN_IN1, GPIO_PIN_RESET);
 8001f60:	f7fe feb4 	bl	8000ccc <HAL_GPIO_WritePin>
	   	      		HAL_GPIO_WritePin(S2_PORT_IN2, S2_PIN_IN2, GPIO_PIN_RESET);
 8001f64:	2200      	movs	r2, #0
 8001f66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f6a:	4835      	ldr	r0, [pc, #212]	; (8002040 <main+0x4d4>)
 8001f6c:	f7fe feae 	bl	8000ccc <HAL_GPIO_WritePin>
	   	      		Kierunek_Silnika(&silnik_c, left);
 8001f70:	4d34      	ldr	r5, [pc, #208]	; (8002044 <main+0x4d8>)
 8001f72:	2100      	movs	r1, #0
 8001f74:	e793      	b.n	8001e9e <main+0x332>
	  	 	    else if(spiDataRX[4] == 159){
 8001f76:	2b9f      	cmp	r3, #159	; 0x9f
 8001f78:	d11e      	bne.n	8001fb8 <main+0x44c>
	  	 	    	Kierunek_Silnika(&silnik_a, right);
 8001f7a:	4d30      	ldr	r5, [pc, #192]	; (800203c <main+0x4d0>)
 8001f7c:	2101      	movs	r1, #1
 8001f7e:	4628      	mov	r0, r5
 8001f80:	f000 f864 	bl	800204c <Kierunek_Silnika>
	  	 	    	silnik_a.predkosc_zadana = 182;
 8001f84:	23b6      	movs	r3, #182	; 0xb6
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001f86:	692a      	ldr	r2, [r5, #16]
	  	 	    	silnik_a.predkosc_zadana = 182;
 8001f88:	606b      	str	r3, [r5, #4]
	   	      		Kierunek_Silnika(&silnik_b, left);
 8001f8a:	4d2f      	ldr	r5, [pc, #188]	; (8002048 <main+0x4dc>)
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001f8c:	6823      	ldr	r3, [r4, #0]
	   	      		Kierunek_Silnika(&silnik_b, left);
 8001f8e:	4628      	mov	r0, r5
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001f90:	635a      	str	r2, [r3, #52]	; 0x34
	   	      		Kierunek_Silnika(&silnik_b, left);
 8001f92:	2100      	movs	r1, #0
 8001f94:	f000 f85a 	bl	800204c <Kierunek_Silnika>
	   	      		silnik_b.predkosc_zadana = 200;
 8001f98:	23c8      	movs	r3, #200	; 0xc8
	   	      		htim1.Instance->CCR2 = silnik_b.wypelnienie;
 8001f9a:	692a      	ldr	r2, [r5, #16]
	   	      		silnik_b.predkosc_zadana = 200;
 8001f9c:	606b      	str	r3, [r5, #4]
	   	      		htim1.Instance->CCR2 = silnik_b.wypelnienie;
 8001f9e:	6823      	ldr	r3, [r4, #0]
	   	      		Kierunek_Silnika(&silnik_c, left);
 8001fa0:	4d28      	ldr	r5, [pc, #160]	; (8002044 <main+0x4d8>)
	   	      		htim1.Instance->CCR2 = silnik_b.wypelnienie;
 8001fa2:	639a      	str	r2, [r3, #56]	; 0x38
	   	      		Kierunek_Silnika(&silnik_c, left);
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4628      	mov	r0, r5
 8001fa8:	f000 f850 	bl	800204c <Kierunek_Silnika>
	   	      		silnik_c.predkosc_zadana = 48;
 8001fac:	2330      	movs	r3, #48	; 0x30
	   	      		silnik_c.predkosc_zadana = 182;
 8001fae:	606b      	str	r3, [r5, #4]
	   	      		htim1.Instance->CCR3 = silnik_c.wypelnienie;
 8001fb0:	6823      	ldr	r3, [r4, #0]
 8001fb2:	692a      	ldr	r2, [r5, #16]
 8001fb4:	63da      	str	r2, [r3, #60]	; 0x3c
 8001fb6:	e704      	b.n	8001dc2 <main+0x256>
	  	 	    else if(spiDataRX[4] == 223){
 8001fb8:	2bdf      	cmp	r3, #223	; 0xdf
 8001fba:	d114      	bne.n	8001fe6 <main+0x47a>
	  	 	    	silnik_a.predkosc_zadana = 66;
 8001fbc:	2642      	movs	r6, #66	; 0x42
	  	 	    	Kierunek_Silnika(&silnik_a, right);
 8001fbe:	4d1f      	ldr	r5, [pc, #124]	; (800203c <main+0x4d0>)
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	4628      	mov	r0, r5
 8001fc4:	f000 f842 	bl	800204c <Kierunek_Silnika>
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001fc8:	6823      	ldr	r3, [r4, #0]
 8001fca:	692a      	ldr	r2, [r5, #16]
	  	 	    	silnik_a.predkosc_zadana = 66;
 8001fcc:	606e      	str	r6, [r5, #4]
	   	      		Kierunek_Silnika(&silnik_b, left);
 8001fce:	4d1e      	ldr	r5, [pc, #120]	; (8002048 <main+0x4dc>)
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001fd0:	635a      	str	r2, [r3, #52]	; 0x34
	   	      		Kierunek_Silnika(&silnik_b, left);
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	4628      	mov	r0, r5
 8001fd6:	f000 f839 	bl	800204c <Kierunek_Silnika>
	   	      		silnik_b.predkosc_zadana = 200;
 8001fda:	23c8      	movs	r3, #200	; 0xc8
 8001fdc:	606b      	str	r3, [r5, #4]
	   	      		htim1.Instance->CCR2 = silnik_b.wypelnienie;
 8001fde:	6823      	ldr	r3, [r4, #0]
 8001fe0:	692a      	ldr	r2, [r5, #16]
 8001fe2:	639a      	str	r2, [r3, #56]	; 0x38
 8001fe4:	e759      	b.n	8001e9a <main+0x32e>
	  	 	    else if(spiDataRX[4] == 207){
 8001fe6:	2bcf      	cmp	r3, #207	; 0xcf
 8001fe8:	f43f af60 	beq.w	8001eac <main+0x340>
	  	 	  else if(spiDataRX[4] == 254){
 8001fec:	2bfe      	cmp	r3, #254	; 0xfe
 8001fee:	d110      	bne.n	8002012 <main+0x4a6>
	  	 	    	silnik_a.predkosc_zadana = 66;
 8001ff0:	2642      	movs	r6, #66	; 0x42
	  	 	    	Kierunek_Silnika(&silnik_a, right);
 8001ff2:	4d12      	ldr	r5, [pc, #72]	; (800203c <main+0x4d0>)
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	4628      	mov	r0, r5
 8001ff8:	f000 f828 	bl	800204c <Kierunek_Silnika>
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8001ffc:	692a      	ldr	r2, [r5, #16]
	  	 	    	silnik_a.predkosc_zadana = 66;
 8001ffe:	606e      	str	r6, [r5, #4]
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8002000:	6823      	ldr	r3, [r4, #0]
	   	      		Kierunek_Silnika(&silnik_b, right);
 8002002:	4d11      	ldr	r5, [pc, #68]	; (8002048 <main+0x4dc>)
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8002004:	635a      	str	r2, [r3, #52]	; 0x34
	   	      		Kierunek_Silnika(&silnik_b, right);
 8002006:	2101      	movs	r1, #1
 8002008:	4628      	mov	r0, r5
 800200a:	f000 f81f 	bl	800204c <Kierunek_Silnika>
	   	      		silnik_b.predkosc_zadana = 66;
 800200e:	606e      	str	r6, [r5, #4]
 8002010:	e7e5      	b.n	8001fde <main+0x472>
	  	 	 else if(spiDataRX[4] == 253){
 8002012:	2bfd      	cmp	r3, #253	; 0xfd
 8002014:	f47f aed5 	bne.w	8001dc2 <main+0x256>
	  	 	    	silnik_a.predkosc_zadana = 66;
 8002018:	2642      	movs	r6, #66	; 0x42
	  	 	    	Kierunek_Silnika(&silnik_a, left);
 800201a:	4d08      	ldr	r5, [pc, #32]	; (800203c <main+0x4d0>)
 800201c:	2100      	movs	r1, #0
 800201e:	4628      	mov	r0, r5
 8002020:	f000 f814 	bl	800204c <Kierunek_Silnika>
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8002024:	692a      	ldr	r2, [r5, #16]
	  	 	    	silnik_a.predkosc_zadana = 66;
 8002026:	606e      	str	r6, [r5, #4]
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 8002028:	6823      	ldr	r3, [r4, #0]
	   	      		Kierunek_Silnika(&silnik_b, left);
 800202a:	4d07      	ldr	r5, [pc, #28]	; (8002048 <main+0x4dc>)
	  	 	        htim1.Instance->CCR1 = silnik_a.wypelnienie;
 800202c:	635a      	str	r2, [r3, #52]	; 0x34
	   	      		Kierunek_Silnika(&silnik_b, left);
 800202e:	2100      	movs	r1, #0
 8002030:	4628      	mov	r0, r5
 8002032:	f000 f80b 	bl	800204c <Kierunek_Silnika>
	   	      		silnik_b.predkosc_zadana = 66;
 8002036:	606e      	str	r6, [r5, #4]
 8002038:	e762      	b.n	8001f00 <main+0x394>
 800203a:	bf00      	nop
 800203c:	200000cc 	.word	0x200000cc
 8002040:	40010c00 	.word	0x40010c00
 8002044:	200000e0 	.word	0x200000e0
 8002048:	2000017c 	.word	0x2000017c

0800204c <Kierunek_Silnika>:
		pin_state_2 = GPIO_PIN_SET;
	} else {
		pin_state_1 = GPIO_PIN_SET;
		pin_state_2 = GPIO_PIN_RESET;
	}
	if(silnik == &silnik_a) {
 800204c:	4b16      	ldr	r3, [pc, #88]	; (80020a8 <Kierunek_Silnika+0x5c>)
	if(kierunek == left){				//stan wysoki na pierwszym pinie AIN1 i niski na drugim AIN2 to obrot w prawo
 800204e:	2900      	cmp	r1, #0
void Kierunek_Silnika(struct parametry_silnika *silnik, uint8_t kierunek){
 8002050:	b510      	push	{r4, lr}
		pin_state_2 = GPIO_PIN_RESET;
 8002052:	bf07      	ittee	eq
 8002054:	2200      	moveq	r2, #0
 8002056:	2401      	moveq	r4, #1
 8002058:	2400      	movne	r4, #0
 800205a:	2201      	movne	r2, #1
	if(silnik == &silnik_a) {
 800205c:	4298      	cmp	r0, r3
 800205e:	d10a      	bne.n	8002076 <Kierunek_Silnika+0x2a>
			HAL_GPIO_WritePin(S1_PORT_IN1,S1_PIN_IN1,pin_state_1);
 8002060:	2101      	movs	r1, #1
 8002062:	4812      	ldr	r0, [pc, #72]	; (80020ac <Kierunek_Silnika+0x60>)
 8002064:	f7fe fe32 	bl	8000ccc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(S1_PORT_IN2,S1_PIN_IN2,pin_state_2);
 8002068:	4622      	mov	r2, r4
 800206a:	2102      	movs	r1, #2
		} else if(silnik == &silnik_b) {
			HAL_GPIO_WritePin(S2_PORT_IN1,S2_PIN_IN1,pin_state_1);
			HAL_GPIO_WritePin(S2_PORT_IN2,S2_PIN_IN2,pin_state_2);
 800206c:	480f      	ldr	r0, [pc, #60]	; (80020ac <Kierunek_Silnika+0x60>)
		} else if(silnik == &silnik_c){
			HAL_GPIO_WritePin(S3_PORT_IN1,S3_PIN_IN1,pin_state_1);
			HAL_GPIO_WritePin(S3_PORT_IN2,S3_PIN_IN2,pin_state_2);
		}

}
 800206e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			HAL_GPIO_WritePin(S3_PORT_IN2,S3_PIN_IN2,pin_state_2);
 8002072:	f7fe be2b 	b.w	8000ccc <HAL_GPIO_WritePin>
		} else if(silnik == &silnik_b) {
 8002076:	4b0e      	ldr	r3, [pc, #56]	; (80020b0 <Kierunek_Silnika+0x64>)
 8002078:	4298      	cmp	r0, r3
 800207a:	d107      	bne.n	800208c <Kierunek_Silnika+0x40>
			HAL_GPIO_WritePin(S2_PORT_IN1,S2_PIN_IN1,pin_state_1);
 800207c:	2104      	movs	r1, #4
 800207e:	480b      	ldr	r0, [pc, #44]	; (80020ac <Kierunek_Silnika+0x60>)
 8002080:	f7fe fe24 	bl	8000ccc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(S2_PORT_IN2,S2_PIN_IN2,pin_state_2);
 8002084:	4622      	mov	r2, r4
 8002086:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800208a:	e7ef      	b.n	800206c <Kierunek_Silnika+0x20>
		} else if(silnik == &silnik_c){
 800208c:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <Kierunek_Silnika+0x68>)
 800208e:	4298      	cmp	r0, r3
 8002090:	d108      	bne.n	80020a4 <Kierunek_Silnika+0x58>
			HAL_GPIO_WritePin(S3_PORT_IN1,S3_PIN_IN1,pin_state_1);
 8002092:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002096:	4805      	ldr	r0, [pc, #20]	; (80020ac <Kierunek_Silnika+0x60>)
 8002098:	f7fe fe18 	bl	8000ccc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(S3_PORT_IN2,S3_PIN_IN2,pin_state_2);
 800209c:	4622      	mov	r2, r4
 800209e:	2120      	movs	r1, #32
 80020a0:	4805      	ldr	r0, [pc, #20]	; (80020b8 <Kierunek_Silnika+0x6c>)
 80020a2:	e7e4      	b.n	800206e <Kierunek_Silnika+0x22>
 80020a4:	bd10      	pop	{r4, pc}
 80020a6:	bf00      	nop
 80020a8:	200000cc 	.word	0x200000cc
 80020ac:	40010c00 	.word	0x40010c00
 80020b0:	2000017c 	.word	0x2000017c
 80020b4:	200000e0 	.word	0x200000e0
 80020b8:	40011000 	.word	0x40011000

080020bc <Licznik_Impulsow>:

void Licznik_Impulsow(struct parametry_silnika *silnik){
 80020bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t nowy_stan2;				//2 kanalowego enkodera z sygnalem kwadraturowym ktory jeden jjest przesuniety
	uint32_t stary_stan2;				//o 90stopni , rozpoznaje 4 stany i na podstawie ich kolejnosci wykonuje obliczenia
	uint32_t nowy_stan3;				//metoda jest wykonywana w przerwaniu co 100us poniewa rozdzielczosc nie pozwala
	uint32_t stary_stan3;				// na leprzy pomiar nawet przy dzialaniu ciaglym, oraz dzailanie w przerwaniu zmiejsza
										//moc obliczeniowa mikrokontrolera
	if(silnik == &silnik_a){
 80020c0:	4d6c      	ldr	r5, [pc, #432]	; (8002274 <Licznik_Impulsow+0x1b8>)
void Licznik_Impulsow(struct parametry_silnika *silnik){
 80020c2:	4680      	mov	r8, r0
	if(silnik == &silnik_a){
 80020c4:	42a8      	cmp	r0, r5
 80020c6:	d133      	bne.n	8002130 <Licznik_Impulsow+0x74>
		if(HAL_GPIO_ReadPin(S1_PORT_EN1, S1_PIN_EN1)==1 && HAL_GPIO_ReadPin(S1_PORT_EN2, S1_PIN_EN2)==0){
 80020c8:	2108      	movs	r1, #8
 80020ca:	486b      	ldr	r0, [pc, #428]	; (8002278 <Licznik_Impulsow+0x1bc>)
 80020cc:	f7fe fdf8 	bl	8000cc0 <HAL_GPIO_ReadPin>
 80020d0:	2801      	cmp	r0, #1
 80020d2:	d00d      	beq.n	80020f0 <Licznik_Impulsow+0x34>
				nowy_stan1 = 0;
			}
			else if(HAL_GPIO_ReadPin(S1_PORT_EN1, S1_PIN_EN1)==1 && HAL_GPIO_ReadPin(S1_PORT_EN2, S1_PIN_EN2)==1){
 80020d4:	2108      	movs	r1, #8
 80020d6:	4868      	ldr	r0, [pc, #416]	; (8002278 <Licznik_Impulsow+0x1bc>)
 80020d8:	f7fe fdf2 	bl	8000cc0 <HAL_GPIO_ReadPin>
 80020dc:	2801      	cmp	r0, #1
 80020de:	d110      	bne.n	8002102 <Licznik_Impulsow+0x46>
 80020e0:	2104      	movs	r1, #4
 80020e2:	4866      	ldr	r0, [pc, #408]	; (800227c <Licznik_Impulsow+0x1c0>)
 80020e4:	f7fe fdec 	bl	8000cc0 <HAL_GPIO_ReadPin>
 80020e8:	2801      	cmp	r0, #1
 80020ea:	d10a      	bne.n	8002102 <Licznik_Impulsow+0x46>
				nowy_stan1 = 1;
 80020ec:	4604      	mov	r4, r0
 80020ee:	e043      	b.n	8002178 <Licznik_Impulsow+0xbc>
		if(HAL_GPIO_ReadPin(S1_PORT_EN1, S1_PIN_EN1)==1 && HAL_GPIO_ReadPin(S1_PORT_EN2, S1_PIN_EN2)==0){
 80020f0:	2104      	movs	r1, #4
 80020f2:	4862      	ldr	r0, [pc, #392]	; (800227c <Licznik_Impulsow+0x1c0>)
 80020f4:	f7fe fde4 	bl	8000cc0 <HAL_GPIO_ReadPin>
 80020f8:	2800      	cmp	r0, #0
 80020fa:	d1eb      	bne.n	80020d4 <Licznik_Impulsow+0x18>
 80020fc:	2400      	movs	r4, #0
 80020fe:	4626      	mov	r6, r4
 8002100:	e016      	b.n	8002130 <Licznik_Impulsow+0x74>
			}
			else if(HAL_GPIO_ReadPin(S1_PORT_EN1, S1_PIN_EN1)==0 && HAL_GPIO_ReadPin(S1_PORT_EN2, S1_PIN_EN2)==1){
 8002102:	2108      	movs	r1, #8
 8002104:	485c      	ldr	r0, [pc, #368]	; (8002278 <Licznik_Impulsow+0x1bc>)
 8002106:	f7fe fddb 	bl	8000cc0 <HAL_GPIO_ReadPin>
 800210a:	b350      	cbz	r0, 8002162 <Licznik_Impulsow+0xa6>
					nowy_stan1=2;
				}
			else if(HAL_GPIO_ReadPin(S1_PORT_EN1, S1_PIN_EN1)==0 && HAL_GPIO_ReadPin(S1_PORT_EN2, S1_PIN_EN2)==0){
 800210c:	2108      	movs	r1, #8
 800210e:	485a      	ldr	r0, [pc, #360]	; (8002278 <Licznik_Impulsow+0x1bc>)
 8002110:	f7fe fdd6 	bl	8000cc0 <HAL_GPIO_ReadPin>
 8002114:	bb68      	cbnz	r0, 8002172 <Licznik_Impulsow+0xb6>
 8002116:	2104      	movs	r1, #4
 8002118:	4858      	ldr	r0, [pc, #352]	; (800227c <Licznik_Impulsow+0x1c0>)
 800211a:	f7fe fdd1 	bl	8000cc0 <HAL_GPIO_ReadPin>
 800211e:	bb40      	cbnz	r0, 8002172 <Licznik_Impulsow+0xb6>
					nowy_stan1=3;
				}
			if(nowy_stan1 == 3 && stary_stan1 == 0){
				silnik_a.impulsy_abs--;
				silnik_a.impulsy--;
 8002120:	2603      	movs	r6, #3
 8002122:	4634      	mov	r4, r6
				silnik_a.impulsy_abs--;
 8002124:	68ab      	ldr	r3, [r5, #8]
 8002126:	3b01      	subs	r3, #1
 8002128:	60ab      	str	r3, [r5, #8]
				silnik_a.impulsy--;
 800212a:	68eb      	ldr	r3, [r5, #12]
 800212c:	3b01      	subs	r3, #1
 800212e:	60eb      	str	r3, [r5, #12]
				silnik_a.impulsy_abs--;
				silnik_a.impulsy--;
			}
		stary_stan1 = nowy_stan1;
	}
	if(silnik == &silnik_b){
 8002130:	4d53      	ldr	r5, [pc, #332]	; (8002280 <Licznik_Impulsow+0x1c4>)
 8002132:	45a8      	cmp	r8, r5
 8002134:	d12f      	bne.n	8002196 <Licznik_Impulsow+0xda>
			if(HAL_GPIO_ReadPin(S2_PORT_EN1, S2_PIN_EN1)==1 && HAL_GPIO_ReadPin(S2_PORT_EN2, S2_PIN_EN2)==0){
 8002136:	2120      	movs	r1, #32
 8002138:	484f      	ldr	r0, [pc, #316]	; (8002278 <Licznik_Impulsow+0x1bc>)
 800213a:	f7fe fdc1 	bl	8000cc0 <HAL_GPIO_ReadPin>
 800213e:	2801      	cmp	r0, #1
 8002140:	d023      	beq.n	800218a <Licznik_Impulsow+0xce>
					nowy_stan2 = 0;
				}
				else if(HAL_GPIO_ReadPin(S2_PORT_EN1, S2_PIN_EN1)==1 && HAL_GPIO_ReadPin(S2_PORT_EN2, S2_PIN_EN2)==1){
 8002142:	2120      	movs	r1, #32
 8002144:	484c      	ldr	r0, [pc, #304]	; (8002278 <Licznik_Impulsow+0x1bc>)
 8002146:	f7fe fdbb 	bl	8000cc0 <HAL_GPIO_ReadPin>
 800214a:	2801      	cmp	r0, #1
 800214c:	d13a      	bne.n	80021c4 <Licznik_Impulsow+0x108>
 800214e:	2110      	movs	r1, #16
 8002150:	4849      	ldr	r0, [pc, #292]	; (8002278 <Licznik_Impulsow+0x1bc>)
 8002152:	f7fe fdb5 	bl	8000cc0 <HAL_GPIO_ReadPin>
 8002156:	2801      	cmp	r0, #1
 8002158:	d134      	bne.n	80021c4 <Licznik_Impulsow+0x108>
				}
				else if(nowy_stan2 == 0 && stary_stan2 == 3){
					silnik_b.impulsy_abs++;
					silnik_b.impulsy--;
				}
				else if(nowy_stan2 > stary_stan2){
 800215a:	b1e0      	cbz	r0, 8002196 <Licznik_Impulsow+0xda>
					silnik_b.impulsy_abs++;
 800215c:	68ab      	ldr	r3, [r5, #8]
 800215e:	3301      	adds	r3, #1
 8002160:	e041      	b.n	80021e6 <Licznik_Impulsow+0x12a>
			else if(HAL_GPIO_ReadPin(S1_PORT_EN1, S1_PIN_EN1)==0 && HAL_GPIO_ReadPin(S1_PORT_EN2, S1_PIN_EN2)==1){
 8002162:	2104      	movs	r1, #4
 8002164:	4845      	ldr	r0, [pc, #276]	; (800227c <Licznik_Impulsow+0x1c0>)
 8002166:	f7fe fdab 	bl	8000cc0 <HAL_GPIO_ReadPin>
 800216a:	2801      	cmp	r0, #1
 800216c:	d1ce      	bne.n	800210c <Licznik_Impulsow+0x50>
					nowy_stan1=2;
 800216e:	2402      	movs	r4, #2
 8002170:	e002      	b.n	8002178 <Licznik_Impulsow+0xbc>
			else if(nowy_stan1 == 0 && stary_stan1 == 3){
 8002172:	2400      	movs	r4, #0
 8002174:	2c00      	cmp	r4, #0
 8002176:	d0c1      	beq.n	80020fc <Licznik_Impulsow+0x40>
			else if(nowy_stan1 > stary_stan1){
 8002178:	2c00      	cmp	r4, #0
 800217a:	d0c0      	beq.n	80020fe <Licznik_Impulsow+0x42>
				silnik_a.impulsy_abs++;
 800217c:	68ab      	ldr	r3, [r5, #8]
 800217e:	3301      	adds	r3, #1
 8002180:	60ab      	str	r3, [r5, #8]
				silnik_a.impulsy--;
 8002182:	68eb      	ldr	r3, [r5, #12]
 8002184:	3b01      	subs	r3, #1
 8002186:	60eb      	str	r3, [r5, #12]
 8002188:	e7b9      	b.n	80020fe <Licznik_Impulsow+0x42>
			if(HAL_GPIO_ReadPin(S2_PORT_EN1, S2_PIN_EN1)==1 && HAL_GPIO_ReadPin(S2_PORT_EN2, S2_PIN_EN2)==0){
 800218a:	2110      	movs	r1, #16
 800218c:	483a      	ldr	r0, [pc, #232]	; (8002278 <Licznik_Impulsow+0x1bc>)
 800218e:	f7fe fd97 	bl	8000cc0 <HAL_GPIO_ReadPin>
 8002192:	2800      	cmp	r0, #0
 8002194:	d1d5      	bne.n	8002142 <Licznik_Impulsow+0x86>
					silnik_b.impulsy_abs--;
					silnik_b.impulsy--;
				}
			stary_stan2 = nowy_stan2;
		}
	if(silnik == &silnik_c){
 8002196:	4d3b      	ldr	r5, [pc, #236]	; (8002284 <Licznik_Impulsow+0x1c8>)
 8002198:	45a8      	cmp	r8, r5
 800219a:	d13e      	bne.n	800221a <Licznik_Impulsow+0x15e>
			if(HAL_GPIO_ReadPin(S3_PORT_EN1, S3_PIN_EN1)==1 && HAL_GPIO_ReadPin(S3_PORT_EN2, S3_PIN_EN2)==0){
 800219c:	2180      	movs	r1, #128	; 0x80
 800219e:	4836      	ldr	r0, [pc, #216]	; (8002278 <Licznik_Impulsow+0x1bc>)
 80021a0:	f7fe fd8e 	bl	8000cc0 <HAL_GPIO_ReadPin>
 80021a4:	2801      	cmp	r0, #1
 80021a6:	d02f      	beq.n	8002208 <Licznik_Impulsow+0x14c>
					nowy_stan3 = 0;
				}
				else if(HAL_GPIO_ReadPin(S3_PORT_EN1, S3_PIN_EN1)==1 && HAL_GPIO_ReadPin(S3_PORT_EN2, S3_PIN_EN2)==1){
 80021a8:	2180      	movs	r1, #128	; 0x80
 80021aa:	4833      	ldr	r0, [pc, #204]	; (8002278 <Licznik_Impulsow+0x1bc>)
 80021ac:	f7fe fd88 	bl	8000cc0 <HAL_GPIO_ReadPin>
 80021b0:	2801      	cmp	r0, #1
 80021b2:	d134      	bne.n	800221e <Licznik_Impulsow+0x162>
 80021b4:	2140      	movs	r1, #64	; 0x40
 80021b6:	4830      	ldr	r0, [pc, #192]	; (8002278 <Licznik_Impulsow+0x1bc>)
 80021b8:	f7fe fd82 	bl	8000cc0 <HAL_GPIO_ReadPin>
 80021bc:	2801      	cmp	r0, #1
 80021be:	d12e      	bne.n	800221e <Licznik_Impulsow+0x162>
					nowy_stan3 = 1;
 80021c0:	4607      	mov	r7, r0
 80021c2:	e03b      	b.n	800223c <Licznik_Impulsow+0x180>
				else if(HAL_GPIO_ReadPin(S2_PORT_EN1, S2_PIN_EN1)==0 && HAL_GPIO_ReadPin(S2_PORT_EN2, S2_PIN_EN2)==1){
 80021c4:	2120      	movs	r1, #32
 80021c6:	482c      	ldr	r0, [pc, #176]	; (8002278 <Licznik_Impulsow+0x1bc>)
 80021c8:	f7fe fd7a 	bl	8000cc0 <HAL_GPIO_ReadPin>
 80021cc:	b180      	cbz	r0, 80021f0 <Licznik_Impulsow+0x134>
				else if(HAL_GPIO_ReadPin(S2_PORT_EN1, S2_PIN_EN1)==0 && HAL_GPIO_ReadPin(S2_PORT_EN2, S2_PIN_EN2)==0){
 80021ce:	2120      	movs	r1, #32
 80021d0:	4829      	ldr	r0, [pc, #164]	; (8002278 <Licznik_Impulsow+0x1bc>)
 80021d2:	f7fe fd75 	bl	8000cc0 <HAL_GPIO_ReadPin>
 80021d6:	b998      	cbnz	r0, 8002200 <Licznik_Impulsow+0x144>
 80021d8:	2110      	movs	r1, #16
 80021da:	4827      	ldr	r0, [pc, #156]	; (8002278 <Licznik_Impulsow+0x1bc>)
 80021dc:	f7fe fd70 	bl	8000cc0 <HAL_GPIO_ReadPin>
 80021e0:	b970      	cbnz	r0, 8002200 <Licznik_Impulsow+0x144>
					silnik_b.impulsy_abs--;
 80021e2:	68ab      	ldr	r3, [r5, #8]
 80021e4:	3b01      	subs	r3, #1
					silnik_b.impulsy_abs++;
 80021e6:	60ab      	str	r3, [r5, #8]
					silnik_b.impulsy--;
 80021e8:	68eb      	ldr	r3, [r5, #12]
 80021ea:	3b01      	subs	r3, #1
 80021ec:	60eb      	str	r3, [r5, #12]
 80021ee:	e7d2      	b.n	8002196 <Licznik_Impulsow+0xda>
				else if(HAL_GPIO_ReadPin(S2_PORT_EN1, S2_PIN_EN1)==0 && HAL_GPIO_ReadPin(S2_PORT_EN2, S2_PIN_EN2)==1){
 80021f0:	2110      	movs	r1, #16
 80021f2:	4821      	ldr	r0, [pc, #132]	; (8002278 <Licznik_Impulsow+0x1bc>)
 80021f4:	f7fe fd64 	bl	8000cc0 <HAL_GPIO_ReadPin>
 80021f8:	2801      	cmp	r0, #1
 80021fa:	d1e8      	bne.n	80021ce <Licznik_Impulsow+0x112>
						nowy_stan2 = 2;
 80021fc:	2002      	movs	r0, #2
 80021fe:	e7ac      	b.n	800215a <Licznik_Impulsow+0x9e>
				else if(nowy_stan2 == 0 && stary_stan2 == 3){
 8002200:	2000      	movs	r0, #0
 8002202:	2800      	cmp	r0, #0
 8002204:	d0c7      	beq.n	8002196 <Licznik_Impulsow+0xda>
 8002206:	e7a8      	b.n	800215a <Licznik_Impulsow+0x9e>
			if(HAL_GPIO_ReadPin(S3_PORT_EN1, S3_PIN_EN1)==1 && HAL_GPIO_ReadPin(S3_PORT_EN2, S3_PIN_EN2)==0){
 8002208:	2140      	movs	r1, #64	; 0x40
 800220a:	481b      	ldr	r0, [pc, #108]	; (8002278 <Licznik_Impulsow+0x1bc>)
 800220c:	f7fe fd58 	bl	8000cc0 <HAL_GPIO_ReadPin>
 8002210:	2800      	cmp	r0, #0
 8002212:	d1c9      	bne.n	80021a8 <Licznik_Impulsow+0xec>
						nowy_stan3 = 2;
					}
				else if(HAL_GPIO_ReadPin(S3_PORT_EN1, S3_PIN_EN1)==0 && HAL_GPIO_ReadPin(S3_PORT_EN2, S3_PIN_EN2)==0){
						nowy_stan3 = 3;
					}
				if(nowy_stan1 == 3 && stary_stan1 == 0){
 8002214:	2c03      	cmp	r4, #3
 8002216:	d100      	bne.n	800221a <Licznik_Impulsow+0x15e>
 8002218:	b30e      	cbz	r6, 800225e <Licznik_Impulsow+0x1a2>
 800221a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				else if(HAL_GPIO_ReadPin(S3_PORT_EN1, S3_PIN_EN1)==0 && HAL_GPIO_ReadPin(S3_PORT_EN2, S3_PIN_EN2)==1){
 800221e:	2180      	movs	r1, #128	; 0x80
 8002220:	4815      	ldr	r0, [pc, #84]	; (8002278 <Licznik_Impulsow+0x1bc>)
 8002222:	f7fe fd4d 	bl	8000cc0 <HAL_GPIO_ReadPin>
 8002226:	b180      	cbz	r0, 800224a <Licznik_Impulsow+0x18e>
				else if(HAL_GPIO_ReadPin(S3_PORT_EN1, S3_PIN_EN1)==0 && HAL_GPIO_ReadPin(S3_PORT_EN2, S3_PIN_EN2)==0){
 8002228:	2180      	movs	r1, #128	; 0x80
 800222a:	4813      	ldr	r0, [pc, #76]	; (8002278 <Licznik_Impulsow+0x1bc>)
 800222c:	f7fe fd48 	bl	8000cc0 <HAL_GPIO_ReadPin>
 8002230:	b920      	cbnz	r0, 800223c <Licznik_Impulsow+0x180>
 8002232:	2140      	movs	r1, #64	; 0x40
 8002234:	4810      	ldr	r0, [pc, #64]	; (8002278 <Licznik_Impulsow+0x1bc>)
 8002236:	f7fe fd43 	bl	8000cc0 <HAL_GPIO_ReadPin>
 800223a:	b1c0      	cbz	r0, 800226e <Licznik_Impulsow+0x1b2>
				if(nowy_stan1 == 3 && stary_stan1 == 0){
 800223c:	2c03      	cmp	r4, #3
 800223e:	d00c      	beq.n	800225a <Licznik_Impulsow+0x19e>
				}
				else if(nowy_stan3 == 0 && stary_stan3 == 3){
					silnik_c.impulsy_abs++;
					silnik_c.impulsy--;
				}
				else if(nowy_stan3 > stary_stan3){
 8002240:	2f00      	cmp	r7, #0
 8002242:	d0ea      	beq.n	800221a <Licznik_Impulsow+0x15e>
					silnik_c.impulsy_abs++;
 8002244:	68ab      	ldr	r3, [r5, #8]
 8002246:	3301      	adds	r3, #1
 8002248:	e00b      	b.n	8002262 <Licznik_Impulsow+0x1a6>
				else if(HAL_GPIO_ReadPin(S3_PORT_EN1, S3_PIN_EN1)==0 && HAL_GPIO_ReadPin(S3_PORT_EN2, S3_PIN_EN2)==1){
 800224a:	2140      	movs	r1, #64	; 0x40
 800224c:	480a      	ldr	r0, [pc, #40]	; (8002278 <Licznik_Impulsow+0x1bc>)
 800224e:	f7fe fd37 	bl	8000cc0 <HAL_GPIO_ReadPin>
 8002252:	2801      	cmp	r0, #1
 8002254:	d1e8      	bne.n	8002228 <Licznik_Impulsow+0x16c>
						nowy_stan3 = 2;
 8002256:	2702      	movs	r7, #2
 8002258:	e7f0      	b.n	800223c <Licznik_Impulsow+0x180>
				if(nowy_stan1 == 3 && stary_stan1 == 0){
 800225a:	2e00      	cmp	r6, #0
 800225c:	d1f0      	bne.n	8002240 <Licznik_Impulsow+0x184>
					silnik_c.impulsy_abs--;
 800225e:	68ab      	ldr	r3, [r5, #8]
 8002260:	3b01      	subs	r3, #1
					silnik_c.impulsy_abs++;
 8002262:	60ab      	str	r3, [r5, #8]
					silnik_c.impulsy--;
 8002264:	68eb      	ldr	r3, [r5, #12]
 8002266:	3b01      	subs	r3, #1
 8002268:	60eb      	str	r3, [r5, #12]
 800226a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						nowy_stan3 = 3;
 800226e:	2703      	movs	r7, #3
 8002270:	e7e4      	b.n	800223c <Licznik_Impulsow+0x180>
 8002272:	bf00      	nop
 8002274:	200000cc 	.word	0x200000cc
 8002278:	40010c00 	.word	0x40010c00
 800227c:	40011400 	.word	0x40011400
 8002280:	2000017c 	.word	0x2000017c
 8002284:	200000e0 	.word	0x200000e0

08002288 <Obliczanie_Predkosci_Akt>:
			stary_stan3 = nowy_stan3;
		}
}
void Obliczanie_Predkosci_Akt(struct parametry_silnika *silnik){

		silnik->aktualna_predkosc = silnik->impulsy;			//predkos jest obliczana bezwzglednie i dziala w przerwaniu 100ms
 8002288:	68c3      	ldr	r3, [r0, #12]
		if(silnik->impulsy < 0){								//przepisuje wartosc licznika impulsow do zmiennej predkoc po czym licznik impulsow
 800228a:	2b00      	cmp	r3, #0
			silnik->aktualna_predkosc = -(silnik->impulsy);		// zostaje zerowany dzieki takiemu doborowi przerwan mozna obliczyc predkosc obrotowa silnikow
 800228c:	bfb8      	it	lt
 800228e:	425b      	neglt	r3, r3
 8002290:	6003      	str	r3, [r0, #0]
		}else{
			silnik->aktualna_predkosc = silnik->impulsy;
		}
		silnik->impulsy = 0;
 8002292:	2300      	movs	r3, #0
 8002294:	60c3      	str	r3, [r0, #12]
 8002296:	4770      	bx	lr

08002298 <Regulator_PID>:


}
void Regulator_PID(struct parametry_silnika *silnik){
 8002298:	b570      	push	{r4, r5, r6, lr}
	uint32_t e, e_last, I_count, regg_out, D, I;

		e = silnik -> predkosc_zadana - silnik -> aktualna_predkosc;
 800229a:	e890 0018 	ldmia.w	r0, {r3, r4}
 800229e:	1ae4      	subs	r4, r4, r3
		if(silnik ->aktualna_predkosc  > 0){							//dzialanie calkujace zrelizowane jest za pomoca definicji
 80022a0:	2b00      	cmp	r3, #0
void Regulator_PID(struct parametry_silnika *silnik){
 80022a2:	4606      	mov	r6, r0
			I_count = I_count + e;										//calki, kolejne wartosci e sa do siebie sumowane
		}
		I = I_count*Ti;
		D = Td*(e-e_last)*d_part;										//rozniczkowanie jest rowniez wykonane z definicji
 80022a4:	4620      	mov	r0, r4
			I_count = I_count + e;										//calki, kolejne wartosci e sa do siebie sumowane
 80022a6:	bfc8      	it	gt
 80022a8:	4625      	movgt	r5, r4
		D = Td*(e-e_last)*d_part;										//rozniczkowanie jest rowniez wykonane z definicji
 80022aa:	f7fe f893 	bl	80003d4 <__aeabi_ui2d>
 80022ae:	a312      	add	r3, pc, #72	; (adr r3, 80022f8 <Regulator_PID+0x60>)
 80022b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b4:	f7fe f904 	bl	80004c0 <__aeabi_dmul>
 80022b8:	a311      	add	r3, pc, #68	; (adr r3, 8002300 <Regulator_PID+0x68>)
 80022ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022be:	f7fe f8ff 	bl	80004c0 <__aeabi_dmul>
 80022c2:	f7fe fb37 	bl	8000934 <__aeabi_d2uiz>
		regg_out =  P*e+I+D;											//wartosc regulacji  po dzialaniu algorymu PID
 80022c6:	2334      	movs	r3, #52	; 0x34
 80022c8:	fb03 0004 	mla	r0, r3, r4, r0
		if(regg_out > 10000){
			regg_out = 10000;
		}else if(regg_out <=0){
			regg_out = 0;
		}
		silnik ->wypelnienie = regg_out * 0.04;							// skalowanie wartosci z obliczeniowej na wartosc wypelnienia PWM
 80022cc:	f242 7310 	movw	r3, #10000	; 0x2710
		I = I_count*Ti;
 80022d0:	ebc5 1505 	rsb	r5, r5, r5, lsl #4
		regg_out =  P*e+I+D;											//wartosc regulacji  po dzialaniu algorymu PID
 80022d4:	4428      	add	r0, r5
		silnik ->wypelnienie = regg_out * 0.04;							// skalowanie wartosci z obliczeniowej na wartosc wypelnienia PWM
 80022d6:	4298      	cmp	r0, r3
 80022d8:	bf28      	it	cs
 80022da:	4618      	movcs	r0, r3
 80022dc:	f7fe f87a 	bl	80003d4 <__aeabi_ui2d>
 80022e0:	a309      	add	r3, pc, #36	; (adr r3, 8002308 <Regulator_PID+0x70>)
 80022e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e6:	f7fe f8eb 	bl	80004c0 <__aeabi_dmul>
 80022ea:	f7fe fafb 	bl	80008e4 <__aeabi_d2iz>
 80022ee:	6130      	str	r0, [r6, #16]
 80022f0:	bd70      	pop	{r4, r5, r6, pc}
 80022f2:	bf00      	nop
 80022f4:	f3af 8000 	nop.w
 80022f8:	47ae147b 	.word	0x47ae147b
 80022fc:	3f847ae1 	.word	0x3f847ae1
 8002300:	00000000 	.word	0x00000000
 8002304:	40bcf400 	.word	0x40bcf400
 8002308:	47ae147b 	.word	0x47ae147b
 800230c:	3fa47ae1 	.word	0x3fa47ae1

08002310 <HAL_TIM_PeriodElapsedCallback>:
	if(htim->Instance == TIM2){		//przerwanie wywoywane co 100us
 8002310:	6803      	ldr	r3, [r0, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){// Wywoywanie przerwa inicjalizowanych licznikiem
 8002312:	b510      	push	{r4, lr}
	if(htim->Instance == TIM2){		//przerwanie wywoywane co 100us
 8002314:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){// Wywoywanie przerwa inicjalizowanych licznikiem
 8002318:	4604      	mov	r4, r0
	if(htim->Instance == TIM2){		//przerwanie wywoywane co 100us
 800231a:	d108      	bne.n	800232e <HAL_TIM_PeriodElapsedCallback+0x1e>
		Licznik_Impulsow(&silnik_a);//Obliczanie liczby impusw z 3 silnikw
 800231c:	480f      	ldr	r0, [pc, #60]	; (800235c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800231e:	f7ff fecd 	bl	80020bc <Licznik_Impulsow>
		Licznik_Impulsow(&silnik_b);
 8002322:	480f      	ldr	r0, [pc, #60]	; (8002360 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002324:	f7ff feca 	bl	80020bc <Licznik_Impulsow>
		Licznik_Impulsow(&silnik_c);
 8002328:	480e      	ldr	r0, [pc, #56]	; (8002364 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800232a:	f7ff fec7 	bl	80020bc <Licznik_Impulsow>
	if(htim->Instance == TIM3){		//przerwanie wywoywane co 10ms
 800232e:	6822      	ldr	r2, [r4, #0]
 8002330:	4b0d      	ldr	r3, [pc, #52]	; (8002368 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002332:	429a      	cmp	r2, r3
 8002334:	d110      	bne.n	8002358 <HAL_TIM_PeriodElapsedCallback+0x48>
		Obliczanie_Predkosci_Akt(&silnik_a);// obliczanie prdkoci 3 silnikw
 8002336:	4809      	ldr	r0, [pc, #36]	; (800235c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002338:	f7ff ffa6 	bl	8002288 <Obliczanie_Predkosci_Akt>
		Obliczanie_Predkosci_Akt(&silnik_b);
 800233c:	4808      	ldr	r0, [pc, #32]	; (8002360 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800233e:	f7ff ffa3 	bl	8002288 <Obliczanie_Predkosci_Akt>
		Obliczanie_Predkosci_Akt(&silnik_c);
 8002342:	4808      	ldr	r0, [pc, #32]	; (8002364 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002344:	f7ff ffa0 	bl	8002288 <Obliczanie_Predkosci_Akt>
		Regulator_PID(&silnik_b);
 8002348:	4805      	ldr	r0, [pc, #20]	; (8002360 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800234a:	f7ff ffa5 	bl	8002298 <Regulator_PID>
}
 800234e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Regulator_PID(&silnik_c);
 8002352:	4804      	ldr	r0, [pc, #16]	; (8002364 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002354:	f7ff bfa0 	b.w	8002298 <Regulator_PID>
 8002358:	bd10      	pop	{r4, pc}
 800235a:	bf00      	nop
 800235c:	200000cc 	.word	0x200000cc
 8002360:	2000017c 	.word	0x2000017c
 8002364:	200000e0 	.word	0x200000e0
 8002368:	40000400 	.word	0x40000400

0800236c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800236c:	4b0e      	ldr	r3, [pc, #56]	; (80023a8 <HAL_MspInit+0x3c>)
{
 800236e:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002370:	699a      	ldr	r2, [r3, #24]
 8002372:	f042 0201 	orr.w	r2, r2, #1
 8002376:	619a      	str	r2, [r3, #24]
 8002378:	699a      	ldr	r2, [r3, #24]
 800237a:	f002 0201 	and.w	r2, r2, #1
 800237e:	9200      	str	r2, [sp, #0]
 8002380:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002382:	69da      	ldr	r2, [r3, #28]
 8002384:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002388:	61da      	str	r2, [r3, #28]
 800238a:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800238c:	4a07      	ldr	r2, [pc, #28]	; (80023ac <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800238e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002392:	9301      	str	r3, [sp, #4]
 8002394:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002396:	6853      	ldr	r3, [r2, #4]
 8002398:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800239c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023a2:	b002      	add	sp, #8
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	40021000 	.word	0x40021000
 80023ac:	40010000 	.word	0x40010000

080023b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023b0:	b510      	push	{r4, lr}
 80023b2:	4604      	mov	r4, r0
 80023b4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b6:	2210      	movs	r2, #16
 80023b8:	2100      	movs	r1, #0
 80023ba:	a802      	add	r0, sp, #8
 80023bc:	f000 f926 	bl	800260c <memset>
  if(hspi->Instance==SPI2)
 80023c0:	6822      	ldr	r2, [r4, #0]
 80023c2:	4b17      	ldr	r3, [pc, #92]	; (8002420 <HAL_SPI_MspInit+0x70>)
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d128      	bne.n	800241a <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80023c8:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 80023cc:	69da      	ldr	r2, [r3, #28]
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ce:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 80023d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80023d4:	61da      	str	r2, [r3, #28]
 80023d6:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d8:	4812      	ldr	r0, [pc, #72]	; (8002424 <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 80023da:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80023de:	9200      	str	r2, [sp, #0]
 80023e0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e2:	699a      	ldr	r2, [r3, #24]
 80023e4:	f042 0208 	orr.w	r2, r2, #8
 80023e8:	619a      	str	r2, [r3, #24]
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	f003 0308 	and.w	r3, r3, #8
 80023f0:	9301      	str	r3, [sp, #4]
 80023f2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80023f4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80023f8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fa:	2302      	movs	r3, #2
 80023fc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023fe:	2303      	movs	r3, #3
 8002400:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002402:	f7fe fb7b 	bl	8000afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002406:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800240a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800240c:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800240e:	a902      	add	r1, sp, #8
 8002410:	4804      	ldr	r0, [pc, #16]	; (8002424 <HAL_SPI_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002412:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002414:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002416:	f7fe fb71 	bl	8000afc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800241a:	b006      	add	sp, #24
 800241c:	bd10      	pop	{r4, pc}
 800241e:	bf00      	nop
 8002420:	40003800 	.word	0x40003800
 8002424:	40010c00 	.word	0x40010c00

08002428 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if(htim_base->Instance==TIM1)
 800242a:	6803      	ldr	r3, [r0, #0]
 800242c:	4a1d      	ldr	r2, [pc, #116]	; (80024a4 <HAL_TIM_Base_MspInit+0x7c>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d10c      	bne.n	800244c <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002432:	4b1d      	ldr	r3, [pc, #116]	; (80024a8 <HAL_TIM_Base_MspInit+0x80>)
 8002434:	699a      	ldr	r2, [r3, #24]
 8002436:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800243a:	619a      	str	r2, [r3, #24]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002442:	9301      	str	r3, [sp, #4]
 8002444:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002446:	b005      	add	sp, #20
 8002448:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM2)
 800244c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002450:	d113      	bne.n	800247a <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002452:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002456:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002458:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 800245a:	f042 0201 	orr.w	r2, r2, #1
 800245e:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002460:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002462:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002464:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	9302      	str	r3, [sp, #8]
 800246c:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800246e:	f7fe faed 	bl	8000a4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002472:	201c      	movs	r0, #28
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002474:	f7fe fb1e 	bl	8000ab4 <HAL_NVIC_EnableIRQ>
}
 8002478:	e7e5      	b.n	8002446 <HAL_TIM_Base_MspInit+0x1e>
  else if(htim_base->Instance==TIM3)
 800247a:	4a0c      	ldr	r2, [pc, #48]	; (80024ac <HAL_TIM_Base_MspInit+0x84>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d1e2      	bne.n	8002446 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002480:	4b09      	ldr	r3, [pc, #36]	; (80024a8 <HAL_TIM_Base_MspInit+0x80>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002482:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002484:	69da      	ldr	r2, [r3, #28]
 8002486:	f042 0202 	orr.w	r2, r2, #2
 800248a:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800248c:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 800248e:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002490:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	9303      	str	r3, [sp, #12]
 8002498:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800249a:	f7fe fad7 	bl	8000a4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800249e:	201d      	movs	r0, #29
 80024a0:	e7e8      	b.n	8002474 <HAL_TIM_Base_MspInit+0x4c>
 80024a2:	bf00      	nop
 80024a4:	40012c00 	.word	0x40012c00
 80024a8:	40021000 	.word	0x40021000
 80024ac:	40000400 	.word	0x40000400

080024b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024b0:	b510      	push	{r4, lr}
 80024b2:	4604      	mov	r4, r0
 80024b4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b6:	2210      	movs	r2, #16
 80024b8:	2100      	movs	r1, #0
 80024ba:	a802      	add	r0, sp, #8
 80024bc:	f000 f8a6 	bl	800260c <memset>
  if(htim->Instance==TIM1)
 80024c0:	6822      	ldr	r2, [r4, #0]
 80024c2:	4b0d      	ldr	r3, [pc, #52]	; (80024f8 <HAL_TIM_MspPostInit+0x48>)
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d114      	bne.n	80024f2 <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024c8:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80024cc:	699a      	ldr	r2, [r3, #24]
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ce:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d0:	f042 0204 	orr.w	r2, r2, #4
 80024d4:	619a      	str	r2, [r3, #24]
 80024d6:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d8:	4808      	ldr	r0, [pc, #32]	; (80024fc <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024da:	f003 0304 	and.w	r3, r3, #4
 80024de:	9301      	str	r3, [sp, #4]
 80024e0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80024e2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80024e6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e8:	2302      	movs	r3, #2
 80024ea:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ec:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ee:	f7fe fb05 	bl	8000afc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80024f2:	b006      	add	sp, #24
 80024f4:	bd10      	pop	{r4, pc}
 80024f6:	bf00      	nop
 80024f8:	40012c00 	.word	0x40012c00
 80024fc:	40010800 	.word	0x40010800

08002500 <NMI_Handler>:
 8002500:	4770      	bx	lr

08002502 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002502:	e7fe      	b.n	8002502 <HardFault_Handler>

08002504 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002504:	e7fe      	b.n	8002504 <MemManage_Handler>

08002506 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002506:	e7fe      	b.n	8002506 <BusFault_Handler>

08002508 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002508:	e7fe      	b.n	8002508 <UsageFault_Handler>

0800250a <SVC_Handler>:
 800250a:	4770      	bx	lr

0800250c <DebugMon_Handler>:
 800250c:	4770      	bx	lr

0800250e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800250e:	4770      	bx	lr

08002510 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002510:	f7fe ba66 	b.w	80009e0 <HAL_IncTick>

08002514 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002514:	4801      	ldr	r0, [pc, #4]	; (800251c <TIM2_IRQHandler+0x8>)
 8002516:	f7ff b854 	b.w	80015c2 <HAL_TIM_IRQHandler>
 800251a:	bf00      	nop
 800251c:	2000013c 	.word	0x2000013c

08002520 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002520:	4801      	ldr	r0, [pc, #4]	; (8002528 <TIM3_IRQHandler+0x8>)
 8002522:	f7ff b84e 	b.w	80015c2 <HAL_TIM_IRQHandler>
 8002526:	bf00      	nop
 8002528:	2000008c 	.word	0x2000008c

0800252c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800252c:	4b0f      	ldr	r3, [pc, #60]	; (800256c <SystemInit+0x40>)
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	f042 0201 	orr.w	r2, r2, #1
 8002534:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002536:	6859      	ldr	r1, [r3, #4]
 8002538:	4a0d      	ldr	r2, [pc, #52]	; (8002570 <SystemInit+0x44>)
 800253a:	400a      	ands	r2, r1
 800253c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002544:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002548:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002550:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002552:	685a      	ldr	r2, [r3, #4]
 8002554:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002558:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800255a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800255e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002560:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002564:	4b03      	ldr	r3, [pc, #12]	; (8002574 <SystemInit+0x48>)
 8002566:	609a      	str	r2, [r3, #8]
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	40021000 	.word	0x40021000
 8002570:	f8ff0000 	.word	0xf8ff0000
 8002574:	e000ed00 	.word	0xe000ed00

08002578 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002578:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800257a:	e003      	b.n	8002584 <LoopCopyDataInit>

0800257c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800257c:	4b0b      	ldr	r3, [pc, #44]	; (80025ac <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800257e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002580:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002582:	3104      	adds	r1, #4

08002584 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002584:	480a      	ldr	r0, [pc, #40]	; (80025b0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002586:	4b0b      	ldr	r3, [pc, #44]	; (80025b4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002588:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800258a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800258c:	d3f6      	bcc.n	800257c <CopyDataInit>
  ldr r2, =_sbss
 800258e:	4a0a      	ldr	r2, [pc, #40]	; (80025b8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002590:	e002      	b.n	8002598 <LoopFillZerobss>

08002592 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002592:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002594:	f842 3b04 	str.w	r3, [r2], #4

08002598 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002598:	4b08      	ldr	r3, [pc, #32]	; (80025bc <LoopFillZerobss+0x24>)
  cmp r2, r3
 800259a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800259c:	d3f9      	bcc.n	8002592 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800259e:	f7ff ffc5 	bl	800252c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025a2:	f000 f80f 	bl	80025c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025a6:	f7ff fae1 	bl	8001b6c <main>
  bx lr
 80025aa:	4770      	bx	lr
  ldr r3, =_sidata
 80025ac:	0800265c 	.word	0x0800265c
  ldr r0, =_sdata
 80025b0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80025b4:	20000014 	.word	0x20000014
  ldr r2, =_sbss
 80025b8:	20000014 	.word	0x20000014
  ldr r3, = _ebss
 80025bc:	20000190 	.word	0x20000190

080025c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025c0:	e7fe      	b.n	80025c0 <ADC1_2_IRQHandler>
	...

080025c4 <__libc_init_array>:
 80025c4:	b570      	push	{r4, r5, r6, lr}
 80025c6:	2500      	movs	r5, #0
 80025c8:	4e0c      	ldr	r6, [pc, #48]	; (80025fc <__libc_init_array+0x38>)
 80025ca:	4c0d      	ldr	r4, [pc, #52]	; (8002600 <__libc_init_array+0x3c>)
 80025cc:	1ba4      	subs	r4, r4, r6
 80025ce:	10a4      	asrs	r4, r4, #2
 80025d0:	42a5      	cmp	r5, r4
 80025d2:	d109      	bne.n	80025e8 <__libc_init_array+0x24>
 80025d4:	f000 f822 	bl	800261c <_init>
 80025d8:	2500      	movs	r5, #0
 80025da:	4e0a      	ldr	r6, [pc, #40]	; (8002604 <__libc_init_array+0x40>)
 80025dc:	4c0a      	ldr	r4, [pc, #40]	; (8002608 <__libc_init_array+0x44>)
 80025de:	1ba4      	subs	r4, r4, r6
 80025e0:	10a4      	asrs	r4, r4, #2
 80025e2:	42a5      	cmp	r5, r4
 80025e4:	d105      	bne.n	80025f2 <__libc_init_array+0x2e>
 80025e6:	bd70      	pop	{r4, r5, r6, pc}
 80025e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80025ec:	4798      	blx	r3
 80025ee:	3501      	adds	r5, #1
 80025f0:	e7ee      	b.n	80025d0 <__libc_init_array+0xc>
 80025f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80025f6:	4798      	blx	r3
 80025f8:	3501      	adds	r5, #1
 80025fa:	e7f2      	b.n	80025e2 <__libc_init_array+0x1e>
 80025fc:	08002654 	.word	0x08002654
 8002600:	08002654 	.word	0x08002654
 8002604:	08002654 	.word	0x08002654
 8002608:	08002658 	.word	0x08002658

0800260c <memset>:
 800260c:	4603      	mov	r3, r0
 800260e:	4402      	add	r2, r0
 8002610:	4293      	cmp	r3, r2
 8002612:	d100      	bne.n	8002616 <memset+0xa>
 8002614:	4770      	bx	lr
 8002616:	f803 1b01 	strb.w	r1, [r3], #1
 800261a:	e7f9      	b.n	8002610 <memset+0x4>

0800261c <_init>:
 800261c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800261e:	bf00      	nop
 8002620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002622:	bc08      	pop	{r3}
 8002624:	469e      	mov	lr, r3
 8002626:	4770      	bx	lr

08002628 <_fini>:
 8002628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800262a:	bf00      	nop
 800262c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800262e:	bc08      	pop	{r3}
 8002630:	469e      	mov	lr, r3
 8002632:	4770      	bx	lr
