-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-- Date        : Fri Feb  8 12:50:15 2019
-- Host        : maks-pc running 64-bit Manjaro Linux
-- Command     : write_vhdl -force -mode funcsim
--               /home/maks/Documents/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/bd_0ac3_rx_0_sim_netlist.vhdl
-- Design      : bd_0ac3_rx_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_xpm_cdc_array_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_array_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_array_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_xpm_cdc_array_single : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_0ac3_rx_0_xpm_cdc_array_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of bd_0ac3_rx_0_xpm_cdc_array_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of bd_0ac3_rx_0_xpm_cdc_array_single : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_0ac3_rx_0_xpm_cdc_array_single : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_0ac3_rx_0_xpm_cdc_array_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_0ac3_rx_0_xpm_cdc_array_single : entity is "ARRAY_SINGLE";
end bd_0ac3_rx_0_xpm_cdc_array_single;

architecture STRUCTURE of bd_0ac3_rx_0_xpm_cdc_array_single is
  signal async_path_bit : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
begin
  dest_out(1 downto 0) <= \syncstages_ff[1]\(1 downto 0);
\src_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(0),
      Q => async_path_bit(0),
      R => '0'
    );
\src_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(1),
      Q => async_path_bit(1),
      R => '0'
    );
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 21 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 22;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "ARRAY_SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][9]\ : label is "ARRAY_SINGLE";
begin
  dest_out(21 downto 0) <= \syncstages_ff[1]\(21 downto 0);
\src_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(0),
      Q => async_path_bit(0),
      R => '0'
    );
\src_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(10),
      Q => async_path_bit(10),
      R => '0'
    );
\src_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(11),
      Q => async_path_bit(11),
      R => '0'
    );
\src_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(12),
      Q => async_path_bit(12),
      R => '0'
    );
\src_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(13),
      Q => async_path_bit(13),
      R => '0'
    );
\src_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(14),
      Q => async_path_bit(14),
      R => '0'
    );
\src_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(15),
      Q => async_path_bit(15),
      R => '0'
    );
\src_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(16),
      Q => async_path_bit(16),
      R => '0'
    );
\src_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(17),
      Q => async_path_bit(17),
      R => '0'
    );
\src_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(18),
      Q => async_path_bit(18),
      R => '0'
    );
\src_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(19),
      Q => async_path_bit(19),
      R => '0'
    );
\src_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(1),
      Q => async_path_bit(1),
      R => '0'
    );
\src_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(20),
      Q => async_path_bit(20),
      R => '0'
    );
\src_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(21),
      Q => async_path_bit(21),
      R => '0'
    );
\src_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(2),
      Q => async_path_bit(2),
      R => '0'
    );
\src_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(3),
      Q => async_path_bit(3),
      R => '0'
    );
\src_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(4),
      Q => async_path_bit(4),
      R => '0'
    );
\src_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(5),
      Q => async_path_bit(5),
      R => '0'
    );
\src_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(6),
      Q => async_path_bit(6),
      R => '0'
    );
\src_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(7),
      Q => async_path_bit(7),
      R => '0'
    );
\src_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(8),
      Q => async_path_bit(8),
      R => '0'
    );
\src_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(9),
      Q => async_path_bit(9),
      R => '0'
    );
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(10),
      Q => \syncstages_ff[0]\(10),
      R => '0'
    );
\syncstages_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(11),
      Q => \syncstages_ff[0]\(11),
      R => '0'
    );
\syncstages_ff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(12),
      Q => \syncstages_ff[0]\(12),
      R => '0'
    );
\syncstages_ff_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(13),
      Q => \syncstages_ff[0]\(13),
      R => '0'
    );
\syncstages_ff_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(14),
      Q => \syncstages_ff[0]\(14),
      R => '0'
    );
\syncstages_ff_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(15),
      Q => \syncstages_ff[0]\(15),
      R => '0'
    );
\syncstages_ff_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(16),
      Q => \syncstages_ff[0]\(16),
      R => '0'
    );
\syncstages_ff_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(17),
      Q => \syncstages_ff[0]\(17),
      R => '0'
    );
\syncstages_ff_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(18),
      Q => \syncstages_ff[0]\(18),
      R => '0'
    );
\syncstages_ff_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(19),
      Q => \syncstages_ff[0]\(19),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(20),
      Q => \syncstages_ff[0]\(20),
      R => '0'
    );
\syncstages_ff_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(21),
      Q => \syncstages_ff[0]\(21),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(4),
      Q => \syncstages_ff[0]\(4),
      R => '0'
    );
\syncstages_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(5),
      Q => \syncstages_ff[0]\(5),
      R => '0'
    );
\syncstages_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(6),
      Q => \syncstages_ff[0]\(6),
      R => '0'
    );
\syncstages_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(7),
      Q => \syncstages_ff[0]\(7),
      R => '0'
    );
\syncstages_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(8),
      Q => \syncstages_ff[0]\(8),
      R => '0'
    );
\syncstages_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(9),
      Q => \syncstages_ff[0]\(9),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(10),
      Q => \syncstages_ff[1]\(10),
      R => '0'
    );
\syncstages_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(11),
      Q => \syncstages_ff[1]\(11),
      R => '0'
    );
\syncstages_ff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(12),
      Q => \syncstages_ff[1]\(12),
      R => '0'
    );
\syncstages_ff_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(13),
      Q => \syncstages_ff[1]\(13),
      R => '0'
    );
\syncstages_ff_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(14),
      Q => \syncstages_ff[1]\(14),
      R => '0'
    );
\syncstages_ff_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(15),
      Q => \syncstages_ff[1]\(15),
      R => '0'
    );
\syncstages_ff_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(16),
      Q => \syncstages_ff[1]\(16),
      R => '0'
    );
\syncstages_ff_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(17),
      Q => \syncstages_ff[1]\(17),
      R => '0'
    );
\syncstages_ff_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(18),
      Q => \syncstages_ff[1]\(18),
      R => '0'
    );
\syncstages_ff_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(19),
      Q => \syncstages_ff[1]\(19),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(20),
      Q => \syncstages_ff[1]\(20),
      R => '0'
    );
\syncstages_ff_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(21),
      Q => \syncstages_ff[1]\(21),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(4),
      Q => \syncstages_ff[1]\(4),
      R => '0'
    );
\syncstages_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(5),
      Q => \syncstages_ff[1]\(5),
      R => '0'
    );
\syncstages_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(6),
      Q => \syncstages_ff[1]\(6),
      R => '0'
    );
\syncstages_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(7),
      Q => \syncstages_ff[1]\(7),
      R => '0'
    );
\syncstages_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(8),
      Q => \syncstages_ff[1]\(8),
      R => '0'
    );
\syncstages_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(9),
      Q => \syncstages_ff[1]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\ : entity is "ARRAY_SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(1 downto 0) <= src_in(1 downto 0);
  dest_out(1 downto 0) <= \syncstages_ff[1]\(1 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\ : entity is "ARRAY_SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(1 downto 0) <= src_in(1 downto 0);
  dest_out(1 downto 0) <= \syncstages_ff[1]\(1 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\ : entity is "ARRAY_SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(1 downto 0) <= src_in(1 downto 0);
  dest_out(1 downto 0) <= \syncstages_ff[1]\(1 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of bd_0ac3_rx_0_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of bd_0ac3_rx_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_xpm_cdc_async_rst : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of bd_0ac3_rx_0_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of bd_0ac3_rx_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_0ac3_rx_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_0ac3_rx_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end bd_0ac3_rx_0_xpm_cdc_async_rst;

architecture STRUCTURE of bd_0ac3_rx_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_async_rst__3\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__3\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__3\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__3\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_async_rst__3\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_0ac3_rx_0_xpm_cdc_async_rst__3\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_async_rst__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_async_rst__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_async_rst__3\ : entity is "ASYNC_RST";
end \bd_0ac3_rx_0_xpm_cdc_async_rst__3\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_async_rst__3\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_async_rst__4\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__4\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_async_rst__4\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_0ac3_rx_0_xpm_cdc_async_rst__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_async_rst__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_async_rst__4\ : entity is "ASYNC_RST";
end \bd_0ac3_rx_0_xpm_cdc_async_rst__4\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_async_rst__4\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_async_rst__5\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__5\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__5\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_async_rst__5\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_0ac3_rx_0_xpm_cdc_async_rst__5\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_async_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_async_rst__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_async_rst__5\ : entity is "ASYNC_RST";
end \bd_0ac3_rx_0_xpm_cdc_async_rst__5\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_async_rst__5\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_async_rst__6\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__6\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__6\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_async_rst__6\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_0ac3_rx_0_xpm_cdc_async_rst__6\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_async_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_async_rst__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_async_rst__6\ : entity is "ASYNC_RST";
end \bd_0ac3_rx_0_xpm_cdc_async_rst__6\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_async_rst__6\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_async_rst__7\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__7\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__7\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__7\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_async_rst__7\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_0ac3_rx_0_xpm_cdc_async_rst__7\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_async_rst__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_async_rst__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_async_rst__7\ : entity is "ASYNC_RST";
end \bd_0ac3_rx_0_xpm_cdc_async_rst__7\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_async_rst__7\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "ASYNC_RST";
end \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__1\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "ASYNC_RST";
end \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__1\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__2\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "ASYNC_RST";
end \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__2\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__2\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__3\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "ASYNC_RST";
end \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__3\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0__3\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_gray : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of bd_0ac3_rx_0_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_0ac3_rx_0_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of bd_0ac3_rx_0_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_0ac3_rx_0_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_0ac3_rx_0_xpm_cdc_gray : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_0ac3_rx_0_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_0ac3_rx_0_xpm_cdc_gray : entity is "GRAY";
end bd_0ac3_rx_0_xpm_cdc_gray;

architecture STRUCTURE of bd_0ac3_rx_0_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair183";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_gray__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_gray__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_gray__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_gray__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_0ac3_rx_0_xpm_cdc_gray__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_0ac3_rx_0_xpm_cdc_gray__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_gray__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_gray__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_gray__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_gray__2\ : entity is "GRAY";
end \bd_0ac3_rx_0_xpm_cdc_gray__2\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_gray__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair91";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_gray__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_gray__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_gray__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_gray__3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_0ac3_rx_0_xpm_cdc_gray__3\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_gray__3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_0ac3_rx_0_xpm_cdc_gray__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_gray__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_gray__3\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_gray__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_gray__3\ : entity is "GRAY";
end \bd_0ac3_rx_0_xpm_cdc_gray__3\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_gray__3\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair93";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_gray__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_gray__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_gray__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_0ac3_rx_0_xpm_cdc_gray__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_0ac3_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_gray__4\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_gray__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_gray__4\ : entity is "GRAY";
end \bd_0ac3_rx_0_xpm_cdc_gray__4\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_gray__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair181";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_0ac3_rx_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of bd_0ac3_rx_0_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_0ac3_rx_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_0ac3_rx_0_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_0ac3_rx_0_xpm_cdc_single : entity is "SINGLE";
end bd_0ac3_rx_0_xpm_cdc_single;

architecture STRUCTURE of bd_0ac3_rx_0_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__100\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__100\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__100\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__100\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__100\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__100\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__100\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__100\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__100\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__100\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__100\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__101\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__101\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__101\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__101\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__101\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__101\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__101\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__101\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__101\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__101\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__101\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__102\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__102\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__102\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__102\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__102\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__102\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__102\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__102\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__102\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__102\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__102\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__25\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__25\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__25\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__25\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__25\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__25\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__25\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__25\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__25\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__25\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__26\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__26\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__26\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__26\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__26\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__26\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__26\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__26\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__26\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__26\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__26\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__27\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__27\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__27\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__27\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__27\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__27\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__27\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__27\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__27\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__27\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__28\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__28\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__28\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__28\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__28\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__28\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__28\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__28\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__28\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__28\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__29\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__29\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__29\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__29\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__29\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__29\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__29\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__29\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__29\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__29\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__29\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__30\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__30\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__30\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__30\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__30\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__30\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__30\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__30\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__30\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__30\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__30\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__31\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__31\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__31\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__31\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__31\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__31\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__31\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__31\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__31\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__31\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__31\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__32\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__32\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__32\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__32\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__32\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__32\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__32\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__32\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__32\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__32\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__32\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__33\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__33\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__33\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__33\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__33\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__33\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__33\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__33\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__33\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__33\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__33\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__34\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__34\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__34\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__34\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__34\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__34\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__34\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__34\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__34\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__34\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__34\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__35\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__35\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__35\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__35\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__35\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__35\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__35\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__35\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__35\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__35\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__35\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__36\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__36\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__36\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__36\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__36\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__36\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__36\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__36\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__36\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__36\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__36\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__37\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__37\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__37\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__37\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__37\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__37\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__37\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__37\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__37\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__37\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__37\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__38\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__38\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__38\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__38\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__38\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__38\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__38\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__38\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__38\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__38\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__38\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__39\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__39\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__39\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__39\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__39\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__39\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__39\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__39\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__39\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__39\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__39\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__40\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__40\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__40\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__40\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__40\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__40\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__40\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__40\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__40\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__40\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__40\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__41\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__41\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__41\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__41\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__41\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__41\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__41\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__41\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__41\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__41\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__41\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__42\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__42\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__42\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__42\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__42\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__42\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__42\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__42\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__42\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__42\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__42\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__43\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__43\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__43\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__43\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__43\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__43\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__43\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__43\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__43\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__43\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__43\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__44\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__44\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__44\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__44\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__44\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__44\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__44\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__44\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__44\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__44\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__44\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__45\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__45\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__45\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__45\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__45\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__45\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__45\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__45\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__45\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__45\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__45\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__46\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__46\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__46\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__46\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__46\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__46\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__46\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__46\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__46\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__46\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__46\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__47\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__47\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__47\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__47\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__47\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__47\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__47\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__47\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__47\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__47\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__47\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__48\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__48\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__48\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__48\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__48\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__48\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__48\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__48\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__48\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__48\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__48\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__49\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__49\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__49\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__49\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__49\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__49\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__49\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__49\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__49\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__49\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__49\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__50\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__50\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__50\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__50\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__50\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__50\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__50\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__50\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__50\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__50\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__50\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__51\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__51\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__51\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__51\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__51\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__51\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__51\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__51\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__51\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__51\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__51\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__52\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__52\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__52\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__52\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__52\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__52\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__52\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__52\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__52\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__52\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__52\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__53\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__53\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__53\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__53\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__53\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__53\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__53\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__53\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__53\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__53\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__53\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__54\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__54\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__54\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__54\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__54\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__54\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__54\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__54\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__54\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__54\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__54\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__55\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__55\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__55\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__55\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__55\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__55\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__55\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__55\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__55\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__55\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__55\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__56\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__56\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__56\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__56\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__56\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__56\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__56\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__56\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__56\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__56\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__56\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__57\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__57\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__57\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__57\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__57\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__57\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__57\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__57\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__57\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__57\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__57\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__58\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__58\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__58\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__58\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__58\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__58\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__58\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__58\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__58\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__58\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__58\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__59\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__59\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__59\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__59\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__59\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__59\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__59\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__59\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__59\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__59\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__59\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__60\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__60\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__60\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__60\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__60\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__60\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__60\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__60\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__60\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__60\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__60\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__61\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__61\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__61\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__61\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__61\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__61\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__61\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__61\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__61\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__61\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__61\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__62\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__62\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__62\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__62\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__62\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__62\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__62\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__62\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__62\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__62\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__62\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__63\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__63\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__63\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__63\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__63\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__63\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__63\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__63\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__63\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__63\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__63\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__64\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__64\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__64\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__64\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__64\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__64\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__64\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__64\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__64\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__64\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__64\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__65\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__65\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__65\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__65\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__65\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__65\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__65\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__65\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__65\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__65\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__65\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__66\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__66\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__66\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__66\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__66\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__66\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__66\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__66\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__66\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__66\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__66\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__67\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__67\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__67\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__67\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__67\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__67\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__67\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__67\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__67\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__67\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__67\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__68\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__68\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__68\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__68\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__68\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__68\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__68\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__68\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__68\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__68\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__68\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__69\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__69\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__69\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__69\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__69\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__69\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__69\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__69\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__69\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__69\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__69\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__70\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__70\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__70\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__70\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__70\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__70\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__70\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__70\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__70\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__70\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__70\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__71\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__71\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__71\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__71\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__71\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__71\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__71\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__71\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__71\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__71\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__71\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__72\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__72\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__72\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__72\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__72\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__72\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__72\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__72\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__72\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__72\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__72\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__73\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__73\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__73\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__73\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__73\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__73\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__73\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__73\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__73\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__73\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__73\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__74\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__74\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__74\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__74\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__74\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__74\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__74\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__74\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__74\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__74\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__74\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__75\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__75\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__75\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__75\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__75\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__75\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__75\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__75\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__75\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__75\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__75\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__76\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__76\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__76\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__76\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__76\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__76\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__76\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__76\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__76\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__76\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__76\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__77\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__77\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__77\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__77\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__77\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__77\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__77\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__77\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__77\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__77\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__77\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__78\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__78\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__78\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__78\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__78\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__78\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__78\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__78\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__78\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__78\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__78\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__79\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__79\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__79\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__79\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__79\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__79\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__79\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__79\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__79\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__79\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__79\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__80\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__80\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__80\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__80\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__80\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__80\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__80\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__80\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__80\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__80\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__80\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__81\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__81\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__81\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__81\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__81\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__81\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__81\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__81\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__81\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__81\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__81\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__82\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__82\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__82\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__82\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__82\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__82\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__82\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__82\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__82\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__82\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__82\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__83\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__83\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__83\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__83\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__83\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__83\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__83\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__83\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__83\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__83\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__83\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__84\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__84\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__84\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__84\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__84\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__84\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__84\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__84\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__84\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__84\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__84\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__85\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__85\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__85\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__85\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__85\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__85\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__85\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__85\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__85\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__85\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__85\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__86\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__86\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__86\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__86\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__86\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__86\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__86\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__86\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__86\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__86\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__86\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__87\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__87\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__87\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__87\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__87\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__87\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__87\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__87\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__87\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__87\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__87\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__88\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__88\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__88\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__88\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__88\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__88\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__88\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__88\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__88\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__88\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__88\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__89\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__89\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__89\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__89\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__89\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__89\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__89\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__89\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__89\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__89\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__89\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__90\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__90\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__90\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__90\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__90\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__90\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__90\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__90\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__90\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__90\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__90\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__91\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__91\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__91\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__91\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__91\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__91\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__91\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__91\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__91\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__91\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__91\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__92\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__92\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__92\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__92\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__92\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__92\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__92\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__92\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__92\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__92\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__92\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__93\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__93\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__93\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__93\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__93\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__93\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__93\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__93\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__93\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__93\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__93\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__94\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__94\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__94\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__94\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__94\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__94\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__94\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__94\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__94\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__94\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__94\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__95\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__95\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__95\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__95\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__95\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__95\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__95\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__95\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__95\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__95\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__95\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__96\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__96\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__96\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__96\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__96\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__96\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__96\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__96\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__96\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__96\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__96\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__97\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__97\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__97\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__97\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__97\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__97\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__97\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__97\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__97\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__97\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__97\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__98\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__98\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__98\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__98\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__98\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__98\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__98\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__98\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__98\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__98\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__98\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__99\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__99\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__99\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__99\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__99\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__99\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__99\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__99\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__99\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__99\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__99\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__2\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__3\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__3\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__3\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__3\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__4\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__4\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__parameterized0__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_single__parameterized1__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1__1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1__1\ : entity is "SINGLE";
end \bd_0ac3_rx_0_xpm_cdc_single__parameterized1__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_single__parameterized1__1\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_blk_mem_gen_prim_wrapper is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end bd_0ac3_rx_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of bd_0ac3_rx_0_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mem_wen_reg(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mem_wen_reg(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mem_wen_reg(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => mem_wen_reg(1),
      WEA(2) => mem_wen_reg(1),
      WEA(1) => mem_wen_reg(1),
      WEA(0) => mem_wen_reg(1),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mem_wen_reg(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mem_wen_reg(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => mem_wen_reg(1),
      WEA(2) => mem_wen_reg(1),
      WEA(1) => mem_wen_reg(1),
      WEA(0) => mem_wen_reg(1),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mem_wen_reg(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mem_wen_reg(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => mem_wen_reg(1),
      WEA(2 downto 1) => mem_wen_reg(1 downto 0),
      WEA(0) => mem_wen_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_62\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => Q(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 5) => B"000000000000000000000000000",
      DIADI(4 downto 0) => din(4 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_62\,
      DOBDO(4 downto 0) => dout(4 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => mem_wen_reg(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_compare__parameterized1\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_compare__parameterized1\ : entity is "compare";
end \bd_0ac3_rx_0_compare__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_compare__parameterized1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_compare__parameterized1_1\ is
  port (
    comp1 : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_compare__parameterized1_1\ : entity is "compare";
end \bd_0ac3_rx_0_compare__parameterized1_1\;

architecture STRUCTURE of \bd_0ac3_rx_0_compare__parameterized1_1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \^comp1\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
  comp1 <= \^comp1\;
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^comp1\,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg_0(5 downto 4)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \^comp1\,
      I1 => wr_en,
      I2 => comp0,
      I3 => p_7_out,
      I4 => \out\,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_compare__parameterized1_2\ is
  port (
    p_2_out : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_7_out : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    almost_full : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_compare__parameterized1_2\ : entity is "compare";
end \bd_0ac3_rx_0_compare__parameterized1_2\;

architecture STRUCTURE of \bd_0ac3_rx_0_compare__parameterized1_2\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gaf.gaf0.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F3FFFF00200020"
    )
        port map (
      I0 => p_0_in,
      I1 => p_7_out,
      I2 => wr_en,
      I3 => \out\,
      I4 => comp1,
      I5 => almost_full,
      O => p_2_out
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg_1(5 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_compare__parameterized1_3\ is
  port (
    comp0 : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gc0.count_d1_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_compare__parameterized1_3\ : entity is "compare";
end \bd_0ac3_rx_0_compare__parameterized1_3\;

architecture STRUCTURE of \bd_0ac3_rx_0_compare__parameterized1_3\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gc0.count_d1_reg[6]\,
      S(2) => \gc0.count_d1_reg[4]\,
      S(1) => \gc0.count_d1_reg[2]\,
      S(0) => \gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => \gc0.count_d1_reg[10]\,
      S(0) => \gc0.count_d1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_compare__parameterized1_4\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_compare__parameterized1_4\ : entity is "compare";
end \bd_0ac3_rx_0_compare__parameterized1_4\;

architecture STRUCTURE of \bd_0ac3_rx_0_compare__parameterized1_4\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => comp1,
      I2 => comp0,
      I3 => ram_full_fb_i_reg,
      I4 => wr_en,
      I5 => \out\,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_dmem is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_dmem : entity is "dmem";
end bd_0ac3_rx_0_dmem;

architecture STRUCTURE of bd_0ac3_rx_0_dmem is
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_11 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => din(9 downto 8),
      DIC(1 downto 0) => din(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => p_0_out(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => Q(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => Q(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => Q(11)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => Q(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => Q(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => Q(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => Q(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => Q(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => Q(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => Q(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => Q(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_dmem_14 is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_dmem_14 : entity is "dmem";
end bd_0ac3_rx_0_dmem_14;

architecture STRUCTURE of bd_0ac3_rx_0_dmem_14 is
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_11 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => din(9 downto 8),
      DIC(1 downto 0) => din(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => p_0_out(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => Q(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => Q(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => Q(11)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => Q(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => Q(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => Q(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => Q(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => Q(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => Q(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => Q(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => Q(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_dmem__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_dmem__parameterized0\ : entity is "dmem";
end \bd_0ac3_rx_0_dmem__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_dmem__parameterized0\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(13 downto 12),
      DIB(1 downto 0) => din(15 downto 14),
      DIC(1 downto 0) => din(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(13 downto 12),
      DOB(1 downto 0) => p_0_out(15 downto 14),
      DOC(1 downto 0) => p_0_out(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(19 downto 18),
      DIB(1 downto 0) => din(21 downto 20),
      DIC(1 downto 0) => din(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(19 downto 18),
      DOB(1 downto 0) => p_0_out(21 downto 20),
      DOC(1 downto 0) => p_0_out(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(25 downto 24),
      DIB(1 downto 0) => din(27 downto 26),
      DIC(1 downto 0) => din(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(25 downto 24),
      DOB(1 downto 0) => p_0_out(27 downto 26),
      DOC(1 downto 0) => p_0_out(29 downto 28),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(31 downto 30),
      DIB(1 downto 0) => din(33 downto 32),
      DIC(1 downto 0) => din(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(31 downto 30),
      DOB(1 downto 0) => p_0_out(33 downto 32),
      DOC(1 downto 0) => p_0_out(35 downto 34),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(37 downto 36),
      DIB(1 downto 0) => din(39 downto 38),
      DIC(1 downto 0) => din(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(37 downto 36),
      DOB(1 downto 0) => p_0_out(39 downto 38),
      DOC(1 downto 0) => p_0_out(41 downto 40),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => din(9 downto 8),
      DIC(1 downto 0) => din(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => p_0_out(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => dout(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => dout(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => dout(11)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(12),
      Q => dout(12)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(13),
      Q => dout(13)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(14),
      Q => dout(14)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(15),
      Q => dout(15)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(16),
      Q => dout(16)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(17),
      Q => dout(17)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(18),
      Q => dout(18)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(19),
      Q => dout(19)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => dout(1)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(20),
      Q => dout(20)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(21),
      Q => dout(21)
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(22),
      Q => dout(22)
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(23),
      Q => dout(23)
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(24),
      Q => dout(24)
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(25),
      Q => dout(25)
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(26),
      Q => dout(26)
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(27),
      Q => dout(27)
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(28),
      Q => dout(28)
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(29),
      Q => dout(29)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => dout(2)
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(30),
      Q => dout(30)
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(31),
      Q => dout(31)
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(32),
      Q => dout(32)
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(33),
      Q => dout(33)
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(34),
      Q => dout(34)
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(35),
      Q => dout(35)
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(36),
      Q => dout(36)
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(37),
      Q => dout(37)
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(38),
      Q => dout(38)
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(39),
      Q => dout(39)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => dout(3)
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(40),
      Q => dout(40)
    );
\gpr1.dout_i_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(41),
      Q => dout(41)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => dout(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => dout(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => dout(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => dout(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => dout(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_dmem__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_dmem__parameterized1\ : entity is "dmem";
end \bd_0ac3_rx_0_dmem__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_dmem__parameterized1\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(13 downto 12),
      DIB(1 downto 0) => din(15 downto 14),
      DIC(1 downto 0) => din(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(13 downto 12),
      DOB(1 downto 0) => p_0_out(15 downto 14),
      DOC(1 downto 0) => p_0_out(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(19 downto 18),
      DIB(1 downto 0) => din(21 downto 20),
      DIC(1 downto 0) => din(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(19 downto 18),
      DOB(1 downto 0) => p_0_out(21 downto 20),
      DOC(1 downto 0) => p_0_out(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => din(9 downto 8),
      DIC(1 downto 0) => din(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => p_0_out(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => dout(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => dout(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => dout(11)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(12),
      Q => dout(12)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(13),
      Q => dout(13)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(14),
      Q => dout(14)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(15),
      Q => dout(15)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(16),
      Q => dout(16)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(17),
      Q => dout(17)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(18),
      Q => dout(18)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(19),
      Q => dout(19)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => dout(1)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(20),
      Q => dout(20)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(21),
      Q => dout(21)
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(22),
      Q => dout(22)
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(23),
      Q => dout(23)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => dout(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => dout(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => dout(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => dout(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => dout(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => dout(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => dout(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_empty_fb_i_reg(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_control is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pkt_valid : out STD_LOGIC;
    cur_lp_vc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    latest_vc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\ : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    reg_status : out STD_LOGIC_VECTOR ( 9 downto 0 );
    crc_rst : out STD_LOGIC;
    lp_wc0 : out STD_LOGIC;
    \errframedata_d1_reg[0]_0\ : out STD_LOGIC;
    \errframedata_d1_reg[1]_0\ : out STD_LOGIC;
    \errframedata_d1_reg[2]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \FSM_sequential_cur_state_reg[0]_0\ : out STD_LOGIC;
    phecc_start : out STD_LOGIC;
    phecc_start_d1_reg : out STD_LOGIC;
    phecc_start_d1_reg_0 : out STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_1\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[1].errframesync_reg[1]_0\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[2].errframesync_reg[2]_0\ : out STD_LOGIC;
    \ERR_FRAME_SYNC_ALL[3].errframesync_reg[3]_0\ : out STD_LOGIC;
    \src_ff_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    crc_start : out STD_LOGIC;
    pre_byt_cnt1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    crc_en : out STD_LOGIC;
    c_en_reg : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    crc_trig_d10 : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    srst : in STD_LOGIC;
    empty : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    \diwc_corrected_reg[7]\ : in STD_LOGIC;
    \diwc_corrected_reg[6]\ : in STD_LOGIC;
    errframedata_d1 : in STD_LOGIC;
    \diwc_corrected_reg[7]_0\ : in STD_LOGIC;
    \diwc_corrected_reg[6]_0\ : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    p_30_out : in STD_LOGIC;
    p_29_out : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    diwc_valid_reg : in STD_LOGIC;
    \diwc_corrected_reg[2]\ : in STD_LOGIC;
    diwc_valid_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_done : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[0]_1\ : in STD_LOGIC;
    data_done : in STD_LOGIC;
    \phecc_status_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    phecc_done : in STD_LOGIC;
    core_men_r2c : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 2 downto 0 );
    spkt_fifo_wen0 : in STD_LOGIC;
    wc_gt_pload : in STD_LOGIC;
    fsm_wip_reg : in STD_LOGIC;
    \LINE_BUF_WR_64.str_fwd_reg\ : in STD_LOGIC;
    data_wip_reg_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    diwc_corrected_zero : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \phecc_status_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_control : entity is "mipi_csi2_rx_ctrl_v1_0_8_control";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_control;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_control is
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[1].errframedata[1]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[2].errframedata[2]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[3].errframedata[3]_i_1_n_0\ : STD_LOGIC;
  signal \FE_DETECT[0].fe_detect_reg_n_0_[0]\ : STD_LOGIC;
  signal \FE_DETECT[1].fe_detect_reg_n_0_[1]\ : STD_LOGIC;
  signal \FE_DETECT[2].fe_detect_reg_n_0_[2]\ : STD_LOGIC;
  signal \FE_DETECT[3].fe_detect_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \^c_en_reg\ : STD_LOGIC;
  signal crc_rst0 : STD_LOGIC;
  signal crc_trig_d1_i_2_n_0 : STD_LOGIC;
  signal crc_trig_d1_i_3_n_0 : STD_LOGIC;
  signal \^cur_lp_vc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^errframedata_d1_reg[0]_0\ : STD_LOGIC;
  signal \^errframedata_d1_reg[1]_0\ : STD_LOGIC;
  signal \^errframedata_d1_reg[2]_0\ : STD_LOGIC;
  signal \^latest_vc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal \^p_0_in\ : STD_LOGIC;
  signal \^phecc_start\ : STD_LOGIC;
  signal \^phecc_start_d1_reg\ : STD_LOGIC;
  signal \^phecc_start_d1_reg_0\ : STD_LOGIC;
  signal pkt_fifo_empty_reg : STD_LOGIC;
  signal pkt_fifo_i_2_n_0 : STD_LOGIC;
  signal pkt_fifo_i_3_n_0 : STD_LOGIC;
  signal pkt_fifo_ren_reg : STD_LOGIC;
  signal pkt_rdvld0 : STD_LOGIC;
  signal \^pkt_valid\ : STD_LOGIC;
  signal prv_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \prv_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \prv_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \prv_state[2]_i_1_n_0\ : STD_LOGIC;
  signal reg_ecc_status_i : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^src_ff_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[0]\ : label is "iSTATE:100,iSTATE0:011,iSTATE1:010,iSTATE2:001,iSTATE3:000";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_cur_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[1]\ : label is "iSTATE:100,iSTATE0:011,iSTATE1:010,iSTATE2:001,iSTATE3:000";
  attribute KEEP of \FSM_sequential_cur_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[2]\ : label is "iSTATE:100,iSTATE0:011,iSTATE1:010,iSTATE2:001,iSTATE3:000";
  attribute KEEP of \FSM_sequential_cur_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HSC2R_CDC[11].hsc2r_send[11]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[31]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of c_en_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of pre_byt_cnt1_i_3 : label is "soft_lutpair12";
begin
  c_en_reg <= \^c_en_reg\;
  cur_lp_vc(1 downto 0) <= \^cur_lp_vc\(1 downto 0);
  \errframedata_d1_reg[0]_0\ <= \^errframedata_d1_reg[0]_0\;
  \errframedata_d1_reg[1]_0\ <= \^errframedata_d1_reg[1]_0\;
  \errframedata_d1_reg[2]_0\ <= \^errframedata_d1_reg[2]_0\;
  latest_vc(1 downto 0) <= \^latest_vc\(1 downto 0);
  \out\(2 downto 0) <= \^out\(2 downto 0);
  p_0_in <= \^p_0_in\;
  phecc_start <= \^phecc_start\;
  phecc_start_d1_reg <= \^phecc_start_d1_reg\;
  phecc_start_d1_reg_0 <= \^phecc_start_d1_reg_0\;
  pkt_valid <= \^pkt_valid\;
  \src_ff_reg[6]\(3 downto 0) <= \^src_ff_reg[6]\(3 downto 0);
\ERR_FRAME_DATA[0].errframedata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABAAAAA"
    )
        port map (
      I0 => \^errframedata_d1_reg[0]_0\,
      I1 => \^cur_lp_vc\(0),
      I2 => crc_done,
      I3 => \^cur_lp_vc\(1),
      I4 => CO(0),
      I5 => \FE_DETECT[0].fe_detect_reg_n_0_[0]\,
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_1_n_0\
    );
\ERR_FRAME_DATA[0].errframedata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[0].errframedata[0]_i_1_n_0\,
      Q => \^errframedata_d1_reg[0]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[1].errframedata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAAAA"
    )
        port map (
      I0 => \^errframedata_d1_reg[1]_0\,
      I1 => \^cur_lp_vc\(0),
      I2 => crc_done,
      I3 => \^cur_lp_vc\(1),
      I4 => CO(0),
      I5 => \FE_DETECT[1].fe_detect_reg_n_0_[1]\,
      O => \ERR_FRAME_DATA[1].errframedata[1]_i_1_n_0\
    );
\ERR_FRAME_DATA[1].errframedata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[1].errframedata[1]_i_1_n_0\,
      Q => \^errframedata_d1_reg[1]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[2].errframedata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAAAAAA"
    )
        port map (
      I0 => \^errframedata_d1_reg[2]_0\,
      I1 => \^cur_lp_vc\(0),
      I2 => crc_done,
      I3 => \^cur_lp_vc\(1),
      I4 => CO(0),
      I5 => \FE_DETECT[2].fe_detect_reg_n_0_[2]\,
      O => \ERR_FRAME_DATA[2].errframedata[2]_i_1_n_0\
    );
\ERR_FRAME_DATA[2].errframedata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[2].errframedata[2]_i_1_n_0\,
      Q => \^errframedata_d1_reg[2]_0\,
      R => errframedata_d1
    );
\ERR_FRAME_DATA[3].errframedata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAAAAA"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => \^cur_lp_vc\(0),
      I2 => crc_done,
      I3 => \^cur_lp_vc\(1),
      I4 => CO(0),
      I5 => \FE_DETECT[3].fe_detect_reg_n_0_[3]\,
      O => \ERR_FRAME_DATA[3].errframedata[3]_i_1_n_0\
    );
\ERR_FRAME_DATA[3].errframedata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_DATA[3].errframedata[3]_i_1_n_0\,
      Q => \^p_0_in\,
      R => errframedata_d1
    );
\ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008880"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => dout(2),
      I2 => dout(1),
      I3 => dout(0),
      I4 => \^latest_vc\(1),
      I5 => \^latest_vc\(0),
      O => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_1\
    );
\ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_7_out,
      Q => reg_status(1),
      R => srst
    );
\ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088800000"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => dout(2),
      I2 => dout(1),
      I3 => dout(0),
      I4 => \^latest_vc\(0),
      I5 => \^latest_vc\(1),
      O => \ERR_FRAME_SYNC_ALL[1].errframesync_reg[1]_0\
    );
\ERR_FRAME_SYNC_ALL[1].errframesync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_6_out,
      Q => reg_status(3),
      R => srst
    );
\ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088800000"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => dout(2),
      I2 => dout(1),
      I3 => dout(0),
      I4 => \^latest_vc\(1),
      I5 => \^latest_vc\(0),
      O => \ERR_FRAME_SYNC_ALL[2].errframesync_reg[2]_0\
    );
\ERR_FRAME_SYNC_ALL[2].errframesync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_3_out,
      Q => reg_status(5),
      R => srst
    );
\ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => dout(2),
      I2 => dout(1),
      I3 => dout(0),
      I4 => \^latest_vc\(1),
      I5 => \^latest_vc\(0),
      O => \ERR_FRAME_SYNC_ALL[3].errframesync_reg[3]_0\
    );
\ERR_FRAME_SYNC_ALL[3].errframesync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_out,
      Q => reg_status(7),
      R => srst
    );
\ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_32_out,
      Q => \ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]_0\,
      R => srst
    );
\ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_31_out,
      Q => p_1_in4_in,
      R => srst
    );
\ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_30_out,
      Q => p_1_in1_in,
      R => srst
    );
\ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_29_out,
      Q => p_1_in,
      R => srst
    );
\FE_DETECT[0].fe_detect_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_20_out,
      Q => \FE_DETECT[0].fe_detect_reg_n_0_[0]\,
      R => srst
    );
\FE_DETECT[1].fe_detect_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_18_out,
      Q => \FE_DETECT[1].fe_detect_reg_n_0_[1]\,
      R => srst
    );
\FE_DETECT[2].fe_detect_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_16_out,
      Q => \FE_DETECT[2].fe_detect_reg_n_0_[2]\,
      R => srst
    );
\FE_DETECT[3].fe_detect_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_14_out,
      Q => \FE_DETECT[3].fe_detect_reg_n_0_[3]\,
      R => srst
    );
\FSM_sequential_cur_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F04"
    )
        port map (
      I0 => crc_done,
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \FSM_sequential_cur_state_reg[0]_1\,
      O => \FSM_sequential_cur_state_reg[0]_0\
    );
\FSM_sequential_cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAE00AEAEAEAE"
    )
        port map (
      I0 => \FSM_sequential_cur_state[1]_i_2_n_0\,
      I1 => \prv_state[2]_i_1_n_0\,
      I2 => \^pkt_valid\,
      I3 => \^out\(1),
      I4 => \diwc_corrected_reg[2]\,
      I5 => diwc_valid_reg_0,
      O => \FSM_sequential_cur_state[1]_i_1_n_0\
    );
\FSM_sequential_cur_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050500003000"
    )
        port map (
      I0 => data_done,
      I1 => \phecc_status_reg[2]\(0),
      I2 => \^out\(2),
      I3 => phecc_done,
      I4 => \^out\(0),
      I5 => \^out\(1),
      O => \FSM_sequential_cur_state[1]_i_2_n_0\
    );
\FSM_sequential_cur_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \^phecc_start\,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \^out\(2),
      I4 => phecc_done,
      O => \FSM_sequential_cur_state[2]_i_2_n_0\
    );
\FSM_sequential_cur_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => D(0),
      Q => \^out\(0),
      R => errframedata_d1
    );
\FSM_sequential_cur_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FSM_sequential_cur_state[1]_i_1_n_0\,
      Q => \^out\(1),
      R => errframedata_d1
    );
\FSM_sequential_cur_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FSM_sequential_cur_state[2]_i_2_n_0\,
      Q => \^out\(2),
      R => errframedata_d1
    );
\HSC2R_CDC[0].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^src_ff_reg[6]\(0),
      I1 => \^errframedata_d1_reg[0]_0\,
      O => reg_status(0)
    );
\HSC2R_CDC[11].hsc2r_send[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => dout(2),
      O => \^phecc_start_d1_reg_0\
    );
\HSC2R_CDC[2].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^src_ff_reg[6]\(1),
      I1 => \^errframedata_d1_reg[1]_0\,
      O => reg_status(2)
    );
\HSC2R_CDC[4].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^src_ff_reg[6]\(2),
      I1 => \^errframedata_d1_reg[2]_0\,
      O => reg_status(4)
    );
\HSC2R_CDC[6].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^src_ff_reg[6]\(3),
      I1 => \^p_0_in\,
      O => reg_status(6)
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => \LINE_BUF_WR_64.str_fwd_reg\,
      O => E(0)
    );
c_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => data_wip_reg_reg,
      I2 => \diwc_corrected_reg[2]\,
      I3 => \^c_en_reg\,
      O => crc_en
    );
crc_partial_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => phecc_done,
      I3 => \^out\(2),
      I4 => \phecc_status_reg[2]\(0),
      O => \^c_en_reg\
    );
crc_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => prv_state(2),
      I1 => prv_state(1),
      I2 => prv_state(0),
      I3 => \^out\(0),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => crc_rst0
    );
crc_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_rst0,
      Q => crc_rst,
      R => srst
    );
crc_start_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C4"
    )
        port map (
      I0 => crc_trig_d1_i_2_n_0,
      I1 => \^out\(1),
      I2 => crc_trig_d1_i_3_n_0,
      I3 => \^out\(2),
      O => crc_start
    );
crc_trig_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C4"
    )
        port map (
      I0 => crc_trig_d1_i_2_n_0,
      I1 => \^out\(1),
      I2 => crc_trig_d1_i_3_n_0,
      I3 => \^out\(2),
      I4 => diwc_corrected_zero,
      O => crc_trig_d10
    );
crc_trig_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFDFDFFFFFFFF"
    )
        port map (
      I0 => data_done,
      I1 => spkt_fifo_wen0,
      I2 => wc_gt_pload,
      I3 => \^pkt_valid\,
      I4 => \^out\(0),
      I5 => \^out\(1),
      O => crc_trig_d1_i_2_n_0
    );
crc_trig_d1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^phecc_start_d1_reg_0\,
      I1 => core_men_r2c,
      I2 => dout(1),
      I3 => dout(0),
      I4 => \^out\(0),
      I5 => \^out\(1),
      O => crc_trig_d1_i_3_n_0
    );
\cur_lp_vc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \diwc_corrected_reg[6]\,
      Q => \^cur_lp_vc\(0),
      R => srst
    );
\cur_lp_vc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \diwc_corrected_reg[7]\,
      Q => \^cur_lp_vc\(1),
      R => srst
    );
data_wip_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      O => \^phecc_start_d1_reg\
    );
\errframedata_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^errframedata_d1_reg[0]_0\,
      Q => \^src_ff_reg[6]\(0),
      R => errframedata_d1
    );
\errframedata_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^errframedata_d1_reg[1]_0\,
      Q => \^src_ff_reg[6]\(1),
      R => errframedata_d1
    );
\errframedata_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^errframedata_d1_reg[2]_0\,
      Q => \^src_ff_reg[6]\(2),
      R => errframedata_d1
    );
\errframedata_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^p_0_in\,
      Q => \^src_ff_reg[6]\(3),
      R => errframedata_d1
    );
\latest_vc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \diwc_corrected_reg[6]_0\,
      Q => \^latest_vc\(0),
      R => errframedata_d1
    );
\latest_vc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \diwc_corrected_reg[7]_0\,
      Q => \^latest_vc\(1),
      R => errframedata_d1
    );
lp_wc0_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => diwc_valid_reg,
      Q => lp_wc0,
      R => srst
    );
phecc_start_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^phecc_start_d1_reg\,
      I1 => dout(0),
      I2 => dout(1),
      I3 => core_men_r2c,
      I4 => \^phecc_start_d1_reg_0\,
      I5 => \^out\(2),
      O => \^phecc_start\
    );
pkt_fifo_empty_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => empty,
      Q => pkt_fifo_empty_reg,
      R => srst
    );
pkt_fifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => pkt_fifo_i_2_n_0,
      I1 => pkt_fifo_empty_reg,
      I2 => pkt_fifo_ren_reg,
      I3 => pkt_fifo_i_3_n_0,
      I4 => \^phecc_start\,
      O => rd_en
    );
pkt_fifo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAAAAFFAAEA"
    )
        port map (
      I0 => phecc_done,
      I1 => core_men_r2c,
      I2 => m_axis_aresetn,
      I3 => \^out\(2),
      I4 => \^out\(1),
      I5 => \^out\(0),
      O => pkt_fifo_i_2_n_0
    );
pkt_fifo_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F11111011111110"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \^out\(0),
      I5 => \^pkt_valid\,
      O => pkt_fifo_i_3_n_0
    );
pkt_fifo_ren_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pkt_rdvld0,
      Q => pkt_fifo_ren_reg,
      R => srst
    );
pkt_rdvld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => pkt_fifo_i_2_n_0,
      I1 => pkt_fifo_empty_reg,
      I2 => pkt_fifo_ren_reg,
      I3 => pkt_fifo_i_3_n_0,
      I4 => \^phecc_start\,
      I5 => empty,
      O => pkt_rdvld0
    );
pkt_rdvld_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pkt_rdvld0,
      Q => \^pkt_valid\,
      R => '0'
    );
pre_byt_cnt1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => fsm_wip_reg,
      O => pre_byt_cnt1_reg
    );
\prv_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => \^out\(1),
      O => \prv_state[0]_i_1_n_0\
    );
\prv_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      O => \prv_state[1]_i_1_n_0\
    );
\prv_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      O => \prv_state[2]_i_1_n_0\
    );
\prv_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \prv_state[0]_i_1_n_0\,
      Q => prv_state(0),
      R => srst
    );
\prv_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \prv_state[1]_i_1_n_0\,
      Q => prv_state(1),
      R => srst
    );
\prv_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \prv_state[2]_i_1_n_0\,
      Q => prv_state(2),
      R => srst
    );
\reg_ecc_status_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \phecc_status_reg[2]_0\(0),
      Q => reg_ecc_status_i(1),
      R => srst
    );
\reg_ecc_status_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \phecc_status_reg[2]_0\(1),
      Q => reg_ecc_status_i(2),
      R => srst
    );
\reg_ecc_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => reg_ecc_status_i(1),
      Q => reg_status(8),
      R => srst
    );
\reg_ecc_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => reg_ecc_status_i(2),
      Q => reg_status(9),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc0 is
  port (
    crc_done : out STD_LOGIC;
    reg_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    rstart_reg : out STD_LOGIC;
    crc_blk_sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    rstart : in STD_LOGIC;
    c_en : in STD_LOGIC;
    \c_data_reg[0]\ : in STD_LOGIC;
    \c_data_reg[1]\ : in STD_LOGIC;
    \c_data_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \c_data_reg[4]\ : in STD_LOGIC;
    \c_data_reg[3]\ : in STD_LOGIC;
    \c_data_reg[8]\ : in STD_LOGIC;
    \c_data_reg[15]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    crc_start_d1 : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \exp_crc_i_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    lp_wc0 : in STD_LOGIC;
    core_men_r2c : in STD_LOGIC;
    aresetn_d1 : in STD_LOGIC;
    aresetn_d2 : in STD_LOGIC;
    crc_rst : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc0 : entity is "mipi_csi2_rx_ctrl_v1_0_8_crc0";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc0;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc0 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_10_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_11_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_12_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_13_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_14_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_15_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_16_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_17_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_18_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_19_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_4_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_5_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_6_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_7_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_8_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata[0]_i_9_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \ERR_FRAME_DATA[0].errframedata_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \^crc_done\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_7_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_4_n_0\ : STD_LOGIC;
  signal crc_reg_out_n_0 : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[9]\ : STD_LOGIC;
  signal crcdone_i_1_n_0 : STD_LOGIC;
  signal nxt_crc_24bit : STD_LOGIC_VECTOR ( 3 to 3 );
  signal nxt_crc_8bit : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal \nxt_crc_8bit0114_out__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in160_in : STD_LOGIC;
  signal p_0_in171_in : STD_LOGIC;
  signal p_0_in75_in : STD_LOGIC;
  signal p_11_in95_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_153_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_164_in : STD_LOGIC;
  signal p_165_in : STD_LOGIC;
  signal p_168_in : STD_LOGIC;
  signal p_16_in100_in : STD_LOGIC;
  signal p_172_in : STD_LOGIC;
  signal p_174_in : STD_LOGIC;
  signal p_17_in103_in : STD_LOGIC;
  signal p_184_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_186_in : STD_LOGIC;
  signal p_190_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in76_in : STD_LOGIC;
  signal p_203_in : STD_LOGIC;
  signal p_204_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_20_in107_in : STD_LOGIC;
  signal p_216_in : STD_LOGIC;
  signal p_218_in : STD_LOGIC;
  signal p_219_in : STD_LOGIC;
  signal p_228_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_230_in : STD_LOGIC;
  signal p_231_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_261_in : STD_LOGIC;
  signal p_262_in : STD_LOGIC;
  signal p_267_in : STD_LOGIC;
  signal p_268_in : STD_LOGIC;
  signal p_26_in82_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_287_in : STD_LOGIC;
  signal p_291_in : STD_LOGIC;
  signal p_300_in : STD_LOGIC;
  signal p_301_in : STD_LOGIC;
  signal p_305_in : STD_LOGIC;
  signal p_306_in : STD_LOGIC;
  signal p_307_in : STD_LOGIC;
  signal p_308_in : STD_LOGIC;
  signal p_309_in : STD_LOGIC;
  signal p_310_in : STD_LOGIC;
  signal p_314_in : STD_LOGIC;
  signal p_317_in : STD_LOGIC;
  signal p_318_in : STD_LOGIC;
  signal p_320_in : STD_LOGIC;
  signal p_322_in : STD_LOGIC;
  signal p_323_in : STD_LOGIC;
  signal p_325_in : STD_LOGIC;
  signal p_326_in : STD_LOGIC;
  signal p_327_in : STD_LOGIC;
  signal p_328_in : STD_LOGIC;
  signal p_330_in : STD_LOGIC;
  signal p_332_in : STD_LOGIC;
  signal p_335_in : STD_LOGIC;
  signal p_336_in : STD_LOGIC;
  signal p_337_in : STD_LOGIC;
  signal p_338_in : STD_LOGIC;
  signal p_56_in : STD_LOGIC;
  signal p_5_in88_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_64_in : STD_LOGIC;
  signal p_66_in : STD_LOGIC;
  signal prv_crc_cr0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prv_crc_cr0[0]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_9_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_17_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_18_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_11_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_14_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_15_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_16_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_18_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_20_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_21_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_9_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[1]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[3]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[3]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[4]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[6]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[6]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_5_n_0\ : STD_LOGIC;
  signal prv_crc_cr1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_ERR_FRAME_DATA[0].errframedata_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ERR_FRAME_DATA[0].errframedata_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ERR_FRAME_DATA[0].errframedata_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_reg_out[0]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \crc_reg_out[0]_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \crc_reg_out[0]_i_6\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \crc_reg_out[10]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \crc_reg_out[11]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \crc_reg_out[12]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \crc_reg_out[13]_i_5\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \crc_reg_out[13]_i_6\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \crc_reg_out[14]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \crc_reg_out[14]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \crc_reg_out[14]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \crc_reg_out[14]_i_6\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \crc_reg_out[15]_i_6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \crc_reg_out[15]_i_7\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \crc_reg_out[1]_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \crc_reg_out[1]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \crc_reg_out[2]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \crc_reg_out[2]_i_5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \crc_reg_out[3]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \crc_reg_out[3]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \crc_reg_out[3]_i_7\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \crc_reg_out[5]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \crc_reg_out[8]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \crc_reg_out[9]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \prv_crc_cr0[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \prv_crc_cr0[0]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_8\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_9\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_10\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_11\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_12\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_19\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_10\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_12\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_13\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_14\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_17\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_18\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_19\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_20\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_21\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_6\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \prv_crc_cr0[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \prv_crc_cr0[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \prv_crc_cr0[3]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \prv_crc_cr0[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \prv_crc_cr0[4]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \prv_crc_cr0[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \prv_crc_cr0[5]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \prv_crc_cr0[5]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \prv_crc_cr0[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \prv_crc_cr0[6]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \prv_crc_cr0[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \prv_crc_cr0[7]_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \prv_crc_cr1[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \prv_crc_cr1[12]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \prv_crc_cr1[13]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prv_crc_cr1[15]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \prv_crc_cr1[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \prv_crc_cr1[8]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \prv_crc_cr1[9]_i_1\ : label is "soft_lutpair34";
begin
  CO(0) <= \^co\(0);
  crc_done <= \^crc_done\;
\ERR_FRAME_DATA[0].errframedata[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[12]\,
      I1 => dout(12),
      I2 => \crc_reg_out_reg_n_0_[13]\,
      I3 => dout(13),
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_10_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[12]\,
      I1 => \exp_crc_i_reg[15]\(12),
      I2 => \crc_reg_out_reg_n_0_[13]\,
      I3 => \exp_crc_i_reg[15]\(13),
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_11_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[9]\,
      I1 => dout(9),
      I2 => \crc_reg_out_reg_n_0_[10]\,
      I3 => dout(10),
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_12_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[9]\,
      I1 => \exp_crc_i_reg[15]\(9),
      I2 => \crc_reg_out_reg_n_0_[10]\,
      I3 => \exp_crc_i_reg[15]\(10),
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_13_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[6]\,
      I1 => dout(6),
      I2 => \crc_reg_out_reg_n_0_[7]\,
      I3 => dout(7),
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_14_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[6]\,
      I1 => \exp_crc_i_reg[15]\(6),
      I2 => \crc_reg_out_reg_n_0_[7]\,
      I3 => \exp_crc_i_reg[15]\(7),
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_15_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[3]\,
      I1 => dout(3),
      I2 => \crc_reg_out_reg_n_0_[4]\,
      I3 => dout(4),
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_16_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[3]\,
      I1 => \exp_crc_i_reg[15]\(3),
      I2 => \crc_reg_out_reg_n_0_[4]\,
      I3 => \exp_crc_i_reg[15]\(4),
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_17_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[0]\,
      I1 => dout(0),
      I2 => \crc_reg_out_reg_n_0_[1]\,
      I3 => dout(1),
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_18_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[0]\,
      I1 => \exp_crc_i_reg[15]\(0),
      I2 => \crc_reg_out_reg_n_0_[1]\,
      I3 => \exp_crc_i_reg[15]\(1),
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_19_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \exp_crc_i_reg[15]\(15),
      I1 => lp_wc0,
      I2 => dout(15),
      I3 => \crc_reg_out_reg_n_0_[15]\,
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_4_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484F00F84840000"
    )
        port map (
      I0 => dout(14),
      I1 => \ERR_FRAME_DATA[0].errframedata[0]_i_10_n_0\,
      I2 => \crc_reg_out_reg_n_0_[14]\,
      I3 => \exp_crc_i_reg[15]\(14),
      I4 => lp_wc0,
      I5 => \ERR_FRAME_DATA[0].errframedata[0]_i_11_n_0\,
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_5_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484F00F84840000"
    )
        port map (
      I0 => dout(11),
      I1 => \ERR_FRAME_DATA[0].errframedata[0]_i_12_n_0\,
      I2 => \crc_reg_out_reg_n_0_[11]\,
      I3 => \exp_crc_i_reg[15]\(11),
      I4 => lp_wc0,
      I5 => \ERR_FRAME_DATA[0].errframedata[0]_i_13_n_0\,
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_6_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484F00F84840000"
    )
        port map (
      I0 => dout(8),
      I1 => \ERR_FRAME_DATA[0].errframedata[0]_i_14_n_0\,
      I2 => \crc_reg_out_reg_n_0_[8]\,
      I3 => \exp_crc_i_reg[15]\(8),
      I4 => lp_wc0,
      I5 => \ERR_FRAME_DATA[0].errframedata[0]_i_15_n_0\,
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_7_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484F00F84840000"
    )
        port map (
      I0 => dout(5),
      I1 => \ERR_FRAME_DATA[0].errframedata[0]_i_16_n_0\,
      I2 => \crc_reg_out_reg_n_0_[5]\,
      I3 => \exp_crc_i_reg[15]\(5),
      I4 => lp_wc0,
      I5 => \ERR_FRAME_DATA[0].errframedata[0]_i_17_n_0\,
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_8_n_0\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484F00F84840000"
    )
        port map (
      I0 => dout(2),
      I1 => \ERR_FRAME_DATA[0].errframedata[0]_i_18_n_0\,
      I2 => \crc_reg_out_reg_n_0_[2]\,
      I3 => \exp_crc_i_reg[15]\(2),
      I4 => lp_wc0,
      I5 => \ERR_FRAME_DATA[0].errframedata[0]_i_19_n_0\,
      O => \ERR_FRAME_DATA[0].errframedata[0]_i_9_n_0\
    );
\ERR_FRAME_DATA[0].errframedata_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ERR_FRAME_DATA[0].errframedata_reg[0]_i_3_n_0\,
      CO(3 downto 2) => \NLW_ERR_FRAME_DATA[0].errframedata_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \ERR_FRAME_DATA[0].errframedata_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_ERR_FRAME_DATA[0].errframedata_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ERR_FRAME_DATA[0].errframedata[0]_i_4_n_0\,
      S(0) => \ERR_FRAME_DATA[0].errframedata[0]_i_5_n_0\
    );
\ERR_FRAME_DATA[0].errframedata_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ERR_FRAME_DATA[0].errframedata_reg[0]_i_3_n_0\,
      CO(2) => \ERR_FRAME_DATA[0].errframedata_reg[0]_i_3_n_1\,
      CO(1) => \ERR_FRAME_DATA[0].errframedata_reg[0]_i_3_n_2\,
      CO(0) => \ERR_FRAME_DATA[0].errframedata_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_ERR_FRAME_DATA[0].errframedata_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ERR_FRAME_DATA[0].errframedata[0]_i_6_n_0\,
      S(2) => \ERR_FRAME_DATA[0].errframedata[0]_i_7_n_0\,
      S(1) => \ERR_FRAME_DATA[0].errframedata[0]_i_8_n_0\,
      S(0) => \ERR_FRAME_DATA[0].errframedata[0]_i_9_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^crc_done\,
      O => reg_status(0)
    );
crc_reg_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => crc_blk_sel(1),
      I2 => crc_blk_sel(2),
      I3 => crc_blk_sel(3),
      O => crc_reg_out_n_0
    );
\crc_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[0]_i_2_n_0\,
      I1 => \crc_reg_out[0]_i_3_n_0\,
      I2 => \prv_crc_cr0[0]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[0]_i_1_n_0\
    );
\crc_reg_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBC33CAAAA0000"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => p_291_in,
      I2 => p_305_in,
      I3 => p_56_in,
      I4 => p_314_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[0]_i_2_n_0\
    );
\crc_reg_out[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \crc_reg_out[0]_i_5_n_0\,
      I2 => \c_data_reg[0]\,
      I3 => \c_data_reg[4]\,
      I4 => p_153_in,
      O => \crc_reg_out[0]_i_3_n_0\
    );
\crc_reg_out[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => p_56_in
    );
\crc_reg_out[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(0),
      I1 => prv_crc_cr1(0),
      I2 => c_en,
      O => \crc_reg_out[0]_i_5_n_0\
    );
\crc_reg_out[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(4),
      I1 => prv_crc_cr0(4),
      I2 => c_en,
      I3 => prv_crc_cr1(8),
      I4 => prv_crc_cr0(8),
      O => p_153_in
    );
\crc_reg_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[10]_i_2_n_0\,
      I1 => \crc_reg_out[10]_i_3_n_0\,
      I2 => \prv_crc_cr0[10]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[10]_i_1_n_0\
    );
\crc_reg_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_309_in,
      I1 => crc_blk_sel(1),
      I2 => \crc_reg_out[10]_i_4_n_0\,
      I3 => p_306_in,
      I4 => p_332_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[10]_i_2_n_0\
    );
\crc_reg_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_204_in,
      I2 => \c_data_reg[15]\(2),
      I3 => p_1_in76_in,
      I4 => \c_data_reg[3]\,
      I5 => \c_data_reg[15]\(0),
      O => \crc_reg_out[10]_i_3_n_0\
    );
\crc_reg_out[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(7),
      I1 => Q(2),
      I2 => Q(3),
      O => \crc_reg_out[10]_i_4_n_0\
    );
\crc_reg_out[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(3),
      I1 => prv_crc_cr0(3),
      I2 => c_en,
      I3 => prv_crc_cr1(2),
      I4 => prv_crc_cr0(2),
      O => p_204_in
    );
\crc_reg_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[11]_i_2_n_0\,
      I1 => \prv_crc_cr0[11]_i_2_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[11]_i_1_n_0\
    );
\crc_reg_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEAAEEAAEEA"
    )
        port map (
      I0 => \crc_reg_out[11]_i_3_n_0\,
      I1 => crc_blk_sel(2),
      I2 => p_317_in,
      I3 => Q(3),
      I4 => crc_blk_sel(1),
      I5 => p_307_in,
      O => \crc_reg_out[11]_i_2_n_0\
    );
\crc_reg_out[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"220A88A0"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => prv_crc_cr0(3),
      I2 => prv_crc_cr1(3),
      I3 => c_en,
      I4 => \c_data_reg[3]\,
      O => \crc_reg_out[11]_i_3_n_0\
    );
\crc_reg_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in75_in,
      I1 => p_230_in,
      I2 => \c_data_reg[0]\,
      I3 => \c_data_reg[3]\,
      I4 => \crc_reg_out[0]_i_5_n_0\,
      I5 => p_228_in,
      O => p_307_in
    );
\crc_reg_out[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(2),
      I1 => \c_data_reg[15]\(5),
      O => p_228_in
    );
\crc_reg_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[12]_i_2_n_0\,
      I1 => \prv_crc_cr0[12]_i_2_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[12]_i_1_n_0\
    );
\crc_reg_out[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => nxt_crc_8bit(12),
      I1 => crc_blk_sel(0),
      I2 => \crc_reg_out[12]_i_4_n_0\,
      I3 => crc_blk_sel(1),
      I4 => p_241_in,
      O => \crc_reg_out[12]_i_2_n_0\
    );
\crc_reg_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => \c_data_reg[0]\,
      I1 => \c_data_reg[4]\,
      I2 => prv_crc_cr0(4),
      I3 => prv_crc_cr1(4),
      I4 => c_en,
      I5 => \crc_reg_out[0]_i_5_n_0\,
      O => nxt_crc_8bit(12)
    );
\crc_reg_out[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(2),
      I1 => p_305_in,
      I2 => Q(4),
      I3 => Q(0),
      I4 => p_314_in,
      O => \crc_reg_out[12]_i_4_n_0\
    );
\crc_reg_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEAA0000"
    )
        port map (
      I0 => \crc_reg_out[13]_i_2_n_0\,
      I1 => \crc_reg_out[13]_i_3_n_0\,
      I2 => \crc_reg_out[13]_i_4_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[13]_i_1_n_0\
    );
\crc_reg_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF69960000"
    )
        port map (
      I0 => p_17_in103_in,
      I1 => \c_data_reg[5]\,
      I2 => \c_data_reg[1]\,
      I3 => p_26_in82_in,
      I4 => crc_blk_sel(0),
      I5 => \crc_reg_out[13]_i_7_n_0\,
      O => \crc_reg_out[13]_i_2_n_0\
    );
\crc_reg_out[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_327_in,
      I1 => p_325_in,
      O => \crc_reg_out[13]_i_3_n_0\
    );
\crc_reg_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_328_in,
      I1 => p_301_in,
      I2 => p_300_in,
      I3 => Q(9),
      I4 => Q(13),
      I5 => Q(5),
      O => \crc_reg_out[13]_i_4_n_0\
    );
\crc_reg_out[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(5),
      I1 => prv_crc_cr1(5),
      I2 => c_en,
      O => p_17_in103_in
    );
\crc_reg_out[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(1),
      I1 => prv_crc_cr1(1),
      I2 => c_en,
      O => p_26_in82_in
    );
\crc_reg_out[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_325_in,
      I1 => crc_blk_sel(1),
      I2 => p_168_in,
      I3 => p_60_in,
      I4 => p_301_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[13]_i_7_n_0\
    );
\crc_reg_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEAA0000"
    )
        port map (
      I0 => \crc_reg_out[14]_i_2_n_0\,
      I1 => \crc_reg_out[14]_i_3_n_0\,
      I2 => \prv_crc_cr0[14]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[14]_i_1_n_0\
    );
\crc_reg_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF60FF60FF60"
    )
        port map (
      I0 => p_20_in107_in,
      I1 => \crc_reg_out[14]_i_5_n_0\,
      I2 => crc_blk_sel(0),
      I3 => \crc_reg_out[14]_i_6_n_0\,
      I4 => crc_blk_sel(1),
      I5 => p_330_in,
      O => \crc_reg_out[14]_i_2_n_0\
    );
\crc_reg_out[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => p_332_in,
      O => \crc_reg_out[14]_i_3_n_0\
    );
\crc_reg_out[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(6),
      I1 => prv_crc_cr1(6),
      I2 => c_en,
      O => p_20_in107_in
    );
\crc_reg_out[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(2),
      I2 => prv_crc_cr0(2),
      I3 => \c_data_reg[15]\(0),
      I4 => \c_data_reg[15]\(1),
      O => \crc_reg_out[14]_i_5_n_0\
    );
\crc_reg_out[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(2),
      I1 => p_310_in,
      I2 => Q(6),
      I3 => Q(2),
      I4 => p_287_in,
      O => \crc_reg_out[14]_i_6_n_0\
    );
\crc_reg_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_en,
      I1 => rstart,
      O => \crc_reg_out[15]_i_1_n_0\
    );
\crc_reg_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[15]_i_3_n_0\,
      I1 => \crc_reg_out[15]_i_4_n_0\,
      I2 => \prv_crc_cr0[15]_i_3_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[15]_i_2_n_0\
    );
\crc_reg_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_308_in,
      I1 => crc_blk_sel(1),
      I2 => Q(3),
      I3 => p_66_in,
      I4 => Q(7),
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[15]_i_3_n_0\
    );
\crc_reg_out[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[15]\(2),
      I2 => p_0_in75_in,
      I3 => p_1_in76_in,
      I4 => \c_data_reg[3]\,
      O => \crc_reg_out[15]_i_4_n_0\
    );
\crc_reg_out[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_317_in,
      I1 => p_306_in,
      O => p_66_in
    );
\crc_reg_out[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(3),
      I1 => prv_crc_cr1(3),
      I2 => c_en,
      O => p_0_in75_in
    );
\crc_reg_out[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(7),
      I1 => prv_crc_cr1(7),
      I2 => c_en,
      O => p_1_in76_in
    );
\crc_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[1]_i_2_n_0\,
      I1 => \crc_reg_out[1]_i_3_n_0\,
      I2 => \prv_crc_cr0[1]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[1]_i_1_n_0\
    );
\crc_reg_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCE3E3BCA0A0A0A0"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => p_60_in,
      I2 => p_168_in,
      I3 => p_301_in,
      I4 => p_300_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[1]_i_2_n_0\
    );
\crc_reg_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[1]\,
      I2 => \c_data_reg[5]\,
      I3 => p_17_in103_in,
      I4 => p_0_in160_in,
      I5 => p_26_in82_in,
      O => \crc_reg_out[1]_i_3_n_0\
    );
\crc_reg_out[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(1),
      O => p_60_in
    );
\crc_reg_out[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(9),
      I1 => prv_crc_cr1(9),
      I2 => c_en,
      O => p_0_in160_in
    );
\crc_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[2]_i_2_n_0\,
      I1 => \crc_reg_out[2]_i_3_n_0\,
      I2 => \prv_crc_cr0[2]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[2]_i_1_n_0\
    );
\crc_reg_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCCBCBBC88888888"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => p_287_in,
      I2 => p_64_in,
      I3 => p_310_in,
      I4 => p_309_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[2]_i_2_n_0\
    );
\crc_reg_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_27_in,
      I2 => \c_data_reg[15]\(0),
      I3 => \c_data_reg[15]\(1),
      I4 => p_20_in107_in,
      I5 => p_0_in171_in,
      O => \crc_reg_out[2]_i_3_n_0\
    );
\crc_reg_out[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      O => p_64_in
    );
\crc_reg_out[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(10),
      I1 => prv_crc_cr1(10),
      I2 => c_en,
      O => p_0_in171_in
    );
\crc_reg_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[3]_i_2_n_0\,
      I1 => \prv_crc_cr0[3]_i_2_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[3]_i_1_n_0\
    );
\crc_reg_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => nxt_crc_8bit(3),
      I1 => crc_blk_sel(0),
      I2 => crc_blk_sel(2),
      I3 => nxt_crc_24bit(3),
      I4 => crc_blk_sel(1),
      I5 => p_317_in,
      O => \crc_reg_out[3]_i_2_n_0\
    );
\crc_reg_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \c_data_reg[3]\,
      I1 => \c_data_reg[0]\,
      I2 => p_5_in88_in,
      I3 => \crc_reg_out[0]_i_5_n_0\,
      I4 => \c_data_reg[15]\(2),
      I5 => p_121_in,
      O => nxt_crc_8bit(3)
    );
\crc_reg_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(7),
      I1 => p_318_in,
      I2 => p_314_in,
      I3 => p_306_in,
      I4 => p_317_in,
      I5 => p_307_in,
      O => nxt_crc_24bit(3)
    );
\crc_reg_out[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(11),
      I1 => prv_crc_cr1(11),
      I2 => c_en,
      O => p_5_in88_in
    );
\crc_reg_out[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(7),
      I1 => prv_crc_cr0(7),
      I2 => c_en,
      I3 => prv_crc_cr1(3),
      I4 => prv_crc_cr0(3),
      O => p_121_in
    );
\crc_reg_out[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      O => p_318_in
    );
\crc_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[4]_i_2_n_0\,
      I1 => \crc_reg_out[4]_i_3_n_0\,
      I2 => \prv_crc_cr0[4]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[4]_i_1_n_0\
    );
\crc_reg_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_305_in,
      I1 => crc_blk_sel(1),
      I2 => Q(1),
      I3 => p_241_in,
      I4 => p_168_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[4]_i_2_n_0\
    );
\crc_reg_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882282222288288"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_26_in82_in,
      I2 => c_en,
      I3 => prv_crc_cr1(12),
      I4 => prv_crc_cr0(12),
      I5 => \c_data_reg[1]\,
      O => \crc_reg_out[4]_i_3_n_0\
    );
\crc_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[5]_i_2_n_0\,
      I1 => \crc_reg_out[5]_i_3_n_0\,
      I2 => \prv_crc_cr0[5]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[5]_i_1_n_0\
    );
\crc_reg_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_301_in,
      I1 => crc_blk_sel(1),
      I2 => p_325_in,
      I3 => p_287_in,
      I4 => Q(2),
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[5]_i_2_n_0\
    );
\crc_reg_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228822882822828"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[15]\(0),
      I2 => p_27_in,
      I3 => prv_crc_cr0(13),
      I4 => prv_crc_cr1(13),
      I5 => c_en,
      O => \crc_reg_out[5]_i_3_n_0\
    );
\crc_reg_out[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(2),
      I1 => prv_crc_cr1(2),
      I2 => c_en,
      O => p_27_in
    );
\crc_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[6]_i_2_n_0\,
      I1 => \crc_reg_out[6]_i_3_n_0\,
      I2 => \prv_crc_cr0[6]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[6]_i_1_n_0\
    );
\crc_reg_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_310_in,
      I1 => crc_blk_sel(1),
      I2 => p_317_in,
      I3 => p_330_in,
      I4 => Q(3),
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[6]_i_2_n_0\
    );
\crc_reg_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228822882822828"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[3]\,
      I2 => p_0_in75_in,
      I3 => prv_crc_cr0(14),
      I4 => prv_crc_cr1(14),
      I5 => c_en,
      O => \crc_reg_out[6]_i_3_n_0\
    );
\crc_reg_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[7]_i_2_n_0\,
      I1 => \prv_crc_cr0[7]_i_2_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[7]_i_1_n_0\
    );
\crc_reg_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF60FF60FF60"
    )
        port map (
      I0 => p_16_in100_in,
      I1 => nxt_crc_8bit(12),
      I2 => crc_blk_sel(0),
      I3 => \crc_reg_out[7]_i_4_n_0\,
      I4 => crc_blk_sel(1),
      I5 => p_306_in,
      O => \crc_reg_out[7]_i_2_n_0\
    );
\crc_reg_out[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(15),
      I1 => prv_crc_cr1(15),
      I2 => c_en,
      O => p_16_in100_in
    );
\crc_reg_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(2),
      I1 => p_308_in,
      I2 => Q(4),
      I3 => Q(0),
      I4 => p_314_in,
      I5 => p_305_in,
      O => \crc_reg_out[7]_i_4_n_0\
    );
\crc_reg_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[8]_i_2_n_0\,
      I1 => \crc_reg_out[8]_i_3_n_0\,
      I2 => \prv_crc_cr0[8]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[8]_i_1_n_0\
    );
\crc_reg_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_291_in,
      I1 => crc_blk_sel(1),
      I2 => p_301_in,
      I3 => Q(5),
      I4 => \prv_crc_cr0[12]_i_6_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[8]_i_2_n_0\
    );
\crc_reg_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_17_in103_in,
      I2 => \c_data_reg[0]\,
      I3 => \c_data_reg[1]\,
      I4 => p_218_in,
      I5 => \c_data_reg[5]\,
      O => \crc_reg_out[8]_i_3_n_0\
    );
\crc_reg_out[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(0),
      I1 => prv_crc_cr0(0),
      I2 => c_en,
      I3 => prv_crc_cr1(1),
      I4 => prv_crc_cr0(1),
      O => p_218_in
    );
\crc_reg_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[9]_i_2_n_0\,
      I1 => \crc_reg_out[9]_i_3_n_0\,
      I2 => \prv_crc_cr0[9]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[9]_i_1_n_0\
    );
\crc_reg_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_300_in,
      I1 => crc_blk_sel(1),
      I2 => Q(6),
      I3 => p_327_in,
      I4 => \crc_reg_out[9]_i_4_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[9]_i_2_n_0\
    );
\crc_reg_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[1]\,
      I2 => \c_data_reg[15]\(0),
      I3 => \c_data_reg[15]\(1),
      I4 => p_20_in107_in,
      I5 => p_185_in,
      O => \crc_reg_out[9]_i_3_n_0\
    );
\crc_reg_out[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_310_in,
      I1 => Q(1),
      I2 => Q(2),
      O => \crc_reg_out[9]_i_4_n_0\
    );
\crc_reg_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[0]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[0]\,
      R => srst
    );
\crc_reg_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[10]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[10]\,
      R => srst
    );
\crc_reg_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[11]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[11]\,
      R => srst
    );
\crc_reg_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[12]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[12]\,
      R => srst
    );
\crc_reg_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[13]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[13]\,
      R => srst
    );
\crc_reg_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[14]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[14]\,
      R => srst
    );
\crc_reg_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[15]_i_2_n_0\,
      Q => \crc_reg_out_reg_n_0_[15]\,
      R => srst
    );
\crc_reg_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[1]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[1]\,
      R => srst
    );
\crc_reg_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[2]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[2]\,
      R => srst
    );
\crc_reg_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[3]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[3]\,
      R => srst
    );
\crc_reg_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[4]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[4]\,
      R => srst
    );
\crc_reg_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[5]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[5]\,
      R => srst
    );
\crc_reg_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[6]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[6]\,
      R => srst
    );
\crc_reg_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[7]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[7]\,
      R => srst
    );
\crc_reg_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[8]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[8]\,
      R => srst
    );
\crc_reg_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[9]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[9]\,
      R => srst
    );
crcdone_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => crc_start_d1,
      I1 => m_axis_aresetn,
      I2 => rstart,
      O => crcdone_i_1_n_0
    );
crcdone_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crcdone_i_1_n_0,
      Q => \^crc_done\,
      R => '0'
    );
\prv_crc_cr0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[0]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(0)
    );
\prv_crc_cr0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(12),
      I1 => Q(8),
      I2 => p_262_in,
      I3 => p_261_in,
      I4 => p_291_in,
      I5 => p_241_in,
      O => \prv_crc_cr0[0]_i_2_n_0\
    );
\prv_crc_cr0[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => p_261_in
    );
\prv_crc_cr0[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_216_in,
      I1 => p_218_in,
      I2 => \c_data_reg[8]\,
      I3 => \c_data_reg[4]\,
      I4 => p_153_in,
      I5 => p_219_in,
      O => p_241_in
    );
\prv_crc_cr0[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[10]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(10)
    );
\prv_crc_cr0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_309_in,
      I1 => p_308_in,
      I2 => Q(4),
      I3 => p_310_in,
      I4 => \prv_crc_cr0[10]_i_4_n_0\,
      O => \prv_crc_cr0[10]_i_2_n_0\
    );
\prv_crc_cr0[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \c_data_reg[15]\(5),
      I1 => \c_data_reg[15]\(2),
      I2 => \prv_crc_cr0[10]_i_5_n_0\,
      I3 => p_230_in,
      I4 => p_15_in,
      I5 => p_0_in75_in,
      O => p_308_in
    );
\prv_crc_cr0[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_305_in,
      I1 => p_317_in,
      I2 => p_287_in,
      I3 => p_307_in,
      I4 => p_306_in,
      I5 => \prv_crc_cr0[10]_i_6_n_0\,
      O => \prv_crc_cr0[10]_i_4_n_0\
    );
\prv_crc_cr0[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => \c_data_reg[4]\,
      I1 => \c_data_reg[3]\,
      I2 => prv_crc_cr0(15),
      I3 => prv_crc_cr1(15),
      I4 => c_en,
      I5 => \c_data_reg[15]\(9),
      O => \prv_crc_cr0[10]_i_5_n_0\
    );
\prv_crc_cr0[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(15),
      I3 => p_335_in,
      I4 => Q(6),
      I5 => Q(10),
      O => \prv_crc_cr0[10]_i_6_n_0\
    );
\prv_crc_cr0[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[11]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(11)
    );
\prv_crc_cr0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_317_in,
      I1 => p_314_in,
      I2 => Q(0),
      I3 => Q(3),
      I4 => p_337_in,
      I5 => p_335_in,
      O => \prv_crc_cr0[11]_i_2_n_0\
    );
\prv_crc_cr0[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_15_in,
      I1 => p_17_in103_in,
      I2 => \c_data_reg[4]\,
      I3 => \c_data_reg[5]\,
      I4 => \prv_crc_cr0[14]_i_21_n_0\,
      I5 => p_216_in,
      O => p_314_in
    );
\prv_crc_cr0[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(4),
      I1 => prv_crc_cr1(4),
      I2 => c_en,
      O => p_15_in
    );
\prv_crc_cr0[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(12),
      I2 => prv_crc_cr0(12),
      I3 => \c_data_reg[15]\(6),
      O => p_216_in
    );
\prv_crc_cr0[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[12]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(12)
    );
\prv_crc_cr0[12]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(4),
      I1 => prv_crc_cr0(4),
      I2 => c_en,
      I3 => prv_crc_cr1(5),
      I4 => prv_crc_cr0(5),
      O => p_209_in
    );
\prv_crc_cr0[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(4),
      I1 => Q(8),
      I2 => p_291_in,
      I3 => p_305_in,
      I4 => p_320_in,
      I5 => \prv_crc_cr0[12]_i_6_n_0\,
      O => \prv_crc_cr0[12]_i_2_n_0\
    );
\prv_crc_cr0[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_14_n_0\,
      I1 => \prv_crc_cr0[12]_i_7_n_0\,
      I2 => p_17_in103_in,
      I3 => \c_data_reg[5]\,
      I4 => p_164_in,
      I5 => p_219_in,
      O => p_291_in
    );
\prv_crc_cr0[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[12]_i_9_n_0\,
      I1 => p_218_in,
      I2 => p_219_in,
      I3 => \c_data_reg[5]\,
      I4 => \c_data_reg[4]\,
      I5 => p_209_in,
      O => p_305_in
    );
\prv_crc_cr0[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_241_in,
      I1 => Q(12),
      O => p_320_in
    );
\prv_crc_cr0[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_168_in,
      I1 => p_314_in,
      I2 => Q(1),
      I3 => Q(0),
      O => \prv_crc_cr0[12]_i_6_n_0\
    );
\prv_crc_cr0[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in160_in,
      I1 => p_11_in95_in,
      I2 => p_218_in,
      I3 => \c_data_reg[4]\,
      I4 => \c_data_reg[8]\,
      I5 => p_153_in,
      O => \prv_crc_cr0[12]_i_7_n_0\
    );
\prv_crc_cr0[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[1]\,
      I1 => \c_data_reg[0]\,
      O => p_219_in
    );
\prv_crc_cr0[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(9),
      I2 => prv_crc_cr0(9),
      I3 => \c_data_reg[15]\(3),
      O => \prv_crc_cr0[12]_i_9_n_0\
    );
\prv_crc_cr0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF96696996"
    )
        port map (
      I0 => p_328_in,
      I1 => p_326_in,
      I2 => \prv_crc_cr0[13]_i_4_n_0\,
      I3 => p_327_in,
      I4 => p_325_in,
      I5 => rstart,
      O => p_1_in(13)
    );
\prv_crc_cr0[13]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(2),
      I1 => prv_crc_cr0(2),
      I2 => c_en,
      I3 => prv_crc_cr1(1),
      I4 => prv_crc_cr0(1),
      O => p_185_in
    );
\prv_crc_cr0[13]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(9),
      I1 => prv_crc_cr0(9),
      I2 => c_en,
      I3 => prv_crc_cr1(5),
      I4 => prv_crc_cr0(5),
      O => p_184_in
    );
\prv_crc_cr0[13]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(13),
      I1 => prv_crc_cr1(13),
      I2 => c_en,
      O => p_11_in95_in
    );
\prv_crc_cr0[13]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(7),
      I1 => \c_data_reg[15]\(3),
      O => p_164_in
    );
\prv_crc_cr0[13]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(0),
      I1 => \c_data_reg[1]\,
      O => p_186_in
    );
\prv_crc_cr0[13]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(1),
      I1 => \c_data_reg[5]\,
      O => p_172_in
    );
\prv_crc_cr0[13]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(6),
      I1 => prv_crc_cr0(6),
      I2 => c_en,
      I3 => prv_crc_cr1(5),
      I4 => prv_crc_cr0(5),
      O => p_174_in
    );
\prv_crc_cr0[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \c_data_reg[15]\(3),
      I1 => \c_data_reg[15]\(0),
      I2 => \c_data_reg[1]\,
      I3 => \nxt_crc_8bit0114_out__0\,
      I4 => p_20_in107_in,
      I5 => \c_data_reg[15]\(1),
      O => \prv_crc_cr0[13]_i_17_n_0\
    );
\prv_crc_cr0[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => p_0_in171_in,
      I1 => prv_crc_cr0(14),
      I2 => prv_crc_cr1(14),
      I3 => c_en,
      I4 => \c_data_reg[15]\(8),
      I5 => \c_data_reg[15]\(4),
      O => \prv_crc_cr0[13]_i_18_n_0\
    );
\prv_crc_cr0[13]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(9),
      I1 => prv_crc_cr0(9),
      I2 => c_en,
      I3 => prv_crc_cr1(13),
      I4 => prv_crc_cr0(13),
      O => p_165_in
    );
\prv_crc_cr0[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => p_328_in
    );
\prv_crc_cr0[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_301_in,
      I1 => p_300_in,
      O => p_326_in
    );
\prv_crc_cr0[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(5),
      I1 => Q(13),
      I2 => Q(9),
      O => \prv_crc_cr0[13]_i_4_n_0\
    );
\prv_crc_cr0[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_168_in,
      I1 => p_287_in,
      O => p_327_in
    );
\prv_crc_cr0[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_185_in,
      I1 => p_184_in,
      I2 => p_11_in95_in,
      I3 => p_164_in,
      I4 => \c_data_reg[5]\,
      I5 => p_186_in,
      O => p_325_in
    );
\prv_crc_cr0[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in171_in,
      I1 => \c_data_reg[15]\(4),
      I2 => p_185_in,
      I3 => p_186_in,
      I4 => p_172_in,
      I5 => p_174_in,
      O => p_301_in
    );
\prv_crc_cr0[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \c_data_reg[5]\,
      I1 => p_0_in160_in,
      I2 => \prv_crc_cr0[13]_i_17_n_0\,
      I3 => p_185_in,
      I4 => p_17_in103_in,
      I5 => \prv_crc_cr0[13]_i_18_n_0\,
      O => p_300_in
    );
\prv_crc_cr0[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_165_in,
      I1 => \c_data_reg[15]\(7),
      I2 => \c_data_reg[15]\(3),
      I3 => \c_data_reg[15]\(1),
      I4 => \c_data_reg[5]\,
      I5 => p_174_in,
      O => p_168_in
    );
\prv_crc_cr0[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_2_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => p_332_in,
      I4 => rstart,
      O => p_1_in(14)
    );
\prv_crc_cr0[14]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(6),
      I1 => prv_crc_cr0(6),
      I2 => c_en,
      I3 => prv_crc_cr1(10),
      I4 => prv_crc_cr0(10),
      O => p_203_in
    );
\prv_crc_cr0[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BE4E41BE41B1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(0),
      I2 => prv_crc_cr0(0),
      I3 => \c_data_reg[15]\(2),
      I4 => \c_data_reg[15]\(5),
      I5 => \c_data_reg[0]\,
      O => \prv_crc_cr0[14]_i_11_n_0\
    );
\prv_crc_cr0[14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[3]\,
      I1 => c_en,
      I2 => prv_crc_cr1(3),
      I3 => prv_crc_cr0(3),
      O => \nxt_crc_8bit0114_out__0\
    );
\prv_crc_cr0[14]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(7),
      I1 => prv_crc_cr0(7),
      I2 => c_en,
      I3 => prv_crc_cr1(11),
      I4 => prv_crc_cr0(11),
      O => p_230_in
    );
\prv_crc_cr0[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(0),
      I1 => c_en,
      I2 => prv_crc_cr1(2),
      I3 => prv_crc_cr0(2),
      O => \prv_crc_cr0[14]_i_14_n_0\
    );
\prv_crc_cr0[14]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_5_in88_in,
      I1 => \c_data_reg[3]\,
      I2 => \c_data_reg[15]\(0),
      I3 => \c_data_reg[4]\,
      I4 => p_15_in,
      O => \prv_crc_cr0[14]_i_15_n_0\
    );
\prv_crc_cr0[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_204_in,
      I1 => p_16_in100_in,
      I2 => p_20_in107_in,
      I3 => \c_data_reg[15]\(2),
      I4 => \c_data_reg[15]\(1),
      I5 => p_1_in76_in,
      O => \prv_crc_cr0[14]_i_16_n_0\
    );
\prv_crc_cr0[14]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(14),
      I1 => prv_crc_cr0(14),
      I2 => c_en,
      I3 => prv_crc_cr1(10),
      I4 => prv_crc_cr0(10),
      O => p_190_in
    );
\prv_crc_cr0[14]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(1),
      I1 => c_en,
      I2 => prv_crc_cr1(7),
      I3 => prv_crc_cr0(7),
      O => \prv_crc_cr0[14]_i_18_n_0\
    );
\prv_crc_cr0[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(9),
      I1 => c_en,
      I2 => prv_crc_cr1(15),
      I3 => prv_crc_cr0(15),
      O => p_229_in
    );
\prv_crc_cr0[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_330_in,
      I1 => p_310_in,
      I2 => p_309_in,
      I3 => Q(6),
      I4 => Q(10),
      I5 => Q(14),
      O => \prv_crc_cr0[14]_i_2_n_0\
    );
\prv_crc_cr0[14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(0),
      I2 => prv_crc_cr0(0),
      I3 => \c_data_reg[15]\(2),
      O => \prv_crc_cr0[14]_i_20_n_0\
    );
\prv_crc_cr0[14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(8),
      I2 => prv_crc_cr0(8),
      I3 => \c_data_reg[8]\,
      O => \prv_crc_cr0[14]_i_21_n_0\
    );
\prv_crc_cr0[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_287_in,
      I1 => p_317_in,
      O => p_332_in
    );
\prv_crc_cr0[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_9_n_0\,
      I1 => \c_data_reg[15]\(0),
      I2 => \c_data_reg[3]\,
      I3 => \c_data_reg[15]\(8),
      I4 => p_203_in,
      I5 => p_204_in,
      O => p_330_in
    );
\prv_crc_cr0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_11_n_0\,
      I1 => \c_data_reg[15]\(1),
      I2 => p_20_in107_in,
      I3 => \nxt_crc_8bit0114_out__0\,
      I4 => p_230_in,
      I5 => \prv_crc_cr0[14]_i_14_n_0\,
      O => p_310_in
    );
\prv_crc_cr0[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_15_n_0\,
      I1 => \prv_crc_cr0[14]_i_16_n_0\,
      I2 => \c_data_reg[15]\(4),
      I3 => \c_data_reg[15]\(5),
      I4 => p_0_in171_in,
      I5 => \c_data_reg[15]\(9),
      O => p_309_in
    );
\prv_crc_cr0[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \c_data_reg[15]\(4),
      I1 => \c_data_reg[15]\(8),
      I2 => p_190_in,
      I3 => p_20_in107_in,
      I4 => \c_data_reg[15]\(2),
      I5 => \prv_crc_cr0[14]_i_18_n_0\,
      O => p_287_in
    );
\prv_crc_cr0[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \c_data_reg[15]\(5),
      I1 => p_229_in,
      I2 => p_230_in,
      I3 => \prv_crc_cr0[14]_i_20_n_0\,
      I4 => \c_data_reg[0]\,
      I5 => \prv_crc_cr0[14]_i_21_n_0\,
      O => p_317_in
    );
\prv_crc_cr0[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \c_data_reg[15]\(1),
      I1 => prv_crc_cr0(14),
      I2 => prv_crc_cr1(14),
      I3 => c_en,
      I4 => \c_data_reg[15]\(4),
      O => \prv_crc_cr0[14]_i_9_n_0\
    );
\prv_crc_cr0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstart,
      I1 => c_en,
      O => \prv_crc_cr0[15]_i_1_n_0\
    );
\prv_crc_cr0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_3_n_0\,
      I1 => rstart,
      O => p_1_in(15)
    );
\prv_crc_cr0[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_338_in,
      I1 => Q(4),
      I2 => Q(3),
      I3 => p_335_in,
      I4 => p_337_in,
      I5 => p_336_in,
      O => \prv_crc_cr0[15]_i_3_n_0\
    );
\prv_crc_cr0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_317_in,
      I1 => p_305_in,
      O => p_338_in
    );
\prv_crc_cr0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => Q(7),
      O => p_335_in
    );
\prv_crc_cr0[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_306_in,
      I1 => p_307_in,
      O => p_337_in
    );
\prv_crc_cr0[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => p_308_in,
      O => p_336_in
    );
\prv_crc_cr0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[1]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(1)
    );
\prv_crc_cr0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_268_in,
      I1 => Q(9),
      I2 => Q(13),
      I3 => p_300_in,
      I4 => p_325_in,
      I5 => p_267_in,
      O => \prv_crc_cr0[1]_i_2_n_0\
    );
\prv_crc_cr0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[2]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(2)
    );
\prv_crc_cr0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => p_330_in,
      I3 => p_309_in,
      I4 => p_306_in,
      I5 => \prv_crc_cr0[2]_i_4_n_0\,
      O => \prv_crc_cr0[2]_i_2_n_0\
    );
\prv_crc_cr0[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[2]_i_5_n_0\,
      I1 => p_216_in,
      I2 => \prv_crc_cr0[2]_i_6_n_0\,
      I3 => \prv_crc_cr0[14]_i_21_n_0\,
      I4 => p_231_in,
      I5 => p_218_in,
      O => p_306_in
    );
\prv_crc_cr0[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_310_in,
      I1 => Q(10),
      I2 => Q(14),
      O => \prv_crc_cr0[2]_i_4_n_0\
    );
\prv_crc_cr0[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \c_data_reg[0]\,
      I1 => \c_data_reg[1]\,
      I2 => \c_data_reg[4]\,
      I3 => \c_data_reg[3]\,
      O => \prv_crc_cr0[2]_i_5_n_0\
    );
\prv_crc_cr0[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(7),
      I2 => prv_crc_cr0(7),
      I3 => \c_data_reg[15]\(2),
      O => \prv_crc_cr0[2]_i_6_n_0\
    );
\prv_crc_cr0[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(3),
      I1 => prv_crc_cr0(3),
      I2 => c_en,
      I3 => prv_crc_cr1(4),
      I4 => prv_crc_cr0(4),
      O => p_231_in
    );
\prv_crc_cr0[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[3]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(3)
    );
\prv_crc_cr0[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_291_in,
      I1 => p_308_in,
      I2 => Q(15),
      I3 => Q(11),
      I4 => p_314_in,
      I5 => \prv_crc_cr0[3]_i_3_n_0\,
      O => \prv_crc_cr0[3]_i_2_n_0\
    );
\prv_crc_cr0[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_306_in,
      I1 => p_307_in,
      I2 => Q(8),
      I3 => Q(7),
      I4 => Q(0),
      O => \prv_crc_cr0[3]_i_3_n_0\
    );
\prv_crc_cr0[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[4]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(4)
    );
\prv_crc_cr0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_300_in,
      I1 => Q(9),
      I2 => \prv_crc_cr0[12]_i_6_n_0\,
      I3 => Q(5),
      I4 => Q(4),
      I5 => p_262_in,
      O => \prv_crc_cr0[4]_i_2_n_0\
    );
\prv_crc_cr0[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_305_in,
      I1 => p_301_in,
      O => p_262_in
    );
\prv_crc_cr0[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[5]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(5)
    );
\prv_crc_cr0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_327_in,
      I1 => Q(10),
      I2 => p_309_in,
      I3 => p_267_in,
      I4 => p_268_in,
      I5 => p_328_in,
      O => \prv_crc_cr0[5]_i_2_n_0\
    );
\prv_crc_cr0[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      O => p_267_in
    );
\prv_crc_cr0[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_301_in,
      I1 => p_310_in,
      O => p_268_in
    );
\prv_crc_cr0[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[6]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(6)
    );
\prv_crc_cr0[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_332_in,
      I1 => p_337_in,
      I2 => p_310_in,
      I3 => \prv_crc_cr0[6]_i_3_n_0\,
      O => \prv_crc_cr0[6]_i_2_n_0\
    );
\prv_crc_cr0[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_314_in,
      I1 => p_335_in,
      I2 => Q(2),
      I3 => Q(6),
      I4 => Q(3),
      I5 => Q(0),
      O => \prv_crc_cr0[6]_i_3_n_0\
    );
\prv_crc_cr0[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[7]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(7)
    );
\prv_crc_cr0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_291_in,
      I1 => p_322_in,
      I2 => Q(4),
      I3 => Q(3),
      I4 => p_320_in,
      I5 => \prv_crc_cr0[7]_i_4_n_0\,
      O => \prv_crc_cr0[7]_i_2_n_0\
    );
\prv_crc_cr0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_314_in,
      I1 => p_168_in,
      O => p_322_in
    );
\prv_crc_cr0[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_323_in,
      I1 => p_317_in,
      I2 => p_305_in,
      I3 => Q(8),
      I4 => Q(7),
      I5 => p_306_in,
      O => \prv_crc_cr0[7]_i_4_n_0\
    );
\prv_crc_cr0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => p_323_in
    );
\prv_crc_cr0[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[8]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(8)
    );
\prv_crc_cr0[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[8]_i_3_n_0\,
      I1 => \prv_crc_cr0[8]_i_4_n_0\,
      I2 => p_291_in,
      I3 => p_300_in,
      I4 => p_325_in,
      I5 => \prv_crc_cr0[8]_i_5_n_0\,
      O => \prv_crc_cr0[8]_i_2_n_0\
    );
\prv_crc_cr0[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(8),
      O => \prv_crc_cr0[8]_i_3_n_0\
    );
\prv_crc_cr0[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_301_in,
      I1 => p_287_in,
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(9),
      I5 => Q(13),
      O => \prv_crc_cr0[8]_i_4_n_0\
    );
\prv_crc_cr0[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_305_in,
      I1 => p_168_in,
      I2 => p_314_in,
      O => \prv_crc_cr0[8]_i_5_n_0\
    );
\prv_crc_cr0[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[9]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(9)
    );
\prv_crc_cr0[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[9]_i_3_n_0\,
      I1 => p_309_in,
      I2 => p_330_in,
      I3 => p_300_in,
      I4 => \prv_crc_cr0[9]_i_4_n_0\,
      I5 => \prv_crc_cr0[9]_i_5_n_0\,
      O => \prv_crc_cr0[9]_i_2_n_0\
    );
\prv_crc_cr0[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(3),
      I1 => p_317_in,
      I2 => Q(9),
      O => \prv_crc_cr0[9]_i_3_n_0\
    );
\prv_crc_cr0[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(10),
      I1 => Q(14),
      I2 => Q(5),
      I3 => Q(6),
      O => \prv_crc_cr0[9]_i_4_n_0\
    );
\prv_crc_cr0[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => p_168_in,
      I3 => p_287_in,
      I4 => p_301_in,
      I5 => p_310_in,
      O => \prv_crc_cr0[9]_i_5_n_0\
    );
\prv_crc_cr0_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(0),
      PRE => srst,
      Q => prv_crc_cr0(0)
    );
\prv_crc_cr0_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(10),
      PRE => srst,
      Q => prv_crc_cr0(10)
    );
\prv_crc_cr0_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(11),
      PRE => srst,
      Q => prv_crc_cr0(11)
    );
\prv_crc_cr0_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(12),
      PRE => srst,
      Q => prv_crc_cr0(12)
    );
\prv_crc_cr0_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(13),
      PRE => srst,
      Q => prv_crc_cr0(13)
    );
\prv_crc_cr0_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(14),
      PRE => srst,
      Q => prv_crc_cr0(14)
    );
\prv_crc_cr0_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(15),
      PRE => srst,
      Q => prv_crc_cr0(15)
    );
\prv_crc_cr0_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(1),
      PRE => srst,
      Q => prv_crc_cr0(1)
    );
\prv_crc_cr0_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(2),
      PRE => srst,
      Q => prv_crc_cr0(2)
    );
\prv_crc_cr0_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(3),
      PRE => srst,
      Q => prv_crc_cr0(3)
    );
\prv_crc_cr0_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(4),
      PRE => srst,
      Q => prv_crc_cr0(4)
    );
\prv_crc_cr0_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(5),
      PRE => srst,
      Q => prv_crc_cr0(5)
    );
\prv_crc_cr0_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(6),
      PRE => srst,
      Q => prv_crc_cr0(6)
    );
\prv_crc_cr0_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(7),
      PRE => srst,
      Q => prv_crc_cr0(7)
    );
\prv_crc_cr0_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(8),
      PRE => srst,
      Q => prv_crc_cr0(8)
    );
\prv_crc_cr0_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(9),
      PRE => srst,
      Q => prv_crc_cr0(9)
    );
\prv_crc_cr1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(0),
      I2 => prv_crc_cr0(0),
      I3 => rstart,
      O => p_0_in(0)
    );
\prv_crc_cr1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(10),
      I2 => prv_crc_cr0(10),
      I3 => rstart,
      O => p_0_in(10)
    );
\prv_crc_cr1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(11),
      I2 => prv_crc_cr0(11),
      I3 => rstart,
      O => p_0_in(11)
    );
\prv_crc_cr1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(12),
      I2 => prv_crc_cr0(12),
      I3 => rstart,
      O => p_0_in(12)
    );
\prv_crc_cr1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(13),
      I2 => prv_crc_cr0(13),
      I3 => rstart,
      O => p_0_in(13)
    );
\prv_crc_cr1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(14),
      I2 => prv_crc_cr0(14),
      I3 => rstart,
      O => p_0_in(14)
    );
\prv_crc_cr1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(15),
      I2 => prv_crc_cr0(15),
      I3 => rstart,
      O => p_0_in(15)
    );
\prv_crc_cr1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(1),
      I2 => prv_crc_cr0(1),
      I3 => rstart,
      O => p_0_in(1)
    );
\prv_crc_cr1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(2),
      I2 => prv_crc_cr0(2),
      I3 => rstart,
      O => p_0_in(2)
    );
\prv_crc_cr1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(3),
      I2 => prv_crc_cr0(3),
      I3 => rstart,
      O => p_0_in(3)
    );
\prv_crc_cr1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(4),
      I2 => prv_crc_cr0(4),
      I3 => rstart,
      O => p_0_in(4)
    );
\prv_crc_cr1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(5),
      I2 => prv_crc_cr0(5),
      I3 => rstart,
      O => p_0_in(5)
    );
\prv_crc_cr1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(6),
      I2 => prv_crc_cr0(6),
      I3 => rstart,
      O => p_0_in(6)
    );
\prv_crc_cr1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(7),
      I2 => prv_crc_cr0(7),
      I3 => rstart,
      O => p_0_in(7)
    );
\prv_crc_cr1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(8),
      I2 => prv_crc_cr0(8),
      I3 => rstart,
      O => p_0_in(8)
    );
\prv_crc_cr1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(9),
      I2 => prv_crc_cr0(9),
      I3 => rstart,
      O => p_0_in(9)
    );
\prv_crc_cr1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(0),
      PRE => srst,
      Q => prv_crc_cr1(0)
    );
\prv_crc_cr1_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(10),
      PRE => srst,
      Q => prv_crc_cr1(10)
    );
\prv_crc_cr1_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(11),
      PRE => srst,
      Q => prv_crc_cr1(11)
    );
\prv_crc_cr1_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(12),
      PRE => srst,
      Q => prv_crc_cr1(12)
    );
\prv_crc_cr1_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(13),
      PRE => srst,
      Q => prv_crc_cr1(13)
    );
\prv_crc_cr1_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(14),
      PRE => srst,
      Q => prv_crc_cr1(14)
    );
\prv_crc_cr1_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(15),
      PRE => srst,
      Q => prv_crc_cr1(15)
    );
\prv_crc_cr1_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(1),
      PRE => srst,
      Q => prv_crc_cr1(1)
    );
\prv_crc_cr1_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(2),
      PRE => srst,
      Q => prv_crc_cr1(2)
    );
\prv_crc_cr1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(3),
      PRE => srst,
      Q => prv_crc_cr1(3)
    );
\prv_crc_cr1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(4),
      PRE => srst,
      Q => prv_crc_cr1(4)
    );
\prv_crc_cr1_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(5),
      PRE => srst,
      Q => prv_crc_cr1(5)
    );
\prv_crc_cr1_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(6),
      PRE => srst,
      Q => prv_crc_cr1(6)
    );
\prv_crc_cr1_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(7),
      PRE => srst,
      Q => prv_crc_cr1(7)
    );
\prv_crc_cr1_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(8),
      PRE => srst,
      Q => prv_crc_cr1(8)
    );
\prv_crc_cr1_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(9),
      PRE => srst,
      Q => prv_crc_cr1(9)
    );
rstart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF5D"
    )
        port map (
      I0 => core_men_r2c,
      I1 => aresetn_d1,
      I2 => aresetn_d2,
      I3 => \^crc_done\,
      I4 => crc_rst,
      O => rstart_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_data is
  port (
    wc_gt_pload : out STD_LOGIC;
    data_wip_reg : out STD_LOGIC;
    end_mem_wr2_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    crc_trig_d2 : out STD_LOGIC;
    mem_wen_i : out STD_LOGIC;
    wc_err : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    lp_count_en : out STD_LOGIC_VECTOR ( 3 downto 0 );
    src_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    fsm_wip_reg : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[24]_0\ : out STD_LOGIC;
    lbuf_blk_wen_i : out STD_LOGIC;
    data_shutdown : out STD_LOGIC;
    phecc_start_d1 : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_0\ : out STD_LOGIC;
    data_done : out STD_LOGIC;
    lbuf_rst_code : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 67 downto 0 );
    \cur_byte_cnt_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \LINE_BUF_WR_64.mem_wen_i_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cur_byte_cnt_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_p_strb_reg[1]\ : out STD_LOGIC;
    \data_p_strb_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \LINE_BUF_WR_64.mem_data_l32_reg[23]_0\ : out STD_LOGIC;
    \FSM_sequential_cur_state_reg[0]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[66]_0\ : out STD_LOGIC;
    crc_blk_sel : out STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    data_wip : in STD_LOGIC;
    crc_trig_d10 : in STD_LOGIC;
    crc_partial0 : in STD_LOGIC;
    mem_wen0 : in STD_LOGIC;
    lp_data : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    short_pkt_reg : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    phecc_start : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    pkt_rdvld_reg : in STD_LOGIC;
    \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]\ : in STD_LOGIC;
    pkt_rdvld_reg_0 : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    pkt_rdvld_reg_1 : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    pkt_rdvld_reg_2 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    short_pkt_reg_0 : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    core_men_r2c : in STD_LOGIC;
    \data_type_reg_reg[2]\ : in STD_LOGIC;
    \data_type_reg_reg[2]_0\ : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    diwc_corrected_zero : in STD_LOGIC;
    \data_type_reg_reg[4]\ : in STD_LOGIC;
    \diwc_corrected_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \byt_cnt_adj_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \exp_ecc_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cur_state_reg[1]\ : in STD_LOGIC;
    \diwc_corrected_reg[2]\ : in STD_LOGIC;
    short_pkt_reg_1 : in STD_LOGIC;
    crc_start_d1 : in STD_LOGIC;
    \data_p_strb_reg[1]_0\ : in STD_LOGIC;
    \data_p_strb_reg[0]_0\ : in STD_LOGIC;
    \c_data_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_cur_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \byt_cnt_adj_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pkt_rdvld_reg_3 : in STD_LOGIC;
    \byte_cnt_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    diwc_corrected_lte4 : in STD_LOGIC;
    pkt_rdvld_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \byte_cnt_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \byte_cnt_reg_reg[1]\ : in STD_LOGIC;
    \byte_cnt_reg_reg[0]_0\ : in STD_LOGIC;
    \byte_cnt_reg_reg[1]_0\ : in STD_LOGIC;
    \byte_cnt_reg_reg[0]_1\ : in STD_LOGIC;
    \gpr1.dout_i_reg[37]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gpr1.dout_i_reg[17]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \LINE_BUF_WR_64.mem_wdata_i_reg[67]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \syncstages_ff_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_data : entity is "mipi_csi2_rx_ctrl_v1_0_8_data";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_data;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_data is
  signal \ERR_FRAME_SYNC[0].fe_hunt[0]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fs_hunt[0]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[1].fe_hunt[1]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[1].fs_hunt[1]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[2].fe_hunt[2]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[2].fs_hunt[2]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[3].fe_hunt[3]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[3].fe_hunt_reg_n_0_[3]\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[3].fs_hunt[3]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_3_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_3_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_3_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_3_n_0\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[0].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[1].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[2].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[3].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_10_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_11_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_12_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_13_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_5_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_6_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_7_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_8_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[64]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[65]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[67]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[67]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wdata_i_reg[24]_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wen_i_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.str_fwd_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.str_fwd_i_2_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_2_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_3_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_4_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header_reg_n_0_[0]\ : STD_LOGIC;
  signal \LP_CNTS[1].lp_header[1]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNTS[2].lp_header[2]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNTS[3].lp_header[3]_i_1_n_0\ : STD_LOGIC;
  signal core_men_f : STD_LOGIC;
  signal core_men_f_i_1_n_0 : STD_LOGIC;
  signal crc_p_strb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal crc_p_value : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crc_partial : STD_LOGIC;
  signal crc_trig_d1 : STD_LOGIC;
  signal \^crc_trig_d2\ : STD_LOGIC;
  signal crc_trig_d3 : STD_LOGIC;
  signal crc_trig_d3_i_1_n_0 : STD_LOGIC;
  signal cur_byte_cnt : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \cur_byte_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[15]_i_7_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cur_byte_cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \cur_byte_cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \cur_byte_cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \cur_byte_cnt_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \cur_byte_cnt_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \cur_byte_cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \cur_byte_cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \cur_byte_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \cur_byte_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \cur_byte_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \cur_byte_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^data_done\ : STD_LOGIC;
  signal data_sdown_reg_i_1_n_0 : STD_LOGIC;
  signal \^data_shutdown\ : STD_LOGIC;
  signal \^data_wip_reg\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal end_mem_wr1 : STD_LOGIC;
  signal end_mem_wr10 : STD_LOGIC;
  signal end_mem_wr1_i_1_n_0 : STD_LOGIC;
  signal end_mem_wr1_i_3_n_0 : STD_LOGIC;
  signal end_mem_wr1_i_4_n_0 : STD_LOGIC;
  signal end_mem_wr1_i_5_n_0 : STD_LOGIC;
  signal end_mem_wr2 : STD_LOGIC;
  signal end_mem_wr2_i_1_n_0 : STD_LOGIC;
  signal end_mem_wr2_i_2_n_0 : STD_LOGIC;
  signal \^end_mem_wr2_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \exp_crc_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \exp_crc_i[7]_i_3_n_0\ : STD_LOGIC;
  signal exp_crc_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^fsm_wip_reg\ : STD_LOGIC;
  signal fsm_wip_reg_i_1_n_0 : STD_LOGIC;
  signal lbuf_wr_byte_cnt0 : STD_LOGIC;
  signal mem_data_l32 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_data_l32_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_vc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_wdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[63]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[64]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \^mem_wen_i\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in31_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in33_in : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal p_0_in40_in : STD_LOGIC;
  signal p_0_in46_in : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_1_in35_in : STD_LOGIC;
  signal p_1_in41_in : STD_LOGIC;
  signal p_1_in47_in : STD_LOGIC;
  signal p_1_in67_in : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC;
  signal p_3_in68_in : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal \^phecc_start_d1\ : STD_LOGIC;
  signal pkt_valid_d1 : STD_LOGIC;
  signal pre_byt_cnt1_i_1_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_reg_n_0 : STD_LOGIC;
  signal pre_byt_cnt2 : STD_LOGIC;
  signal pre_byt_cnt2_i_1_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_reg_n_0 : STD_LOGIC;
  signal \^wc_gt_pload\ : STD_LOGIC;
  signal wc_gt_pload0 : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cur_byte_cnt_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cur_byte_cnt_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[0].fe_hunt[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[1].fe_hunt[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[2].fe_hunt[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[3].fe_hunt[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FRAME_RCVD_GEN[1].frame_rcvd_i[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \FRAME_RCVD_GEN[3].frame_rcvd_i[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[31]_i_5\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[66]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[67]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \LP_CNTS[0].lp_data[0]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \LP_CNTS[0].lp_header[0]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \LP_CNTS[1].lp_data[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \LP_CNTS[3].lp_count_en[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \LP_CNTS[3].lp_data[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of crc_trig_d3_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cur_byte_cnt[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cur_byte_cnt[15]_i_7\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \data_p_strb[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_p_strb[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of data_wip_reg_i_3 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of end_mem_wr1_i_3 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \exp_crc_i[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \exp_crc_i[15]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \exp_crc_i[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \exp_crc_i[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \exp_crc_i[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \exp_crc_i[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \exp_crc_i[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \exp_crc_i[6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \exp_crc_i[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \exp_crc_i[7]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mem_wdata[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mem_wdata[10]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mem_wdata[11]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mem_wdata[12]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mem_wdata[13]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mem_wdata[14]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mem_wdata[15]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mem_wdata[16]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mem_wdata[17]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mem_wdata[18]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mem_wdata[19]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mem_wdata[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mem_wdata[20]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mem_wdata[21]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mem_wdata[22]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mem_wdata[23]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mem_wdata[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mem_wdata[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mem_wdata[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mem_wdata[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mem_wdata[64]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mem_wdata[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mem_wdata[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mem_wdata[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mem_wdata[9]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of pre_byt_cnt2_i_3 : label is "soft_lutpair64";
begin
  \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_0\ <= \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]_0\;
  \LINE_BUF_WR_64.mem_wdata_i_reg[24]_0\ <= \^line_buf_wr_64.mem_wdata_i_reg[24]_0\;
  crc_trig_d2 <= \^crc_trig_d2\;
  \cur_byte_cnt_reg[0]_0\(0) <= \^cur_byte_cnt_reg[0]_0\(0);
  \cur_byte_cnt_reg[15]_0\(14 downto 0) <= \^cur_byte_cnt_reg[15]_0\(14 downto 0);
  data_done <= \^data_done\;
  data_shutdown <= \^data_shutdown\;
  data_wip_reg <= \^data_wip_reg\;
  din(67 downto 0) <= \^din\(67 downto 0);
  end_mem_wr2_reg_0(2 downto 0) <= \^end_mem_wr2_reg_0\(2 downto 0);
  fsm_wip_reg <= \^fsm_wip_reg\;
  mem_wen_i <= \^mem_wen_i\;
  \out\(12 downto 0) <= \^out\(12 downto 0);
  phecc_start_d1 <= \^phecc_start_d1\;
  wc_gt_pload <= \^wc_gt_pload\;
  wr_en <= \^wr_en\;
\ERR_FRAME_SYNC[0].fe_hunt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0005"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\,
      O => \ERR_FRAME_SYNC[0].fe_hunt[0]_i_1_n_0\
    );
\ERR_FRAME_SYNC[0].fe_hunt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[0].fe_hunt[0]_i_1_n_0\,
      Q => \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\,
      R => \syncstages_ff_reg[1]\
    );
\ERR_FRAME_SYNC[0].fs_hunt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCFCFCFDDD"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      I1 => \syncstages_ff_reg[1]\,
      I2 => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I4 => mem_vc(0),
      I5 => mem_vc(1),
      O => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_1_n_0\
    );
\ERR_FRAME_SYNC[0].fs_hunt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \^end_mem_wr2_reg_0\(2),
      I1 => p_0_in(0),
      I2 => \^end_mem_wr2_reg_0\(1),
      I3 => \^mem_wen_i\,
      I4 => \^end_mem_wr2_reg_0\(0),
      O => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\
    );
\ERR_FRAME_SYNC[0].fs_hunt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_1_n_0\,
      Q => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      R => '0'
    );
\ERR_FRAME_SYNC[1].fe_hunt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0050"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => p_1_in67_in,
      O => \ERR_FRAME_SYNC[1].fe_hunt[1]_i_1_n_0\
    );
\ERR_FRAME_SYNC[1].fe_hunt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[1].fe_hunt[1]_i_1_n_0\,
      Q => p_1_in67_in,
      R => \syncstages_ff_reg[1]\
    );
\ERR_FRAME_SYNC[1].fs_hunt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCFDDDFCFC"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      I1 => \syncstages_ff_reg[1]\,
      I2 => p_0_in31_in,
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I4 => mem_vc(0),
      I5 => mem_vc(1),
      O => \ERR_FRAME_SYNC[1].fs_hunt[1]_i_1_n_0\
    );
\ERR_FRAME_SYNC[1].fs_hunt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[1].fs_hunt[1]_i_1_n_0\,
      Q => p_0_in31_in,
      R => '0'
    );
\ERR_FRAME_SYNC[2].fe_hunt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0050"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      I2 => mem_vc(1),
      I3 => mem_vc(0),
      I4 => p_3_in68_in,
      O => \ERR_FRAME_SYNC[2].fe_hunt[2]_i_1_n_0\
    );
\ERR_FRAME_SYNC[2].fe_hunt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[2].fe_hunt[2]_i_1_n_0\,
      Q => p_3_in68_in,
      R => \syncstages_ff_reg[1]\
    );
\ERR_FRAME_SYNC[2].fs_hunt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCFDDDFCFC"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      I1 => \syncstages_ff_reg[1]\,
      I2 => p_0_in32_in,
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I4 => mem_vc(1),
      I5 => mem_vc(0),
      O => \ERR_FRAME_SYNC[2].fs_hunt[2]_i_1_n_0\
    );
\ERR_FRAME_SYNC[2].fs_hunt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[2].fs_hunt[2]_i_1_n_0\,
      Q => p_0_in32_in,
      R => '0'
    );
\ERR_FRAME_SYNC[3].fe_hunt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF5000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => \ERR_FRAME_SYNC[3].fe_hunt_reg_n_0_[3]\,
      O => \ERR_FRAME_SYNC[3].fe_hunt[3]_i_1_n_0\
    );
\ERR_FRAME_SYNC[3].fe_hunt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[3].fe_hunt[3]_i_1_n_0\,
      Q => \ERR_FRAME_SYNC[3].fe_hunt_reg_n_0_[3]\,
      R => \syncstages_ff_reg[1]\
    );
\ERR_FRAME_SYNC[3].fs_hunt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDFCFCFCFCFCFC"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      I1 => \syncstages_ff_reg[1]\,
      I2 => p_0_in33_in,
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I4 => mem_vc(0),
      I5 => mem_vc(1),
      O => \ERR_FRAME_SYNC[3].fs_hunt[3]_i_1_n_0\
    );
\ERR_FRAME_SYNC[3].fs_hunt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \ERR_FRAME_SYNC[3].fs_hunt[3]_i_1_n_0\,
      Q => p_0_in33_in,
      R => '0'
    );
\ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => pkt_rdvld_reg,
      I1 => \ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_3_n_0\,
      I2 => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      I3 => p_28_out,
      I4 => \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\,
      I5 => \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]\,
      O => p_7_out
    );
\ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      O => \ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_3_n_0\
    );
\ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      O => p_28_out
    );
\ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => pkt_rdvld_reg_0,
      I1 => \ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_3_n_0\,
      I2 => p_0_in31_in,
      I3 => p_26_out,
      I4 => p_1_in67_in,
      I5 => p_1_in4_in,
      O => p_6_out
    );
\ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      O => \ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_3_n_0\
    );
\ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      O => p_26_out
    );
\ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => pkt_rdvld_reg_1,
      I1 => \ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_3_n_0\,
      I2 => p_0_in32_in,
      I3 => p_24_out,
      I4 => p_3_in68_in,
      I5 => p_1_in1_in,
      O => p_3_out
    );
\ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mem_vc(0),
      I1 => mem_vc(1),
      I2 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      O => \ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_3_n_0\
    );
\ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mem_vc(0),
      I1 => mem_vc(1),
      I2 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      O => p_24_out
    );
\ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => pkt_rdvld_reg_2,
      I1 => \ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_3_n_0\,
      I2 => p_0_in33_in,
      I3 => p_22_out,
      I4 => \ERR_FRAME_SYNC[3].fe_hunt_reg_n_0_[3]\,
      I5 => p_1_in,
      O => p_0_out
    );
\ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      O => \ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_3_n_0\
    );
\ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      O => p_22_out
    );
\FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      O => p_21_out
    );
\FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^end_mem_wr2_reg_0\(0),
      I2 => \^mem_wen_i\,
      I3 => \^end_mem_wr2_reg_0\(1),
      I4 => \^end_mem_wr2_reg_0\(2),
      O => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\
    );
\FRAME_RCVD_GEN[0].frame_rcvd_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_21_out,
      Q => \FRAME_RCVD_GEN[0].frame_rcvd_i_reg\,
      R => \syncstages_ff_reg[1]\
    );
\FRAME_RCVD_GEN[1].frame_rcvd_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => p_0_in31_in,
      O => p_17_out
    );
\FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_17_out,
      Q => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg\,
      R => \syncstages_ff_reg[1]\
    );
\FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => p_0_in32_in,
      O => p_13_out
    );
\FRAME_RCVD_GEN[2].frame_rcvd_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_13_out,
      Q => \FRAME_RCVD_GEN[2].frame_rcvd_i_reg\,
      R => \syncstages_ff_reg[1]\
    );
\FRAME_RCVD_GEN[3].frame_rcvd_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_3_n_0\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => p_0_in33_in,
      O => p_9_out
    );
\FRAME_RCVD_GEN[3].frame_rcvd_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_9_out,
      Q => \FRAME_RCVD_GEN[3].frame_rcvd_i_reg\,
      R => \syncstages_ff_reg[1]\
    );
\FSM_sequential_cur_state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44455555"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[0]_0\(0),
      I1 => \^wc_gt_pload\,
      I2 => \diwc_corrected_reg[23]\(5),
      I3 => \diwc_corrected_reg[23]\(4),
      I4 => \^data_done\,
      O => \FSM_sequential_cur_state_reg[0]\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]_0\,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => pkt_valid,
      O => lbuf_wr_byte_cnt0
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_4\,
      Q => \^out\(7),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_7\,
      Q => \^out\(8),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_0\,
      CO(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_0\,
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_1\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_2\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_4\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_5\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_6\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^out\(11 downto 8)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_6\,
      Q => \^out\(9),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_5\,
      Q => \^out\(10),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_4\,
      Q => \^out\(11),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_7\,
      Q => \^out\(12),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_0\,
      CO(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_0\,
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_1\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_2\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_4\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_5\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_6\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_7\,
      S(3 downto 1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(18 downto 16),
      S(0) => \^out\(12)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_6\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(16),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_5\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(17),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_4\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(18),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_7\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(19),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_i_1_n_0\,
      CO(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_0\,
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_1\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_2\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_4\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_5\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_6\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_7\,
      S(3 downto 0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(22 downto 19)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_6\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(20),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_5\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(21),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_4\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(22),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_7\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(23),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_0\,
      CO(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_0\,
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_1\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_2\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_4\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_5\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_6\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_7\,
      S(3 downto 0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(26 downto 23)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_6\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(24),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_5\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(25),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_4\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(26),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_7\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(27),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]_i_1_n_0\,
      CO(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_0\,
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_1\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_2\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_4\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_5\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_6\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_7\,
      S(3 downto 0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(30 downto 27)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_6\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(28),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_5\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(29),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_4\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(30),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_i_1_n_7\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(31),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_0\,
      CO(3 downto 0) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(31)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_7\,
      Q => \^out\(0),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_0\,
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_1\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_2\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_4\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_5\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_6\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_7\,
      S(3 downto 1) => \^out\(3 downto 1),
      S(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_6\,
      Q => \^out\(1),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_5\,
      Q => \^out\(2),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_4\,
      Q => \^out\(3),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_7\,
      Q => \^out\(4),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_0\,
      CO(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_0\,
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_1\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_2\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_4\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_5\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_6\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^out\(7 downto 4)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_6\,
      Q => \^out\(5),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => lbuf_wr_byte_cnt0,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]_i_1_n_5\,
      Q => \^out\(6),
      R => \syncstages_ff_reg[1]_0\
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^data_wip_reg\,
      I1 => short_pkt_reg_0,
      I2 => pkt_valid,
      I3 => m_axis_aresetn,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]_0\
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(0),
      Q => mem_data_l32_d(0),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(10),
      Q => mem_data_l32_d(10),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(11),
      Q => mem_data_l32_d(11),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(12),
      Q => mem_data_l32_d(12),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(13),
      Q => mem_data_l32_d(13),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(14),
      Q => mem_data_l32_d(14),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(15),
      Q => mem_data_l32_d(15),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(16),
      Q => mem_data_l32_d(16),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(17),
      Q => mem_data_l32_d(17),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(18),
      Q => mem_data_l32_d(18),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(19),
      Q => mem_data_l32_d(19),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(1),
      Q => mem_data_l32_d(1),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(20),
      Q => mem_data_l32_d(20),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(21),
      Q => mem_data_l32_d(21),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(22),
      Q => mem_data_l32_d(22),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(23),
      Q => mem_data_l32_d(23),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(24),
      Q => mem_data_l32_d(24),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(25),
      Q => mem_data_l32_d(25),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(26),
      Q => mem_data_l32_d(26),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(27),
      Q => mem_data_l32_d(27),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(28),
      Q => mem_data_l32_d(28),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(29),
      Q => mem_data_l32_d(29),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(2),
      Q => mem_data_l32_d(2),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(30),
      Q => mem_data_l32_d(30),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(31),
      Q => mem_data_l32_d(31),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(3),
      Q => mem_data_l32_d(3),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(4),
      Q => mem_data_l32_d(4),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(5),
      Q => mem_data_l32_d(5),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(6),
      Q => mem_data_l32_d(6),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(7),
      Q => mem_data_l32_d(7),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(8),
      Q => mem_data_l32_d(8),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(9),
      Q => mem_data_l32_d(9),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(0),
      Q => mem_data_l32(0),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(10),
      Q => mem_data_l32(10),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(11),
      Q => mem_data_l32(11),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(12),
      Q => mem_data_l32(12),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(13),
      Q => mem_data_l32(13),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(14),
      Q => mem_data_l32(14),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(15),
      Q => mem_data_l32(15),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(16),
      Q => mem_data_l32(16),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(17),
      Q => mem_data_l32(17),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(18),
      Q => mem_data_l32(18),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(19),
      Q => mem_data_l32(19),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(1),
      Q => mem_data_l32(1),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(20),
      Q => mem_data_l32(20),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(21),
      Q => mem_data_l32(21),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(22),
      Q => mem_data_l32(22),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(23),
      Q => mem_data_l32(23),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(24),
      Q => mem_data_l32(24),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(25),
      Q => mem_data_l32(25),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(26),
      Q => mem_data_l32(26),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(27),
      Q => mem_data_l32(27),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(28),
      Q => mem_data_l32(28),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(29),
      Q => mem_data_l32(29),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(2),
      Q => mem_data_l32(2),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(30),
      Q => mem_data_l32(30),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(31),
      Q => mem_data_l32(31),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(3),
      Q => mem_data_l32(3),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(4),
      Q => mem_data_l32(4),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(5),
      Q => mem_data_l32(5),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(6),
      Q => mem_data_l32(6),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(7),
      Q => mem_data_l32(7),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(8),
      Q => mem_data_l32(8),
      R => srst
    );
\LINE_BUF_WR_64.mem_data_l32_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_4(0),
      D => \gpr1.dout_i_reg[7]\(9),
      Q => mem_data_l32(9),
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(0),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(0),
      I5 => mem_data_l32(0),
      O => \LINE_BUF_WR_64.mem_wdata_i[0]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(10),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(10),
      I5 => mem_data_l32(10),
      O => \LINE_BUF_WR_64.mem_wdata_i[10]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(11),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(11),
      I5 => mem_data_l32(11),
      O => \LINE_BUF_WR_64.mem_wdata_i[11]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(12),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(12),
      I5 => mem_data_l32(12),
      O => \LINE_BUF_WR_64.mem_wdata_i[12]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(13),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(13),
      I5 => mem_data_l32(13),
      O => \LINE_BUF_WR_64.mem_wdata_i[13]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(14),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(14),
      I5 => mem_data_l32(14),
      O => \LINE_BUF_WR_64.mem_wdata_i[14]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF077F088F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(15),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32(15),
      I5 => mem_data_l32_d(15),
      O => \LINE_BUF_WR_64.mem_wdata_i[15]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(16),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(16),
      I5 => mem_data_l32(16),
      O => \LINE_BUF_WR_64.mem_wdata_i[16]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(17),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(17),
      I5 => mem_data_l32(17),
      O => \LINE_BUF_WR_64.mem_wdata_i[17]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(18),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(18),
      I5 => mem_data_l32(18),
      O => \LINE_BUF_WR_64.mem_wdata_i[18]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(19),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(19),
      I5 => mem_data_l32(19),
      O => \LINE_BUF_WR_64.mem_wdata_i[19]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(1),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(1),
      I5 => mem_data_l32(1),
      O => \LINE_BUF_WR_64.mem_wdata_i[1]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(20),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(20),
      I5 => mem_data_l32(20),
      O => \LINE_BUF_WR_64.mem_wdata_i[20]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(21),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(21),
      I5 => mem_data_l32(21),
      O => \LINE_BUF_WR_64.mem_wdata_i[21]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(22),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(22),
      I5 => mem_data_l32(22),
      O => \LINE_BUF_WR_64.mem_wdata_i[22]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(23),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(23),
      I5 => mem_data_l32(23),
      O => \LINE_BUF_WR_64.mem_wdata_i[23]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => mem_data_l32_d(24),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => pkt_valid,
      I3 => mem_data_l32(24),
      I4 => short_pkt_reg_0,
      O => \LINE_BUF_WR_64.mem_wdata_i[24]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => mem_data_l32_d(25),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => pkt_valid,
      I3 => mem_data_l32(25),
      I4 => short_pkt_reg_0,
      O => \LINE_BUF_WR_64.mem_wdata_i[25]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => mem_data_l32_d(26),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => pkt_valid,
      I3 => mem_data_l32(26),
      I4 => short_pkt_reg_0,
      O => \LINE_BUF_WR_64.mem_wdata_i[26]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => mem_data_l32_d(27),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => pkt_valid,
      I3 => mem_data_l32(27),
      I4 => short_pkt_reg_0,
      O => \LINE_BUF_WR_64.mem_wdata_i[27]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => mem_data_l32_d(28),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => pkt_valid,
      I3 => mem_data_l32(28),
      I4 => short_pkt_reg_0,
      O => \LINE_BUF_WR_64.mem_wdata_i[28]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => mem_data_l32_d(29),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => pkt_valid,
      I3 => mem_data_l32(29),
      I4 => short_pkt_reg_0,
      O => \LINE_BUF_WR_64.mem_wdata_i[29]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(2),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(2),
      I5 => mem_data_l32(2),
      O => \LINE_BUF_WR_64.mem_wdata_i[2]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => mem_data_l32_d(30),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => pkt_valid,
      I3 => mem_data_l32(30),
      I4 => short_pkt_reg_0,
      O => \LINE_BUF_WR_64.mem_wdata_i[30]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAABAAA"
    )
        port map (
      I0 => short_pkt_reg_0,
      I1 => \^data_wip_reg\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I4 => pkt_valid,
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(23),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(22),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_10_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(21),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(20),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_11_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(19),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(18),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_12_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(17),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(16),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_13_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(12),
      I1 => \diwc_corrected_reg[23]\(23),
      I2 => \^out\(11),
      I3 => \diwc_corrected_reg[23]\(22),
      O => \LINE_BUF_WR_64.mem_wen_i_reg_0\(3)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => mem_data_l32_d(31),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => pkt_valid,
      I3 => mem_data_l32(31),
      I4 => short_pkt_reg_0,
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(10),
      I1 => \diwc_corrected_reg[23]\(21),
      I2 => \^out\(9),
      I3 => \diwc_corrected_reg[23]\(20),
      O => \LINE_BUF_WR_64.mem_wen_i_reg_0\(2)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(8),
      I1 => \diwc_corrected_reg[23]\(19),
      I2 => \^out\(7),
      I3 => \diwc_corrected_reg[23]\(18),
      O => \LINE_BUF_WR_64.mem_wen_i_reg_0\(1)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(6),
      I1 => \diwc_corrected_reg[23]\(17),
      I2 => \^out\(5),
      I3 => \diwc_corrected_reg[23]\(16),
      O => \LINE_BUF_WR_64.mem_wen_i_reg_0\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(4),
      I1 => \diwc_corrected_reg[23]\(15),
      I2 => \^out\(3),
      I3 => \diwc_corrected_reg[23]\(14),
      O => S(1)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(2),
      I1 => \diwc_corrected_reg[23]\(13),
      I2 => \^out\(1),
      I3 => \diwc_corrected_reg[23]\(12),
      O => S(0)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(31),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(30),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_5_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(29),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(28),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_6_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(27),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(26),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_7_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(25),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(24),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_8_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(3),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(3),
      I5 => mem_data_l32(3),
      O => \LINE_BUF_WR_64.mem_wdata_i[3]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(4),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(4),
      I5 => mem_data_l32(4),
      O => \LINE_BUF_WR_64.mem_wdata_i[4]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(5),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(5),
      I5 => mem_data_l32(5),
      O => \LINE_BUF_WR_64.mem_wdata_i[5]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FE000000FE00"
    )
        port map (
      I0 => \^crc_trig_d2\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i[67]_i_2_n_0\,
      I2 => \data_type_reg_reg[2]_0\,
      I3 => m_axis_aresetn,
      I4 => end_mem_wr2,
      I5 => core_men_r2c,
      O => \LINE_BUF_WR_64.mem_wdata_i[64]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FBB3FBB3FBB00AA"
    )
        port map (
      I0 => end_mem_wr2,
      I1 => end_mem_wr1,
      I2 => \^wc_gt_pload\,
      I3 => core_men_r2c,
      I4 => \^crc_trig_d2\,
      I5 => \data_type_reg_reg[2]\,
      O => \LINE_BUF_WR_64.mem_wdata_i[65]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFFCF"
    )
        port map (
      I0 => \^wc_gt_pload\,
      I1 => end_mem_wr1,
      I2 => m_axis_aresetn,
      I3 => end_mem_wr2,
      I4 => core_men_r2c,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[66]_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0DD0000"
    )
        port map (
      I0 => short_pkt_reg_1,
      I1 => \^crc_trig_d2\,
      I2 => core_men_r2c,
      I3 => end_mem_wr2,
      I4 => m_axis_aresetn,
      I5 => \LINE_BUF_WR_64.mem_wdata_i[67]_i_2_n_0\,
      O => \LINE_BUF_WR_64.mem_wdata_i[67]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => end_mem_wr1,
      I1 => \^wc_gt_pload\,
      I2 => core_men_r2c,
      O => \LINE_BUF_WR_64.mem_wdata_i[67]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(6),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(6),
      I5 => mem_data_l32(6),
      O => \LINE_BUF_WR_64.mem_wdata_i[6]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(7),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(7),
      I5 => mem_data_l32(7),
      O => \LINE_BUF_WR_64.mem_wdata_i[7]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(8),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(8),
      I5 => mem_data_l32(8),
      O => \LINE_BUF_WR_64.mem_wdata_i[8]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => \diwc_corrected_reg[23]\(9),
      I3 => short_pkt_reg_0,
      I4 => mem_data_l32_d(9),
      I5 => mem_data_l32(9),
      O => \LINE_BUF_WR_64.mem_wdata_i[9]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[0]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[10]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[10]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[11]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[11]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[12]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[12]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[13]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[13]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[14]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[14]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[15]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[15]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[16]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[16]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[17]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[17]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[18]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[18]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[19]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[19]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[1]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[20]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[20]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[21]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[21]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[22]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[22]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[23]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[23]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[24]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[25]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[26]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[26]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[27]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[27]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[28]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[28]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[29]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[29]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[2]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[30]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[30]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[31]_i_2_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[31]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_0\,
      CO(3) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      CO(2) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_1\,
      CO(1) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_2\,
      CO(0) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_5_n_0\,
      S(2) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_6_n_0\,
      S(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_7_n_0\,
      S(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_8_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_0\,
      CO(2) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_1\,
      CO(1) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_2\,
      CO(0) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_10_n_0\,
      S(2) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_11_n_0\,
      S(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_12_n_0\,
      S(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_13_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(0),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[32]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(1),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[33]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(2),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[34]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(3),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[35]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(4),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[36]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(5),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[37]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(6),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[38]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(7),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[39]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[3]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(8),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[40]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(9),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[41]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(10),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[42]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(11),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[43]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(12),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[44]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(13),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[45]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(14),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[46]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(15),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[47]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(16),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[48]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(17),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[49]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[4]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(18),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[50]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(19),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[51]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(20),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[52]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(21),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[53]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(22),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[54]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(23),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[55]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(24),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[56]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(25),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[57]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(26),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[58]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(27),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[59]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[5]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(28),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[60]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(29),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[61]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(30),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[62]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(31),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[63]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i[64]_i_1_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i[65]_i_1_n_0\,
      Q => \^end_mem_wr2_reg_0\(0),
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => short_pkt_reg,
      Q => \^end_mem_wr2_reg_0\(1),
      R => '0'
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i[67]_i_1_n_0\,
      Q => \^end_mem_wr2_reg_0\(2),
      R => '0'
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[6]_i_1_n_0\,
      Q => mem_vc(0),
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[7]_i_1_n_0\,
      Q => mem_vc(1),
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[8]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[8]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[9]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[9]\,
      R => srst
    );
\LINE_BUF_WR_64.mem_wen_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80CC8080"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]_0\,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I2 => pkt_valid,
      I3 => \^data_wip_reg\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      I5 => \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\,
      O => \LINE_BUF_WR_64.mem_wen_i_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wen_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF232"
    )
        port map (
      I0 => end_mem_wr2,
      I1 => core_men_r2c,
      I2 => end_mem_wr1,
      I3 => \^wc_gt_pload\,
      I4 => short_pkt_reg_0,
      I5 => \^crc_trig_d2\,
      O => \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wen_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wen_i_i_1_n_0\,
      Q => \^mem_wen_i\,
      R => srst
    );
\LINE_BUF_WR_64.str_fwd_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088880888"
    )
        port map (
      I0 => \LINE_BUF_WR_64.str_fwd_i_2_n_0\,
      I1 => m_axis_aresetn,
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      I4 => \^data_wip_reg\,
      I5 => \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\,
      O => \LINE_BUF_WR_64.str_fwd_i_1_n_0\
    );
\LINE_BUF_WR_64.str_fwd_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      I1 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]_0\,
      I2 => pkt_valid,
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      O => \LINE_BUF_WR_64.str_fwd_i_2_n_0\
    );
\LINE_BUF_WR_64.str_fwd_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.str_fwd_i_1_n_0\,
      Q => \^line_buf_wr_64.mem_wdata_i_reg[24]_0\,
      R => '0'
    );
\LP_CNTS[0].lp_count_en[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      I1 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      O => p_54_out
    );
\LP_CNTS[0].lp_count_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_54_out,
      Q => lp_count_en(0),
      R => srst
    );
\LP_CNTS[0].lp_data[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^end_mem_wr2_reg_0\(0),
      I1 => \^end_mem_wr2_reg_0\(1),
      I2 => \^end_mem_wr2_reg_0\(2),
      O => \LP_CNTS[0].lp_data[0]_i_2_n_0\
    );
\LP_CNTS[0].lp_data[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_wen_i\,
      I1 => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      O => p_55_out
    );
\LP_CNTS[0].lp_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      D => p_55_out,
      Q => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      R => lp_data
    );
\LP_CNTS[0].lp_header[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D000C"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_2_n_0\,
      I1 => \LP_CNTS[0].lp_header[0]_i_3_n_0\,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      O => \LP_CNTS[0].lp_header[0]_i_1_n_0\
    );
\LP_CNTS[0].lp_header[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in34_in,
      I1 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      I2 => p_0_in40_in,
      I3 => p_0_in46_in,
      O => \LP_CNTS[0].lp_header[0]_i_2_n_0\
    );
\LP_CNTS[0].lp_header[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_4_n_0\,
      I1 => \^end_mem_wr2_reg_0\(1),
      I2 => \^mem_wen_i\,
      I3 => \^end_mem_wr2_reg_0\(2),
      I4 => \^end_mem_wr2_reg_0\(0),
      I5 => p_0_in(0),
      O => \LP_CNTS[0].lp_header[0]_i_3_n_0\
    );
\LP_CNTS[0].lp_header[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\,
      O => \LP_CNTS[0].lp_header[0]_i_4_n_0\
    );
\LP_CNTS[0].lp_header_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[0].lp_header[0]_i_1_n_0\,
      Q => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      R => lp_data
    );
\LP_CNTS[1].lp_count_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in47_in,
      I1 => p_0_in46_in,
      O => p_48_out
    );
\LP_CNTS[1].lp_count_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_48_out,
      Q => lp_count_en(1),
      R => srst
    );
\LP_CNTS[1].lp_data[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_wen_i\,
      I1 => p_1_in47_in,
      O => p_49_out
    );
\LP_CNTS[1].lp_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      D => p_49_out,
      Q => p_0_in46_in,
      R => lp_data
    );
\LP_CNTS[1].lp_header[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D550C00"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_2_n_0\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \LP_CNTS[0].lp_header[0]_i_3_n_0\,
      I4 => p_1_in47_in,
      O => \LP_CNTS[1].lp_header[1]_i_1_n_0\
    );
\LP_CNTS[1].lp_header_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[1].lp_header[1]_i_1_n_0\,
      Q => p_1_in47_in,
      R => lp_data
    );
\LP_CNTS[2].lp_count_en[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in41_in,
      I1 => p_0_in40_in,
      O => p_42_out
    );
\LP_CNTS[2].lp_count_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_42_out,
      Q => lp_count_en(2),
      R => srst
    );
\LP_CNTS[2].lp_data[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_wen_i\,
      I1 => p_1_in41_in,
      O => p_43_out
    );
\LP_CNTS[2].lp_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      D => p_43_out,
      Q => p_0_in40_in,
      R => lp_data
    );
\LP_CNTS[2].lp_header[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D550C00"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_2_n_0\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \LP_CNTS[0].lp_header[0]_i_3_n_0\,
      I4 => p_1_in41_in,
      O => \LP_CNTS[2].lp_header[2]_i_1_n_0\
    );
\LP_CNTS[2].lp_header_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[2].lp_header[2]_i_1_n_0\,
      Q => p_1_in41_in,
      R => lp_data
    );
\LP_CNTS[3].lp_count_en[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in35_in,
      I1 => p_0_in34_in,
      O => p_36_out
    );
\LP_CNTS[3].lp_count_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_36_out,
      Q => lp_count_en(3),
      R => srst
    );
\LP_CNTS[3].lp_data[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_wen_i\,
      I1 => p_1_in35_in,
      O => p_37_out
    );
\LP_CNTS[3].lp_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      D => p_37_out,
      Q => p_0_in34_in,
      R => lp_data
    );
\LP_CNTS[3].lp_header[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D555C000"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_2_n_0\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \LP_CNTS[0].lp_header[0]_i_3_n_0\,
      I4 => p_1_in35_in,
      O => \LP_CNTS[3].lp_header[3]_i_1_n_0\
    );
\LP_CNTS[3].lp_header_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[3].lp_header[3]_i_1_n_0\,
      Q => p_1_in35_in,
      R => lp_data
    );
core_men_f_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => core_men_r2c,
      I1 => core_men_f,
      I2 => \cur_byte_cnt[15]_i_1_n_0\,
      O => core_men_f_i_1_n_0
    );
core_men_f_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => core_men_f_i_1_n_0,
      Q => core_men_f,
      R => '0'
    );
\crc_blk_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[0]_1\,
      Q => crc_blk_sel(0),
      R => srst
    );
\crc_blk_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[1]_0\,
      Q => crc_blk_sel(1),
      R => srst
    );
\crc_blk_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[0]_0\,
      Q => crc_blk_sel(2),
      R => srst
    );
\crc_blk_sel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[1]\,
      Q => crc_blk_sel(3),
      R => srst
    );
\crc_p_strb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[0]\(0),
      Q => crc_p_strb(0),
      R => srst
    );
\crc_p_strb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[0]\(1),
      Q => crc_p_strb(1),
      R => srst
    );
\crc_p_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(0),
      Q => crc_p_value(0),
      R => srst
    );
\crc_p_value_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(10),
      Q => crc_p_value(10),
      R => srst
    );
\crc_p_value_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(11),
      Q => crc_p_value(11),
      R => srst
    );
\crc_p_value_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(12),
      Q => crc_p_value(12),
      R => srst
    );
\crc_p_value_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(13),
      Q => crc_p_value(13),
      R => srst
    );
\crc_p_value_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(14),
      Q => crc_p_value(14),
      R => srst
    );
\crc_p_value_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(15),
      Q => crc_p_value(15),
      R => srst
    );
\crc_p_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(1),
      Q => crc_p_value(1),
      R => srst
    );
\crc_p_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(2),
      Q => crc_p_value(2),
      R => srst
    );
\crc_p_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(3),
      Q => crc_p_value(3),
      R => srst
    );
\crc_p_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(4),
      Q => crc_p_value(4),
      R => srst
    );
\crc_p_value_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(5),
      Q => crc_p_value(5),
      R => srst
    );
\crc_p_value_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(6),
      Q => crc_p_value(6),
      R => srst
    );
\crc_p_value_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(7),
      Q => crc_p_value(7),
      R => srst
    );
\crc_p_value_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(8),
      Q => crc_p_value(8),
      R => srst
    );
\crc_p_value_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[37]\(9),
      Q => crc_p_value(9),
      R => srst
    );
crc_partial_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_partial0,
      Q => crc_partial,
      R => srst
    );
crc_trig_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_trig_d10,
      Q => crc_trig_d1,
      R => srst
    );
crc_trig_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_trig_d1,
      Q => \^crc_trig_d2\,
      R => srst
    );
crc_trig_d3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^crc_trig_d2\,
      I1 => m_axis_aresetn,
      I2 => crc_trig_d3,
      O => crc_trig_d3_i_1_n_0
    );
crc_trig_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_trig_d3_i_1_n_0,
      Q => crc_trig_d3,
      R => '0'
    );
\cur_byte_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[0]_0\(0),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(0),
      O => p_2_in(0)
    );
\cur_byte_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(9),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(10),
      O => p_2_in(10)
    );
\cur_byte_cnt[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(10),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(11),
      O => p_2_in(11)
    );
\cur_byte_cnt[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(11),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(12),
      O => p_2_in(12)
    );
\cur_byte_cnt[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(12),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(13),
      O => p_2_in(13)
    );
\cur_byte_cnt[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(13),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(14),
      O => p_2_in(14)
    );
\cur_byte_cnt[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_done\,
      I1 => m_axis_aresetn,
      O => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => \^fsm_wip_reg\,
      I1 => pkt_valid,
      I2 => core_men_r2c,
      I3 => \^phecc_start_d1\,
      O => \cur_byte_cnt[15]_i_2_n_0\
    );
\cur_byte_cnt[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(14),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(15),
      O => p_2_in(15)
    );
\cur_byte_cnt[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAA0000"
    )
        port map (
      I0 => core_men_f,
      I1 => pkt_valid,
      I2 => pkt_valid_d1,
      I3 => pre_byt_cnt1_reg_n_0,
      I4 => \data_type_reg_reg[4]\,
      I5 => \cur_byte_cnt[15]_i_7_n_0\,
      O => \^data_done\
    );
\cur_byte_cnt[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^wc_gt_pload\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^mem_wen_i\,
      O => \cur_byte_cnt[15]_i_7_n_0\
    );
\cur_byte_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(0),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(1),
      O => p_2_in(1)
    );
\cur_byte_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(1),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(2),
      O => p_2_in(2)
    );
\cur_byte_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(2),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(3),
      O => p_2_in(3)
    );
\cur_byte_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(3),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(4),
      O => p_2_in(4)
    );
\cur_byte_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cur_byte_cnt(2),
      O => \cur_byte_cnt[4]_i_3_n_0\
    );
\cur_byte_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(4),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(5),
      O => p_2_in(5)
    );
\cur_byte_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(5),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(6),
      O => p_2_in(6)
    );
\cur_byte_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(6),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(7),
      O => p_2_in(7)
    );
\cur_byte_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(7),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(8),
      O => p_2_in(8)
    );
\cur_byte_cnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[15]_0\(8),
      I1 => \^phecc_start_d1\,
      I2 => core_men_r2c,
      I3 => \byt_cnt_adj_reg[15]\(9),
      O => p_2_in(9)
    );
\cur_byte_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(0),
      Q => \^cur_byte_cnt_reg[0]_0\(0),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(10),
      Q => cur_byte_cnt(10),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(11),
      Q => cur_byte_cnt(11),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(12),
      Q => cur_byte_cnt(12),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_byte_cnt_reg[8]_i_2_n_0\,
      CO(3) => \cur_byte_cnt_reg[12]_i_2_n_0\,
      CO(2) => \cur_byte_cnt_reg[12]_i_2_n_1\,
      CO(1) => \cur_byte_cnt_reg[12]_i_2_n_2\,
      CO(0) => \cur_byte_cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^cur_byte_cnt_reg[15]_0\(11 downto 8),
      S(3 downto 0) => cur_byte_cnt(12 downto 9)
    );
\cur_byte_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(13),
      Q => cur_byte_cnt(13),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(14),
      Q => cur_byte_cnt(14),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(15),
      Q => cur_byte_cnt(15),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_byte_cnt_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_cur_byte_cnt_reg[15]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cur_byte_cnt_reg[15]_i_5_n_2\,
      CO(0) => \cur_byte_cnt_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cur_byte_cnt_reg[15]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => \^cur_byte_cnt_reg[15]_0\(14 downto 12),
      S(3) => '0',
      S(2 downto 0) => cur_byte_cnt(15 downto 13)
    );
\cur_byte_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(1),
      Q => cur_byte_cnt(1),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(2),
      Q => cur_byte_cnt(2),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(3),
      Q => cur_byte_cnt(3),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(4),
      Q => cur_byte_cnt(4),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cur_byte_cnt_reg[4]_i_2_n_0\,
      CO(2) => \cur_byte_cnt_reg[4]_i_2_n_1\,
      CO(1) => \cur_byte_cnt_reg[4]_i_2_n_2\,
      CO(0) => \cur_byte_cnt_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => cur_byte_cnt(2),
      DI(0) => '0',
      O(3 downto 0) => \^cur_byte_cnt_reg[15]_0\(3 downto 0),
      S(3 downto 2) => cur_byte_cnt(4 downto 3),
      S(1) => \cur_byte_cnt[4]_i_3_n_0\,
      S(0) => cur_byte_cnt(1)
    );
\cur_byte_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(5),
      Q => cur_byte_cnt(5),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(6),
      Q => cur_byte_cnt(6),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(7),
      Q => cur_byte_cnt(7),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(8),
      Q => cur_byte_cnt(8),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_byte_cnt_reg[4]_i_2_n_0\,
      CO(3) => \cur_byte_cnt_reg[8]_i_2_n_0\,
      CO(2) => \cur_byte_cnt_reg[8]_i_2_n_1\,
      CO(1) => \cur_byte_cnt_reg[8]_i_2_n_2\,
      CO(0) => \cur_byte_cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^cur_byte_cnt_reg[15]_0\(7 downto 4),
      S(3 downto 0) => cur_byte_cnt(8 downto 5)
    );
\cur_byte_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(9),
      Q => cur_byte_cnt(9),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\data_p_strb[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0070"
    )
        port map (
      I0 => crc_p_strb(0),
      I1 => crc_p_strb(1),
      I2 => crc_partial,
      I3 => crc_start_d1,
      I4 => \data_p_strb_reg[0]_0\,
      O => \data_p_strb_reg[0]\
    );
\data_p_strb[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => crc_p_strb(0),
      I1 => crc_partial,
      I2 => crc_start_d1,
      I3 => \data_p_strb_reg[1]_0\,
      O => \data_p_strb_reg[1]\
    );
data_sdown_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => \^data_shutdown\,
      I1 => end_mem_wr1_i_3_n_0,
      I2 => end_mem_wr1,
      I3 => m_axis_aresetn,
      I4 => core_men_r2c,
      O => data_sdown_reg_i_1_n_0
    );
data_sdown_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_sdown_reg_i_1_n_0,
      Q => \^data_shutdown\,
      R => '0'
    );
data_wip_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_wip_reg\,
      I1 => end_mem_wr1_i_4_n_0,
      O => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]_0\
    );
data_wip_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_wip,
      Q => \^data_wip_reg\,
      R => srst
    );
end_mem_wr1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => end_mem_wr1,
      I2 => end_mem_wr10,
      I3 => end_mem_wr1_i_3_n_0,
      I4 => end_mem_wr1_i_4_n_0,
      O => end_mem_wr1_i_1_n_0
    );
end_mem_wr1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^end_mem_wr2_reg_0\(0),
      I1 => p_0_in(0),
      I2 => \^data_wip_reg\,
      I3 => \^end_mem_wr2_reg_0\(1),
      I4 => \^mem_wen_i\,
      I5 => \^end_mem_wr2_reg_0\(2),
      O => end_mem_wr10
    );
end_mem_wr1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^end_mem_wr2_reg_0\(2),
      I1 => p_0_in(0),
      I2 => \^end_mem_wr2_reg_0\(0),
      I3 => \^mem_wen_i\,
      I4 => \^end_mem_wr2_reg_0\(1),
      O => end_mem_wr1_i_3_n_0
    );
end_mem_wr1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCEECFCFCFEE"
    )
        port map (
      I0 => \^mem_wen_i\,
      I1 => \^wc_gt_pload\,
      I2 => end_mem_wr1_i_5_n_0,
      I3 => Q(0),
      I4 => Q(1),
      I5 => diwc_corrected_zero,
      O => end_mem_wr1_i_4_n_0
    );
end_mem_wr1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => core_men_f,
      I1 => pkt_valid,
      I2 => pkt_valid_d1,
      I3 => pre_byt_cnt2_reg_n_0,
      O => end_mem_wr1_i_5_n_0
    );
end_mem_wr1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => end_mem_wr1_i_1_n_0,
      Q => end_mem_wr1,
      R => '0'
    );
end_mem_wr2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => \^end_mem_wr2_reg_0\(2),
      I1 => \^mem_wen_i\,
      I2 => \^end_mem_wr2_reg_0\(1),
      I3 => p_0_in(0),
      I4 => end_mem_wr2_i_2_n_0,
      I5 => m_axis_aresetn,
      O => end_mem_wr2_i_1_n_0
    );
end_mem_wr2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00404040"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^end_mem_wr2_reg_0\(2),
      I2 => \^mem_wen_i\,
      I3 => \^end_mem_wr2_reg_0\(0),
      I4 => \^end_mem_wr2_reg_0\(1),
      I5 => end_mem_wr2,
      O => end_mem_wr2_i_2_n_0
    );
end_mem_wr2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => end_mem_wr2_i_1_n_0,
      Q => end_mem_wr2,
      R => '0'
    );
\exp_crc_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(0),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(0),
      O => D(0)
    );
\exp_crc_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(10),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(10),
      I4 => \data_p_strb_reg[1]_0\,
      I5 => \c_data_reg[15]\(2),
      O => D(10)
    );
\exp_crc_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(11),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(11),
      I4 => \data_p_strb_reg[1]_0\,
      I5 => \c_data_reg[15]\(3),
      O => D(11)
    );
\exp_crc_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(12),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(12),
      I4 => \data_p_strb_reg[1]_0\,
      I5 => \c_data_reg[15]\(4),
      O => D(12)
    );
\exp_crc_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(13),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(13),
      I4 => \data_p_strb_reg[1]_0\,
      I5 => \c_data_reg[15]\(5),
      O => D(13)
    );
\exp_crc_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(14),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(14),
      I4 => \data_p_strb_reg[1]_0\,
      I5 => \c_data_reg[15]\(6),
      O => D(14)
    );
\exp_crc_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000500044450000"
    )
        port map (
      I0 => crc_start_d1,
      I1 => \data_p_strb_reg[0]_0\,
      I2 => crc_p_strb(1),
      I3 => crc_p_strb(0),
      I4 => pkt_valid_d1,
      I5 => crc_partial,
      O => E(1)
    );
\exp_crc_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(15),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(15),
      I4 => \data_p_strb_reg[1]_0\,
      I5 => \c_data_reg[15]\(7),
      O => D(15)
    );
\exp_crc_i[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_p_strb(0),
      I1 => crc_p_strb(1),
      O => \exp_crc_i[15]_i_3_n_0\
    );
\exp_crc_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(1),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(1),
      O => D(1)
    );
\exp_crc_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(2),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(2),
      O => D(2)
    );
\exp_crc_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(3),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(3),
      O => D(3)
    );
\exp_crc_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(4),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(4),
      O => D(4)
    );
\exp_crc_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(5),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(5),
      O => D(5)
    );
\exp_crc_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(6),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(6),
      O => D(6)
    );
\exp_crc_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \exp_crc_i[7]_i_3_n_0\,
      I1 => crc_start_d1,
      O => E(0)
    );
\exp_crc_i[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(7),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(7),
      O => D(7)
    );
\exp_crc_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4A0A4A0A4A0A4"
    )
        port map (
      I0 => crc_partial,
      I1 => pkt_valid_d1,
      I2 => crc_p_strb(0),
      I3 => crc_p_strb(1),
      I4 => \data_p_strb_reg[0]_0\,
      I5 => \data_p_strb_reg[1]_0\,
      O => \exp_crc_i[7]_i_3_n_0\
    );
\exp_crc_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(8),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(8),
      I4 => \data_p_strb_reg[1]_0\,
      I5 => \c_data_reg[15]\(0),
      O => D(8)
    );
\exp_crc_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(9),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(9),
      I4 => \data_p_strb_reg[1]_0\,
      I5 => \c_data_reg[15]\(1),
      O => D(9)
    );
\exp_crc_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(0),
      Q => exp_crc_r(0),
      R => srst
    );
\exp_crc_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(10),
      Q => exp_crc_r(10),
      R => srst
    );
\exp_crc_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(11),
      Q => exp_crc_r(11),
      R => srst
    );
\exp_crc_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(12),
      Q => exp_crc_r(12),
      R => srst
    );
\exp_crc_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(13),
      Q => exp_crc_r(13),
      R => srst
    );
\exp_crc_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(14),
      Q => exp_crc_r(14),
      R => srst
    );
\exp_crc_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(15),
      Q => exp_crc_r(15),
      R => srst
    );
\exp_crc_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(1),
      Q => exp_crc_r(1),
      R => srst
    );
\exp_crc_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(2),
      Q => exp_crc_r(2),
      R => srst
    );
\exp_crc_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(3),
      Q => exp_crc_r(3),
      R => srst
    );
\exp_crc_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(4),
      Q => exp_crc_r(4),
      R => srst
    );
\exp_crc_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(5),
      Q => exp_crc_r(5),
      R => srst
    );
\exp_crc_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(6),
      Q => exp_crc_r(6),
      R => srst
    );
\exp_crc_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(7),
      Q => exp_crc_r(7),
      R => srst
    );
\exp_crc_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(8),
      Q => exp_crc_r(8),
      R => srst
    );
\exp_crc_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_trig_d1,
      D => \gpr1.dout_i_reg[17]\(9),
      Q => exp_crc_r(9),
      R => srst
    );
frame_rcvd: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg\,
      I1 => \FRAME_RCVD_GEN[0].frame_rcvd_i_reg\,
      I2 => \FRAME_RCVD_GEN[3].frame_rcvd_i_reg\,
      I3 => \FRAME_RCVD_GEN[2].frame_rcvd_i_reg\,
      O => src_in(0)
    );
fsm_wip_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[1]\,
      I1 => \diwc_corrected_reg[2]\,
      I2 => \^data_done\,
      I3 => \^fsm_wip_reg\,
      O => fsm_wip_reg_i_1_n_0
    );
fsm_wip_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsm_wip_reg_i_1_n_0,
      Q => \^fsm_wip_reg\,
      R => srst
    );
lbuf_blk_wen_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^din\(65),
      I1 => \^din\(67),
      I2 => \^din\(66),
      I3 => \^din\(64),
      I4 => \^wr_en\,
      O => lbuf_rst_code
    );
lbuf_blk_wen_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ram_full_i_reg,
      Q => lbuf_blk_wen_i,
      R => \syncstages_ff_reg[1]\
    );
\mem_wdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exp_ecc_reg[7]\(0),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\,
      O => \mem_wdata[0]_i_1_n_0\
    );
\mem_wdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(2),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[10]\,
      O => \mem_wdata[10]_i_1_n_0\
    );
\mem_wdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(3),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[11]\,
      O => \mem_wdata[11]_i_1_n_0\
    );
\mem_wdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(4),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[12]\,
      O => \mem_wdata[12]_i_1_n_0\
    );
\mem_wdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(5),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[13]\,
      O => \mem_wdata[13]_i_1_n_0\
    );
\mem_wdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(6),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[14]\,
      O => \mem_wdata[14]_i_1_n_0\
    );
\mem_wdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(7),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[15]\,
      O => \mem_wdata[15]_i_1_n_0\
    );
\mem_wdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(8),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[16]\,
      O => \mem_wdata[16]_i_1_n_0\
    );
\mem_wdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(9),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[17]\,
      O => \mem_wdata[17]_i_1_n_0\
    );
\mem_wdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(10),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[18]\,
      O => \mem_wdata[18]_i_1_n_0\
    );
\mem_wdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(11),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[19]\,
      O => \mem_wdata[19]_i_1_n_0\
    );
\mem_wdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exp_ecc_reg[7]\(1),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\,
      O => \mem_wdata[1]_i_1_n_0\
    );
\mem_wdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(12),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[20]\,
      O => \mem_wdata[20]_i_1_n_0\
    );
\mem_wdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(13),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[21]\,
      O => \mem_wdata[21]_i_1_n_0\
    );
\mem_wdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(14),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[22]\,
      O => \mem_wdata[22]_i_1_n_0\
    );
\mem_wdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(15),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[23]\,
      O => \mem_wdata[23]_i_1_n_0\
    );
\mem_wdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exp_ecc_reg[7]\(2),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\,
      O => \mem_wdata[2]_i_1_n_0\
    );
\mem_wdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exp_ecc_reg[7]\(3),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\,
      O => \mem_wdata[3]_i_1_n_0\
    );
\mem_wdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exp_ecc_reg[7]\(4),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\,
      O => \mem_wdata[4]_i_1_n_0\
    );
\mem_wdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exp_ecc_reg[7]\(5),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\,
      O => \mem_wdata[5]_i_1_n_0\
    );
\mem_wdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => crc_trig_d3,
      I1 => m_axis_aresetn,
      O => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_0_in(0),
      I1 => m_axis_aresetn,
      I2 => \gaf.gaf0.ram_afull_i_reg\,
      O => \mem_wdata[64]_i_1_n_0\
    );
\mem_wdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exp_ecc_reg[7]\(6),
      I1 => crc_trig_d3,
      I2 => mem_vc(0),
      O => \mem_wdata[6]_i_1_n_0\
    );
\mem_wdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exp_ecc_reg[7]\(7),
      I1 => crc_trig_d3,
      I2 => mem_vc(1),
      O => \mem_wdata[7]_i_1_n_0\
    );
\mem_wdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(0),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[8]\,
      O => \mem_wdata[8]_i_1_n_0\
    );
\mem_wdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exp_crc_r(1),
      I1 => crc_trig_d3,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[9]\,
      O => \mem_wdata[9]_i_1_n_0\
    );
\mem_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[0]_i_1_n_0\,
      Q => \^din\(0),
      R => srst
    );
\mem_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[10]_i_1_n_0\,
      Q => \^din\(10),
      R => srst
    );
\mem_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[11]_i_1_n_0\,
      Q => \^din\(11),
      R => srst
    );
\mem_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[12]_i_1_n_0\,
      Q => \^din\(12),
      R => srst
    );
\mem_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[13]_i_1_n_0\,
      Q => \^din\(13),
      R => srst
    );
\mem_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[14]_i_1_n_0\,
      Q => \^din\(14),
      R => srst
    );
\mem_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[15]_i_1_n_0\,
      Q => \^din\(15),
      R => srst
    );
\mem_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[16]_i_1_n_0\,
      Q => \^din\(16),
      R => srst
    );
\mem_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[17]_i_1_n_0\,
      Q => \^din\(17),
      R => srst
    );
\mem_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[18]_i_1_n_0\,
      Q => \^din\(18),
      R => srst
    );
\mem_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[19]_i_1_n_0\,
      Q => \^din\(19),
      R => srst
    );
\mem_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[1]_i_1_n_0\,
      Q => \^din\(1),
      R => srst
    );
\mem_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[20]_i_1_n_0\,
      Q => \^din\(20),
      R => srst
    );
\mem_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[21]_i_1_n_0\,
      Q => \^din\(21),
      R => srst
    );
\mem_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[22]_i_1_n_0\,
      Q => \^din\(22),
      R => srst
    );
\mem_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[23]_i_1_n_0\,
      Q => \^din\(23),
      R => srst
    );
\mem_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[24]\,
      Q => \^din\(24),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[25]\,
      Q => \^din\(25),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[26]\,
      Q => \^din\(26),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[27]\,
      Q => \^din\(27),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[28]\,
      Q => \^din\(28),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[29]\,
      Q => \^din\(29),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[2]_i_1_n_0\,
      Q => \^din\(2),
      R => srst
    );
\mem_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[30]\,
      Q => \^din\(30),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[31]\,
      Q => \^din\(31),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[32]\,
      Q => \^din\(32),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[33]\,
      Q => \^din\(33),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[34]\,
      Q => \^din\(34),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[35]\,
      Q => \^din\(35),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[36]\,
      Q => \^din\(36),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[37]\,
      Q => \^din\(37),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[38]\,
      Q => \^din\(38),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[39]\,
      Q => \^din\(39),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[3]_i_1_n_0\,
      Q => \^din\(3),
      R => srst
    );
\mem_wdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[40]\,
      Q => \^din\(40),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[41]\,
      Q => \^din\(41),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[42]\,
      Q => \^din\(42),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[43]\,
      Q => \^din\(43),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[44]\,
      Q => \^din\(44),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[45]\,
      Q => \^din\(45),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[46]\,
      Q => \^din\(46),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[47]\,
      Q => \^din\(47),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[48]\,
      Q => \^din\(48),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[49]\,
      Q => \^din\(49),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[4]_i_1_n_0\,
      Q => \^din\(4),
      R => srst
    );
\mem_wdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[50]\,
      Q => \^din\(50),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[51]\,
      Q => \^din\(51),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[52]\,
      Q => \^din\(52),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[53]\,
      Q => \^din\(53),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[54]\,
      Q => \^din\(54),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[55]\,
      Q => \^din\(55),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[56]\,
      Q => \^din\(56),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[57]\,
      Q => \^din\(57),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[58]\,
      Q => \^din\(58),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[59]\,
      Q => \^din\(59),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[5]_i_1_n_0\,
      Q => \^din\(5),
      R => srst
    );
\mem_wdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[60]\,
      Q => \^din\(60),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[61]\,
      Q => \^din\(61),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[62]\,
      Q => \^din\(62),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[63]\,
      Q => \^din\(63),
      R => \mem_wdata[63]_i_1_n_0\
    );
\mem_wdata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[64]_i_1_n_0\,
      Q => \^din\(64),
      R => '0'
    );
\mem_wdata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg[67]_0\(0),
      Q => \^din\(65),
      R => '0'
    );
\mem_wdata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg[67]_0\(1),
      Q => \^din\(66),
      R => '0'
    );
\mem_wdata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg[67]_0\(2),
      Q => \^din\(67),
      R => '0'
    );
\mem_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[6]_i_1_n_0\,
      Q => \^din\(6),
      R => srst
    );
\mem_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[7]_i_1_n_0\,
      Q => \^din\(7),
      R => srst
    );
\mem_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[8]_i_1_n_0\,
      Q => \^din\(8),
      R => srst
    );
\mem_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[9]_i_1_n_0\,
      Q => \^din\(9),
      R => srst
    );
mem_wen_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_wen0,
      Q => \^wr_en\,
      R => srst
    );
phecc_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => phecc_start,
      Q => \^phecc_start_d1\,
      R => srst
    );
pkt_valid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pkt_valid,
      Q => pkt_valid_d1,
      R => srst
    );
pre_byt_cnt1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EA0000"
    )
        port map (
      I0 => pre_byt_cnt1_reg_n_0,
      I1 => \byt_cnt_adj_reg[15]_0\(0),
      I2 => pkt_rdvld_reg_3,
      I3 => \^phecc_start_d1\,
      I4 => core_men_r2c,
      I5 => \cur_byte_cnt[15]_i_1_n_0\,
      O => pre_byt_cnt1_i_1_n_0
    );
pre_byt_cnt1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pre_byt_cnt1_i_1_n_0,
      Q => pre_byt_cnt1_reg_n_0,
      R => '0'
    );
pre_byt_cnt2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAEAAA"
    )
        port map (
      I0 => pre_byt_cnt2_reg_n_0,
      I1 => \^fsm_wip_reg\,
      I2 => pkt_valid,
      I3 => \byte_cnt_reg_reg[15]\(0),
      I4 => diwc_corrected_lte4,
      I5 => pre_byt_cnt2,
      O => pre_byt_cnt2_i_1_n_0
    );
pre_byt_cnt2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \cur_byte_cnt[15]_i_1_n_0\,
      I1 => core_men_r2c,
      I2 => \^phecc_start_d1\,
      O => pre_byt_cnt2
    );
pre_byt_cnt2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pre_byt_cnt2_i_1_n_0,
      Q => pre_byt_cnt2_reg_n_0,
      R => '0'
    );
wc_err_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^wc_gt_pload\,
      Q => wc_err,
      R => srst
    );
wc_gt_pload_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => pre_byt_cnt1_reg_n_0,
      I1 => \^fsm_wip_reg\,
      I2 => dout(0),
      I3 => pkt_valid_d1,
      O => wc_gt_pload0
    );
wc_gt_pload_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => wc_gt_pload0,
      Q => \^wc_gt_pload\,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_lane_merger is
  port (
    fifos_empty : out STD_LOGIC;
    mst_rd_en_d1 : out STD_LOGIC;
    \pkt_fifo_cnt_reg[0]_0\ : out STD_LOGIC;
    o_pkt_prcng_d1 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 41 downto 0 );
    l0_empty : out STD_LOGIC;
    l1_empty : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    \goreg_dm.dout_i_reg[11]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[11]_0\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    empty : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]_0\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    \arststages_ff_reg[1]_0\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_lane_merger : entity is "mipi_csi2_rx_ctrl_v1_0_8_lane_merger";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_lane_merger;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_lane_merger is
  signal \buf0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[9]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[0]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[1]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[2]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[3]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[4]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[5]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[6]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[7]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[8]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[9]\ : STD_LOGIC;
  signal \^fifos_empty\ : STD_LOGIC;
  signal fifos_empty_i_1_n_0 : STD_LOGIC;
  signal \^l0_empty\ : STD_LOGIC;
  signal \^l1_empty\ : STD_LOGIC;
  signal lane_mux_sel : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^mst_rd_en_d1\ : STD_LOGIC;
  signal o_pkt_prcng : STD_LOGIC;
  signal \^o_pkt_prcng_d1\ : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \pkt_fifo_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \^pkt_fifo_cnt_reg[0]_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[39]_i_1_n_0\ : STD_LOGIC;
  signal pkt_fifo_wen_i_1_n_0 : STD_LOGIC;
  signal pkt_fifo_wen_i_2_n_0 : STD_LOGIC;
  signal ppi_rdvld : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of o_pkt_prcng_d1_i_1 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \pkt_fifo_cnt[0]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[10]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[11]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[12]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[13]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[14]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[15]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[16]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[17]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[18]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[19]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[5]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[6]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[8]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[9]_i_1\ : label is "soft_lutpair151";
begin
  fifos_empty <= \^fifos_empty\;
  l0_empty <= \^l0_empty\;
  l1_empty <= \^l1_empty\;
  mst_rd_en_d1 <= \^mst_rd_en_d1\;
  o_pkt_prcng_d1 <= \^o_pkt_prcng_d1\;
  \pkt_fifo_cnt_reg[0]_0\ <= \^pkt_fifo_cnt_reg[0]_0\;
\CSI_OPT3_OFF.ppi_fifo_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100011111100"
    )
        port map (
      I0 => \^fifos_empty\,
      I1 => empty_fwft_i_reg_0,
      I2 => \^l0_empty\,
      I3 => \^mst_rd_en_d1\,
      I4 => \goreg_dm.dout_i_reg[10]_0\,
      I5 => empty,
      O => \gpr1.dout_i_reg[0]\
    );
\CSI_OPT3_OFF.ppi_fifo_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^fifos_empty\,
      I1 => empty,
      I2 => empty_fwft_i_reg,
      O => rd_en
    );
\buf0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F222222"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => empty,
      I2 => empty_fwft_i_reg_0,
      I3 => \^mst_rd_en_d1\,
      I4 => \^l0_empty\,
      I5 => \^fifos_empty\,
      O => ppi_rdvld
    );
\buf0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => dout(0),
      Q => \buf0_reg_n_0_[0]\
    );
\buf0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => dout(1),
      Q => \buf0_reg_n_0_[1]\
    );
\buf0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => dout(2),
      Q => \buf0_reg_n_0_[2]\
    );
\buf0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => dout(3),
      Q => \buf0_reg_n_0_[3]\
    );
\buf0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => dout(4),
      Q => \buf0_reg_n_0_[4]\
    );
\buf0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => dout(5),
      Q => \buf0_reg_n_0_[5]\
    );
\buf0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => dout(6),
      Q => \buf0_reg_n_0_[6]\
    );
\buf0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => dout(7),
      Q => \buf0_reg_n_0_[7]\
    );
\buf0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => dout(8),
      Q => \buf0_reg_n_0_[8]\
    );
\buf0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => dout(9),
      Q => \buf0_reg_n_0_[9]\
    );
\buf1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(0),
      Q => \buf1_reg_n_0_[0]\
    );
\buf1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(1),
      Q => \buf1_reg_n_0_[1]\
    );
\buf1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(2),
      Q => \buf1_reg_n_0_[2]\
    );
\buf1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(3),
      Q => \buf1_reg_n_0_[3]\
    );
\buf1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(4),
      Q => \buf1_reg_n_0_[4]\
    );
\buf1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(5),
      Q => \buf1_reg_n_0_[5]\
    );
\buf1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(6),
      Q => \buf1_reg_n_0_[6]\
    );
\buf1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(7),
      Q => \buf1_reg_n_0_[7]\
    );
\buf1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(8),
      Q => \buf1_reg_n_0_[8]\
    );
\buf1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => ppi_rdvld,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(9),
      Q => \buf1_reg_n_0_[9]\
    );
fifos_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^l0_empty\,
      I1 => \^l1_empty\,
      O => fifos_empty_i_1_n_0
    );
fifos_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => fifos_empty_i_1_n_0,
      Q => \^fifos_empty\,
      R => '0'
    );
l0_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \goreg_dm.dout_i_reg[11]\,
      Q => \^l0_empty\,
      R => '0'
    );
l1_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \goreg_dm.dout_i_reg[11]_0\,
      Q => \^l1_empty\,
      R => '0'
    );
mst_rd_en_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAEA"
    )
        port map (
      I0 => \^mst_rd_en_d1\,
      I1 => \goreg_dm.dout_i_reg[10]_1\(10),
      I2 => dout(10),
      I3 => empty,
      I4 => empty_fwft_i_reg_0,
      I5 => \^fifos_empty\,
      O => p_17_in
    );
mst_rd_en_d1_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arststages_ff_reg[1]_0\,
      O => \^pkt_fifo_cnt_reg[0]_0\
    );
mst_rd_en_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_17_in,
      Q => \^mst_rd_en_d1\
    );
o_pkt_prcng_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^fifos_empty\,
      I1 => dest_arst,
      I2 => \arststages_ff_reg[1]\,
      I3 => \arststages_ff_reg[1]_0\,
      I4 => \goreg_dm.dout_i_reg[10]_2\,
      O => o_pkt_prcng
    );
o_pkt_prcng_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => o_pkt_prcng,
      Q => \^o_pkt_prcng_d1\,
      R => '0'
    );
\pkt_fifo_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000004404"
    )
        port map (
      I0 => \^fifos_empty\,
      I1 => \goreg_dm.dout_i_reg[10]_2\,
      I2 => \^o_pkt_prcng_d1\,
      I3 => pkt_fifo_wen_i_2_n_0,
      I4 => \pkt_fifo_cnt[0]_i_2_n_0\,
      I5 => lane_mux_sel(3),
      O => \pkt_fifo_cnt[0]_i_1_n_0\
    );
\pkt_fifo_cnt[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => dest_arst,
      I1 => \arststages_ff_reg[1]\,
      I2 => \arststages_ff_reg[1]_0\,
      O => \pkt_fifo_cnt[0]_i_2_n_0\
    );
\pkt_fifo_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \pkt_fifo_cnt[0]_i_1_n_0\,
      Q => lane_mux_sel(3)
    );
\pkt_fifo_wdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[0]\,
      I1 => lane_mux_sel(3),
      I2 => dout(0),
      O => p_1_in(0)
    );
\pkt_fifo_wdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf1_reg_n_0_[0]\,
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[10]_1\(0),
      O => p_1_in(10)
    );
\pkt_fifo_wdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf1_reg_n_0_[1]\,
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[10]_1\(1),
      O => p_1_in(11)
    );
\pkt_fifo_wdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf1_reg_n_0_[2]\,
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[10]_1\(2),
      O => p_1_in(12)
    );
\pkt_fifo_wdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf1_reg_n_0_[3]\,
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[10]_1\(3),
      O => p_1_in(13)
    );
\pkt_fifo_wdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf1_reg_n_0_[4]\,
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[10]_1\(4),
      O => p_1_in(14)
    );
\pkt_fifo_wdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf1_reg_n_0_[5]\,
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[10]_1\(5),
      O => p_1_in(15)
    );
\pkt_fifo_wdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf1_reg_n_0_[6]\,
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[10]_1\(6),
      O => p_1_in(16)
    );
\pkt_fifo_wdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf1_reg_n_0_[7]\,
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[10]_1\(7),
      O => p_1_in(17)
    );
\pkt_fifo_wdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf1_reg_n_0_[8]\,
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[10]_1\(8),
      O => p_1_in(18)
    );
\pkt_fifo_wdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf1_reg_n_0_[9]\,
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[10]_1\(9),
      O => p_1_in(19)
    );
\pkt_fifo_wdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[1]\,
      I1 => lane_mux_sel(3),
      I2 => dout(1),
      O => p_1_in(1)
    );
\pkt_fifo_wdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[2]\,
      I1 => lane_mux_sel(3),
      I2 => dout(2),
      O => p_1_in(2)
    );
\pkt_fifo_wdata[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pkt_fifo_wen_i_2_n_0,
      I1 => lane_mux_sel(3),
      O => \pkt_fifo_wdata[39]_i_1_n_0\
    );
\pkt_fifo_wdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[3]\,
      I1 => lane_mux_sel(3),
      I2 => dout(3),
      O => p_1_in(3)
    );
\pkt_fifo_wdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[4]\,
      I1 => lane_mux_sel(3),
      I2 => dout(4),
      O => p_1_in(4)
    );
\pkt_fifo_wdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[5]\,
      I1 => lane_mux_sel(3),
      I2 => dout(5),
      O => p_1_in(5)
    );
\pkt_fifo_wdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[6]\,
      I1 => lane_mux_sel(3),
      I2 => dout(6),
      O => p_1_in(6)
    );
\pkt_fifo_wdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[7]\,
      I1 => lane_mux_sel(3),
      I2 => dout(7),
      O => p_1_in(7)
    );
\pkt_fifo_wdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[8]\,
      I1 => lane_mux_sel(3),
      I2 => dout(8),
      O => p_1_in(8)
    );
\pkt_fifo_wdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \buf0_reg_n_0_[9]\,
      I1 => lane_mux_sel(3),
      I2 => dout(9),
      O => p_1_in(9)
    );
\pkt_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(0),
      Q => din(0),
      R => '0'
    );
\pkt_fifo_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(10),
      Q => din(10),
      R => '0'
    );
\pkt_fifo_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(11),
      Q => din(11),
      R => '0'
    );
\pkt_fifo_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(12),
      Q => din(12),
      R => '0'
    );
\pkt_fifo_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(13),
      Q => din(13),
      R => '0'
    );
\pkt_fifo_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(14),
      Q => din(14),
      R => '0'
    );
\pkt_fifo_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(15),
      Q => din(15),
      R => '0'
    );
\pkt_fifo_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(16),
      Q => din(16),
      R => '0'
    );
\pkt_fifo_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(17),
      Q => din(17),
      R => '0'
    );
\pkt_fifo_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(18),
      Q => din(18),
      R => '0'
    );
\pkt_fifo_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(19),
      Q => din(19),
      R => '0'
    );
\pkt_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(1),
      Q => din(1),
      R => '0'
    );
\pkt_fifo_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(0),
      Q => din(20),
      R => '0'
    );
\pkt_fifo_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(1),
      Q => din(21),
      R => '0'
    );
\pkt_fifo_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(2),
      Q => din(22),
      R => '0'
    );
\pkt_fifo_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(3),
      Q => din(23),
      R => '0'
    );
\pkt_fifo_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(4),
      Q => din(24),
      R => '0'
    );
\pkt_fifo_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(5),
      Q => din(25),
      R => '0'
    );
\pkt_fifo_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(6),
      Q => din(26),
      R => '0'
    );
\pkt_fifo_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(7),
      Q => din(27),
      R => '0'
    );
\pkt_fifo_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(8),
      Q => din(28),
      R => '0'
    );
\pkt_fifo_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => dout(9),
      Q => din(29),
      R => '0'
    );
\pkt_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(2),
      Q => din(2),
      R => '0'
    );
\pkt_fifo_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(0),
      Q => din(30),
      R => '0'
    );
\pkt_fifo_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(1),
      Q => din(31),
      R => '0'
    );
\pkt_fifo_wdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(2),
      Q => din(32),
      R => '0'
    );
\pkt_fifo_wdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(3),
      Q => din(33),
      R => '0'
    );
\pkt_fifo_wdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(4),
      Q => din(34),
      R => '0'
    );
\pkt_fifo_wdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(5),
      Q => din(35),
      R => '0'
    );
\pkt_fifo_wdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(6),
      Q => din(36),
      R => '0'
    );
\pkt_fifo_wdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(7),
      Q => din(37),
      R => '0'
    );
\pkt_fifo_wdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(8),
      Q => din(38),
      R => '0'
    );
\pkt_fifo_wdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => \goreg_dm.dout_i_reg[10]_1\(9),
      Q => din(39),
      R => '0'
    );
\pkt_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(3),
      Q => din(3),
      R => '0'
    );
\pkt_fifo_wdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \goreg_dm.dout_i_reg[10]\,
      Q => din(40),
      R => '0'
    );
\pkt_fifo_wdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \^fifos_empty\,
      Q => din(41),
      R => '0'
    );
\pkt_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(4),
      Q => din(4),
      R => '0'
    );
\pkt_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(5),
      Q => din(5),
      R => '0'
    );
\pkt_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(6),
      Q => din(6),
      R => '0'
    );
\pkt_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(7),
      Q => din(7),
      R => '0'
    );
\pkt_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(8),
      Q => din(8),
      R => '0'
    );
\pkt_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(9),
      Q => din(9),
      R => '0'
    );
pkt_fifo_wen_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => dout(11),
      I1 => lane_mux_sel(3),
      I2 => pkt_fifo_wen_i_2_n_0,
      O => pkt_fifo_wen_i_1_n_0
    );
pkt_fifo_wen_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F222222"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => empty,
      I2 => empty_fwft_i_reg_0,
      I3 => \^mst_rd_en_d1\,
      I4 => \^l0_empty\,
      I5 => \^fifos_empty\,
      O => pkt_fifo_wen_i_2_n_0
    );
pkt_fifo_wen_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_fifo_wen_i_1_n_0,
      Q => wr_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_phecc is
  port (
    \cur_lp_vc_reg[1]\ : out STD_LOGIC;
    diwc_corrected : out STD_LOGIC_VECTOR ( 23 downto 0 );
    diwc_valid : out STD_LOGIC;
    \cur_lp_vc_reg[0]\ : out STD_LOGIC;
    \latest_vc_reg[1]\ : out STD_LOGIC;
    \latest_vc_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cur_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_cur_state_reg[0]_0\ : out STD_LOGIC;
    spkt_fifo_wen0 : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    p_20_out : out STD_LOGIC;
    reg_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    \src_ff_reg[8]\ : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    phecc_done : out STD_LOGIC;
    phecc_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_31_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC;
    p_29_out : out STD_LOGIC;
    \reg_ecc_status_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    lp_wc0_i_reg_reg : out STD_LOGIC;
    crc_partial0 : out STD_LOGIC;
    crc_partial_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_wip : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \LINE_BUF_WR_64.mem_data_l32_reg[23]_0\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[23]_1\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[15]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[65]\ : out STD_LOGIC;
    \data_type_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \LINE_BUF_WR_64.mem_wdata_i_reg[64]\ : out STD_LOGIC;
    \mem_wdata_reg[67]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_wdata_reg[65]\ : out STD_LOGIC;
    mem_wen0 : out STD_LOGIC;
    fsm_wip_reg_reg : out STD_LOGIC;
    diwc_corrected_zero : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[30]\ : out STD_LOGIC;
    byt_cnt_adj : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \crc_blk_sel_reg[3]\ : out STD_LOGIC;
    \crc_p_strb_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pre_byt_cnt1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    pre_byt_cnt2_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LINE_BUF_WR_64.mem_wdata_i_reg[66]\ : out STD_LOGIC;
    lbuf_blk_wen_i_reg : out STD_LOGIC;
    img_send_reg : out STD_LOGIC;
    \crc_blk_sel_reg[2]\ : out STD_LOGIC;
    \crc_blk_sel_reg[1]\ : out STD_LOGIC;
    \crc_blk_sel_reg[0]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    exp_ecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    diwc_corrected_lte4 : out STD_LOGIC;
    cur_lp_vc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    latest_vc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    crcdone_reg : in STD_LOGIC;
    lp_wc0 : in STD_LOGIC;
    data_wip_reg_reg : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[0]_1\ : in STD_LOGIC;
    data_wip_reg_reg_0 : in STD_LOGIC;
    pkt_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[32]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[31]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[30]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[27]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[24]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[23]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[22]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[21]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[17]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[16]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[14]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[12]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[11]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[10]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[7]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[4]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[2]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[67]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    almost_full : in STD_LOGIC;
    full : in STD_LOGIC;
    lbuf_blk_wen_i : in STD_LOGIC;
    mem_wen_i : in STD_LOGIC;
    \cur_byte_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \cur_byte_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gpr1.dout_i_reg[17]_0\ : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    data_wip_reg : in STD_LOGIC;
    \gpr1.dout_i_reg[16]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[14]_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    crc_trig_d2 : in STD_LOGIC;
    wc_gt_pload_reg : in STD_LOGIC;
    lbuf_rst_code : in STD_LOGIC;
    src_send : in STD_LOGIC;
    src_rcv : in STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_phecc : entity is "mipi_csi2_rx_ctrl_v1_0_8_phecc";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_phecc;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_phecc is
  signal \FE_DETECT[0].fe_detect[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_cur_state_reg[0]\ : STD_LOGIC;
  signal \^fsm_sequential_cur_state_reg[0]_0\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_data_l32_reg[15]\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_data_l32_reg[23]_0\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_data_l32_reg[23]_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_15_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_16_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_17_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_18_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_23_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_24_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_25_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_26_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_29_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_30_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[66]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[66]_i_4_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[66]_i_5_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \^byt_cnt_adj\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal byt_cnt_adj_reg0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \byt_cnt_adj_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \byt_cnt_adj_reg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal byte_cnt : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \byte_cnt_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \byte_cnt_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal calcd_ecc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of calcd_ecc : signal is std.standard.true;
  signal calcd_ecc_inferred_i_10_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_11_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_12_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_13_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_14_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_15_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_7_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_8_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_9_n_0 : STD_LOGIC;
  signal code_notfound : STD_LOGIC;
  attribute DONT_TOUCH of code_notfound : signal is std.standard.true;
  signal \code_notfound__0\ : STD_LOGIC;
  signal code_notfound_i_2_n_0 : STD_LOGIC;
  signal \control/lp_wc0_i_reg0\ : STD_LOGIC;
  signal \^crc_partial_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_type : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_type_int : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \^data_type_reg_reg[5]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^diwc_corrected\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal diwc_corrected_csi_zero : STD_LOGIC;
  signal \^diwc_corrected_lte4\ : STD_LOGIC;
  signal diwc_corrected_lte4_i_1_n_0 : STD_LOGIC;
  signal diwc_corrected_lte4_i_2_n_0 : STD_LOGIC;
  signal \^diwc_corrected_zero\ : STD_LOGIC;
  signal diwc_corrected_zero_i_2_n_0 : STD_LOGIC;
  signal diwc_corrected_zero_i_3_n_0 : STD_LOGIC;
  signal diwc_corrected_zero_i_4_n_0 : STD_LOGIC;
  signal \^diwc_valid\ : STD_LOGIC;
  signal diwc_valid_int : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[0]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[1]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[2]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[3]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[4]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[5]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[6]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[7]\ : STD_LOGIC;
  signal ecc_done : STD_LOGIC;
  signal ecc_o : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ecc_start_d2 : STD_LOGIC;
  signal ecc_status : STD_LOGIC_VECTOR ( 1 to 1 );
  signal exp_ecc_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_send_i_2_n_0 : STD_LOGIC;
  signal long_pkt_int : STD_LOGIC;
  signal long_pkt_out : STD_LOGIC;
  signal lp_wc0_i_reg_i_3_n_0 : STD_LOGIC;
  signal lp_wc0_i_reg_i_4_n_0 : STD_LOGIC;
  signal lp_wc0_i_reg_i_5_n_0 : STD_LOGIC;
  signal mask : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \mask[20]_i_1_n_0\ : STD_LOGIC;
  signal \mask[4]_i_1_n_0\ : STD_LOGIC;
  signal \mask[5]_i_1_n_0\ : STD_LOGIC;
  signal \mask[7]_i_1_n_0\ : STD_LOGIC;
  signal \mask_reg_n_0_[0]\ : STD_LOGIC;
  signal \mask_reg_n_0_[10]\ : STD_LOGIC;
  signal \mask_reg_n_0_[11]\ : STD_LOGIC;
  signal \mask_reg_n_0_[12]\ : STD_LOGIC;
  signal \mask_reg_n_0_[13]\ : STD_LOGIC;
  signal \mask_reg_n_0_[14]\ : STD_LOGIC;
  signal \mask_reg_n_0_[15]\ : STD_LOGIC;
  signal \mask_reg_n_0_[16]\ : STD_LOGIC;
  signal \mask_reg_n_0_[17]\ : STD_LOGIC;
  signal \mask_reg_n_0_[18]\ : STD_LOGIC;
  signal \mask_reg_n_0_[19]\ : STD_LOGIC;
  signal \mask_reg_n_0_[1]\ : STD_LOGIC;
  signal \mask_reg_n_0_[20]\ : STD_LOGIC;
  signal \mask_reg_n_0_[21]\ : STD_LOGIC;
  signal \mask_reg_n_0_[22]\ : STD_LOGIC;
  signal \mask_reg_n_0_[23]\ : STD_LOGIC;
  signal \mask_reg_n_0_[2]\ : STD_LOGIC;
  signal \mask_reg_n_0_[3]\ : STD_LOGIC;
  signal \mask_reg_n_0_[4]\ : STD_LOGIC;
  signal \mask_reg_n_0_[5]\ : STD_LOGIC;
  signal \mask_reg_n_0_[6]\ : STD_LOGIC;
  signal \mask_reg_n_0_[7]\ : STD_LOGIC;
  signal \mask_reg_n_0_[8]\ : STD_LOGIC;
  signal \mask_reg_n_0_[9]\ : STD_LOGIC;
  signal \^mem_wdata_reg[65]\ : STD_LOGIC;
  signal mem_wen_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^phecc_done\ : STD_LOGIC;
  signal \^phecc_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \phecc_status[1]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_header_reg_n_0_[0]\ : STD_LOGIC;
  signal \pkt_header_reg_n_0_[1]\ : STD_LOGIC;
  signal pre_byt_cnt1_i_10_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_11_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_12_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_13_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_14_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_15_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_16_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_17_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_18_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_19_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_20_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_5_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_6_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_7_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_8_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_9_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_2_n_1 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_2_n_2 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_2_n_3 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_4_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_4_n_1 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_4_n_2 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_4_n_3 : STD_LOGIC;
  signal pre_byt_cnt2_i_10_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_11_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_12_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_13_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_14_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_15_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_16_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_17_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_18_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_19_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_20_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_5_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_6_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_7_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_8_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_9_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_1 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_2 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_3 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_4_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_4_n_1 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_4_n_2 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_4_n_3 : STD_LOGIC;
  signal \reg_inf/diwc_valid_filt1\ : STD_LOGIC;
  signal short_pkt : STD_LOGIC;
  signal short_pkt_int : STD_LOGIC;
  signal \^spkt_fifo_wen0\ : STD_LOGIC;
  signal \^src_ff_reg[8]\ : STD_LOGIC;
  signal syndrome_code : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of syndrome_code : signal is std.standard.true;
  signal syndrome_sum : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of syndrome_sum : signal is std.standard.true;
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_byt_cnt_adj_reg_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pre_byt_cnt1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pre_byt_cnt1_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pre_byt_cnt2_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pre_byt_cnt2_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \FE_DETECT[0].fe_detect[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \FE_DETECT[1].fe_detect[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \FE_DETECT[2].fe_detect[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \FE_DETECT[3].fe_detect[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[0]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[1]_i_6\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \HSC2R_CDC[8].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[15]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[23]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[31]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[65]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[66]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of calcd_ecc_inferred_i_10 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of calcd_ecc_inferred_i_15 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of calcd_ecc_inferred_i_7 : label is "soft_lutpair166";
  attribute DONT_TOUCH of code_notfound_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of code_notfound_reg : label is "yes";
  attribute SOFT_HLUTNM of \crc_blk_sel[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \crc_blk_sel[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \crc_blk_sel[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \crc_p_strb[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \crc_p_strb[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of crc_partial_i_1 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \cur_lp_vc[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of diwc_corrected_lte4_i_2 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of diwc_corrected_zero_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ecc_corrected[21]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ecc_corrected[23]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ecc_corrected[4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of generic_pkt_i_2 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of img_send_i_2 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \latest_vc[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \latest_vc[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of lp_wc0_i_reg_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mem_wdata[65]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mem_wdata[66]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mem_wdata[67]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \reg_ecc_status_i[2]_i_1\ : label is "soft_lutpair171";
begin
  \FSM_sequential_cur_state_reg[0]\ <= \^fsm_sequential_cur_state_reg[0]\;
  \FSM_sequential_cur_state_reg[0]_0\ <= \^fsm_sequential_cur_state_reg[0]_0\;
  \LINE_BUF_WR_64.mem_data_l32_reg[15]\ <= \^line_buf_wr_64.mem_data_l32_reg[15]\;
  \LINE_BUF_WR_64.mem_data_l32_reg[23]_0\ <= \^line_buf_wr_64.mem_data_l32_reg[23]_0\;
  \LINE_BUF_WR_64.mem_data_l32_reg[23]_1\ <= \^line_buf_wr_64.mem_data_l32_reg[23]_1\;
  byt_cnt_adj(15 downto 0) <= \^byt_cnt_adj\(15 downto 0);
  crc_partial_reg(1 downto 0) <= \^crc_partial_reg\(1 downto 0);
  \data_type_reg_reg[5]_0\(1 downto 0) <= \^data_type_reg_reg[5]_0\(1 downto 0);
  diwc_corrected(23 downto 0) <= \^diwc_corrected\(23 downto 0);
  diwc_corrected_lte4 <= \^diwc_corrected_lte4\;
  diwc_corrected_zero <= \^diwc_corrected_zero\;
  diwc_valid <= \^diwc_valid\;
  \mem_wdata_reg[65]\ <= \^mem_wdata_reg[65]\;
  phecc_done <= \^phecc_done\;
  phecc_status(1 downto 0) <= \^phecc_status\(1 downto 0);
  spkt_fifo_wen0 <= \^spkt_fifo_wen0\;
  \src_ff_reg[8]\ <= \^src_ff_reg[8]\;
\ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \^phecc_done\,
      I3 => \^phecc_status\(1),
      O => p_32_out
    );
\ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \^phecc_done\,
      I3 => \^phecc_status\(1),
      O => p_31_out
    );
\ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^diwc_corrected\(6),
      I1 => \^diwc_corrected\(7),
      I2 => \^phecc_done\,
      I3 => \^phecc_status\(1),
      O => p_30_out
    );
\ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \^phecc_done\,
      I3 => \^phecc_status\(1),
      O => p_29_out
    );
\FE_DETECT[0].fe_detect[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      O => p_20_out
    );
\FE_DETECT[0].fe_detect[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^diwc_corrected\(2),
      I1 => \^diwc_corrected\(3),
      I2 => \^spkt_fifo_wen0\,
      I3 => \^diwc_valid\,
      I4 => \^diwc_corrected\(1),
      I5 => \^diwc_corrected\(0),
      O => \FE_DETECT[0].fe_detect[0]_i_2_n_0\
    );
\FE_DETECT[1].fe_detect[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(7),
      I2 => \^diwc_corrected\(6),
      O => p_18_out
    );
\FE_DETECT[2].fe_detect[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(6),
      I2 => \^diwc_corrected\(7),
      O => p_16_out
    );
\FE_DETECT[3].fe_detect[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      I1 => \^diwc_corrected\(7),
      I2 => \^diwc_corrected\(6),
      O => p_14_out
    );
\FSM_sequential_cur_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \^fsm_sequential_cur_state_reg[0]\,
      I1 => \FSM_sequential_cur_state[0]_i_2_n_0\,
      I2 => \^fsm_sequential_cur_state_reg[0]_0\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => crcdone_reg,
      O => D(0)
    );
\FSM_sequential_cur_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^phecc_status\(1),
      I1 => \out\(2),
      I2 => \^phecc_done\,
      O => \FSM_sequential_cur_state[0]_i_2_n_0\
    );
\FSM_sequential_cur_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002222200000000"
    )
        port map (
      I0 => \FSM_sequential_cur_state[1]_i_5_n_0\,
      I1 => \control/lp_wc0_i_reg0\,
      I2 => \^diwc_corrected\(2),
      I3 => \^diwc_corrected\(3),
      I4 => \^spkt_fifo_wen0\,
      I5 => \^diwc_valid\,
      O => \^fsm_sequential_cur_state_reg[0]_0\
    );
\FSM_sequential_cur_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020200AAAAAAAA"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^diwc_corrected\(5),
      I2 => \^diwc_corrected\(4),
      I3 => \^diwc_corrected\(3),
      I4 => \^diwc_corrected\(2),
      I5 => \FSM_sequential_cur_state[1]_i_5_n_0\,
      O => \^fsm_sequential_cur_state_reg[0]\
    );
\FSM_sequential_cur_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFF1FF7FF000F"
    )
        port map (
      I0 => \^diwc_corrected\(0),
      I1 => \^diwc_corrected\(1),
      I2 => \^diwc_corrected\(2),
      I3 => \^diwc_corrected\(4),
      I4 => \^diwc_corrected\(3),
      I5 => \^diwc_corrected\(5),
      O => \FSM_sequential_cur_state[1]_i_5_n_0\
    );
\FSM_sequential_cur_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^diwc_corrected\(4),
      I1 => \^diwc_corrected\(5),
      O => \^spkt_fifo_wen0\
    );
\HSC2R_CDC[8].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^src_ff_reg[8]\,
      O => reg_status(0)
    );
\HSC2R_CDC[8].hsc2r_bus_cdc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D5FB1B31F5FB3F3"
    )
        port map (
      I0 => \^diwc_corrected\(4),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(5),
      I3 => \^diwc_corrected\(1),
      I4 => \^diwc_corrected\(3),
      I5 => \^diwc_corrected\(0),
      O => \^src_ff_reg[8]\
    );
\LINE_BUF_WR_64.mem_data_l32[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F44444444"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I1 => \^diwc_corrected\(0),
      I2 => data_wip_reg_reg_0,
      I3 => pkt_data(24),
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I5 => \gpr1.dout_i_reg[1]\,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(0)
    );
\LINE_BUF_WR_64.mem_data_l32[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(18),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[16]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(10),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(10)
    );
\LINE_BUF_WR_64.mem_data_l32[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(19),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[17]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(11),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(11)
    );
\LINE_BUF_WR_64.mem_data_l32[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA30AA00"
    )
        port map (
      I0 => \^diwc_corrected\(12),
      I1 => \gpr1.dout_i_reg[14]_0\,
      I2 => pkt_valid,
      I3 => \^line_buf_wr_64.mem_data_l32_reg[15]\,
      I4 => data_wip_reg,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(12)
    );
\LINE_BUF_WR_64.mem_data_l32[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA30AA00"
    )
        port map (
      I0 => \^diwc_corrected\(13),
      I1 => \gpr1.dout_i_reg[15]_0\,
      I2 => pkt_valid,
      I3 => \^line_buf_wr_64.mem_data_l32_reg[15]\,
      I4 => data_wip_reg,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(13)
    );
\LINE_BUF_WR_64.mem_data_l32[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA30AA00"
    )
        port map (
      I0 => \^diwc_corrected\(14),
      I1 => \gpr1.dout_i_reg[16]_0\,
      I2 => pkt_valid,
      I3 => \^line_buf_wr_64.mem_data_l32_reg[15]\,
      I4 => data_wip_reg,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(14)
    );
\LINE_BUF_WR_64.mem_data_l32[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA30AA00"
    )
        port map (
      I0 => \^diwc_corrected\(15),
      I1 => \gpr1.dout_i_reg[17]_0\,
      I2 => pkt_valid,
      I3 => \^line_buf_wr_64.mem_data_l32_reg[15]\,
      I4 => data_wip_reg,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(15)
    );
\LINE_BUF_WR_64.mem_data_l32[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => short_pkt,
      I1 => \LINE_BUF_WR_64.mem_wdata_i[66]_i_2_n_0\,
      O => \^line_buf_wr_64.mem_data_l32_reg[15]\
    );
\LINE_BUF_WR_64.mem_data_l32[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(8),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[21]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(16),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(16)
    );
\LINE_BUF_WR_64.mem_data_l32[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(9),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[22]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(17),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(17)
    );
\LINE_BUF_WR_64.mem_data_l32[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(10),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[23]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(18),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(18)
    );
\LINE_BUF_WR_64.mem_data_l32[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(11),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[24]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(19),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(19)
    );
\LINE_BUF_WR_64.mem_data_l32[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(25),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[2]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(1),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(1)
    );
\LINE_BUF_WR_64.mem_data_l32[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(12),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[27]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(20),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(20)
    );
\LINE_BUF_WR_64.mem_data_l32[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(13),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[30]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(21),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(21)
    );
\LINE_BUF_WR_64.mem_data_l32[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F44444444"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I1 => \^diwc_corrected\(22),
      I2 => data_wip_reg_reg_0,
      I3 => pkt_data(14),
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I5 => \gpr1.dout_i_reg[31]\,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(22)
    );
\LINE_BUF_WR_64.mem_data_l32[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(15),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[32]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(23),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(23)
    );
\LINE_BUF_WR_64.mem_data_l32[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^line_buf_wr_64.mem_data_l32_reg[15]\,
      O => \^line_buf_wr_64.mem_data_l32_reg[23]_1\
    );
\LINE_BUF_WR_64.mem_data_l32[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(26),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[3]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(2),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(2)
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(1),
      I1 => data_type(3),
      I2 => \^data_type_reg_reg[5]_0\(0),
      I3 => data_type(1),
      I4 => data_type(0),
      O => \^line_buf_wr_64.mem_data_l32_reg[23]_0\
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000155555555"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(0),
      I1 => data_type(0),
      I2 => data_type(2),
      I3 => data_type(1),
      I4 => data_type(3),
      I5 => \^data_type_reg_reg[5]_0\(1),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[30]\
    );
\LINE_BUF_WR_64.mem_data_l32[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(27),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[4]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(3),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(3)
    );
\LINE_BUF_WR_64.mem_data_l32[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(28),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[7]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(4),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(4)
    );
\LINE_BUF_WR_64.mem_data_l32[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(29),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[10]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(5),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(5)
    );
\LINE_BUF_WR_64.mem_data_l32[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(30),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[11]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(6),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(6)
    );
\LINE_BUF_WR_64.mem_data_l32[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(31),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[12]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(7),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(7)
    );
\LINE_BUF_WR_64.mem_data_l32[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(16),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[14]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(8),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(8)
    );
\LINE_BUF_WR_64.mem_data_l32[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => data_wip_reg_reg_0,
      I1 => pkt_data(17),
      I2 => \^line_buf_wr_64.mem_data_l32_reg[23]_0\,
      I3 => \gpr1.dout_i_reg[15]\,
      I4 => \^line_buf_wr_64.mem_data_l32_reg[23]_1\,
      I5 => \^diwc_corrected\(9),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\(9)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^diwc_corrected\(23),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(12),
      I2 => \^diwc_corrected\(22),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(11),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_15_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^diwc_corrected\(21),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(10),
      I2 => \^diwc_corrected\(20),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(9),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_16_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^diwc_corrected\(19),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(8),
      I2 => \^diwc_corrected\(18),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(7),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_17_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^diwc_corrected\(17),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(6),
      I2 => \^diwc_corrected\(16),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(5),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_18_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^diwc_corrected\(15),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(4),
      I2 => \^diwc_corrected\(14),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(3),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_23_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^diwc_corrected\(13),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(2),
      I2 => \^diwc_corrected\(12),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(1),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_24_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^diwc_corrected\(11),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(0),
      I2 => \^diwc_corrected\(10),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_25_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^diwc_corrected\(9),
      I1 => \^diwc_corrected\(8),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_26_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^diwc_corrected\(10),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(0),
      I2 => \^diwc_corrected\(11),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_29_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^diwc_corrected\(8),
      I1 => \^diwc_corrected\(9),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_30_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => data_type(2),
      I1 => data_type(0),
      I2 => data_type(3),
      I3 => \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\,
      I4 => short_pkt,
      I5 => m_axis_aresetn,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[64]\
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => data_type(2),
      I1 => data_type(1),
      I2 => data_type(3),
      I3 => \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\,
      I4 => short_pkt,
      I5 => m_axis_aresetn,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[65]\
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(1),
      I1 => \^data_type_reg_reg[5]_0\(0),
      O => \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i[66]_i_2_n_0\,
      I1 => m_axis_aresetn,
      I2 => short_pkt,
      I3 => crc_trig_d2,
      I4 => wc_gt_pload_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[66]\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888808888"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i[66]_i_4_n_0\,
      I1 => long_pkt_out,
      I2 => \^diwc_corrected\(1),
      I3 => \^diwc_corrected\(2),
      I4 => \^diwc_corrected\(4),
      I5 => \LINE_BUF_WR_64.mem_wdata_i[66]_i_5_n_0\,
      O => \LINE_BUF_WR_64.mem_wdata_i[66]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F13FFCC04CFFF"
    )
        port map (
      I0 => \^diwc_corrected\(0),
      I1 => \^diwc_corrected\(5),
      I2 => \^diwc_corrected\(1),
      I3 => \^diwc_corrected\(4),
      I4 => \^diwc_corrected\(2),
      I5 => \^diwc_corrected\(3),
      O => \LINE_BUF_WR_64.mem_wdata_i[66]_i_4_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^diwc_corrected\(5),
      I1 => \^diwc_corrected\(3),
      O => \LINE_BUF_WR_64.mem_wdata_i[66]_i_5_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_14_n_0\,
      CO(2) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_14_n_1\,
      CO(1) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_14_n_2\,
      CO(0) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_23_n_0\,
      DI(2) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_24_n_0\,
      DI(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_25_n_0\,
      DI(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_26_n_0\,
      O(3 downto 0) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_29_n_0\,
      S(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_30_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_14_n_0\,
      CO(3) => CO(0),
      CO(2) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_9_n_1\,
      CO(1) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_9_n_2\,
      CO(0) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_15_n_0\,
      DI(2) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_16_n_0\,
      DI(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_17_n_0\,
      DI(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_18_n_0\,
      O(3 downto 0) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(3 downto 0)
    );
\byt_cnt_adj_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(0),
      Q => \^byt_cnt_adj\(0),
      R => srst
    );
\byt_cnt_adj_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(10),
      Q => \^byt_cnt_adj\(10),
      R => srst
    );
\byt_cnt_adj_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(11),
      Q => \^byt_cnt_adj\(11),
      R => srst
    );
\byt_cnt_adj_reg[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[19]\,
      I1 => p_22_in,
      O => \byt_cnt_adj_reg[11]_i_2_n_0\
    );
\byt_cnt_adj_reg[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[18]\,
      I1 => p_20_in,
      O => \byt_cnt_adj_reg[11]_i_3_n_0\
    );
\byt_cnt_adj_reg[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[17]\,
      I1 => p_16_in,
      O => \byt_cnt_adj_reg[11]_i_4_n_0\
    );
\byt_cnt_adj_reg[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[16]\,
      I1 => p_7_in,
      O => \byt_cnt_adj_reg[11]_i_5_n_0\
    );
\byt_cnt_adj_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(12),
      Q => \^byt_cnt_adj\(12),
      R => srst
    );
\byt_cnt_adj_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(13),
      Q => \^byt_cnt_adj\(13),
      R => srst
    );
\byt_cnt_adj_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(14),
      Q => \^byt_cnt_adj\(14),
      R => srst
    );
\byt_cnt_adj_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(15),
      Q => \^byt_cnt_adj\(15),
      R => srst
    );
\byt_cnt_adj_reg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[23]\,
      I1 => p_23_in,
      O => \byt_cnt_adj_reg[15]_i_2_n_0\
    );
\byt_cnt_adj_reg[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[22]\,
      I1 => p_10_in,
      O => \byt_cnt_adj_reg[15]_i_3_n_0\
    );
\byt_cnt_adj_reg[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[21]\,
      I1 => p_9_in,
      O => \byt_cnt_adj_reg[15]_i_4_n_0\
    );
\byt_cnt_adj_reg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[20]\,
      I1 => p_8_in,
      O => \byt_cnt_adj_reg[15]_i_5_n_0\
    );
\byt_cnt_adj_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(1),
      Q => \^byt_cnt_adj\(1),
      R => srst
    );
\byt_cnt_adj_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(2),
      Q => \^byt_cnt_adj\(2),
      R => srst
    );
\byt_cnt_adj_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(3),
      Q => \^byt_cnt_adj\(3),
      R => srst
    );
\byt_cnt_adj_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[9]\,
      I1 => p_18_in,
      O => \byt_cnt_adj_reg[3]_i_2_n_0\
    );
\byt_cnt_adj_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[11]\,
      I1 => p_5_in,
      O => \byt_cnt_adj_reg[3]_i_3_n_0\
    );
\byt_cnt_adj_reg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[10]\,
      I1 => p_4_in,
      O => \byt_cnt_adj_reg[3]_i_4_n_0\
    );
\byt_cnt_adj_reg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mask_reg_n_0_[8]\,
      I1 => p_13_in,
      O => \byt_cnt_adj_reg[3]_i_5_n_0\
    );
\byt_cnt_adj_reg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[8]\,
      I1 => p_13_in,
      O => \byt_cnt_adj_reg[3]_i_6_n_0\
    );
\byt_cnt_adj_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(4),
      Q => \^byt_cnt_adj\(4),
      R => srst
    );
\byt_cnt_adj_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(5),
      Q => \^byt_cnt_adj\(5),
      R => srst
    );
\byt_cnt_adj_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(6),
      Q => \^byt_cnt_adj\(6),
      R => srst
    );
\byt_cnt_adj_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(7),
      Q => \^byt_cnt_adj\(7),
      R => srst
    );
\byt_cnt_adj_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[15]\,
      I1 => p_19_in,
      O => \byt_cnt_adj_reg[7]_i_2_n_0\
    );
\byt_cnt_adj_reg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[14]\,
      I1 => p_15_in,
      O => \byt_cnt_adj_reg[7]_i_3_n_0\
    );
\byt_cnt_adj_reg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[13]\,
      I1 => p_6_in,
      O => \byt_cnt_adj_reg[7]_i_4_n_0\
    );
\byt_cnt_adj_reg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[12]\,
      I1 => p_14_in,
      O => \byt_cnt_adj_reg[7]_i_5_n_0\
    );
\byt_cnt_adj_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(8),
      Q => \^byt_cnt_adj\(8),
      R => srst
    );
\byt_cnt_adj_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(9),
      Q => \^byt_cnt_adj\(9),
      R => srst
    );
\byt_cnt_adj_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(0),
      Q => \byt_cnt_adj_reg__0\(0),
      R => srst
    );
\byt_cnt_adj_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(10),
      Q => \byt_cnt_adj_reg__0\(10),
      R => srst
    );
\byt_cnt_adj_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(11),
      Q => \byt_cnt_adj_reg__0\(11),
      R => srst
    );
\byt_cnt_adj_reg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \byt_cnt_adj_reg_reg[7]_i_1_n_0\,
      CO(3) => \byt_cnt_adj_reg_reg[11]_i_1_n_0\,
      CO(2) => \byt_cnt_adj_reg_reg[11]_i_1_n_1\,
      CO(1) => \byt_cnt_adj_reg_reg[11]_i_1_n_2\,
      CO(0) => \byt_cnt_adj_reg_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => byt_cnt_adj_reg0(11 downto 8),
      S(3) => \byt_cnt_adj_reg[11]_i_2_n_0\,
      S(2) => \byt_cnt_adj_reg[11]_i_3_n_0\,
      S(1) => \byt_cnt_adj_reg[11]_i_4_n_0\,
      S(0) => \byt_cnt_adj_reg[11]_i_5_n_0\
    );
\byt_cnt_adj_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(12),
      Q => \byt_cnt_adj_reg__0\(12),
      R => srst
    );
\byt_cnt_adj_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(13),
      Q => \byt_cnt_adj_reg__0\(13),
      R => srst
    );
\byt_cnt_adj_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(14),
      Q => \byt_cnt_adj_reg__0\(14),
      R => srst
    );
\byt_cnt_adj_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(15),
      Q => \byt_cnt_adj_reg__0\(15),
      R => srst
    );
\byt_cnt_adj_reg_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \byt_cnt_adj_reg_reg[11]_i_1_n_0\,
      CO(3) => \NLW_byt_cnt_adj_reg_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \byt_cnt_adj_reg_reg[15]_i_1_n_1\,
      CO(1) => \byt_cnt_adj_reg_reg[15]_i_1_n_2\,
      CO(0) => \byt_cnt_adj_reg_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => byt_cnt_adj_reg0(15 downto 12),
      S(3) => \byt_cnt_adj_reg[15]_i_2_n_0\,
      S(2) => \byt_cnt_adj_reg[15]_i_3_n_0\,
      S(1) => \byt_cnt_adj_reg[15]_i_4_n_0\,
      S(0) => \byt_cnt_adj_reg[15]_i_5_n_0\
    );
\byt_cnt_adj_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(1),
      Q => \byt_cnt_adj_reg__0\(1),
      R => srst
    );
\byt_cnt_adj_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(2),
      Q => \byt_cnt_adj_reg__0\(2),
      R => srst
    );
\byt_cnt_adj_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(3),
      Q => \byt_cnt_adj_reg__0\(3),
      R => srst
    );
\byt_cnt_adj_reg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \byt_cnt_adj_reg_reg[3]_i_1_n_0\,
      CO(2) => \byt_cnt_adj_reg_reg[3]_i_1_n_1\,
      CO(1) => \byt_cnt_adj_reg_reg[3]_i_1_n_2\,
      CO(0) => \byt_cnt_adj_reg_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \byt_cnt_adj_reg[3]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => byt_cnt_adj_reg0(3 downto 0),
      S(3) => \byt_cnt_adj_reg[3]_i_3_n_0\,
      S(2) => \byt_cnt_adj_reg[3]_i_4_n_0\,
      S(1) => \byt_cnt_adj_reg[3]_i_5_n_0\,
      S(0) => \byt_cnt_adj_reg[3]_i_6_n_0\
    );
\byt_cnt_adj_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(4),
      Q => \byt_cnt_adj_reg__0\(4),
      R => srst
    );
\byt_cnt_adj_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(5),
      Q => \byt_cnt_adj_reg__0\(5),
      R => srst
    );
\byt_cnt_adj_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(6),
      Q => \byt_cnt_adj_reg__0\(6),
      R => srst
    );
\byt_cnt_adj_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(7),
      Q => \byt_cnt_adj_reg__0\(7),
      R => srst
    );
\byt_cnt_adj_reg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \byt_cnt_adj_reg_reg[3]_i_1_n_0\,
      CO(3) => \byt_cnt_adj_reg_reg[7]_i_1_n_0\,
      CO(2) => \byt_cnt_adj_reg_reg[7]_i_1_n_1\,
      CO(1) => \byt_cnt_adj_reg_reg[7]_i_1_n_2\,
      CO(0) => \byt_cnt_adj_reg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => byt_cnt_adj_reg0(7 downto 4),
      S(3) => \byt_cnt_adj_reg[7]_i_2_n_0\,
      S(2) => \byt_cnt_adj_reg[7]_i_3_n_0\,
      S(1) => \byt_cnt_adj_reg[7]_i_4_n_0\,
      S(0) => \byt_cnt_adj_reg[7]_i_5_n_0\
    );
\byt_cnt_adj_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(8),
      Q => \byt_cnt_adj_reg__0\(8),
      R => srst
    );
\byt_cnt_adj_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(9),
      Q => \byt_cnt_adj_reg__0\(9),
      R => srst
    );
\byte_cnt_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100000FFFFFFFF"
    )
        port map (
      I0 => \ecc_corrected_reg_n_0_[3]\,
      I1 => code_notfound,
      I2 => ecc_done,
      I3 => \ecc_corrected_reg_n_0_[2]\,
      I4 => \byte_cnt_reg[15]_i_2_n_0\,
      I5 => m_axis_aresetn,
      O => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050033330533"
    )
        port map (
      I0 => \ecc_corrected_reg_n_0_[5]\,
      I1 => \^data_type_reg_reg[5]_0\(1),
      I2 => \ecc_corrected_reg_n_0_[4]\,
      I3 => ecc_done,
      I4 => code_notfound,
      I5 => \^data_type_reg_reg[5]_0\(0),
      O => \byte_cnt_reg[15]_i_2_n_0\
    );
\byte_cnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(0),
      Q => \^crc_partial_reg\(0),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(10),
      Q => byte_cnt(10),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(11),
      Q => byte_cnt(11),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(12),
      Q => byte_cnt(12),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(13),
      Q => byte_cnt(13),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(14),
      Q => byte_cnt(14),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(15),
      Q => byte_cnt(15),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(1),
      Q => \^crc_partial_reg\(1),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(2),
      Q => byte_cnt(2),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(3),
      Q => byte_cnt(3),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(4),
      Q => byte_cnt(4),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(5),
      Q => byte_cnt(5),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(6),
      Q => byte_cnt(6),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(7),
      Q => byte_cnt(7),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(8),
      Q => byte_cnt(8),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(9),
      Q => byte_cnt(9),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
calcd_ecc_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_19_in,
      I1 => p_14_in,
      I2 => calcd_ecc_inferred_i_7_n_0,
      I3 => calcd_ecc_inferred_i_8_n_0,
      I4 => p_20_in,
      I5 => p_22_in,
      O => calcd_ecc(5)
    );
calcd_ecc_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_9_in,
      I1 => p_8_in,
      I2 => p_11_in,
      O => calcd_ecc_inferred_i_10_n_0
    );
calcd_ecc_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pkt_header_reg_n_0_[1]\,
      I1 => p_15_in,
      I2 => p_3_in,
      I3 => p_6_in,
      I4 => p_23_in,
      I5 => p_0_in0_in,
      O => calcd_ecc_inferred_i_11_n_0
    );
calcd_ecc_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_10_in,
      I1 => p_14_in,
      I2 => p_2_in,
      I3 => p_5_in,
      I4 => \pkt_header_reg_n_0_[0]\,
      I5 => p_0_in0_in,
      O => calcd_ecc_inferred_i_12_n_0
    );
calcd_ecc_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_16_in,
      I1 => p_10_in,
      I2 => p_23_in,
      I3 => calcd_ecc_inferred_i_15_n_0,
      I4 => p_13_in,
      I5 => p_15_in,
      O => calcd_ecc_inferred_i_13_n_0
    );
calcd_ecc_inferred_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in0_in,
      I2 => p_6_in,
      I3 => p_7_in,
      I4 => p_3_in,
      I5 => p_5_in,
      O => calcd_ecc_inferred_i_14_n_0
    );
calcd_ecc_inferred_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in,
      I1 => p_4_in,
      I2 => \pkt_header_reg_n_0_[1]\,
      I3 => \pkt_header_reg_n_0_[0]\,
      O => calcd_ecc_inferred_i_15_n_0
    );
calcd_ecc_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in,
      I1 => p_12_in,
      I2 => calcd_ecc_inferred_i_7_n_0,
      I3 => calcd_ecc_inferred_i_9_n_0,
      I4 => p_18_in,
      I5 => p_22_in,
      O => calcd_ecc(4)
    );
calcd_ecc_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_19_in,
      I1 => p_13_in,
      I2 => calcd_ecc_inferred_i_10_n_0,
      I3 => calcd_ecc_inferred_i_11_n_0,
      I4 => p_18_in,
      I5 => p_22_in,
      O => calcd_ecc(3)
    );
calcd_ecc_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_19_in,
      I1 => p_12_in,
      I2 => calcd_ecc_inferred_i_10_n_0,
      I3 => calcd_ecc_inferred_i_12_n_0,
      I4 => p_20_in,
      I5 => p_18_in,
      O => calcd_ecc(2)
    );
calcd_ecc_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => calcd_ecc_inferred_i_13_n_0,
      I1 => p_14_in,
      I2 => p_9_in,
      I3 => p_8_in,
      I4 => p_11_in,
      I5 => p_12_in,
      O => calcd_ecc(1)
    );
calcd_ecc_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => calcd_ecc_inferred_i_14_n_0,
      I1 => calcd_ecc_inferred_i_15_n_0,
      I2 => p_23_in,
      I3 => p_10_in,
      I4 => p_9_in,
      I5 => p_8_in,
      O => calcd_ecc(0)
    );
calcd_ecc_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_23_in,
      I1 => p_10_in,
      I2 => p_16_in,
      O => calcd_ecc_inferred_i_7_n_0
    );
calcd_ecc_inferred_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_9_in,
      I1 => p_15_in,
      I2 => p_6_in,
      I3 => p_7_in,
      I4 => p_4_in,
      I5 => p_5_in,
      O => calcd_ecc_inferred_i_8_n_0
    );
calcd_ecc_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_8_in,
      I1 => p_13_in,
      I2 => p_3_in,
      I3 => p_7_in,
      I4 => p_1_in,
      I5 => p_2_in,
      O => calcd_ecc_inferred_i_9_n_0
    );
code_notfound_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEFF"
    )
        port map (
      I0 => syndrome_sum(1),
      I1 => syndrome_sum(2),
      I2 => syndrome_sum(3),
      I3 => syndrome_sum(0),
      I4 => code_notfound_i_2_n_0,
      O => \code_notfound__0\
    );
code_notfound_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0996966896686881"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(4),
      I5 => syndrome_code(5),
      O => code_notfound_i_2_n_0
    );
code_notfound_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => \code_notfound__0\,
      Q => code_notfound,
      R => srst
    );
\crc_blk_sel[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^crc_partial_reg\(0),
      I1 => \^crc_partial_reg\(1),
      O => \crc_blk_sel_reg[0]\
    );
\crc_blk_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^crc_partial_reg\(1),
      I1 => \^crc_partial_reg\(0),
      O => \crc_blk_sel_reg[1]\
    );
\crc_blk_sel[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^crc_partial_reg\(0),
      I1 => \^crc_partial_reg\(1),
      O => \crc_blk_sel_reg[2]\
    );
\crc_blk_sel[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^crc_partial_reg\(1),
      I1 => \^crc_partial_reg\(0),
      O => \crc_blk_sel_reg[3]\
    );
\crc_p_strb[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^crc_partial_reg\(0),
      I1 => \^crc_partial_reg\(1),
      O => \crc_p_strb_reg[1]\(0)
    );
\crc_p_strb[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^crc_partial_reg\(0),
      I1 => \^crc_partial_reg\(1),
      O => \crc_p_strb_reg[1]\(1)
    );
crc_partial_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEA00"
    )
        port map (
      I0 => data_wip_reg_reg,
      I1 => \^fsm_sequential_cur_state_reg[0]_0\,
      I2 => \FSM_sequential_cur_state_reg[1]\,
      I3 => \^crc_partial_reg\(1),
      I4 => \^crc_partial_reg\(0),
      O => crc_partial0
    );
\cur_byte_cnt[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(0),
      I1 => \^data_type_reg_reg[5]_0\(1),
      I2 => \^diwc_corrected_zero\,
      O => fsm_wip_reg_reg
    );
\cur_lp_vc[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \^diwc_corrected\(6),
      I1 => \^diwc_valid\,
      I2 => \^diwc_corrected\(5),
      I3 => \^diwc_corrected\(4),
      I4 => cur_lp_vc(0),
      O => \cur_lp_vc_reg[0]\
    );
\cur_lp_vc[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_valid\,
      I2 => \^diwc_corrected\(5),
      I3 => \^diwc_corrected\(4),
      I4 => cur_lp_vc(1),
      O => \cur_lp_vc_reg[1]\
    );
\data_type_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(0),
      I1 => code_notfound,
      I2 => ecc_done,
      I3 => \ecc_corrected_reg_n_0_[4]\,
      O => data_type_int(4)
    );
\data_type_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ecc_corrected_reg_n_0_[5]\,
      I1 => ecc_done,
      I2 => code_notfound,
      I3 => \^data_type_reg_reg[5]_0\(1),
      O => data_type_int(5)
    );
\data_type_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \ecc_corrected_reg_n_0_[0]\,
      Q => data_type(0),
      R => srst
    );
\data_type_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \ecc_corrected_reg_n_0_[1]\,
      Q => data_type(1),
      R => srst
    );
\data_type_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \ecc_corrected_reg_n_0_[2]\,
      Q => data_type(2),
      R => srst
    );
\data_type_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \ecc_corrected_reg_n_0_[3]\,
      Q => data_type(3),
      R => srst
    );
\data_type_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_type_int(4),
      Q => \^data_type_reg_reg[5]_0\(0),
      R => srst
    );
\data_type_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_type_int(5),
      Q => \^data_type_reg_reg[5]_0\(1),
      R => srst
    );
data_wip_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[0]_1\,
      I1 => \^phecc_done\,
      I2 => \out\(2),
      I3 => \^phecc_status\(1),
      I4 => \^fsm_sequential_cur_state_reg[0]_0\,
      I5 => data_wip_reg_reg,
      O => data_wip
    );
diwc_corrected_lte4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFF2A000000"
    )
        port map (
      I0 => diwc_corrected_zero_i_2_n_0,
      I1 => diwc_corrected_lte4_i_2_n_0,
      I2 => p_0_in(2),
      I3 => ecc_done,
      I4 => m_axis_aresetn,
      I5 => \^diwc_corrected_lte4\,
      O => diwc_corrected_lte4_i_1_n_0
    );
diwc_corrected_lte4_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => diwc_corrected_lte4_i_2_n_0
    );
diwc_corrected_lte4_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => diwc_corrected_lte4_i_1_n_0,
      Q => \^diwc_corrected_lte4\,
      R => '0'
    );
\diwc_corrected_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[0]\,
      Q => \^diwc_corrected\(0),
      R => srst
    );
\diwc_corrected_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(2),
      Q => \^diwc_corrected\(10),
      R => srst
    );
\diwc_corrected_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(3),
      Q => \^diwc_corrected\(11),
      R => srst
    );
\diwc_corrected_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(4),
      Q => \^diwc_corrected\(12),
      R => srst
    );
\diwc_corrected_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(5),
      Q => \^diwc_corrected\(13),
      R => srst
    );
\diwc_corrected_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(6),
      Q => \^diwc_corrected\(14),
      R => srst
    );
\diwc_corrected_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(7),
      Q => \^diwc_corrected\(15),
      R => srst
    );
\diwc_corrected_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(8),
      Q => \^diwc_corrected\(16),
      R => srst
    );
\diwc_corrected_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(9),
      Q => \^diwc_corrected\(17),
      R => srst
    );
\diwc_corrected_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(10),
      Q => \^diwc_corrected\(18),
      R => srst
    );
\diwc_corrected_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(11),
      Q => \^diwc_corrected\(19),
      R => srst
    );
\diwc_corrected_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[1]\,
      Q => \^diwc_corrected\(1),
      R => srst
    );
\diwc_corrected_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(12),
      Q => \^diwc_corrected\(20),
      R => srst
    );
\diwc_corrected_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(13),
      Q => \^diwc_corrected\(21),
      R => srst
    );
\diwc_corrected_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(14),
      Q => \^diwc_corrected\(22),
      R => srst
    );
\diwc_corrected_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(15),
      Q => \^diwc_corrected\(23),
      R => srst
    );
\diwc_corrected_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[2]\,
      Q => \^diwc_corrected\(2),
      R => srst
    );
\diwc_corrected_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[3]\,
      Q => \^diwc_corrected\(3),
      R => srst
    );
\diwc_corrected_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[4]\,
      Q => \^diwc_corrected\(4),
      R => srst
    );
\diwc_corrected_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[5]\,
      Q => \^diwc_corrected\(5),
      R => srst
    );
\diwc_corrected_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[6]\,
      Q => \^diwc_corrected\(6),
      R => srst
    );
\diwc_corrected_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[7]\,
      Q => \^diwc_corrected\(7),
      R => srst
    );
\diwc_corrected_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(0),
      Q => \^diwc_corrected\(8),
      R => srst
    );
\diwc_corrected_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(1),
      Q => \^diwc_corrected\(9),
      R => srst
    );
diwc_corrected_zero_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => diwc_corrected_zero_i_2_n_0,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      O => diwc_corrected_csi_zero
    );
diwc_corrected_zero_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => diwc_corrected_zero_i_3_n_0,
      I1 => diwc_corrected_zero_i_4_n_0,
      I2 => p_0_in(11),
      I3 => p_0_in(4),
      I4 => p_0_in(10),
      O => diwc_corrected_zero_i_2_n_0
    );
diwc_corrected_zero_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(5),
      I3 => p_0_in(9),
      I4 => p_0_in(7),
      I5 => p_0_in(6),
      O => diwc_corrected_zero_i_3_n_0
    );
diwc_corrected_zero_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(15),
      I1 => p_0_in(14),
      I2 => p_0_in(8),
      I3 => p_0_in(3),
      O => diwc_corrected_zero_i_4_n_0
    );
diwc_corrected_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => diwc_corrected_csi_zero,
      Q => \^diwc_corrected_zero\,
      R => srst
    );
diwc_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_done,
      I1 => code_notfound,
      O => diwc_valid_int
    );
diwc_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => diwc_valid_int,
      Q => \^diwc_valid\,
      R => srst
    );
\ecc_corrected[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[0]\,
      I1 => \pkt_header_reg_n_0_[0]\,
      O => ecc_o(0)
    );
\ecc_corrected[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[10]\,
      I1 => p_4_in,
      O => ecc_o(10)
    );
\ecc_corrected[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[11]\,
      I1 => p_5_in,
      O => ecc_o(11)
    );
\ecc_corrected[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[12]\,
      I1 => p_14_in,
      O => ecc_o(12)
    );
\ecc_corrected[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[13]\,
      I1 => p_6_in,
      O => ecc_o(13)
    );
\ecc_corrected[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[14]\,
      I1 => p_15_in,
      O => ecc_o(14)
    );
\ecc_corrected[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[15]\,
      I1 => p_19_in,
      O => ecc_o(15)
    );
\ecc_corrected[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[16]\,
      I1 => p_7_in,
      O => ecc_o(16)
    );
\ecc_corrected[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[17]\,
      I1 => p_16_in,
      O => ecc_o(17)
    );
\ecc_corrected[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[18]\,
      I1 => p_20_in,
      O => ecc_o(18)
    );
\ecc_corrected[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[19]\,
      I1 => p_22_in,
      O => ecc_o(19)
    );
\ecc_corrected[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[1]\,
      I1 => \pkt_header_reg_n_0_[1]\,
      O => ecc_o(1)
    );
\ecc_corrected[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[20]\,
      I1 => p_8_in,
      O => ecc_o(20)
    );
\ecc_corrected[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[21]\,
      I1 => p_9_in,
      O => ecc_o(21)
    );
\ecc_corrected[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[22]\,
      I1 => p_10_in,
      O => ecc_o(22)
    );
\ecc_corrected[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[23]\,
      I1 => p_23_in,
      O => ecc_o(23)
    );
\ecc_corrected[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[2]\,
      I1 => p_0_in0_in,
      O => ecc_o(2)
    );
\ecc_corrected[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[3]\,
      I1 => p_11_in,
      O => ecc_o(3)
    );
\ecc_corrected[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[4]\,
      I1 => p_1_in,
      O => ecc_o(4)
    );
\ecc_corrected[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[5]\,
      I1 => p_2_in,
      O => ecc_o(5)
    );
\ecc_corrected[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[6]\,
      I1 => p_12_in,
      O => ecc_o(6)
    );
\ecc_corrected[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[7]\,
      I1 => p_3_in,
      O => ecc_o(7)
    );
\ecc_corrected[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[8]\,
      I1 => p_13_in,
      O => ecc_o(8)
    );
\ecc_corrected[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[9]\,
      I1 => p_18_in,
      O => ecc_o(9)
    );
\ecc_corrected_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(0),
      Q => \ecc_corrected_reg_n_0_[0]\,
      R => srst
    );
\ecc_corrected_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(10),
      Q => p_0_in(2),
      R => srst
    );
\ecc_corrected_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(11),
      Q => p_0_in(3),
      R => srst
    );
\ecc_corrected_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(12),
      Q => p_0_in(4),
      R => srst
    );
\ecc_corrected_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(13),
      Q => p_0_in(5),
      R => srst
    );
\ecc_corrected_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(14),
      Q => p_0_in(6),
      R => srst
    );
\ecc_corrected_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(15),
      Q => p_0_in(7),
      R => srst
    );
\ecc_corrected_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(16),
      Q => p_0_in(8),
      R => srst
    );
\ecc_corrected_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(17),
      Q => p_0_in(9),
      R => srst
    );
\ecc_corrected_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(18),
      Q => p_0_in(10),
      R => srst
    );
\ecc_corrected_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(19),
      Q => p_0_in(11),
      R => srst
    );
\ecc_corrected_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(1),
      Q => \ecc_corrected_reg_n_0_[1]\,
      R => srst
    );
\ecc_corrected_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(20),
      Q => p_0_in(12),
      R => srst
    );
\ecc_corrected_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(21),
      Q => p_0_in(13),
      R => srst
    );
\ecc_corrected_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(22),
      Q => p_0_in(14),
      R => srst
    );
\ecc_corrected_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(23),
      Q => p_0_in(15),
      R => srst
    );
\ecc_corrected_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(2),
      Q => \ecc_corrected_reg_n_0_[2]\,
      R => srst
    );
\ecc_corrected_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(3),
      Q => \ecc_corrected_reg_n_0_[3]\,
      R => srst
    );
\ecc_corrected_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(4),
      Q => \ecc_corrected_reg_n_0_[4]\,
      R => srst
    );
\ecc_corrected_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(5),
      Q => \ecc_corrected_reg_n_0_[5]\,
      R => srst
    );
\ecc_corrected_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(6),
      Q => \ecc_corrected_reg_n_0_[6]\,
      R => srst
    );
\ecc_corrected_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(7),
      Q => \ecc_corrected_reg_n_0_[7]\,
      R => srst
    );
\ecc_corrected_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(8),
      Q => p_0_in(0),
      R => srst
    );
\ecc_corrected_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(9),
      Q => p_0_in(1),
      R => srst
    );
ecc_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_start_d2,
      Q => ecc_done,
      R => srst
    );
ecc_start_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => E(0),
      Q => ecc_start_d2,
      R => srst
    );
\exp_ecc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(24),
      Q => exp_ecc_i(0),
      R => srst
    );
\exp_ecc_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(25),
      Q => exp_ecc_i(1),
      R => srst
    );
\exp_ecc_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(26),
      Q => exp_ecc_i(2),
      R => srst
    );
\exp_ecc_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(27),
      Q => exp_ecc_i(3),
      R => srst
    );
\exp_ecc_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(28),
      Q => exp_ecc_i(4),
      R => srst
    );
\exp_ecc_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(29),
      Q => exp_ecc_i(5),
      R => srst
    );
\exp_ecc_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(30),
      Q => exp_ecc_i(6),
      R => srst
    );
\exp_ecc_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(31),
      Q => exp_ecc_i(7),
      R => srst
    );
\exp_ecc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(0),
      Q => exp_ecc(0),
      R => srst
    );
\exp_ecc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(1),
      Q => exp_ecc(1),
      R => srst
    );
\exp_ecc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(2),
      Q => exp_ecc(2),
      R => srst
    );
\exp_ecc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(3),
      Q => exp_ecc(3),
      R => srst
    );
\exp_ecc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(4),
      Q => exp_ecc(4),
      R => srst
    );
\exp_ecc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(5),
      Q => exp_ecc(5),
      R => srst
    );
\exp_ecc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(6),
      Q => exp_ecc(6),
      R => srst
    );
\exp_ecc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^phecc_done\,
      D => exp_ecc_i(7),
      Q => exp_ecc(7),
      R => srst
    );
generic_pkt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^diwc_corrected\(3),
      I1 => \^diwc_valid\,
      I2 => \^diwc_corrected\(4),
      I3 => \^diwc_corrected\(5),
      O => wr_en
    );
img_send_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020F020"
    )
        port map (
      I0 => img_send_i_2_n_0,
      I1 => \reg_inf/diwc_valid_filt1\,
      I2 => m_axis_aresetn,
      I3 => src_send,
      I4 => src_rcv,
      O => img_send_reg
    );
img_send_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^diwc_corrected\(3),
      I2 => \^diwc_corrected\(4),
      I3 => \^diwc_corrected\(5),
      O => img_send_i_2_n_0
    );
img_send_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80AF80840000000"
    )
        port map (
      I0 => \^diwc_corrected\(2),
      I1 => \^diwc_corrected\(1),
      I2 => \^diwc_corrected\(4),
      I3 => \^diwc_corrected\(3),
      I4 => \^diwc_corrected\(0),
      I5 => \^diwc_corrected\(5),
      O => \reg_inf/diwc_valid_filt1\
    );
\latest_vc[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^diwc_corrected\(6),
      I1 => \^diwc_valid\,
      I2 => latest_vc(0),
      O => \latest_vc_reg[0]\
    );
\latest_vc[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_valid\,
      I2 => latest_vc(1),
      O => \latest_vc_reg[1]\
    );
lbuf_blk_wen_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => full,
      I1 => \^data_type_reg_reg[5]_0\(0),
      I2 => \^data_type_reg_reg[5]_0\(1),
      I3 => mem_wen_i_2_n_0,
      I4 => lbuf_rst_code,
      I5 => lbuf_blk_wen_i,
      O => lbuf_blk_wen_i_reg
    );
long_pkt_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
        port map (
      I0 => code_notfound,
      I1 => ecc_done,
      I2 => diwc_corrected_csi_zero,
      I3 => \ecc_corrected_reg_n_0_[5]\,
      I4 => \ecc_corrected_reg_n_0_[4]\,
      O => long_pkt_int
    );
long_pkt_out_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => long_pkt_int,
      Q => long_pkt_out,
      R => srst
    );
lp_wc0_i_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \control/lp_wc0_i_reg0\,
      I1 => \^diwc_valid\,
      I2 => lp_wc0,
      O => lp_wc0_i_reg_reg
    );
lp_wc0_i_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => lp_wc0_i_reg_i_3_n_0,
      I1 => lp_wc0_i_reg_i_4_n_0,
      I2 => \^diwc_corrected\(20),
      I3 => \^diwc_corrected\(12),
      I4 => \^diwc_corrected\(22),
      I5 => \^diwc_corrected\(17),
      O => \control/lp_wc0_i_reg0\
    );
lp_wc0_i_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \^diwc_corrected\(5),
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_corrected\(16),
      I3 => \^diwc_corrected\(21),
      I4 => \^diwc_corrected\(9),
      I5 => \^diwc_corrected\(14),
      O => lp_wc0_i_reg_i_3_n_0
    );
lp_wc0_i_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^diwc_corrected\(15),
      I1 => \^diwc_corrected\(19),
      I2 => \^diwc_corrected\(10),
      I3 => \^diwc_corrected\(23),
      I4 => lp_wc0_i_reg_i_5_n_0,
      O => lp_wc0_i_reg_i_4_n_0
    );
lp_wc0_i_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^diwc_corrected\(13),
      I1 => \^diwc_corrected\(11),
      I2 => \^diwc_corrected\(18),
      I3 => \^diwc_corrected\(8),
      O => lp_wc0_i_reg_i_5_n_0
    );
\mask[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(2),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(0)
    );
\mask[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(10)
    );
\mask[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(11)
    );
\mask[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(12)
    );
\mask[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(3),
      I3 => syndrome_code(2),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(13)
    );
\mask[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(3),
      I3 => syndrome_code(2),
      I4 => syndrome_code(1),
      I5 => syndrome_code(0),
      O => mask(14)
    );
\mask[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(2),
      I2 => syndrome_code(3),
      I3 => syndrome_code(5),
      I4 => syndrome_code(4),
      I5 => syndrome_code(0),
      O => mask(15)
    );
\mask[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(16)
    );
\mask[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(17)
    );
\mask[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(18)
    );
\mask[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(3),
      I3 => syndrome_code(2),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(19)
    );
\mask[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(3),
      I3 => syndrome_code(2),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(1)
    );
\mask[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => \mask[20]_i_1_n_0\
    );
\mask[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(21)
    );
\mask[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(22)
    );
\mask[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(3),
      I3 => syndrome_code(2),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(23)
    );
\mask[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(2)
    );
\mask[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(3)
    );
\mask[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => \mask[4]_i_1_n_0\
    );
\mask[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => \mask[5]_i_1_n_0\
    );
\mask[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(2),
      I2 => syndrome_code(1),
      I3 => syndrome_code(0),
      I4 => syndrome_code(4),
      I5 => syndrome_code(5),
      O => mask(6)
    );
\mask[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(3),
      I3 => syndrome_code(2),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => \mask[7]_i_1_n_0\
    );
\mask[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(3),
      I2 => syndrome_code(1),
      I3 => syndrome_code(0),
      I4 => syndrome_code(4),
      I5 => syndrome_code(5),
      O => mask(8)
    );
\mask[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(2),
      I2 => syndrome_code(3),
      I3 => syndrome_code(5),
      I4 => syndrome_code(4),
      I5 => syndrome_code(0),
      O => mask(9)
    );
\mask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(0),
      Q => \mask_reg_n_0_[0]\,
      R => srst
    );
\mask_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(10),
      Q => \mask_reg_n_0_[10]\,
      R => srst
    );
\mask_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(11),
      Q => \mask_reg_n_0_[11]\,
      R => srst
    );
\mask_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(12),
      Q => \mask_reg_n_0_[12]\,
      R => srst
    );
\mask_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(13),
      Q => \mask_reg_n_0_[13]\,
      R => srst
    );
\mask_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(14),
      Q => \mask_reg_n_0_[14]\,
      R => srst
    );
\mask_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(15),
      Q => \mask_reg_n_0_[15]\,
      R => srst
    );
\mask_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(16),
      Q => \mask_reg_n_0_[16]\,
      R => srst
    );
\mask_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(17),
      Q => \mask_reg_n_0_[17]\,
      R => srst
    );
\mask_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(18),
      Q => \mask_reg_n_0_[18]\,
      R => srst
    );
\mask_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(19),
      Q => \mask_reg_n_0_[19]\,
      R => srst
    );
\mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(1),
      Q => \mask_reg_n_0_[1]\,
      R => srst
    );
\mask_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => \mask[20]_i_1_n_0\,
      Q => \mask_reg_n_0_[20]\,
      R => srst
    );
\mask_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(21),
      Q => \mask_reg_n_0_[21]\,
      R => srst
    );
\mask_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(22),
      Q => \mask_reg_n_0_[22]\,
      R => srst
    );
\mask_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(23),
      Q => \mask_reg_n_0_[23]\,
      R => srst
    );
\mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(2),
      Q => \mask_reg_n_0_[2]\,
      R => srst
    );
\mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(3),
      Q => \mask_reg_n_0_[3]\,
      R => srst
    );
\mask_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => \mask[4]_i_1_n_0\,
      Q => \mask_reg_n_0_[4]\,
      R => srst
    );
\mask_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => \mask[5]_i_1_n_0\,
      Q => \mask_reg_n_0_[5]\,
      R => srst
    );
\mask_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(6),
      Q => \mask_reg_n_0_[6]\,
      R => srst
    );
\mask_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => \mask[7]_i_1_n_0\,
      Q => \mask_reg_n_0_[7]\,
      R => srst
    );
\mask_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(8),
      Q => \mask_reg_n_0_[8]\,
      R => srst
    );
\mask_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => mask(9),
      Q => \mask_reg_n_0_[9]\,
      R => srst
    );
\mem_wdata[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^mem_wdata_reg[65]\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[67]\(0),
      O => \mem_wdata_reg[67]\(0)
    );
\mem_wdata[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^mem_wdata_reg[65]\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[67]\(1),
      O => \mem_wdata_reg[67]\(1)
    );
\mem_wdata[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^mem_wdata_reg[65]\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[67]\(2),
      O => \mem_wdata_reg[67]\(2)
    );
\mem_wdata[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => almost_full,
      I1 => mem_wen_i_2_n_0,
      I2 => \^data_type_reg_reg[5]_0\(1),
      I3 => \^data_type_reg_reg[5]_0\(0),
      I4 => full,
      I5 => lbuf_blk_wen_i,
      O => \^mem_wdata_reg[65]\
    );
mem_wen_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000080000AAAA"
    )
        port map (
      I0 => mem_wen_i,
      I1 => mem_wen_i_2_n_0,
      I2 => \^data_type_reg_reg[5]_0\(1),
      I3 => \^data_type_reg_reg[5]_0\(0),
      I4 => full,
      I5 => lbuf_blk_wen_i,
      O => mem_wen0
    );
mem_wen_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data_type(0),
      I1 => data_type(2),
      I2 => data_type(1),
      I3 => data_type(3),
      O => mem_wen_i_2_n_0
    );
phecc_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_done,
      Q => \^phecc_done\,
      R => srst
    );
\phecc_status[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFFF"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(3),
      I3 => syndrome_code(2),
      I4 => \phecc_status[1]_i_2_n_0\,
      I5 => code_notfound,
      O => ecc_status(1)
    );
\phecc_status[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(4),
      O => \phecc_status[1]_i_2_n_0\
    );
\phecc_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_status(1),
      Q => \^phecc_status\(0),
      R => srst
    );
\phecc_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => code_notfound,
      Q => \^phecc_status\(1),
      R => srst
    );
phecci_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => calcd_ecc(7)
    );
phecci_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => calcd_ecc(6)
    );
phecci_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => syndrome_sum(3)
    );
\pkt_header_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(0),
      Q => \pkt_header_reg_n_0_[0]\,
      R => srst
    );
\pkt_header_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(10),
      Q => p_4_in,
      R => srst
    );
\pkt_header_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(11),
      Q => p_5_in,
      R => srst
    );
\pkt_header_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(12),
      Q => p_14_in,
      R => srst
    );
\pkt_header_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(13),
      Q => p_6_in,
      R => srst
    );
\pkt_header_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(14),
      Q => p_15_in,
      R => srst
    );
\pkt_header_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(15),
      Q => p_19_in,
      R => srst
    );
\pkt_header_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(16),
      Q => p_7_in,
      R => srst
    );
\pkt_header_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(17),
      Q => p_16_in,
      R => srst
    );
\pkt_header_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(18),
      Q => p_20_in,
      R => srst
    );
\pkt_header_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(19),
      Q => p_22_in,
      R => srst
    );
\pkt_header_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(1),
      Q => \pkt_header_reg_n_0_[1]\,
      R => srst
    );
\pkt_header_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(20),
      Q => p_8_in,
      R => srst
    );
\pkt_header_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(21),
      Q => p_9_in,
      R => srst
    );
\pkt_header_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(22),
      Q => p_10_in,
      R => srst
    );
\pkt_header_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(23),
      Q => p_23_in,
      R => srst
    );
\pkt_header_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(2),
      Q => p_0_in0_in,
      R => srst
    );
\pkt_header_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(3),
      Q => p_11_in,
      R => srst
    );
\pkt_header_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(4),
      Q => p_1_in,
      R => srst
    );
\pkt_header_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(5),
      Q => p_2_in,
      R => srst
    );
\pkt_header_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(6),
      Q => p_12_in,
      R => srst
    );
\pkt_header_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(7),
      Q => p_3_in,
      R => srst
    );
\pkt_header_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(8),
      Q => p_13_in,
      R => srst
    );
\pkt_header_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(9),
      Q => p_18_in,
      R => srst
    );
pre_byt_cnt1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byt_cnt_adj\(13),
      I1 => \cur_byte_cnt_reg[15]\(12),
      I2 => \^byt_cnt_adj\(12),
      I3 => \cur_byte_cnt_reg[15]\(11),
      O => pre_byt_cnt1_i_10_n_0
    );
pre_byt_cnt1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byt_cnt_adj\(11),
      I1 => \cur_byte_cnt_reg[15]\(10),
      I2 => \^byt_cnt_adj\(10),
      I3 => \cur_byte_cnt_reg[15]\(9),
      O => pre_byt_cnt1_i_11_n_0
    );
pre_byt_cnt1_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byt_cnt_adj\(9),
      I1 => \cur_byte_cnt_reg[15]\(8),
      I2 => \^byt_cnt_adj\(8),
      I3 => \cur_byte_cnt_reg[15]\(7),
      O => pre_byt_cnt1_i_12_n_0
    );
pre_byt_cnt1_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(6),
      I1 => \^byt_cnt_adj\(7),
      I2 => \cur_byte_cnt_reg[15]\(5),
      I3 => \^byt_cnt_adj\(6),
      O => pre_byt_cnt1_i_13_n_0
    );
pre_byt_cnt1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(4),
      I1 => \^byt_cnt_adj\(5),
      I2 => \cur_byte_cnt_reg[15]\(3),
      I3 => \^byt_cnt_adj\(4),
      O => pre_byt_cnt1_i_14_n_0
    );
pre_byt_cnt1_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(2),
      I1 => \^byt_cnt_adj\(3),
      I2 => \cur_byte_cnt_reg[15]\(1),
      I3 => \^byt_cnt_adj\(2),
      O => pre_byt_cnt1_i_15_n_0
    );
pre_byt_cnt1_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(0),
      I1 => \^byt_cnt_adj\(1),
      I2 => \cur_byte_cnt_reg[0]\(0),
      I3 => \^byt_cnt_adj\(0),
      O => pre_byt_cnt1_i_16_n_0
    );
pre_byt_cnt1_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byt_cnt_adj\(7),
      I1 => \cur_byte_cnt_reg[15]\(6),
      I2 => \^byt_cnt_adj\(6),
      I3 => \cur_byte_cnt_reg[15]\(5),
      O => pre_byt_cnt1_i_17_n_0
    );
pre_byt_cnt1_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byt_cnt_adj\(5),
      I1 => \cur_byte_cnt_reg[15]\(4),
      I2 => \^byt_cnt_adj\(4),
      I3 => \cur_byte_cnt_reg[15]\(3),
      O => pre_byt_cnt1_i_18_n_0
    );
pre_byt_cnt1_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byt_cnt_adj\(3),
      I1 => \cur_byte_cnt_reg[15]\(2),
      I2 => \^byt_cnt_adj\(2),
      I3 => \cur_byte_cnt_reg[15]\(1),
      O => pre_byt_cnt1_i_19_n_0
    );
pre_byt_cnt1_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byt_cnt_adj\(1),
      I1 => \cur_byte_cnt_reg[15]\(0),
      I2 => \^byt_cnt_adj\(0),
      I3 => \cur_byte_cnt_reg[0]\(0),
      O => pre_byt_cnt1_i_20_n_0
    );
pre_byt_cnt1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(14),
      I1 => \^byt_cnt_adj\(15),
      I2 => \cur_byte_cnt_reg[15]\(13),
      I3 => \^byt_cnt_adj\(14),
      O => pre_byt_cnt1_i_5_n_0
    );
pre_byt_cnt1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(12),
      I1 => \^byt_cnt_adj\(13),
      I2 => \cur_byte_cnt_reg[15]\(11),
      I3 => \^byt_cnt_adj\(12),
      O => pre_byt_cnt1_i_6_n_0
    );
pre_byt_cnt1_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(10),
      I1 => \^byt_cnt_adj\(11),
      I2 => \cur_byte_cnt_reg[15]\(9),
      I3 => \^byt_cnt_adj\(10),
      O => pre_byt_cnt1_i_7_n_0
    );
pre_byt_cnt1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(8),
      I1 => \^byt_cnt_adj\(9),
      I2 => \cur_byte_cnt_reg[15]\(7),
      I3 => \^byt_cnt_adj\(8),
      O => pre_byt_cnt1_i_8_n_0
    );
pre_byt_cnt1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byt_cnt_adj\(15),
      I1 => \cur_byte_cnt_reg[15]\(14),
      I2 => \^byt_cnt_adj\(14),
      I3 => \cur_byte_cnt_reg[15]\(13),
      O => pre_byt_cnt1_i_9_n_0
    );
pre_byt_cnt1_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => pre_byt_cnt1_reg_i_4_n_0,
      CO(3) => pre_byt_cnt1_reg(0),
      CO(2) => pre_byt_cnt1_reg_i_2_n_1,
      CO(1) => pre_byt_cnt1_reg_i_2_n_2,
      CO(0) => pre_byt_cnt1_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => pre_byt_cnt1_i_5_n_0,
      DI(2) => pre_byt_cnt1_i_6_n_0,
      DI(1) => pre_byt_cnt1_i_7_n_0,
      DI(0) => pre_byt_cnt1_i_8_n_0,
      O(3 downto 0) => NLW_pre_byt_cnt1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => pre_byt_cnt1_i_9_n_0,
      S(2) => pre_byt_cnt1_i_10_n_0,
      S(1) => pre_byt_cnt1_i_11_n_0,
      S(0) => pre_byt_cnt1_i_12_n_0
    );
pre_byt_cnt1_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pre_byt_cnt1_reg_i_4_n_0,
      CO(2) => pre_byt_cnt1_reg_i_4_n_1,
      CO(1) => pre_byt_cnt1_reg_i_4_n_2,
      CO(0) => pre_byt_cnt1_reg_i_4_n_3,
      CYINIT => '1',
      DI(3) => pre_byt_cnt1_i_13_n_0,
      DI(2) => pre_byt_cnt1_i_14_n_0,
      DI(1) => pre_byt_cnt1_i_15_n_0,
      DI(0) => pre_byt_cnt1_i_16_n_0,
      O(3 downto 0) => NLW_pre_byt_cnt1_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => pre_byt_cnt1_i_17_n_0,
      S(2) => pre_byt_cnt1_i_18_n_0,
      S(1) => pre_byt_cnt1_i_19_n_0,
      S(0) => pre_byt_cnt1_i_20_n_0
    );
pre_byt_cnt2_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => byte_cnt(13),
      I1 => \cur_byte_cnt_reg[15]\(12),
      I2 => byte_cnt(12),
      I3 => \cur_byte_cnt_reg[15]\(11),
      O => pre_byt_cnt2_i_10_n_0
    );
pre_byt_cnt2_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => byte_cnt(11),
      I1 => \cur_byte_cnt_reg[15]\(10),
      I2 => byte_cnt(10),
      I3 => \cur_byte_cnt_reg[15]\(9),
      O => pre_byt_cnt2_i_11_n_0
    );
pre_byt_cnt2_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => byte_cnt(9),
      I1 => \cur_byte_cnt_reg[15]\(8),
      I2 => byte_cnt(8),
      I3 => \cur_byte_cnt_reg[15]\(7),
      O => pre_byt_cnt2_i_12_n_0
    );
pre_byt_cnt2_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(6),
      I1 => byte_cnt(7),
      I2 => \cur_byte_cnt_reg[15]\(5),
      I3 => byte_cnt(6),
      O => pre_byt_cnt2_i_13_n_0
    );
pre_byt_cnt2_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(4),
      I1 => byte_cnt(5),
      I2 => \cur_byte_cnt_reg[15]\(3),
      I3 => byte_cnt(4),
      O => pre_byt_cnt2_i_14_n_0
    );
pre_byt_cnt2_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(2),
      I1 => byte_cnt(3),
      I2 => \cur_byte_cnt_reg[15]\(1),
      I3 => byte_cnt(2),
      O => pre_byt_cnt2_i_15_n_0
    );
pre_byt_cnt2_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(0),
      I1 => \^crc_partial_reg\(1),
      I2 => \cur_byte_cnt_reg[0]\(0),
      I3 => \^crc_partial_reg\(0),
      O => pre_byt_cnt2_i_16_n_0
    );
pre_byt_cnt2_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => byte_cnt(7),
      I1 => \cur_byte_cnt_reg[15]\(6),
      I2 => byte_cnt(6),
      I3 => \cur_byte_cnt_reg[15]\(5),
      O => pre_byt_cnt2_i_17_n_0
    );
pre_byt_cnt2_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => byte_cnt(5),
      I1 => \cur_byte_cnt_reg[15]\(4),
      I2 => byte_cnt(4),
      I3 => \cur_byte_cnt_reg[15]\(3),
      O => pre_byt_cnt2_i_18_n_0
    );
pre_byt_cnt2_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => byte_cnt(3),
      I1 => \cur_byte_cnt_reg[15]\(2),
      I2 => byte_cnt(2),
      I3 => \cur_byte_cnt_reg[15]\(1),
      O => pre_byt_cnt2_i_19_n_0
    );
pre_byt_cnt2_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^crc_partial_reg\(1),
      I1 => \cur_byte_cnt_reg[15]\(0),
      I2 => \^crc_partial_reg\(0),
      I3 => \cur_byte_cnt_reg[0]\(0),
      O => pre_byt_cnt2_i_20_n_0
    );
pre_byt_cnt2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(14),
      I1 => byte_cnt(15),
      I2 => \cur_byte_cnt_reg[15]\(13),
      I3 => byte_cnt(14),
      O => pre_byt_cnt2_i_5_n_0
    );
pre_byt_cnt2_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(12),
      I1 => byte_cnt(13),
      I2 => \cur_byte_cnt_reg[15]\(11),
      I3 => byte_cnt(12),
      O => pre_byt_cnt2_i_6_n_0
    );
pre_byt_cnt2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(10),
      I1 => byte_cnt(11),
      I2 => \cur_byte_cnt_reg[15]\(9),
      I3 => byte_cnt(10),
      O => pre_byt_cnt2_i_7_n_0
    );
pre_byt_cnt2_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \cur_byte_cnt_reg[15]\(8),
      I1 => byte_cnt(9),
      I2 => \cur_byte_cnt_reg[15]\(7),
      I3 => byte_cnt(8),
      O => pre_byt_cnt2_i_8_n_0
    );
pre_byt_cnt2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => byte_cnt(15),
      I1 => \cur_byte_cnt_reg[15]\(14),
      I2 => byte_cnt(14),
      I3 => \cur_byte_cnt_reg[15]\(13),
      O => pre_byt_cnt2_i_9_n_0
    );
pre_byt_cnt2_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => pre_byt_cnt2_reg_i_4_n_0,
      CO(3) => pre_byt_cnt2_reg(0),
      CO(2) => pre_byt_cnt2_reg_i_2_n_1,
      CO(1) => pre_byt_cnt2_reg_i_2_n_2,
      CO(0) => pre_byt_cnt2_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => pre_byt_cnt2_i_5_n_0,
      DI(2) => pre_byt_cnt2_i_6_n_0,
      DI(1) => pre_byt_cnt2_i_7_n_0,
      DI(0) => pre_byt_cnt2_i_8_n_0,
      O(3 downto 0) => NLW_pre_byt_cnt2_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => pre_byt_cnt2_i_9_n_0,
      S(2) => pre_byt_cnt2_i_10_n_0,
      S(1) => pre_byt_cnt2_i_11_n_0,
      S(0) => pre_byt_cnt2_i_12_n_0
    );
pre_byt_cnt2_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pre_byt_cnt2_reg_i_4_n_0,
      CO(2) => pre_byt_cnt2_reg_i_4_n_1,
      CO(1) => pre_byt_cnt2_reg_i_4_n_2,
      CO(0) => pre_byt_cnt2_reg_i_4_n_3,
      CYINIT => '1',
      DI(3) => pre_byt_cnt2_i_13_n_0,
      DI(2) => pre_byt_cnt2_i_14_n_0,
      DI(1) => pre_byt_cnt2_i_15_n_0,
      DI(0) => pre_byt_cnt2_i_16_n_0,
      O(3 downto 0) => NLW_pre_byt_cnt2_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => pre_byt_cnt2_i_17_n_0,
      S(2) => pre_byt_cnt2_i_18_n_0,
      S(1) => pre_byt_cnt2_i_19_n_0,
      S(0) => pre_byt_cnt2_i_20_n_0
    );
\reg_ecc_status_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^phecc_done\,
      I1 => \^phecc_status\(0),
      O => \reg_ecc_status_i_reg[2]\(0)
    );
\reg_ecc_status_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^phecc_status\(1),
      I1 => \^phecc_done\,
      O => \reg_ecc_status_i_reg[2]\(1)
    );
short_pkt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \byte_cnt_reg[15]_i_2_n_0\,
      I1 => \ecc_corrected_reg_n_0_[2]\,
      I2 => ecc_done,
      I3 => code_notfound,
      I4 => \ecc_corrected_reg_n_0_[3]\,
      O => short_pkt_int
    );
short_pkt_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => short_pkt_int,
      Q => short_pkt,
      R => srst
    );
syndrome_code_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(7),
      I1 => exp_ecc_i(7),
      O => syndrome_code(7)
    );
syndrome_code_inferred_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(6),
      I1 => exp_ecc_i(6),
      O => syndrome_code(6)
    );
syndrome_code_inferred_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(5),
      I1 => exp_ecc_i(5),
      O => syndrome_code(5)
    );
syndrome_code_inferred_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(4),
      I1 => exp_ecc_i(4),
      O => syndrome_code(4)
    );
syndrome_code_inferred_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(3),
      I1 => exp_ecc_i(3),
      O => syndrome_code(3)
    );
syndrome_code_inferred_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(2),
      I1 => exp_ecc_i(2),
      O => syndrome_code(2)
    );
syndrome_code_inferred_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(1),
      I1 => exp_ecc_i(1),
      O => syndrome_code(1)
    );
syndrome_code_inferred_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => calcd_ecc(0),
      I1 => exp_ecc_i(0),
      O => syndrome_code(0)
    );
syndrome_sum_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(5),
      I3 => syndrome_code(2),
      I4 => syndrome_code(3),
      I5 => syndrome_code(4),
      O => syndrome_sum(2)
    );
syndrome_sum_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(3),
      I5 => syndrome_code(2),
      O => syndrome_sum(1)
    );
syndrome_sum_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(3),
      I2 => syndrome_code(4),
      I3 => syndrome_code(5),
      I4 => syndrome_code(1),
      I5 => syndrome_code(0),
      O => syndrome_sum(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf is
  port (
    din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : out STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    dl0_rxactivehs : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_rxvalidhs : in STD_LOGIC;
    dl0_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_errsotsynchs : in STD_LOGIC;
    dl0_errsoths : in STD_LOGIC;
    dl0_rxsynchs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf : entity is "mipi_csi2_rx_ctrl_v1_0_8_ppi_inf";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf is
  signal \^din\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal errsoths_i : STD_LOGIC;
  signal errsotsynchs_i : STD_LOGIC;
  signal pkt_fst_data : STD_LOGIC;
  signal pkt_fst_data_d1 : STD_LOGIC;
  signal pkt_start1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1_i_1_n_0 : STD_LOGIC;
  signal pkt_wr_in_progress_d1_i_2_n_0 : STD_LOGIC;
  signal \ppi_fifo_wdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \ppi_fifo_wdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wen\ : STD_LOGIC;
  signal ppi_fifo_wen_i : STD_LOGIC;
  signal rxactivehs_d1 : STD_LOGIC;
  signal rxdatahs_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxvalidhs_d1 : STD_LOGIC;
  signal valid_hunt : STD_LOGIC;
  signal valid_hunt_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pkt_fst_data_d1_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ppi_fifo_wdata[11]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ppi_fifo_wdata[8]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of valid_hunt_i_1 : label is "soft_lutpair4";
begin
  din(11 downto 0) <= \^din\(11 downto 0);
  ppi_fifo_wen <= \^ppi_fifo_wen\;
pkt_fst_data_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F00020"
    )
        port map (
      I0 => dl0_rxactivehs,
      I1 => rxactivehs_d1,
      I2 => dl0_rxvalidhs,
      I3 => rxvalidhs_d1,
      I4 => valid_hunt,
      O => pkt_fst_data
    );
pkt_fst_data_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data,
      Q => pkt_fst_data_d1,
      R => '0'
    );
pkt_wr_in_progress_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEBEAAAA"
    )
        port map (
      I0 => pkt_wr_in_progress_d1_i_2_n_0,
      I1 => dl0_rxsynchs,
      I2 => dl0_errsotsynchs,
      I3 => dl0_errsoths,
      I4 => dl0_rxactivehs,
      I5 => rxactivehs_d1,
      O => pkt_wr_in_progress_d1_i_1_n_0
    );
pkt_wr_in_progress_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000080"
    )
        port map (
      I0 => pkt_wr_in_progress_d1,
      I1 => dest_arst,
      I2 => \arststages_ff_reg[1]\,
      I3 => \^din\(8),
      I4 => rxactivehs_d1,
      I5 => dl0_rxactivehs,
      O => pkt_wr_in_progress_d1_i_2_n_0
    );
pkt_wr_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_wr_in_progress_d1_i_1_n_0,
      Q => pkt_wr_in_progress_d1,
      R => '0'
    );
\ppi_fifo_wdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => pkt_fst_data_d1,
      I1 => dl0_errsotsynchs,
      I2 => dl0_rxactivehs,
      I3 => rxactivehs_d1,
      O => \ppi_fifo_wdata[10]_i_1_n_0\
    );
\ppi_fifo_wdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => dl0_errsotsynchs,
      I1 => dl0_rxactivehs,
      I2 => rxactivehs_d1,
      O => \ppi_fifo_wdata[11]_i_1_n_0\
    );
\ppi_fifo_wdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C500C0"
    )
        port map (
      I0 => \^ppi_fifo_wen\,
      I1 => dl0_errsotsynchs,
      I2 => dl0_rxactivehs,
      I3 => rxactivehs_d1,
      I4 => \^din\(8),
      O => errsotsynchs_i
    );
\ppi_fifo_wdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C500C0"
    )
        port map (
      I0 => \^ppi_fifo_wen\,
      I1 => dl0_errsoths,
      I2 => dl0_rxactivehs,
      I3 => rxactivehs_d1,
      I4 => \^din\(9),
      O => errsoths_i
    );
\ppi_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(0),
      Q => \^din\(0),
      R => '0'
    );
\ppi_fifo_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \ppi_fifo_wdata[10]_i_1_n_0\,
      Q => \^din\(10),
      R => '0'
    );
\ppi_fifo_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \ppi_fifo_wdata[11]_i_1_n_0\,
      Q => \^din\(11),
      R => '0'
    );
\ppi_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(1),
      Q => \^din\(1),
      R => '0'
    );
\ppi_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(2),
      Q => \^din\(2),
      R => '0'
    );
\ppi_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(3),
      Q => \^din\(3),
      R => '0'
    );
\ppi_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(4),
      Q => \^din\(4),
      R => '0'
    );
\ppi_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(5),
      Q => \^din\(5),
      R => '0'
    );
\ppi_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(6),
      Q => \^din\(6),
      R => '0'
    );
\ppi_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(7),
      Q => \^din\(7),
      R => '0'
    );
\ppi_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => errsotsynchs_i,
      Q => \^din\(8),
      R => '0'
    );
\ppi_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => errsoths_i,
      Q => \^din\(9),
      R => '0'
    );
ppi_wen_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF2020202020"
    )
        port map (
      I0 => rxvalidhs_d1,
      I1 => \^din\(8),
      I2 => pkt_wr_in_progress_d1,
      I3 => dl0_rxactivehs,
      I4 => rxactivehs_d1,
      I5 => pkt_start1,
      O => ppi_fifo_wen_i
    );
ppi_wen_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => dl0_errsoths,
      I1 => dl0_errsotsynchs,
      I2 => dl0_rxsynchs,
      O => pkt_start1
    );
ppi_wen_done_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => ppi_fifo_wen_i,
      Q => \^ppi_fifo_wen\,
      R => '0'
    );
rxactivehs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxactivehs,
      Q => rxactivehs_d1,
      R => '0'
    );
\rxdatahs_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(0),
      Q => rxdatahs_d1(0),
      R => '0'
    );
\rxdatahs_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(1),
      Q => rxdatahs_d1(1),
      R => '0'
    );
\rxdatahs_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(2),
      Q => rxdatahs_d1(2),
      R => '0'
    );
\rxdatahs_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(3),
      Q => rxdatahs_d1(3),
      R => '0'
    );
\rxdatahs_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(4),
      Q => rxdatahs_d1(4),
      R => '0'
    );
\rxdatahs_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(5),
      Q => rxdatahs_d1(5),
      R => '0'
    );
\rxdatahs_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(6),
      Q => rxdatahs_d1(6),
      R => '0'
    );
\rxdatahs_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(7),
      Q => rxdatahs_d1(7),
      R => '0'
    );
rxvalidhs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxvalidhs,
      Q => rxvalidhs_d1,
      R => '0'
    );
valid_hunt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8F8A"
    )
        port map (
      I0 => valid_hunt,
      I1 => rxvalidhs_d1,
      I2 => dl0_rxvalidhs,
      I3 => dl0_rxactivehs,
      I4 => rxactivehs_d1,
      O => valid_hunt_i_1_n_0
    );
valid_hunt_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => valid_hunt_i_1_n_0,
      Q => valid_hunt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf_0 is
  port (
    din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : out STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    dl1_rxactivehs : in STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    dl1_rxvalidhs : in STD_LOGIC;
    dl1_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_errsotsynchs : in STD_LOGIC;
    dl1_errsoths : in STD_LOGIC;
    dl1_rxsynchs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf_0 : entity is "mipi_csi2_rx_ctrl_v1_0_8_ppi_inf";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf_0;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_inf_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal errsoths_i : STD_LOGIC;
  signal errsotsynchs_i : STD_LOGIC;
  signal pkt_fst_data : STD_LOGIC;
  signal pkt_fst_data_d1 : STD_LOGIC;
  signal pkt_start1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1 : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_1__0_n_0\ : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_2__0_n_0\ : STD_LOGIC;
  signal \ppi_fifo_wdata[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \ppi_fifo_wdata[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wen\ : STD_LOGIC;
  signal ppi_fifo_wen_i : STD_LOGIC;
  signal rxactivehs_d1 : STD_LOGIC;
  signal rxdatahs_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxvalidhs_d1 : STD_LOGIC;
  signal valid_hunt : STD_LOGIC;
  signal \valid_hunt_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pkt_fst_data_d1_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ppi_fifo_wdata[11]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ppi_fifo_wdata[8]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \valid_hunt_i_1__0\ : label is "soft_lutpair10";
begin
  din(11 downto 0) <= \^din\(11 downto 0);
  ppi_fifo_wen <= \^ppi_fifo_wen\;
\pkt_fst_data_d1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F00020"
    )
        port map (
      I0 => dl1_rxactivehs,
      I1 => rxactivehs_d1,
      I2 => dl1_rxvalidhs,
      I3 => rxvalidhs_d1,
      I4 => valid_hunt,
      O => pkt_fst_data
    );
pkt_fst_data_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data,
      Q => pkt_fst_data_d1,
      R => '0'
    );
\pkt_wr_in_progress_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEBEAAAA"
    )
        port map (
      I0 => \pkt_wr_in_progress_d1_i_2__0_n_0\,
      I1 => dl1_rxsynchs,
      I2 => dl1_errsotsynchs,
      I3 => dl1_errsoths,
      I4 => dl1_rxactivehs,
      I5 => rxactivehs_d1,
      O => \pkt_wr_in_progress_d1_i_1__0_n_0\
    );
\pkt_wr_in_progress_d1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000080"
    )
        port map (
      I0 => pkt_wr_in_progress_d1,
      I1 => dest_arst,
      I2 => \arststages_ff_reg[1]\,
      I3 => \^din\(8),
      I4 => rxactivehs_d1,
      I5 => dl1_rxactivehs,
      O => \pkt_wr_in_progress_d1_i_2__0_n_0\
    );
pkt_wr_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => \pkt_wr_in_progress_d1_i_1__0_n_0\,
      Q => pkt_wr_in_progress_d1,
      R => '0'
    );
\ppi_fifo_wdata[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => pkt_fst_data_d1,
      I1 => dl1_errsotsynchs,
      I2 => dl1_rxactivehs,
      I3 => rxactivehs_d1,
      O => \ppi_fifo_wdata[10]_i_1__0_n_0\
    );
\ppi_fifo_wdata[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => dl1_errsotsynchs,
      I1 => dl1_rxactivehs,
      I2 => rxactivehs_d1,
      O => \ppi_fifo_wdata[11]_i_1__0_n_0\
    );
\ppi_fifo_wdata[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C500C0"
    )
        port map (
      I0 => \^ppi_fifo_wen\,
      I1 => dl1_errsotsynchs,
      I2 => dl1_rxactivehs,
      I3 => rxactivehs_d1,
      I4 => \^din\(8),
      O => errsotsynchs_i
    );
\ppi_fifo_wdata[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C500C0"
    )
        port map (
      I0 => \^ppi_fifo_wen\,
      I1 => dl1_errsoths,
      I2 => dl1_rxactivehs,
      I3 => rxactivehs_d1,
      I4 => \^din\(9),
      O => errsoths_i
    );
\ppi_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(0),
      Q => \^din\(0),
      R => '0'
    );
\ppi_fifo_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => \ppi_fifo_wdata[10]_i_1__0_n_0\,
      Q => \^din\(10),
      R => '0'
    );
\ppi_fifo_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => \ppi_fifo_wdata[11]_i_1__0_n_0\,
      Q => \^din\(11),
      R => '0'
    );
\ppi_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(1),
      Q => \^din\(1),
      R => '0'
    );
\ppi_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(2),
      Q => \^din\(2),
      R => '0'
    );
\ppi_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(3),
      Q => \^din\(3),
      R => '0'
    );
\ppi_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(4),
      Q => \^din\(4),
      R => '0'
    );
\ppi_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(5),
      Q => \^din\(5),
      R => '0'
    );
\ppi_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(6),
      Q => \^din\(6),
      R => '0'
    );
\ppi_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(7),
      Q => \^din\(7),
      R => '0'
    );
\ppi_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => errsotsynchs_i,
      Q => \^din\(8),
      R => '0'
    );
\ppi_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => errsoths_i,
      Q => \^din\(9),
      R => '0'
    );
\ppi_wen_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF2020202020"
    )
        port map (
      I0 => rxvalidhs_d1,
      I1 => \^din\(8),
      I2 => pkt_wr_in_progress_d1,
      I3 => dl1_rxactivehs,
      I4 => rxactivehs_d1,
      I5 => pkt_start1,
      O => ppi_fifo_wen_i
    );
\ppi_wen_done_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => dl1_errsoths,
      I1 => dl1_errsotsynchs,
      I2 => dl1_rxsynchs,
      O => pkt_start1
    );
ppi_wen_done_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => ppi_fifo_wen_i,
      Q => \^ppi_fifo_wen\,
      R => '0'
    );
rxactivehs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxactivehs,
      Q => rxactivehs_d1,
      R => '0'
    );
\rxdatahs_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(0),
      Q => rxdatahs_d1(0),
      R => '0'
    );
\rxdatahs_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(1),
      Q => rxdatahs_d1(1),
      R => '0'
    );
\rxdatahs_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(2),
      Q => rxdatahs_d1(2),
      R => '0'
    );
\rxdatahs_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(3),
      Q => rxdatahs_d1(3),
      R => '0'
    );
\rxdatahs_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(4),
      Q => rxdatahs_d1(4),
      R => '0'
    );
\rxdatahs_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(5),
      Q => rxdatahs_d1(5),
      R => '0'
    );
\rxdatahs_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(6),
      Q => rxdatahs_d1(6),
      R => '0'
    );
\rxdatahs_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(7),
      Q => rxdatahs_d1(7),
      R => '0'
    );
rxvalidhs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxvalidhs,
      Q => rxvalidhs_d1,
      R => '0'
    );
\valid_hunt_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8F8A"
    )
        port map (
      I0 => valid_hunt,
      I1 => rxvalidhs_d1,
      I2 => dl1_rxvalidhs,
      I3 => dl1_rxactivehs,
      I4 => rxactivehs_d1,
      O => \valid_hunt_i_1__0_n_0\
    );
valid_hunt_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => \valid_hunt_i_1__0_n_0\,
      Q => valid_hunt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_stream is
  port (
    srst : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tready : in STD_LOGIC;
    empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_stream : entity is "mipi_csi2_rx_ctrl_v1_0_8_stream";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_stream;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_stream is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[0].line_num_reg[0]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[0].rst_lnum_reg_n_0_[0]\ : STD_LOGIC;
  signal \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[1].line_num_reg[1]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[1].rst_lnum[1]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[1].rst_lnum_reg_n_0_[1]\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].line_num_reg[2]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[2].rst_lnum[2]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].rst_lnum_reg_n_0_[2]\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].line_num_reg[3]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[3].rst_lnum[3]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].rst_lnum[3]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].rst_lnum_reg_n_0_[3]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1_n_0\ : STD_LOGIC;
  signal blk_rd0 : STD_LOGIC;
  signal bytes_sent : STD_LOGIC;
  signal \bytes_sent[3]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_sent[3]_i_3_n_0\ : STD_LOGIC;
  signal bytes_sent_reg : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \bytes_sent_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_sent_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_sent_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_sent_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_sent_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_sent_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_sent_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_sent_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_sent_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_sent_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \bytes_sent_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \bytes_sent_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \bytes_sent_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \bytes_sent_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \bytes_sent_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \bytes_sent_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \bytes_sent_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_sent_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_sent_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_sent_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_sent_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_sent_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_sent_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_sent_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal cur_lp_dtype : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cur_lp_vc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cur_lp_vc0 : STD_LOGIC;
  signal cur_lp_wc_lte4 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_3_n_0 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_4_n_0 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_5_n_0 : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[10]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[11]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[12]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[13]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[14]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[15]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[8]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc0 : STD_LOGIC;
  signal \frame_num_vc0[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc1 : STD_LOGIC;
  signal \frame_num_vc1[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc2 : STD_LOGIC;
  signal \frame_num_vc2[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc3 : STD_LOGIC;
  signal \frame_num_vc3[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc3[15]_i_3_n_0\ : STD_LOGIC;
  signal \frame_num_vc3[15]_i_4_n_0\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[9]\ : STD_LOGIC;
  signal fsync_eni_int_reg : STD_LOGIC;
  signal fsync_vc0_int_reg : STD_LOGIC;
  signal fsync_vc0_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc0_rst_reg : STD_LOGIC;
  signal fsync_vc0_rst_reg0 : STD_LOGIC;
  signal fsync_vc0_rst_reg1 : STD_LOGIC;
  signal fsync_vc1_int_reg : STD_LOGIC;
  signal fsync_vc1_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc1_rst_reg : STD_LOGIC;
  signal fsync_vc1_rst_reg0 : STD_LOGIC;
  signal fsync_vc2_int_reg : STD_LOGIC;
  signal fsync_vc2_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc2_rst_reg : STD_LOGIC;
  signal fsync_vc2_rst_reg0 : STD_LOGIC;
  signal fsync_vc2_rst_reg_i_2_n_0 : STD_LOGIC;
  signal fsync_vc3_int_reg : STD_LOGIC;
  signal fsync_vc3_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc3_rst_reg : STD_LOGIC;
  signal fsync_vc3_rst_reg0 : STD_LOGIC;
  signal fsync_vc3_rst_reg_i_2_n_0 : STD_LOGIC;
  signal hunt_ecccrc : STD_LOGIC;
  signal hunt_ecccrc_i_1_n_0 : STD_LOGIC;
  signal last_beat1 : STD_LOGIC;
  signal last_beat2 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \m_axis_tdata[63]_i_2_n_0\ : STD_LOGIC;
  signal m_axis_tkeep_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axis_tlast\ : STD_LOGIC;
  signal m_axis_tlast_i_10_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_11_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_12_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_13_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_14_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_15_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_16_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_17_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_19_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_1_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_20_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_21_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_22_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_23_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_24_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_25_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_28_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_4_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_18_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_18_n_1 : STD_LOGIC;
  signal m_axis_tlast_reg_i_18_n_2 : STD_LOGIC;
  signal m_axis_tlast_reg_i_18_n_3 : STD_LOGIC;
  signal m_axis_tlast_reg_i_26_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_26_n_1 : STD_LOGIC;
  signal m_axis_tlast_reg_i_26_n_2 : STD_LOGIC;
  signal m_axis_tlast_reg_i_26_n_3 : STD_LOGIC;
  signal m_axis_tlast_reg_i_27_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_27_n_1 : STD_LOGIC;
  signal m_axis_tlast_reg_i_27_n_2 : STD_LOGIC;
  signal m_axis_tlast_reg_i_27_n_3 : STD_LOGIC;
  signal m_axis_tlast_reg_i_6_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_6_n_1 : STD_LOGIC;
  signal m_axis_tlast_reg_i_6_n_2 : STD_LOGIC;
  signal m_axis_tlast_reg_i_6_n_3 : STD_LOGIC;
  signal m_axis_tlast_reg_i_9_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_9_n_1 : STD_LOGIC;
  signal m_axis_tlast_reg_i_9_n_2 : STD_LOGIC;
  signal m_axis_tlast_reg_i_9_n_3 : STD_LOGIC;
  signal \^m_axis_tuser\ : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal m_axis_tuser0 : STD_LOGIC;
  signal \m_axis_tuser[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tuser[0]_i_2_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_2_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_3_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_4_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_5_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_6_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_7_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_8_n_0 : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[35]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[36]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[37]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[38]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[39]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[40]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[41]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[42]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[43]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[44]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[45]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[46]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[47]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[48]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[49]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[50]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[51]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[52]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[53]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[54]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[55]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[56]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[57]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[58]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[59]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[60]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[61]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[62]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[63]\ : STD_LOGIC;
  signal mem_rvld : STD_LOGIC;
  signal mem_vc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mem_wc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 69 to 69 );
  signal p_37_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_45_in : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_67_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal pend_data : STD_LOGIC;
  signal pend_data_i_1_n_0 : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal \^srst\ : STD_LOGIC;
  signal strm_prgrs_reg : STD_LOGIC;
  signal tlast_d1 : STD_LOGIC;
  signal tlast_d1_i_1_n_0 : STD_LOGIC;
  signal tvalid_d1 : STD_LOGIC;
  signal \NLW_bytes_sent_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bytes_sent_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_m_axis_tlast_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_m_axis_tlast_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_axis_tlast_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_axis_tlast_reg_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_axis_tlast_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_m_axis_tlast_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LINE_NUM_VC[3].line_num[3][15]_i_3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[3].rst_lnum[3]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[3].rst_lnum[3]_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[2]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[3]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[4]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[5]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[6]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \frame_num_vc3[15]_i_3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \frame_num_vc3[15]_i_4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of fsync_vc0_rst_reg_i_1 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of fsync_vc1_rst_reg_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of fsync_vc2_rst_reg_i_1 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of fsync_vc2_rst_reg_i_2 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of fsync_vc3_rst_reg_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of fsync_vc3_rst_reg_i_2 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of hunt_ecccrc_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \m_axis_tkeep[1]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \m_axis_tkeep[2]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \m_axis_tkeep[3]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \m_axis_tkeep[4]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \m_axis_tkeep[5]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \m_axis_tkeep[6]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \m_axis_tkeep[7]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of m_axis_tlast_i_2 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of m_axis_tvalid_i_2 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of m_axis_tvalid_i_3 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of m_axis_tvalid_i_5 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of m_axis_tvalid_i_8 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of pend_data_i_1 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of tlast_d1_i_1 : label is "soft_lutpair211";
begin
  CO(0) <= \^co\(0);
  m_axis_tlast <= \^m_axis_tlast\;
  m_axis_tuser(79 downto 0) <= \^m_axis_tuser\(79 downto 0);
  m_axis_tvalid <= \^m_axis_tvalid\;
  rd_en <= \^rd_en\;
  srst <= \^srst\;
\LINE_NUM_VC[0].line_num[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAFFFF"
    )
        port map (
      I0 => \LINE_NUM_VC[0].rst_lnum_reg_n_0_[0]\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => p_45_in,
      I4 => m_axis_aresetn,
      O => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num[0][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_45_in,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      O => p_46_out
    );
\LINE_NUM_VC[0].line_num_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(0),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(10),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(11),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(12),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(13),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(14),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(15),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(1),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(2),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(3),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(4),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(5),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(6),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(7),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(8),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_46_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(9),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].rst_lnum[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFFFFAAAEAAAE"
    )
        port map (
      I0 => \LINE_NUM_VC[3].rst_lnum[3]_i_2_n_0\,
      I1 => \LINE_NUM_VC[3].rst_lnum[3]_i_3_n_0\,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => cur_lp_vc(1),
      I5 => fsync_vc2_rst_reg_i_2_n_0,
      O => p_3_out
    );
\LINE_NUM_VC[0].rst_lnum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_3_out,
      Q => \LINE_NUM_VC[0].rst_lnum_reg_n_0_[0]\,
      R => \^srst\
    );
\LINE_NUM_VC[1].line_num[1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAFFFF"
    )
        port map (
      I0 => \LINE_NUM_VC[1].rst_lnum_reg_n_0_[1]\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => p_45_in,
      I4 => m_axis_aresetn,
      O => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num[1][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_45_in,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      O => p_37_out
    );
\LINE_NUM_VC[1].line_num_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(0),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(10),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(11),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(12),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(13),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(14),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(15),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(1),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(2),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(3),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(4),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(5),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(6),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(7),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(8),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_37_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(9),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].rst_lnum[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFFFFAAEAAAEA"
    )
        port map (
      I0 => \LINE_NUM_VC[3].rst_lnum[3]_i_2_n_0\,
      I1 => \LINE_NUM_VC[3].rst_lnum[3]_i_3_n_0\,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => cur_lp_vc(1),
      I5 => fsync_vc3_rst_reg_i_2_n_0,
      O => \LINE_NUM_VC[1].rst_lnum[1]_i_1_n_0\
    );
\LINE_NUM_VC[1].rst_lnum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_NUM_VC[1].rst_lnum[1]_i_1_n_0\,
      Q => \LINE_NUM_VC[1].rst_lnum_reg_n_0_[1]\,
      R => \^srst\
    );
\LINE_NUM_VC[2].line_num[2][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAFFFF"
    )
        port map (
      I0 => \LINE_NUM_VC[2].rst_lnum_reg_n_0_[2]\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => p_45_in,
      I4 => m_axis_aresetn,
      O => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num[2][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_45_in,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      O => p_28_out
    );
\LINE_NUM_VC[2].line_num_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(0),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(10),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(11),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(12),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(13),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(14),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(15),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(1),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(2),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(3),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(4),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(5),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(6),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(7),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(8),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_28_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(9),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEAAAEAAAEA"
    )
        port map (
      I0 => \LINE_NUM_VC[3].rst_lnum[3]_i_2_n_0\,
      I1 => \LINE_NUM_VC[3].rst_lnum[3]_i_3_n_0\,
      I2 => mem_vc(1),
      I3 => mem_vc(0),
      I4 => cur_lp_vc(1),
      I5 => fsync_vc2_rst_reg_i_2_n_0,
      O => \LINE_NUM_VC[2].rst_lnum[2]_i_1_n_0\
    );
\LINE_NUM_VC[2].rst_lnum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_NUM_VC[2].rst_lnum[2]_i_1_n_0\,
      Q => \LINE_NUM_VC[2].rst_lnum_reg_n_0_[2]\,
      R => \^srst\
    );
\LINE_NUM_VC[3].line_num[3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAFFFF"
    )
        port map (
      I0 => \LINE_NUM_VC[3].rst_lnum_reg_n_0_[3]\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => p_45_in,
      I4 => m_axis_aresetn,
      O => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num[3][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_45_in,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      O => p_19_out
    );
\LINE_NUM_VC[3].line_num[3][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => mem_rvld,
      I2 => p_0_in(2),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      O => p_45_in
    );
\LINE_NUM_VC[3].line_num_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(0),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(10),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(11),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(12),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(13),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(14),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(15),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(1),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(2),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(3),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(4),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(5),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(6),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(7),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(8),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_19_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(9),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].rst_lnum[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \LINE_NUM_VC[3].rst_lnum[3]_i_2_n_0\,
      I1 => \LINE_NUM_VC[3].rst_lnum[3]_i_3_n_0\,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => cur_lp_vc(1),
      I5 => fsync_vc3_rst_reg_i_2_n_0,
      O => p_0_out
    );
\LINE_NUM_VC[3].rst_lnum[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2010"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => \LINE_NUM_VC[3].rst_lnum[3]_i_2_n_0\
    );
\LINE_NUM_VC[3].rst_lnum[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3100"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      O => \LINE_NUM_VC[3].rst_lnum[3]_i_3_n_0\
    );
\LINE_NUM_VC[3].rst_lnum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_out,
      Q => \LINE_NUM_VC[3].rst_lnum_reg_n_0_[3]\,
      R => \^srst\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[1]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => \cur_lp_wc_reg_n_0_[2]\,
      I3 => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3_n_0\,
      O => m_axis_tkeep_i(0)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC7"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3_n_0\,
      I1 => \cur_lp_wc_reg_n_0_[1]\,
      I2 => \cur_lp_wc_reg_n_0_[0]\,
      I3 => \cur_lp_wc_reg_n_0_[2]\,
      O => m_axis_tkeep_i(1)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCB"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3_n_0\,
      I1 => \cur_lp_wc_reg_n_0_[1]\,
      I2 => \cur_lp_wc_reg_n_0_[0]\,
      I3 => \cur_lp_wc_reg_n_0_[2]\,
      O => m_axis_tkeep_i(2)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[1]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => \cur_lp_wc_reg_n_0_[2]\,
      I3 => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3_n_0\,
      O => m_axis_tkeep_i(3)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4443"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3_n_0\,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(4)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C043"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3_n_0\,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(5)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C083"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3_n_0\,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(6)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => \^m_axis_tvalid\,
      I2 => m_axis_tready,
      I3 => m_axis_aresetn,
      O => bytes_sent
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8883"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3_n_0\,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(7)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => cur_lp_dtype(0),
      I1 => cur_lp_dtype(1),
      I2 => cur_lp_dtype(3),
      I3 => cur_lp_dtype(5),
      I4 => cur_lp_dtype(4),
      O => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => m_axis_tkeep_i(0),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[0]\,
      S => bytes_sent
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => m_axis_tkeep_i(1),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[1]\,
      S => bytes_sent
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => m_axis_tkeep_i(2),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[2]\,
      S => bytes_sent
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => m_axis_tkeep_i(3),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[3]\,
      S => bytes_sent
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => m_axis_tkeep_i(4),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[4]\,
      S => bytes_sent
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => m_axis_tkeep_i(5),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[5]\,
      S => bytes_sent
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => m_axis_tkeep_i(6),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[6]\,
      S => bytes_sent
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => m_axis_tkeep_i(7),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[7]\,
      S => bytes_sent
    );
\TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCCCCCC00888088"
    )
        port map (
      I0 => m_axis_tuser0,
      I1 => m_axis_aresetn,
      I2 => m_axis_tready,
      I3 => \^m_axis_tvalid\,
      I4 => \^m_axis_tlast\,
      I5 => \^m_axis_tuser\(1),
      O => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1_n_0\
    );
\TUSER_WIDTH_GTE2.m_axis_tuser_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1_n_0\,
      Q => \^m_axis_tuser\(1),
      R => '0'
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[0]\,
      I1 => \frame_num_vc3_reg_n_0_[0]\,
      I2 => \frame_num_vc0_reg_n_0_[0]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[0]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[1]\,
      I1 => \frame_num_vc3_reg_n_0_[1]\,
      I2 => \frame_num_vc0_reg_n_0_[1]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[1]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[2]\,
      I1 => \frame_num_vc3_reg_n_0_[2]\,
      I2 => \frame_num_vc0_reg_n_0_[2]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[2]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[3]\,
      I1 => \frame_num_vc3_reg_n_0_[3]\,
      I2 => \frame_num_vc0_reg_n_0_[3]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[3]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[4]\,
      I1 => \frame_num_vc3_reg_n_0_[4]\,
      I2 => \frame_num_vc0_reg_n_0_[4]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[4]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[5]\,
      I1 => \frame_num_vc3_reg_n_0_[5]\,
      I2 => \frame_num_vc0_reg_n_0_[5]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[5]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[6]\,
      I1 => \frame_num_vc3_reg_n_0_[6]\,
      I2 => \frame_num_vc0_reg_n_0_[6]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[6]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[7]\,
      I1 => \frame_num_vc3_reg_n_0_[7]\,
      I2 => \frame_num_vc0_reg_n_0_[7]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[7]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[8]\,
      I1 => \frame_num_vc3_reg_n_0_[8]\,
      I2 => \frame_num_vc0_reg_n_0_[8]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[8]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[9]\,
      I1 => \frame_num_vc3_reg_n_0_[9]\,
      I2 => \frame_num_vc0_reg_n_0_[9]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[9]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[10]\,
      I1 => \frame_num_vc3_reg_n_0_[10]\,
      I2 => \frame_num_vc0_reg_n_0_[10]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[10]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[11]\,
      I1 => \frame_num_vc3_reg_n_0_[11]\,
      I2 => \frame_num_vc0_reg_n_0_[11]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[11]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[12]\,
      I1 => \frame_num_vc3_reg_n_0_[12]\,
      I2 => \frame_num_vc0_reg_n_0_[12]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[12]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[13]\,
      I1 => \frame_num_vc3_reg_n_0_[13]\,
      I2 => \frame_num_vc0_reg_n_0_[13]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[13]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[14]\,
      I1 => \frame_num_vc3_reg_n_0_[14]\,
      I2 => \frame_num_vc0_reg_n_0_[14]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[14]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \frame_num_vc2_reg_n_0_[15]\,
      I1 => \frame_num_vc3_reg_n_0_[15]\,
      I2 => \frame_num_vc0_reg_n_0_[15]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc1_reg_n_0_[15]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_1_n_0\,
      Q => \^m_axis_tuser\(2),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_1_n_0\,
      Q => \^m_axis_tuser\(3),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_1_n_0\,
      Q => \^m_axis_tuser\(4),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_1_n_0\,
      Q => \^m_axis_tuser\(5),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_1_n_0\,
      Q => \^m_axis_tuser\(6),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_1_n_0\,
      Q => \^m_axis_tuser\(7),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_1_n_0\,
      Q => \^m_axis_tuser\(8),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_1_n_0\,
      Q => \^m_axis_tuser\(9),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_1_n_0\,
      Q => \^m_axis_tuser\(10),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_1_n_0\,
      Q => \^m_axis_tuser\(11),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_1_n_0\,
      Q => \^m_axis_tuser\(12),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_1_n_0\,
      Q => \^m_axis_tuser\(13),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_1_n_0\,
      Q => \^m_axis_tuser\(14),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_1_n_0\,
      Q => \^m_axis_tuser\(15),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_1_n_0\,
      Q => \^m_axis_tuser\(16),
      R => \^srst\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_1_n_0\,
      Q => \^m_axis_tuser\(17),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(0),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(0),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(0),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(0),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(1),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(1),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(1),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(1),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(2),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(2),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(2),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(2),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(3),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(3),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(3),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(4),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(4),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(4),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(4),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(5),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(5),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(5),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(5),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(6),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(6),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(6),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(6),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(7),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(7),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(7),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(7),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(8),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(8),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(8),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(8),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(9),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(9),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(9),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(9),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(10),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(10),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(10),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(10),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(11),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(11),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(11),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(11),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(12),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(12),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(12),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(12),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(13),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(13),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(13),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(13),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(14),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(14),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(14),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(14),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \LINE_NUM_VC[2].line_num_reg[2]_1\(15),
      I1 => \LINE_NUM_VC[3].line_num_reg[3]_0\(15),
      I2 => \LINE_NUM_VC[0].line_num_reg[0]_3\(15),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[1].line_num_reg[1]_2\(15),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1_n_0\,
      Q => \^m_axis_tuser\(18),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1_n_0\,
      Q => \^m_axis_tuser\(19),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1_n_0\,
      Q => \^m_axis_tuser\(20),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1_n_0\,
      Q => \^m_axis_tuser\(21),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1_n_0\,
      Q => \^m_axis_tuser\(22),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1_n_0\,
      Q => \^m_axis_tuser\(23),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1_n_0\,
      Q => \^m_axis_tuser\(24),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1_n_0\,
      Q => \^m_axis_tuser\(25),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1_n_0\,
      Q => \^m_axis_tuser\(26),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1_n_0\,
      Q => \^m_axis_tuser\(27),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1_n_0\,
      Q => \^m_axis_tuser\(28),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1_n_0\,
      Q => \^m_axis_tuser\(29),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1_n_0\,
      Q => \^m_axis_tuser\(30),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1_n_0\,
      Q => \^m_axis_tuser\(31),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1_n_0\,
      Q => \^m_axis_tuser\(32),
      R => \^srst\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1_n_0\,
      Q => \^m_axis_tuser\(33),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[0]\,
      Q => \^m_axis_tuser\(34),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[1]\,
      Q => \^m_axis_tuser\(35),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[2]\,
      Q => \^m_axis_tuser\(36),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[3]\,
      Q => \^m_axis_tuser\(37),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[4]\,
      Q => \^m_axis_tuser\(38),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[5]\,
      Q => \^m_axis_tuser\(39),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[6]\,
      Q => \^m_axis_tuser\(40),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[7]\,
      Q => \^m_axis_tuser\(41),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[8]\,
      Q => \^m_axis_tuser\(42),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[9]\,
      Q => \^m_axis_tuser\(43),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[10]\,
      Q => \^m_axis_tuser\(44),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[11]\,
      Q => \^m_axis_tuser\(45),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[12]\,
      Q => \^m_axis_tuser\(46),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[13]\,
      Q => \^m_axis_tuser\(47),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[14]\,
      Q => \^m_axis_tuser\(48),
      R => \^srst\
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => \cur_lp_wc_reg_n_0_[15]\,
      Q => \^m_axis_tuser\(49),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => p_67_in,
      I1 => mem_rvld,
      I2 => p_1_in,
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => p_2_out(69)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      O => p_1_in
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_dtype(0),
      Q => \^m_axis_tuser\(50),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_dtype(1),
      Q => \^m_axis_tuser\(51),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_dtype(2),
      Q => \^m_axis_tuser\(52),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_dtype(3),
      Q => \^m_axis_tuser\(53),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_dtype(4),
      Q => \^m_axis_tuser\(54),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_dtype(5),
      Q => \^m_axis_tuser\(55),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => \mem_rdata_r_reg_n_0_[0]\,
      Q => \^m_axis_tuser\(56),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => \mem_rdata_r_reg_n_0_[1]\,
      Q => \^m_axis_tuser\(57),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => \mem_rdata_r_reg_n_0_[2]\,
      Q => \^m_axis_tuser\(58),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => \mem_rdata_r_reg_n_0_[3]\,
      Q => \^m_axis_tuser\(59),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => \mem_rdata_r_reg_n_0_[4]\,
      Q => \^m_axis_tuser\(60),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => \mem_rdata_r_reg_n_0_[5]\,
      Q => \^m_axis_tuser\(61),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_vc(0),
      Q => \^m_axis_tuser\(62),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_vc(1),
      Q => \^m_axis_tuser\(63),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(0),
      Q => \^m_axis_tuser\(64),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(1),
      Q => \^m_axis_tuser\(65),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(2),
      Q => \^m_axis_tuser\(66),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(3),
      Q => \^m_axis_tuser\(67),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(4),
      Q => \^m_axis_tuser\(68),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(5),
      Q => \^m_axis_tuser\(69),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(6),
      Q => \^m_axis_tuser\(70),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(7),
      Q => \^m_axis_tuser\(71),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(8),
      Q => \^m_axis_tuser\(72),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(9),
      Q => \^m_axis_tuser\(73),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(10),
      Q => \^m_axis_tuser\(74),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(11),
      Q => \^m_axis_tuser\(75),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(12),
      Q => \^m_axis_tuser\(76),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(13),
      Q => \^m_axis_tuser\(77),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(14),
      Q => \^m_axis_tuser\(78),
      R => \^srst\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => mem_wc(15),
      Q => \^m_axis_tuser\(79),
      R => \^srst\
    );
\bytes_sent[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => \bytes_sent[3]_i_1_n_0\
    );
\bytes_sent[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_sent_reg(3),
      O => \bytes_sent[3]_i_3_n_0\
    );
\bytes_sent_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[7]_i_1_n_4\,
      Q => bytes_sent_reg(10),
      R => bytes_sent
    );
\bytes_sent_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[11]_i_1_n_7\,
      Q => bytes_sent_reg(11),
      R => bytes_sent
    );
\bytes_sent_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_sent_reg[7]_i_1_n_0\,
      CO(3) => \bytes_sent_reg[11]_i_1_n_0\,
      CO(2) => \bytes_sent_reg[11]_i_1_n_1\,
      CO(1) => \bytes_sent_reg[11]_i_1_n_2\,
      CO(0) => \bytes_sent_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bytes_sent_reg[11]_i_1_n_4\,
      O(2) => \bytes_sent_reg[11]_i_1_n_5\,
      O(1) => \bytes_sent_reg[11]_i_1_n_6\,
      O(0) => \bytes_sent_reg[11]_i_1_n_7\,
      S(3 downto 0) => bytes_sent_reg(14 downto 11)
    );
\bytes_sent_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[11]_i_1_n_6\,
      Q => bytes_sent_reg(12),
      R => bytes_sent
    );
\bytes_sent_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[11]_i_1_n_5\,
      Q => bytes_sent_reg(13),
      R => bytes_sent
    );
\bytes_sent_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[11]_i_1_n_4\,
      Q => bytes_sent_reg(14),
      R => bytes_sent
    );
\bytes_sent_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[15]_i_1_n_7\,
      Q => bytes_sent_reg(15),
      R => bytes_sent
    );
\bytes_sent_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_sent_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_bytes_sent_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bytes_sent_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \bytes_sent_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => bytes_sent_reg(15)
    );
\bytes_sent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[3]_i_2_n_7\,
      Q => bytes_sent_reg(3),
      R => bytes_sent
    );
\bytes_sent_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bytes_sent_reg[3]_i_2_n_0\,
      CO(2) => \bytes_sent_reg[3]_i_2_n_1\,
      CO(1) => \bytes_sent_reg[3]_i_2_n_2\,
      CO(0) => \bytes_sent_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \bytes_sent_reg[3]_i_2_n_4\,
      O(2) => \bytes_sent_reg[3]_i_2_n_5\,
      O(1) => \bytes_sent_reg[3]_i_2_n_6\,
      O(0) => \bytes_sent_reg[3]_i_2_n_7\,
      S(3 downto 1) => bytes_sent_reg(6 downto 4),
      S(0) => \bytes_sent[3]_i_3_n_0\
    );
\bytes_sent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[3]_i_2_n_6\,
      Q => bytes_sent_reg(4),
      R => bytes_sent
    );
\bytes_sent_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[3]_i_2_n_5\,
      Q => bytes_sent_reg(5),
      R => bytes_sent
    );
\bytes_sent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[3]_i_2_n_4\,
      Q => bytes_sent_reg(6),
      R => bytes_sent
    );
\bytes_sent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[7]_i_1_n_7\,
      Q => bytes_sent_reg(7),
      R => bytes_sent
    );
\bytes_sent_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_sent_reg[3]_i_2_n_0\,
      CO(3) => \bytes_sent_reg[7]_i_1_n_0\,
      CO(2) => \bytes_sent_reg[7]_i_1_n_1\,
      CO(1) => \bytes_sent_reg[7]_i_1_n_2\,
      CO(0) => \bytes_sent_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bytes_sent_reg[7]_i_1_n_4\,
      O(2) => \bytes_sent_reg[7]_i_1_n_5\,
      O(1) => \bytes_sent_reg[7]_i_1_n_6\,
      O(0) => \bytes_sent_reg[7]_i_1_n_7\,
      S(3 downto 0) => bytes_sent_reg(10 downto 7)
    );
\bytes_sent_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[7]_i_1_n_6\,
      Q => bytes_sent_reg(8),
      R => bytes_sent
    );
\bytes_sent_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \bytes_sent[3]_i_1_n_0\,
      D => \bytes_sent_reg[7]_i_1_n_5\,
      Q => bytes_sent_reg(9),
      R => bytes_sent
    );
\cur_lp_dtype_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[0]\,
      Q => cur_lp_dtype(0),
      R => fsync_eni_int_reg
    );
\cur_lp_dtype_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[1]\,
      Q => cur_lp_dtype(1),
      R => fsync_eni_int_reg
    );
\cur_lp_dtype_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[2]\,
      Q => cur_lp_dtype(2),
      R => fsync_eni_int_reg
    );
\cur_lp_dtype_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[3]\,
      Q => cur_lp_dtype(3),
      R => fsync_eni_int_reg
    );
\cur_lp_dtype_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[4]\,
      Q => cur_lp_dtype(4),
      R => fsync_eni_int_reg
    );
\cur_lp_dtype_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[5]\,
      Q => cur_lp_dtype(5),
      R => fsync_eni_int_reg
    );
\cur_lp_vc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_vc(0),
      Q => cur_lp_vc(0),
      R => fsync_eni_int_reg
    );
\cur_lp_vc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_vc(1),
      Q => cur_lp_vc(1),
      R => fsync_eni_int_reg
    );
cur_lp_wc_lte4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0804FFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => m_axis_aresetn,
      O => fsync_eni_int_reg
    );
cur_lp_wc_lte4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => mem_rvld,
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      O => cur_lp_vc0
    );
cur_lp_wc_lte4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000000000000"
    )
        port map (
      I0 => mem_wc(0),
      I1 => mem_wc(1),
      I2 => mem_wc(2),
      I3 => mem_wc(3),
      I4 => cur_lp_wc_lte4_i_4_n_0,
      I5 => cur_lp_wc_lte4_i_5_n_0,
      O => cur_lp_wc_lte4_i_3_n_0
    );
cur_lp_wc_lte4_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mem_wc(12),
      I1 => mem_wc(13),
      I2 => mem_wc(10),
      I3 => mem_wc(11),
      I4 => mem_wc(15),
      I5 => mem_wc(14),
      O => cur_lp_wc_lte4_i_4_n_0
    );
cur_lp_wc_lte4_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mem_wc(6),
      I1 => mem_wc(7),
      I2 => mem_wc(4),
      I3 => mem_wc(5),
      I4 => mem_wc(9),
      I5 => mem_wc(8),
      O => cur_lp_wc_lte4_i_5_n_0
    );
cur_lp_wc_lte4_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => cur_lp_wc_lte4_i_3_n_0,
      Q => cur_lp_wc_lte4,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(0),
      Q => \cur_lp_wc_reg_n_0_[0]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(10),
      Q => \cur_lp_wc_reg_n_0_[10]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(11),
      Q => \cur_lp_wc_reg_n_0_[11]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(12),
      Q => \cur_lp_wc_reg_n_0_[12]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(13),
      Q => \cur_lp_wc_reg_n_0_[13]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(14),
      Q => \cur_lp_wc_reg_n_0_[14]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(15),
      Q => \cur_lp_wc_reg_n_0_[15]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(1),
      Q => \cur_lp_wc_reg_n_0_[1]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(2),
      Q => \cur_lp_wc_reg_n_0_[2]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(3),
      Q => \cur_lp_wc_reg_n_0_[3]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(4),
      Q => \cur_lp_wc_reg_n_0_[4]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(5),
      Q => \cur_lp_wc_reg_n_0_[5]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(6),
      Q => \cur_lp_wc_reg_n_0_[6]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(7),
      Q => \cur_lp_wc_reg_n_0_[7]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(8),
      Q => \cur_lp_wc_reg_n_0_[8]\,
      R => fsync_eni_int_reg
    );
\cur_lp_wc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(9),
      Q => \cur_lp_wc_reg_n_0_[9]\,
      R => fsync_eni_int_reg
    );
\frame_num_vc0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \frame_num_vc3[15]_i_3_n_0\,
      I3 => fsync_eni_int_reg,
      O => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => mem_rvld,
      I1 => \frame_num_vc3[15]_i_4_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => mem_vc(0),
      I5 => mem_vc(1),
      O => frame_num_vc0
    );
\frame_num_vc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(0),
      Q => \frame_num_vc0_reg_n_0_[0]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(10),
      Q => \frame_num_vc0_reg_n_0_[10]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(11),
      Q => \frame_num_vc0_reg_n_0_[11]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(12),
      Q => \frame_num_vc0_reg_n_0_[12]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(13),
      Q => \frame_num_vc0_reg_n_0_[13]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(14),
      Q => \frame_num_vc0_reg_n_0_[14]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(15),
      Q => \frame_num_vc0_reg_n_0_[15]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(1),
      Q => \frame_num_vc0_reg_n_0_[1]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(2),
      Q => \frame_num_vc0_reg_n_0_[2]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(3),
      Q => \frame_num_vc0_reg_n_0_[3]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(4),
      Q => \frame_num_vc0_reg_n_0_[4]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(5),
      Q => \frame_num_vc0_reg_n_0_[5]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(6),
      Q => \frame_num_vc0_reg_n_0_[6]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(7),
      Q => \frame_num_vc0_reg_n_0_[7]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(8),
      Q => \frame_num_vc0_reg_n_0_[8]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(9),
      Q => \frame_num_vc0_reg_n_0_[9]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \frame_num_vc3[15]_i_3_n_0\,
      I3 => fsync_eni_int_reg,
      O => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \frame_num_vc3[15]_i_4_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => mem_vc(0),
      I5 => mem_vc(1),
      O => frame_num_vc1
    );
\frame_num_vc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(0),
      Q => \frame_num_vc1_reg_n_0_[0]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(10),
      Q => \frame_num_vc1_reg_n_0_[10]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(11),
      Q => \frame_num_vc1_reg_n_0_[11]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(12),
      Q => \frame_num_vc1_reg_n_0_[12]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(13),
      Q => \frame_num_vc1_reg_n_0_[13]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(14),
      Q => \frame_num_vc1_reg_n_0_[14]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(15),
      Q => \frame_num_vc1_reg_n_0_[15]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(1),
      Q => \frame_num_vc1_reg_n_0_[1]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(2),
      Q => \frame_num_vc1_reg_n_0_[2]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(3),
      Q => \frame_num_vc1_reg_n_0_[3]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(4),
      Q => \frame_num_vc1_reg_n_0_[4]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(5),
      Q => \frame_num_vc1_reg_n_0_[5]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(6),
      Q => \frame_num_vc1_reg_n_0_[6]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(7),
      Q => \frame_num_vc1_reg_n_0_[7]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(8),
      Q => \frame_num_vc1_reg_n_0_[8]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(9),
      Q => \frame_num_vc1_reg_n_0_[9]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => mem_vc(0),
      I1 => mem_vc(1),
      I2 => \frame_num_vc3[15]_i_3_n_0\,
      I3 => fsync_eni_int_reg,
      O => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \frame_num_vc3[15]_i_4_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => mem_vc(1),
      I5 => mem_vc(0),
      O => frame_num_vc2
    );
\frame_num_vc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(0),
      Q => \frame_num_vc2_reg_n_0_[0]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(10),
      Q => \frame_num_vc2_reg_n_0_[10]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(11),
      Q => \frame_num_vc2_reg_n_0_[11]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(12),
      Q => \frame_num_vc2_reg_n_0_[12]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(13),
      Q => \frame_num_vc2_reg_n_0_[13]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(14),
      Q => \frame_num_vc2_reg_n_0_[14]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(15),
      Q => \frame_num_vc2_reg_n_0_[15]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(1),
      Q => \frame_num_vc2_reg_n_0_[1]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(2),
      Q => \frame_num_vc2_reg_n_0_[2]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(3),
      Q => \frame_num_vc2_reg_n_0_[3]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(4),
      Q => \frame_num_vc2_reg_n_0_[4]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(5),
      Q => \frame_num_vc2_reg_n_0_[5]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(6),
      Q => \frame_num_vc2_reg_n_0_[6]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(7),
      Q => \frame_num_vc2_reg_n_0_[7]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(8),
      Q => \frame_num_vc2_reg_n_0_[8]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(9),
      Q => \frame_num_vc2_reg_n_0_[9]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => \frame_num_vc3[15]_i_3_n_0\,
      I3 => fsync_eni_int_reg,
      O => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => mem_rvld,
      I1 => \frame_num_vc3[15]_i_4_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => mem_vc(0),
      I5 => mem_vc(1),
      O => frame_num_vc3
    );
\frame_num_vc3[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => mem_rvld,
      O => \frame_num_vc3[15]_i_3_n_0\
    );
\frame_num_vc3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      O => \frame_num_vc3[15]_i_4_n_0\
    );
\frame_num_vc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(0),
      Q => \frame_num_vc3_reg_n_0_[0]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(10),
      Q => \frame_num_vc3_reg_n_0_[10]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(11),
      Q => \frame_num_vc3_reg_n_0_[11]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(12),
      Q => \frame_num_vc3_reg_n_0_[12]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(13),
      Q => \frame_num_vc3_reg_n_0_[13]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(14),
      Q => \frame_num_vc3_reg_n_0_[14]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(15),
      Q => \frame_num_vc3_reg_n_0_[15]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(1),
      Q => \frame_num_vc3_reg_n_0_[1]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(2),
      Q => \frame_num_vc3_reg_n_0_[2]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(3),
      Q => \frame_num_vc3_reg_n_0_[3]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(4),
      Q => \frame_num_vc3_reg_n_0_[4]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(5),
      Q => \frame_num_vc3_reg_n_0_[5]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(6),
      Q => \frame_num_vc3_reg_n_0_[6]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(7),
      Q => \frame_num_vc3_reg_n_0_[7]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(8),
      Q => \frame_num_vc3_reg_n_0_[8]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(9),
      Q => \frame_num_vc3_reg_n_0_[9]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
fsync_vc0_int_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => frame_num_vc0,
      I1 => fsync_vc0_rst_reg,
      I2 => fsync_vc0_int_reg,
      O => fsync_vc0_int_reg_i_1_n_0
    );
fsync_vc0_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc0_int_reg_i_1_n_0,
      Q => fsync_vc0_int_reg,
      R => fsync_eni_int_reg
    );
fsync_vc0_rst_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => mem_rvld,
      I2 => fsync_vc2_rst_reg_i_2_n_0,
      O => fsync_vc0_rst_reg0
    );
fsync_vc0_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc0_rst_reg0,
      Q => fsync_vc0_rst_reg,
      R => \^srst\
    );
fsync_vc1_int_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => frame_num_vc1,
      I1 => fsync_vc1_rst_reg,
      I2 => fsync_vc1_int_reg,
      O => fsync_vc1_int_reg_i_1_n_0
    );
fsync_vc1_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc1_int_reg_i_1_n_0,
      Q => fsync_vc1_int_reg,
      R => fsync_eni_int_reg
    );
fsync_vc1_rst_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => mem_rvld,
      I2 => fsync_vc3_rst_reg_i_2_n_0,
      O => fsync_vc1_rst_reg0
    );
fsync_vc1_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc1_rst_reg0,
      Q => fsync_vc1_rst_reg,
      R => \^srst\
    );
fsync_vc2_int_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => frame_num_vc2,
      I1 => fsync_vc2_rst_reg,
      I2 => fsync_vc2_int_reg,
      O => fsync_vc2_int_reg_i_1_n_0
    );
fsync_vc2_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc2_int_reg_i_1_n_0,
      Q => fsync_vc2_int_reg,
      R => fsync_eni_int_reg
    );
fsync_vc2_rst_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_rvld,
      I1 => cur_lp_vc(1),
      I2 => fsync_vc2_rst_reg_i_2_n_0,
      O => fsync_vc2_rst_reg0
    );
fsync_vc2_rst_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => fsync_vc0_rst_reg1,
      I4 => cur_lp_vc(0),
      O => fsync_vc2_rst_reg_i_2_n_0
    );
fsync_vc2_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc2_rst_reg0,
      Q => fsync_vc2_rst_reg,
      R => \^srst\
    );
fsync_vc3_int_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => frame_num_vc3,
      I1 => fsync_vc3_rst_reg,
      I2 => fsync_vc3_int_reg,
      O => fsync_vc3_int_reg_i_1_n_0
    );
fsync_vc3_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc3_int_reg_i_1_n_0,
      Q => fsync_vc3_int_reg,
      R => fsync_eni_int_reg
    );
fsync_vc3_rst_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_rvld,
      I1 => cur_lp_vc(1),
      I2 => fsync_vc3_rst_reg_i_2_n_0,
      O => fsync_vc3_rst_reg0
    );
fsync_vc3_rst_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => fsync_vc0_rst_reg1,
      I4 => cur_lp_vc(0),
      O => fsync_vc3_rst_reg_i_2_n_0
    );
fsync_vc3_rst_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => cur_lp_dtype(1),
      I1 => cur_lp_dtype(4),
      I2 => cur_lp_dtype(3),
      I3 => cur_lp_dtype(0),
      I4 => cur_lp_dtype(2),
      I5 => cur_lp_dtype(5),
      O => fsync_vc0_rst_reg1
    );
fsync_vc3_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc3_rst_reg0,
      Q => fsync_vc3_rst_reg,
      R => \^srst\
    );
hunt_ecccrc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => blk_rd0,
      I1 => \^m_axis_tlast\,
      I2 => \^m_axis_tvalid\,
      I3 => m_axis_tready,
      I4 => hunt_ecccrc,
      O => hunt_ecccrc_i_1_n_0
    );
hunt_ecccrc_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => hunt_ecccrc_i_1_n_0,
      Q => hunt_ecccrc,
      R => \^srst\
    );
lbuf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000B"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      I2 => empty,
      I3 => hunt_ecccrc,
      I4 => blk_rd0,
      O => \^rd_en\
    );
lbuf_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => mem_rvld,
      I5 => pend_data,
      O => blk_rd0
    );
\m_axis_tdata[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axis_aresetn,
      O => \^srst\
    );
\m_axis_tdata[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000C00000000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => m_axis_tvalid_i_3_n_0,
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_1_in,
      O => \m_axis_tdata[63]_i_2_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[0]\,
      Q => m_axis_tdata(0),
      R => \^srst\
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(2),
      Q => m_axis_tdata(10),
      R => \^srst\
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(3),
      Q => m_axis_tdata(11),
      R => \^srst\
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(4),
      Q => m_axis_tdata(12),
      R => \^srst\
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(5),
      Q => m_axis_tdata(13),
      R => \^srst\
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(6),
      Q => m_axis_tdata(14),
      R => \^srst\
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(7),
      Q => m_axis_tdata(15),
      R => \^srst\
    );
\m_axis_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(8),
      Q => m_axis_tdata(16),
      R => \^srst\
    );
\m_axis_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(9),
      Q => m_axis_tdata(17),
      R => \^srst\
    );
\m_axis_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(10),
      Q => m_axis_tdata(18),
      R => \^srst\
    );
\m_axis_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(11),
      Q => m_axis_tdata(19),
      R => \^srst\
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[1]\,
      Q => m_axis_tdata(1),
      R => \^srst\
    );
\m_axis_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(12),
      Q => m_axis_tdata(20),
      R => \^srst\
    );
\m_axis_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(13),
      Q => m_axis_tdata(21),
      R => \^srst\
    );
\m_axis_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(14),
      Q => m_axis_tdata(22),
      R => \^srst\
    );
\m_axis_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(15),
      Q => m_axis_tdata(23),
      R => \^srst\
    );
\m_axis_tdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[24]\,
      Q => m_axis_tdata(24),
      R => \^srst\
    );
\m_axis_tdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[25]\,
      Q => m_axis_tdata(25),
      R => \^srst\
    );
\m_axis_tdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[26]\,
      Q => m_axis_tdata(26),
      R => \^srst\
    );
\m_axis_tdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[27]\,
      Q => m_axis_tdata(27),
      R => \^srst\
    );
\m_axis_tdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[28]\,
      Q => m_axis_tdata(28),
      R => \^srst\
    );
\m_axis_tdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[29]\,
      Q => m_axis_tdata(29),
      R => \^srst\
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[2]\,
      Q => m_axis_tdata(2),
      R => \^srst\
    );
\m_axis_tdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[30]\,
      Q => m_axis_tdata(30),
      R => \^srst\
    );
\m_axis_tdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[31]\,
      Q => m_axis_tdata(31),
      R => \^srst\
    );
\m_axis_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[32]\,
      Q => m_axis_tdata(32),
      R => \^srst\
    );
\m_axis_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[33]\,
      Q => m_axis_tdata(33),
      R => \^srst\
    );
\m_axis_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[34]\,
      Q => m_axis_tdata(34),
      R => \^srst\
    );
\m_axis_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[35]\,
      Q => m_axis_tdata(35),
      R => \^srst\
    );
\m_axis_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[36]\,
      Q => m_axis_tdata(36),
      R => \^srst\
    );
\m_axis_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[37]\,
      Q => m_axis_tdata(37),
      R => \^srst\
    );
\m_axis_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[38]\,
      Q => m_axis_tdata(38),
      R => \^srst\
    );
\m_axis_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[39]\,
      Q => m_axis_tdata(39),
      R => \^srst\
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[3]\,
      Q => m_axis_tdata(3),
      R => \^srst\
    );
\m_axis_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[40]\,
      Q => m_axis_tdata(40),
      R => \^srst\
    );
\m_axis_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[41]\,
      Q => m_axis_tdata(41),
      R => \^srst\
    );
\m_axis_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[42]\,
      Q => m_axis_tdata(42),
      R => \^srst\
    );
\m_axis_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[43]\,
      Q => m_axis_tdata(43),
      R => \^srst\
    );
\m_axis_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[44]\,
      Q => m_axis_tdata(44),
      R => \^srst\
    );
\m_axis_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[45]\,
      Q => m_axis_tdata(45),
      R => \^srst\
    );
\m_axis_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[46]\,
      Q => m_axis_tdata(46),
      R => \^srst\
    );
\m_axis_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[47]\,
      Q => m_axis_tdata(47),
      R => \^srst\
    );
\m_axis_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[48]\,
      Q => m_axis_tdata(48),
      R => \^srst\
    );
\m_axis_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[49]\,
      Q => m_axis_tdata(49),
      R => \^srst\
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[4]\,
      Q => m_axis_tdata(4),
      R => \^srst\
    );
\m_axis_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[50]\,
      Q => m_axis_tdata(50),
      R => \^srst\
    );
\m_axis_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[51]\,
      Q => m_axis_tdata(51),
      R => \^srst\
    );
\m_axis_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[52]\,
      Q => m_axis_tdata(52),
      R => \^srst\
    );
\m_axis_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[53]\,
      Q => m_axis_tdata(53),
      R => \^srst\
    );
\m_axis_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[54]\,
      Q => m_axis_tdata(54),
      R => \^srst\
    );
\m_axis_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[55]\,
      Q => m_axis_tdata(55),
      R => \^srst\
    );
\m_axis_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[56]\,
      Q => m_axis_tdata(56),
      R => \^srst\
    );
\m_axis_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[57]\,
      Q => m_axis_tdata(57),
      R => \^srst\
    );
\m_axis_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[58]\,
      Q => m_axis_tdata(58),
      R => \^srst\
    );
\m_axis_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[59]\,
      Q => m_axis_tdata(59),
      R => \^srst\
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[5]\,
      Q => m_axis_tdata(5),
      R => \^srst\
    );
\m_axis_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[60]\,
      Q => m_axis_tdata(60),
      R => \^srst\
    );
\m_axis_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[61]\,
      Q => m_axis_tdata(61),
      R => \^srst\
    );
\m_axis_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[62]\,
      Q => m_axis_tdata(62),
      R => \^srst\
    );
\m_axis_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[63]\,
      Q => m_axis_tdata(63),
      R => \^srst\
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_vc(0),
      Q => m_axis_tdata(6),
      R => \^srst\
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_vc(1),
      Q => m_axis_tdata(7),
      R => \^srst\
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(0),
      Q => m_axis_tdata(8),
      R => \^srst\
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(1),
      Q => m_axis_tdata(9),
      R => \^srst\
    );
\m_axis_tdest_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_vc(0),
      Q => m_axis_tdest(0),
      R => \^srst\
    );
\m_axis_tdest_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_2_out(69),
      D => cur_lp_vc(1),
      Q => m_axis_tdest(1),
      R => \^srst\
    );
\m_axis_tkeep[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[0]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(0)
    );
\m_axis_tkeep[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[1]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(1)
    );
\m_axis_tkeep[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[2]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(2)
    );
\m_axis_tkeep[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[3]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(3)
    );
\m_axis_tkeep[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[4]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(4)
    );
\m_axis_tkeep[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[5]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(5)
    );
\m_axis_tkeep[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[6]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(6)
    );
\m_axis_tkeep[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[7]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(7)
    );
m_axis_tlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F0F0E000E0E0"
    )
        port map (
      I0 => p_6_in,
      I1 => m_axis_tuser0,
      I2 => m_axis_aresetn,
      I3 => m_axis_tready,
      I4 => \^m_axis_tvalid\,
      I5 => \^m_axis_tlast\,
      O => m_axis_tlast_i_1_n_0
    );
m_axis_tlast_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => last_beat2(15),
      I1 => \cur_lp_wc_reg_n_0_[15]\,
      I2 => last_beat2(14),
      I3 => \cur_lp_wc_reg_n_0_[14]\,
      O => m_axis_tlast_i_10_n_0
    );
m_axis_tlast_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => last_beat2(13),
      I1 => \cur_lp_wc_reg_n_0_[13]\,
      I2 => last_beat2(12),
      I3 => \cur_lp_wc_reg_n_0_[12]\,
      O => m_axis_tlast_i_11_n_0
    );
m_axis_tlast_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => last_beat2(11),
      I1 => \cur_lp_wc_reg_n_0_[11]\,
      I2 => last_beat2(10),
      I3 => \cur_lp_wc_reg_n_0_[10]\,
      O => m_axis_tlast_i_12_n_0
    );
m_axis_tlast_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => last_beat2(9),
      I1 => \cur_lp_wc_reg_n_0_[9]\,
      I2 => last_beat2(8),
      I3 => \cur_lp_wc_reg_n_0_[8]\,
      O => m_axis_tlast_i_13_n_0
    );
m_axis_tlast_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[15]\,
      I1 => last_beat2(15),
      I2 => \cur_lp_wc_reg_n_0_[14]\,
      I3 => last_beat2(14),
      O => m_axis_tlast_i_14_n_0
    );
m_axis_tlast_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[13]\,
      I1 => last_beat2(13),
      I2 => \cur_lp_wc_reg_n_0_[12]\,
      I3 => last_beat2(12),
      O => m_axis_tlast_i_15_n_0
    );
m_axis_tlast_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[11]\,
      I1 => last_beat2(11),
      I2 => \cur_lp_wc_reg_n_0_[10]\,
      I3 => last_beat2(10),
      O => m_axis_tlast_i_16_n_0
    );
m_axis_tlast_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[9]\,
      I1 => last_beat2(9),
      I2 => \cur_lp_wc_reg_n_0_[8]\,
      I3 => last_beat2(8),
      O => m_axis_tlast_i_17_n_0
    );
m_axis_tlast_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => last_beat2(7),
      I1 => \cur_lp_wc_reg_n_0_[7]\,
      I2 => last_beat2(6),
      I3 => \cur_lp_wc_reg_n_0_[6]\,
      O => m_axis_tlast_i_19_n_0
    );
m_axis_tlast_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => m_axis_tlast_i_4_n_0,
      I1 => last_beat1,
      I2 => \^m_axis_tvalid\,
      I3 => m_axis_tready,
      O => p_6_in
    );
m_axis_tlast_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => last_beat2(5),
      I1 => \cur_lp_wc_reg_n_0_[5]\,
      I2 => last_beat2(4),
      I3 => \cur_lp_wc_reg_n_0_[4]\,
      O => m_axis_tlast_i_20_n_0
    );
m_axis_tlast_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => last_beat2(3),
      I1 => \cur_lp_wc_reg_n_0_[3]\,
      O => m_axis_tlast_i_21_n_0
    );
m_axis_tlast_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[7]\,
      I1 => last_beat2(7),
      I2 => \cur_lp_wc_reg_n_0_[6]\,
      I3 => last_beat2(6),
      O => m_axis_tlast_i_22_n_0
    );
m_axis_tlast_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[5]\,
      I1 => last_beat2(5),
      I2 => \cur_lp_wc_reg_n_0_[4]\,
      I3 => last_beat2(4),
      O => m_axis_tlast_i_23_n_0
    );
m_axis_tlast_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[3]\,
      I2 => last_beat2(3),
      O => m_axis_tlast_i_24_n_0
    );
m_axis_tlast_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[0]\,
      I1 => \cur_lp_wc_reg_n_0_[1]\,
      O => m_axis_tlast_i_25_n_0
    );
m_axis_tlast_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_sent_reg(4),
      O => m_axis_tlast_i_28_n_0
    );
m_axis_tlast_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000C00"
    )
        port map (
      I0 => p_67_in,
      I1 => m_axis_tvalid_i_3_n_0,
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => m_axis_tuser0
    );
m_axis_tlast_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => cur_lp_wc_lte4,
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => mem_rvld,
      O => m_axis_tlast_i_4_n_0
    );
m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => m_axis_tlast_i_1_n_0,
      Q => \^m_axis_tlast\,
      R => '0'
    );
m_axis_tlast_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => m_axis_tlast_reg_i_26_n_0,
      CO(3) => m_axis_tlast_reg_i_18_n_0,
      CO(2) => m_axis_tlast_reg_i_18_n_1,
      CO(1) => m_axis_tlast_reg_i_18_n_2,
      CO(0) => m_axis_tlast_reg_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => last_beat2(14 downto 11),
      S(3 downto 0) => bytes_sent_reg(14 downto 11)
    );
m_axis_tlast_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => m_axis_tlast_reg_i_27_n_0,
      CO(3) => m_axis_tlast_reg_i_26_n_0,
      CO(2) => m_axis_tlast_reg_i_26_n_1,
      CO(1) => m_axis_tlast_reg_i_26_n_2,
      CO(0) => m_axis_tlast_reg_i_26_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => last_beat2(10 downto 7),
      S(3 downto 0) => bytes_sent_reg(10 downto 7)
    );
m_axis_tlast_reg_i_27: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => m_axis_tlast_reg_i_27_n_0,
      CO(2) => m_axis_tlast_reg_i_27_n_1,
      CO(1) => m_axis_tlast_reg_i_27_n_2,
      CO(0) => m_axis_tlast_reg_i_27_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => bytes_sent_reg(4),
      DI(0) => '0',
      O(3 downto 0) => last_beat2(6 downto 3),
      S(3 downto 2) => bytes_sent_reg(6 downto 5),
      S(1) => m_axis_tlast_i_28_n_0,
      S(0) => bytes_sent_reg(3)
    );
m_axis_tlast_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => m_axis_tlast_reg_i_6_n_0,
      CO(3 downto 1) => NLW_m_axis_tlast_reg_i_5_CO_UNCONNECTED(3 downto 1),
      CO(0) => last_beat1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^co\(0),
      O(3 downto 0) => NLW_m_axis_tlast_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
m_axis_tlast_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => m_axis_tlast_reg_i_9_n_0,
      CO(3) => m_axis_tlast_reg_i_6_n_0,
      CO(2) => m_axis_tlast_reg_i_6_n_1,
      CO(1) => m_axis_tlast_reg_i_6_n_2,
      CO(0) => m_axis_tlast_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => m_axis_tlast_i_10_n_0,
      DI(2) => m_axis_tlast_i_11_n_0,
      DI(1) => m_axis_tlast_i_12_n_0,
      DI(0) => m_axis_tlast_i_13_n_0,
      O(3 downto 0) => NLW_m_axis_tlast_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => m_axis_tlast_i_14_n_0,
      S(2) => m_axis_tlast_i_15_n_0,
      S(1) => m_axis_tlast_i_16_n_0,
      S(0) => m_axis_tlast_i_17_n_0
    );
m_axis_tlast_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => m_axis_tlast_reg_i_18_n_0,
      CO(3 downto 2) => NLW_m_axis_tlast_reg_i_7_CO_UNCONNECTED(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => NLW_m_axis_tlast_reg_i_7_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_m_axis_tlast_reg_i_7_O_UNCONNECTED(3 downto 1),
      O(0) => last_beat2(15),
      S(3 downto 1) => B"001",
      S(0) => bytes_sent_reg(15)
    );
m_axis_tlast_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => m_axis_tlast_reg_i_9_n_0,
      CO(2) => m_axis_tlast_reg_i_9_n_1,
      CO(1) => m_axis_tlast_reg_i_9_n_2,
      CO(0) => m_axis_tlast_reg_i_9_n_3,
      CYINIT => '1',
      DI(3) => m_axis_tlast_i_19_n_0,
      DI(2) => m_axis_tlast_i_20_n_0,
      DI(1) => m_axis_tlast_i_21_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_m_axis_tlast_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => m_axis_tlast_i_22_n_0,
      S(2) => m_axis_tlast_i_23_n_0,
      S(1) => m_axis_tlast_i_24_n_0,
      S(0) => m_axis_tlast_i_25_n_0
    );
\m_axis_tuser[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B800B800B800"
    )
        port map (
      I0 => \m_axis_tuser[0]_i_2_n_0\,
      I1 => p_2_out(69),
      I2 => \^m_axis_tuser\(0),
      I3 => m_axis_aresetn,
      I4 => m_axis_tready,
      I5 => \^m_axis_tvalid\,
      O => \m_axis_tuser[0]_i_1_n_0\
    );
\m_axis_tuser[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => fsync_vc2_int_reg,
      I1 => fsync_vc3_int_reg,
      I2 => fsync_vc0_int_reg,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => fsync_vc1_int_reg,
      O => \m_axis_tuser[0]_i_2_n_0\
    );
\m_axis_tuser_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \m_axis_tuser[0]_i_1_n_0\,
      Q => \^m_axis_tuser\(0),
      R => '0'
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF000008080000"
    )
        port map (
      I0 => m_axis_tvalid_i_2_n_0,
      I1 => m_axis_tvalid_i_3_n_0,
      I2 => bytes_sent,
      I3 => p_1_in,
      I4 => m_axis_tvalid_i_4_n_0,
      I5 => m_axis_aresetn,
      O => m_axis_tvalid_i_1_n_0
    );
m_axis_tvalid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => p_6_in,
      O => m_axis_tvalid_i_2_n_0
    );
m_axis_tvalid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pend_data,
      I1 => mem_rvld,
      O => m_axis_tvalid_i_3_n_0
    );
m_axis_tvalid_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBF8"
    )
        port map (
      I0 => blk_rd0,
      I1 => m_axis_tvalid_i_5_n_0,
      I2 => m_axis_tvalid_i_6_n_0,
      I3 => m_axis_tvalid_i_7_n_0,
      I4 => \^m_axis_tvalid\,
      O => m_axis_tvalid_i_4_n_0
    );
m_axis_tvalid_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      I2 => last_beat1,
      I3 => m_axis_tlast_i_4_n_0,
      I4 => \^m_axis_tlast\,
      O => m_axis_tvalid_i_5_n_0
    );
m_axis_tvalid_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0E000000000000"
    )
        port map (
      I0 => pend_data,
      I1 => mem_rvld,
      I2 => \^m_axis_tvalid\,
      I3 => m_axis_tready,
      I4 => m_axis_tvalid_i_8_n_0,
      I5 => p_67_in,
      O => m_axis_tvalid_i_6_n_0
    );
m_axis_tvalid_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020000"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => mem_rvld,
      I5 => pend_data,
      O => m_axis_tvalid_i_7_n_0
    );
m_axis_tvalid_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      O => m_axis_tvalid_i_8_n_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => m_axis_tvalid_i_1_n_0,
      Q => \^m_axis_tvalid\,
      R => '0'
    );
\mem_rdata_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(0),
      Q => \mem_rdata_r_reg_n_0_[0]\,
      R => \^srst\
    );
\mem_rdata_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(10),
      Q => mem_wc(2),
      R => \^srst\
    );
\mem_rdata_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(11),
      Q => mem_wc(3),
      R => \^srst\
    );
\mem_rdata_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(12),
      Q => mem_wc(4),
      R => \^srst\
    );
\mem_rdata_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(13),
      Q => mem_wc(5),
      R => \^srst\
    );
\mem_rdata_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(14),
      Q => mem_wc(6),
      R => \^srst\
    );
\mem_rdata_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(15),
      Q => mem_wc(7),
      R => \^srst\
    );
\mem_rdata_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(16),
      Q => mem_wc(8),
      R => \^srst\
    );
\mem_rdata_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(17),
      Q => mem_wc(9),
      R => \^srst\
    );
\mem_rdata_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(18),
      Q => mem_wc(10),
      R => \^srst\
    );
\mem_rdata_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(19),
      Q => mem_wc(11),
      R => \^srst\
    );
\mem_rdata_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(1),
      Q => \mem_rdata_r_reg_n_0_[1]\,
      R => \^srst\
    );
\mem_rdata_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(20),
      Q => mem_wc(12),
      R => \^srst\
    );
\mem_rdata_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(21),
      Q => mem_wc(13),
      R => \^srst\
    );
\mem_rdata_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(22),
      Q => mem_wc(14),
      R => \^srst\
    );
\mem_rdata_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(23),
      Q => mem_wc(15),
      R => \^srst\
    );
\mem_rdata_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(24),
      Q => \mem_rdata_r_reg_n_0_[24]\,
      R => \^srst\
    );
\mem_rdata_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(25),
      Q => \mem_rdata_r_reg_n_0_[25]\,
      R => \^srst\
    );
\mem_rdata_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(26),
      Q => \mem_rdata_r_reg_n_0_[26]\,
      R => \^srst\
    );
\mem_rdata_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(27),
      Q => \mem_rdata_r_reg_n_0_[27]\,
      R => \^srst\
    );
\mem_rdata_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(28),
      Q => \mem_rdata_r_reg_n_0_[28]\,
      R => \^srst\
    );
\mem_rdata_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(29),
      Q => \mem_rdata_r_reg_n_0_[29]\,
      R => \^srst\
    );
\mem_rdata_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(2),
      Q => \mem_rdata_r_reg_n_0_[2]\,
      R => \^srst\
    );
\mem_rdata_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(30),
      Q => \mem_rdata_r_reg_n_0_[30]\,
      R => \^srst\
    );
\mem_rdata_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(31),
      Q => \mem_rdata_r_reg_n_0_[31]\,
      R => \^srst\
    );
\mem_rdata_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(32),
      Q => \mem_rdata_r_reg_n_0_[32]\,
      R => \^srst\
    );
\mem_rdata_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(33),
      Q => \mem_rdata_r_reg_n_0_[33]\,
      R => \^srst\
    );
\mem_rdata_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(34),
      Q => \mem_rdata_r_reg_n_0_[34]\,
      R => \^srst\
    );
\mem_rdata_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(35),
      Q => \mem_rdata_r_reg_n_0_[35]\,
      R => \^srst\
    );
\mem_rdata_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(36),
      Q => \mem_rdata_r_reg_n_0_[36]\,
      R => \^srst\
    );
\mem_rdata_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(37),
      Q => \mem_rdata_r_reg_n_0_[37]\,
      R => \^srst\
    );
\mem_rdata_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(38),
      Q => \mem_rdata_r_reg_n_0_[38]\,
      R => \^srst\
    );
\mem_rdata_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(39),
      Q => \mem_rdata_r_reg_n_0_[39]\,
      R => \^srst\
    );
\mem_rdata_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(3),
      Q => \mem_rdata_r_reg_n_0_[3]\,
      R => \^srst\
    );
\mem_rdata_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(40),
      Q => \mem_rdata_r_reg_n_0_[40]\,
      R => \^srst\
    );
\mem_rdata_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(41),
      Q => \mem_rdata_r_reg_n_0_[41]\,
      R => \^srst\
    );
\mem_rdata_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(42),
      Q => \mem_rdata_r_reg_n_0_[42]\,
      R => \^srst\
    );
\mem_rdata_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(43),
      Q => \mem_rdata_r_reg_n_0_[43]\,
      R => \^srst\
    );
\mem_rdata_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(44),
      Q => \mem_rdata_r_reg_n_0_[44]\,
      R => \^srst\
    );
\mem_rdata_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(45),
      Q => \mem_rdata_r_reg_n_0_[45]\,
      R => \^srst\
    );
\mem_rdata_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(46),
      Q => \mem_rdata_r_reg_n_0_[46]\,
      R => \^srst\
    );
\mem_rdata_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(47),
      Q => \mem_rdata_r_reg_n_0_[47]\,
      R => \^srst\
    );
\mem_rdata_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(48),
      Q => \mem_rdata_r_reg_n_0_[48]\,
      R => \^srst\
    );
\mem_rdata_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(49),
      Q => \mem_rdata_r_reg_n_0_[49]\,
      R => \^srst\
    );
\mem_rdata_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(4),
      Q => \mem_rdata_r_reg_n_0_[4]\,
      R => \^srst\
    );
\mem_rdata_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(50),
      Q => \mem_rdata_r_reg_n_0_[50]\,
      R => \^srst\
    );
\mem_rdata_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(51),
      Q => \mem_rdata_r_reg_n_0_[51]\,
      R => \^srst\
    );
\mem_rdata_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(52),
      Q => \mem_rdata_r_reg_n_0_[52]\,
      R => \^srst\
    );
\mem_rdata_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(53),
      Q => \mem_rdata_r_reg_n_0_[53]\,
      R => \^srst\
    );
\mem_rdata_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(54),
      Q => \mem_rdata_r_reg_n_0_[54]\,
      R => \^srst\
    );
\mem_rdata_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(55),
      Q => \mem_rdata_r_reg_n_0_[55]\,
      R => \^srst\
    );
\mem_rdata_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(56),
      Q => \mem_rdata_r_reg_n_0_[56]\,
      R => \^srst\
    );
\mem_rdata_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(57),
      Q => \mem_rdata_r_reg_n_0_[57]\,
      R => \^srst\
    );
\mem_rdata_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(58),
      Q => \mem_rdata_r_reg_n_0_[58]\,
      R => \^srst\
    );
\mem_rdata_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(59),
      Q => \mem_rdata_r_reg_n_0_[59]\,
      R => \^srst\
    );
\mem_rdata_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(5),
      Q => \mem_rdata_r_reg_n_0_[5]\,
      R => \^srst\
    );
\mem_rdata_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(60),
      Q => \mem_rdata_r_reg_n_0_[60]\,
      R => \^srst\
    );
\mem_rdata_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(61),
      Q => \mem_rdata_r_reg_n_0_[61]\,
      R => \^srst\
    );
\mem_rdata_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(62),
      Q => \mem_rdata_r_reg_n_0_[62]\,
      R => \^srst\
    );
\mem_rdata_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(63),
      Q => \mem_rdata_r_reg_n_0_[63]\,
      R => \^srst\
    );
\mem_rdata_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(64),
      Q => p_0_in(0),
      R => \^srst\
    );
\mem_rdata_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(65),
      Q => p_0_in(1),
      R => \^srst\
    );
\mem_rdata_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(66),
      Q => p_0_in(2),
      R => \^srst\
    );
\mem_rdata_r_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(67),
      Q => p_0_in(3),
      R => \^srst\
    );
\mem_rdata_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(6),
      Q => mem_vc(0),
      R => \^srst\
    );
\mem_rdata_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(7),
      Q => mem_vc(1),
      R => \^srst\
    );
\mem_rdata_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(8),
      Q => mem_wc(0),
      R => \^srst\
    );
\mem_rdata_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => D(9),
      Q => mem_wc(1),
      R => \^srst\
    );
mem_rvld_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^rd_en\,
      Q => mem_rvld,
      R => \^srst\
    );
pend_data_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A2A"
    )
        port map (
      I0 => pend_data,
      I1 => m_axis_tready,
      I2 => \^m_axis_tvalid\,
      I3 => mem_rvld,
      O => pend_data_i_1_n_0
    );
pend_data_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pend_data_i_1_n_0,
      Q => pend_data,
      R => \^srst\
    );
strm_prgrs_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => tvalid_d1,
      I2 => tlast_d1,
      I3 => strm_prgrs_reg,
      O => p_67_in
    );
strm_prgrs_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_67_in,
      Q => strm_prgrs_reg,
      R => \^srst\
    );
tlast_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      I2 => \^m_axis_tlast\,
      O => tlast_d1_i_1_n_0
    );
tlast_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => tlast_d1_i_1_n_0,
      Q => tlast_d1,
      R => \^srst\
    );
tvalid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^m_axis_tvalid\,
      Q => tvalid_d1,
      R => \^srst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_rd_bin_cntr is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    FULL_FB : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_rd_bin_cntr : entity is "rd_bin_cntr";
end bd_0ac3_rx_0_rd_bin_cntr;

architecture STRUCTURE of bd_0ac3_rx_0_rd_bin_cntr is
  signal \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grss.rsts/comp1\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_2 : label is "soft_lutpair5";
begin
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => rd_pntr_plus1(0),
      Q => \^gpr1.dout_i_reg[1]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => rd_pntr_plus1(1),
      Q => \^gpr1.dout_i_reg[1]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => rd_pntr_plus1(2),
      Q => \^gpr1.dout_i_reg[1]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => rd_pntr_plus1(3),
      Q => \^gpr1.dout_i_reg[1]\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => plusOp(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => plusOp(3),
      Q => rd_pntr_plus1(3)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => \grss.rsts/comp1\,
      I2 => \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\,
      I3 => FULL_FB,
      I4 => wr_en,
      I5 => \out\,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => Q(1),
      I1 => rd_pntr_plus1(1),
      I2 => Q(0),
      I3 => rd_pntr_plus1(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => Q(1),
      I1 => \^gpr1.dout_i_reg[1]\(1),
      I2 => Q(0),
      I3 => \^gpr1.dout_i_reg[1]\(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => Q(2),
      I2 => rd_pntr_plus1(3),
      I3 => Q(3),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(2),
      I1 => Q(2),
      I2 => \^gpr1.dout_i_reg[1]\(3),
      I3 => Q(3),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1\,
      I2 => \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\,
      I3 => E(0),
      I4 => FULL_FB,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(1),
      I1 => \^gpr1.dout_i_reg[1]\(1),
      I2 => \gcc0.gc0.count_reg[3]\(0),
      I3 => \^gpr1.dout_i_reg[1]\(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(2),
      I1 => \gcc0.gc0.count_reg[3]\(2),
      I2 => \^gpr1.dout_i_reg[1]\(3),
      I3 => \gcc0.gc0.count_reg[3]\(3),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_rd_bin_cntr_19 is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    FULL_FB : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_rd_bin_cntr_19 : entity is "rd_bin_cntr";
end bd_0ac3_rx_0_rd_bin_cntr_19;

architecture STRUCTURE of bd_0ac3_rx_0_rd_bin_cntr_19 is
  signal \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grss.rsts/comp1\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_2 : label is "soft_lutpair0";
begin
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => rd_pntr_plus1(0),
      Q => \^gpr1.dout_i_reg[1]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => rd_pntr_plus1(1),
      Q => \^gpr1.dout_i_reg[1]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => rd_pntr_plus1(2),
      Q => \^gpr1.dout_i_reg[1]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => rd_pntr_plus1(3),
      Q => \^gpr1.dout_i_reg[1]\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => plusOp(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => plusOp(3),
      Q => rd_pntr_plus1(3)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => \grss.rsts/comp1\,
      I2 => \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\,
      I3 => FULL_FB,
      I4 => wr_en,
      I5 => \out\,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => Q(1),
      I1 => rd_pntr_plus1(1),
      I2 => Q(0),
      I3 => rd_pntr_plus1(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => Q(1),
      I1 => \^gpr1.dout_i_reg[1]\(1),
      I2 => Q(0),
      I3 => \^gpr1.dout_i_reg[1]\(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => Q(2),
      I2 => rd_pntr_plus1(3),
      I3 => Q(3),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(2),
      I1 => Q(2),
      I2 => \^gpr1.dout_i_reg[1]\(3),
      I3 => Q(3),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1\,
      I2 => \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0\,
      I3 => E(0),
      I4 => FULL_FB,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(1),
      I1 => \^gpr1.dout_i_reg[1]\(1),
      I2 => \gcc0.gc0.count_reg[3]\(0),
      I3 => \^gpr1.dout_i_reg[1]\(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(2),
      I1 => \gcc0.gc0.count_reg[3]\(2),
      I2 => \^gpr1.dout_i_reg[1]\(3),
      I3 => \gcc0.gc0.count_reg[3]\(3),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_rd_bin_cntr__parameterized0\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dest_out_bin_ff_reg[3]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \dest_out_bin_ff_reg[3]_0\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \bd_0ac3_rx_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_rd_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^src_gray_ff_reg[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of ram_empty_i_i_4 : label is "soft_lutpair185";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \src_gray_ff_reg[4]\(4 downto 0) <= \^src_gray_ff_reg[4]\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(0),
      Q => \^src_gray_ff_reg[4]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(1),
      Q => \^src_gray_ff_reg[4]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^src_gray_ff_reg[4]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^src_gray_ff_reg[4]\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^src_gray_ff_reg[4]\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => \^q\(2)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \dest_out_bin_ff_reg[3]\,
      I1 => ram_empty_i_i_3_n_0,
      I2 => rd_en,
      I3 => \out\,
      I4 => ram_empty_i_i_4_n_0,
      I5 => \dest_out_bin_ff_reg[3]_0\,
      O => ram_empty_i_reg
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^src_gray_ff_reg[4]\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^src_gray_ff_reg[4]\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_rd_bin_cntr__parameterized0_10\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dest_out_bin_ff_reg[3]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \dest_out_bin_ff_reg[3]_0\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_rd_bin_cntr__parameterized0_10\ : entity is "rd_bin_cntr";
end \bd_0ac3_rx_0_rd_bin_cntr__parameterized0_10\;

architecture STRUCTURE of \bd_0ac3_rx_0_rd_bin_cntr__parameterized0_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^src_gray_ff_reg[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of ram_empty_i_i_4 : label is "soft_lutpair95";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \src_gray_ff_reg[4]\(4 downto 0) <= \^src_gray_ff_reg[4]\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(0),
      Q => \^src_gray_ff_reg[4]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(1),
      Q => \^src_gray_ff_reg[4]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^src_gray_ff_reg[4]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^src_gray_ff_reg[4]\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^src_gray_ff_reg[4]\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => \^q\(2)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \dest_out_bin_ff_reg[3]\,
      I1 => ram_empty_i_i_3_n_0,
      I2 => rd_en,
      I3 => \out\,
      I4 => ram_empty_i_i_4_n_0,
      I5 => \dest_out_bin_ff_reg[3]_0\,
      O => ram_empty_i_reg
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^src_gray_ff_reg[4]\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^src_gray_ff_reg[4]\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_rd_bin_cntr__parameterized1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \bd_0ac3_rx_0_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_rd_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => srst
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(10),
      Q => \^q\(10),
      R => srst
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(11),
      Q => \^q\(11),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => srst
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => srst
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => srst
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => srst
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => srst
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => srst
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(9),
      Q => \^q\(9),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_7\,
      Q => rd_pntr_plus1(0),
      S => srst
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => rd_pntr_plus1(3 downto 1),
      S(0) => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_5\,
      Q => rd_pntr_plus1(10),
      R => srst
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_4\,
      Q => rd_pntr_plus1(11),
      R => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_6\,
      Q => rd_pntr_plus1(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_5\,
      Q => rd_pntr_plus1(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_4\,
      Q => rd_pntr_plus1(3),
      R => srst
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_7\,
      Q => rd_pntr_plus1(4),
      R => srst
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => rd_pntr_plus1(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_6\,
      Q => rd_pntr_plus1(5),
      R => srst
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_5\,
      Q => rd_pntr_plus1(6),
      R => srst
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_4\,
      Q => rd_pntr_plus1(7),
      R => srst
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_7\,
      Q => rd_pntr_plus1(8),
      R => srst
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => rd_pntr_plus1(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_6\,
      Q => rd_pntr_plus1(9),
      R => srst
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(1),
      O => v1_reg_2(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc1.gsym.count_d1_reg[11]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(0),
      I2 => \^q\(1),
      I3 => D(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(3),
      O => v1_reg_2(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \gcc0.gc1.gsym.count_d1_reg[11]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => D(2),
      I2 => \^q\(3),
      I3 => D(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(5),
      O => v1_reg_2(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \gcc0.gc1.gsym.count_d1_reg[11]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => D(4),
      I2 => \^q\(5),
      I3 => D(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(7),
      O => v1_reg_2(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \gcc0.gc1.gsym.count_d1_reg[11]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => D(6),
      I2 => \^q\(7),
      I3 => D(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(7),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(8),
      I2 => rd_pntr_plus1(9),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(9),
      O => v1_reg_2(4)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \gcc0.gc1.gsym.count_d1_reg[11]\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => D(8),
      I2 => \^q\(9),
      I3 => D(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(9),
      O => ram_empty_i_reg_3
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(10),
      I2 => \^q\(11),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(11),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(10),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(10),
      I2 => rd_pntr_plus1(11),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(11),
      O => v1_reg_2(5)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(10),
      I2 => \^q\(11),
      I3 => \gcc0.gc1.gsym.count_d1_reg[11]\(11),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => D(10),
      I2 => \^q\(11),
      I3 => D(11),
      O => v1_reg_1(5)
    );
\gmux.gm[5].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gcc0.gc1.gsym.count_d2_reg[11]\(10),
      I2 => \^q\(11),
      I3 => \gcc0.gc1.gsym.count_d2_reg[11]\(11),
      O => ram_empty_i_reg_4
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(11),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3)
    );
\plusOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(10),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2)
    );
\plusOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(9),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1)
    );
\plusOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0)
    );
plusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(3),
      O => S(3)
    );
plusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(2),
      O => S(2)
    );
plusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(1),
      O => S(1)
    );
plusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc1.gsym.count_d1_reg[11]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_rd_fwft is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_rd_fwft : entity is "rd_fwft";
end bd_0ac3_rx_0_rd_fwft;

architecture STRUCTURE of bd_0ac3_rx_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_d1_reg[3]\(0)
    );
\goreg_dm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_rd_fwft_17 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_rd_fwft_17 : entity is "rd_fwft";
end bd_0ac3_rx_0_rd_fwft_17;

architecture STRUCTURE of bd_0ac3_rx_0_rd_fwft_17 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_d1_reg[3]\(0)
    );
\goreg_dm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_rd_fwft__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    tmp_ram_regout_en : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    data_count : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_rd_fwft__parameterized0\ : entity is "rd_fwft";
end \bd_0ac3_rx_0_rd_fwft__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_rd_fwft__parameterized0\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__1\ : STD_LOGIC;
  signal \count[11]_i_2_n_0\ : STD_LOGIC;
  signal \count[11]_i_3_n_0\ : STD_LOGIC;
  signal \count[11]_i_4_n_0\ : STD_LOGIC;
  signal \count[11]_i_5_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count[3]_i_3_n_0\ : STD_LOGIC;
  signal \count[3]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_5_n_0\ : STD_LOGIC;
  signal \count[3]_i_6_n_0\ : STD_LOGIC;
  signal \count[7]_i_2_n_0\ : STD_LOGIC;
  signal \count[7]_i_3_n_0\ : STD_LOGIC;
  signal \count[7]_i_4_n_0\ : STD_LOGIC;
  signal \count[7]_i_5_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  signal \NLW_count_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\ <= user_valid;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => srst,
      O => tmp_ram_rd_en
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => srst,
      O => tmp_ram_regout_en
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_fb_i,
      S => srst
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_i,
      S => srst
    );
\count[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(10),
      O => \count[11]_i_2_n_0\
    );
\count[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(9),
      O => \count[11]_i_3_n_0\
    );
\count[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(8),
      O => \count[11]_i_4_n_0\
    );
\count[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(7),
      O => \count[11]_i_5_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(11),
      O => \count[12]_i_3_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      O => \count[3]_i_2_n_0\
    );
\count[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(2),
      O => \count[3]_i_3_n_0\
    );
\count[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(1),
      O => \count[3]_i_4_n_0\
    );
\count[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(0),
      O => \count[3]_i_5_n_0\
    );
\count[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => DI(0),
      O => \count[3]_i_6_n_0\
    );
\count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(6),
      O => \count[7]_i_2_n_0\
    );
\count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(5),
      O => \count[7]_i_3_n_0\
    );
\count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(4),
      O => \count[7]_i_4_n_0\
    );
\count[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => data_count(3),
      O => \count[7]_i_5_n_0\
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_count(10 downto 7),
      O(3 downto 0) => \count_reg[11]\(3 downto 0),
      S(3) => \count[11]_i_2_n_0\,
      S(2) => \count[11]_i_3_n_0\,
      S(1) => \count[11]_i_4_n_0\,
      S(0) => \count[11]_i_5_n_0\
    );
\count_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_reg[12]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_reg[12]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_reg[12]\(0),
      S(3 downto 1) => B"000",
      S(0) => \count[12]_i_3_n_0\
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => \count[3]_i_2_n_0\,
      DI(3 downto 1) => data_count(2 downto 0),
      DI(0) => DI(0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \count[3]_i_3_n_0\,
      S(2) => \count[3]_i_4_n_0\,
      S(1) => \count[3]_i_5_n_0\,
      S(0) => \count[3]_i_6_n_0\
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_count(6 downto 3),
      O(3 downto 0) => \count_reg[7]\(3 downto 0),
      S(3) => \count[7]_i_2_n_0\,
      S(2) => \count[7]_i_3_n_0\,
      S(1) => \count[7]_i_4_n_0\,
      S(0) => \count[7]_i_5_n_0\
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst
    );
\greg.ram_rd_en_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => E(0)
    );
plusOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400004000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => wr_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => rd_en,
      I5 => ram_empty_fb_i_reg,
      O => p_1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_rd_status_flags_as is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_rd_status_flags_as : entity is "rd_status_flags_as";
end bd_0ac3_rx_0_rd_status_flags_as;

architecture STRUCTURE of bd_0ac3_rx_0_rd_status_flags_as is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\gpr1.dout_i[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_rd_status_flags_as_9 is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_rd_status_flags_as_9 : entity is "rd_status_flags_as";
end bd_0ac3_rx_0_rd_status_flags_as_9;

architecture STRUCTURE of bd_0ac3_rx_0_rd_status_flags_as_9 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\gpr1.dout_i[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end bd_0ac3_rx_0_rd_status_flags_ss;

architecture STRUCTURE of bd_0ac3_rx_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_fb_i_reg,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_fb_i_reg,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_rd_status_flags_ss_18 is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_rd_status_flags_ss_18 : entity is "rd_status_flags_ss";
end bd_0ac3_rx_0_rd_status_flags_ss_18;

architecture STRUCTURE of bd_0ac3_rx_0_rd_status_flags_ss_18 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_fb_i_reg,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_fb_i_reg,
      PRE => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_updn_cntr is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    srst : in STD_LOGIC;
    cntr_en : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_updn_cntr : entity is "updn_cntr";
end bd_0ac3_rx_0_updn_cntr;

architecture STRUCTURE of bd_0ac3_rx_0_updn_cntr is
begin
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => O(0),
      Q => DI(0),
      R => srst
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => \count_reg[11]_0\(2),
      Q => data_count(6),
      R => srst
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => \count_reg[11]_0\(3),
      Q => data_count(7),
      R => srst
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => \count_reg[11]_1\(0),
      Q => data_count(8),
      R => srst
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => O(1),
      Q => DI(1),
      R => srst
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => O(2),
      Q => DI(2),
      R => srst
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => O(3),
      Q => DI(3),
      R => srst
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => \count_reg[7]_0\(0),
      Q => data_count(0),
      R => srst
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => \count_reg[7]_0\(1),
      Q => data_count(1),
      R => srst
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => \count_reg[7]_0\(2),
      Q => data_count(2),
      R => srst
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => \count_reg[7]_0\(3),
      Q => data_count(3),
      R => srst
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => \count_reg[11]_0\(0),
      Q => data_count(4),
      R => srst
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cntr_en,
      D => \count_reg[11]_0\(1),
      Q => data_count(5),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_wr_bin_cntr : entity is "wr_bin_cntr";
end bd_0ac3_rx_0_wr_bin_cntr;

architecture STRUCTURE of bd_0ac3_rx_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair7";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_wr_bin_cntr_16 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_wr_bin_cntr_16 : entity is "wr_bin_cntr";
end bd_0ac3_rx_0_wr_bin_cntr_16;

architecture STRUCTURE of bd_0ac3_rx_0_wr_bin_cntr_16 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair2";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_wr_bin_cntr__parameterized0\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \dest_out_bin_ff_reg[0]_0\ : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \bd_0ac3_rx_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d2_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair186";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d2_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d2_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d2_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d2_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[1]_0\(0),
      Q => \src_gray_ff_reg[4]\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[1]_0\(1),
      Q => \src_gray_ff_reg[4]\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \src_gray_ff_reg[4]\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \src_gray_ff_reg[4]\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \src_gray_ff_reg[4]\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus2(4)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => ram_full_i_i_2_n_0,
      I1 => \dest_out_bin_ff_reg[0]\,
      I2 => wr_en,
      I3 => \out\,
      I4 => \dest_out_bin_ff_reg[0]_0\,
      I5 => ram_full_i_i_5_n_0,
      O => ram_full_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => ram_full_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_wr_bin_cntr__parameterized0_8\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \dest_out_bin_ff_reg[0]_0\ : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_wr_bin_cntr__parameterized0_8\ : entity is "wr_bin_cntr";
end \bd_0ac3_rx_0_wr_bin_cntr__parameterized0_8\;

architecture STRUCTURE of \bd_0ac3_rx_0_wr_bin_cntr__parameterized0_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gic0.gc0.count_d2_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair96";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gic0.gc0.count_d2_reg[1]_0\(1 downto 0) <= \^gic0.gc0.count_d2_reg[1]_0\(1 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d2_reg[1]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d2_reg[1]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[1]_0\(0),
      Q => \src_gray_ff_reg[4]\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[1]_0\(1),
      Q => \src_gray_ff_reg[4]\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(2),
      Q => \src_gray_ff_reg[4]\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \src_gray_ff_reg[4]\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \src_gray_ff_reg[4]\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus2(4)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => ram_full_i_i_2_n_0,
      I1 => \dest_out_bin_ff_reg[0]\,
      I2 => wr_en,
      I3 => \out\,
      I4 => \dest_out_bin_ff_reg[0]_0\,
      I5 => ram_full_i_i_5_n_0,
      O => ram_full_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => p_14_out(4),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(2),
      I3 => RD_PNTR_WR(0),
      I4 => RD_PNTR_WR(2),
      I5 => wr_pntr_plus2(4),
      O => ram_full_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_wr_bin_cntr__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    srst : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \bd_0ac3_rx_0_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_wr_bin_cntr__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gcc0.gc1.gsym.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gcc0.gc1.gsym.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
\gcc0.gc1.gsym.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gcc0.gc1.gsym.count[0]_i_2_n_0\
    );
\gcc0.gc1.gsym.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \^q\(0),
      S => srst
    );
\gcc0.gc1.gsym.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(10),
      Q => \^q\(10),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(11),
      Q => \^q\(11),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \^q\(4),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \^q\(5),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(6),
      Q => \^q\(6),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(7),
      Q => \^q\(7),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(8),
      Q => \^q\(8),
      R => srst
    );
\gcc0.gc1.gsym.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^d\(9),
      Q => \^q\(9),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^q\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^q\(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^q\(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^q\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^q\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^q\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^q\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^q\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^q\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^q\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^q\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8),
      R => srst
    );
\gcc0.gc1.gsym.count_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \^q\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc1.gsym.count_reg[0]_i_1_n_7\,
      Q => \^d\(0),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gcc0.gc1.gsym.count_reg[0]_i_1_n_0\,
      CO(2) => \gcc0.gc1.gsym.count_reg[0]_i_1_n_1\,
      CO(1) => \gcc0.gc1.gsym.count_reg[0]_i_1_n_2\,
      CO(0) => \gcc0.gc1.gsym.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gcc0.gc1.gsym.count_reg[0]_i_1_n_4\,
      O(2) => \gcc0.gc1.gsym.count_reg[0]_i_1_n_5\,
      O(1) => \gcc0.gc1.gsym.count_reg[0]_i_1_n_6\,
      O(0) => \gcc0.gc1.gsym.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gcc0.gc1.gsym.count[0]_i_2_n_0\
    );
\gcc0.gc1.gsym.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc1.gsym.count_reg[8]_i_1_n_5\,
      Q => \^d\(10),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc1.gsym.count_reg[8]_i_1_n_4\,
      Q => \^d\(11),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc1.gsym.count_reg[0]_i_1_n_6\,
      Q => \^d\(1),
      S => srst
    );
\gcc0.gc1.gsym.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc1.gsym.count_reg[0]_i_1_n_5\,
      Q => \^d\(2),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc1.gsym.count_reg[0]_i_1_n_4\,
      Q => \^d\(3),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc1.gsym.count_reg[4]_i_1_n_7\,
      Q => \^d\(4),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc1.gsym.count_reg[0]_i_1_n_0\,
      CO(3) => \gcc0.gc1.gsym.count_reg[4]_i_1_n_0\,
      CO(2) => \gcc0.gc1.gsym.count_reg[4]_i_1_n_1\,
      CO(1) => \gcc0.gc1.gsym.count_reg[4]_i_1_n_2\,
      CO(0) => \gcc0.gc1.gsym.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc1.gsym.count_reg[4]_i_1_n_4\,
      O(2) => \gcc0.gc1.gsym.count_reg[4]_i_1_n_5\,
      O(1) => \gcc0.gc1.gsym.count_reg[4]_i_1_n_6\,
      O(0) => \gcc0.gc1.gsym.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gcc0.gc1.gsym.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc1.gsym.count_reg[4]_i_1_n_6\,
      Q => \^d\(5),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc1.gsym.count_reg[4]_i_1_n_5\,
      Q => \^d\(6),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc1.gsym.count_reg[4]_i_1_n_4\,
      Q => \^d\(7),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc1.gsym.count_reg[8]_i_1_n_7\,
      Q => \^d\(8),
      R => srst
    );
\gcc0.gc1.gsym.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc1.gsym.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gcc0.gc1.gsym.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gcc0.gc1.gsym.count_reg[8]_i_1_n_1\,
      CO(1) => \gcc0.gc1.gsym.count_reg[8]_i_1_n_2\,
      CO(0) => \gcc0.gc1.gsym.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc1.gsym.count_reg[8]_i_1_n_4\,
      O(2) => \gcc0.gc1.gsym.count_reg[8]_i_1_n_5\,
      O(1) => \gcc0.gc1.gsym.count_reg[8]_i_1_n_6\,
      O(0) => \gcc0.gc1.gsym.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gcc0.gc1.gsym.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_17_out,
      D => \gcc0.gc1.gsym.count_reg[8]_i_1_n_6\,
      Q => \^d\(9),
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_wr_pf_ss is
  port (
    prog_full : out STD_LOGIC;
    srst : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_wr_pf_ss : entity is "wr_pf_ss";
end bd_0ac3_rx_0_wr_pf_ss;

architecture STRUCTURE of bd_0ac3_rx_0_wr_pf_ss is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \gpfs.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  prog_full <= \^prog_full\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(10),
      Q => diff_pntr_pad(10),
      R => srst
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(11),
      Q => diff_pntr_pad(11),
      R => srst
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(12),
      Q => diff_pntr_pad(12),
      R => srst
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => srst
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => srst
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => srst
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => srst
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => srst
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => srst
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(7),
      Q => diff_pntr_pad(7),
      R => srst
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(8),
      Q => diff_pntr_pad(8),
      R => srst
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(9),
      Q => diff_pntr_pad(9),
      R => srst
    );
\gpfs.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000004"
    )
        port map (
      I0 => ram_rd_en_i,
      I1 => ram_wr_en_i,
      I2 => \gpfs.prog_full_i_i_2_n_0\,
      I3 => \gpfs.prog_full_i_i_3_n_0\,
      I4 => \gpfs.prog_full_i_i_4_n_0\,
      I5 => \^prog_full\,
      O => \gpfs.prog_full_i_i_1_n_0\
    );
\gpfs.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => diff_pntr_pad(11),
      I1 => diff_pntr_pad(1),
      I2 => diff_pntr_pad(9),
      I3 => diff_pntr_pad(10),
      O => \gpfs.prog_full_i_i_2_n_0\
    );
\gpfs.prog_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => diff_pntr_pad(12),
      I1 => diff_pntr_pad(4),
      I2 => diff_pntr_pad(2),
      I3 => diff_pntr_pad(3),
      O => \gpfs.prog_full_i_i_3_n_0\
    );
\gpfs.prog_full_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => diff_pntr_pad(7),
      I1 => diff_pntr_pad(8),
      I2 => diff_pntr_pad(5),
      I3 => diff_pntr_pad(6),
      O => \gpfs.prog_full_i_i_4_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1_n_0\,
      Q => \^prog_full\,
      R => srst
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_7_out,
      Q => ram_rd_en_i,
      R => srst
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mem_wen_reg,
      Q => ram_wr_en_i,
      R => srst
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => p_1_out,
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => \gc0.count_d1_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(10 downto 8),
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => \gc0.count_d1_reg[11]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_wr_status_flags_as : entity is "wr_status_flags_as";
end bd_0ac3_rx_0_wr_status_flags_as;

architecture STRUCTURE of bd_0ac3_rx_0_wr_status_flags_as is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_wr_status_flags_as_7 is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pkt_fifo_wen_reg : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_wr_status_flags_as_7 : entity is "wr_status_flags_as";
end bd_0ac3_rx_0_wr_status_flags_as_7;

architecture STRUCTURE of bd_0ac3_rx_0_wr_status_flags_as_7 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => pkt_fifo_wen_reg,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => pkt_fifo_wen_reg,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_wr_status_flags_ss is
  port (
    FULL_FB : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end bd_0ac3_rx_0_wr_status_flags_ss;

architecture STRUCTURE of bd_0ac3_rx_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  FULL_FB <= ram_full_fb_i;
  full <= ram_full_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_wr_status_flags_ss_15 is
  port (
    FULL_FB : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_wr_status_flags_ss_15 : entity is "wr_status_flags_ss";
end bd_0ac3_rx_0_wr_status_flags_ss_15;

architecture STRUCTURE of bd_0ac3_rx_0_wr_status_flags_ss_15 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  FULL_FB <= ram_full_fb_i;
  full <= ram_full_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_xpm_cdc_handshake is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of bd_0ac3_rx_0_xpm_cdc_handshake : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_handshake : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_handshake : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_xpm_cdc_handshake : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_0ac3_rx_0_xpm_cdc_handshake : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_handshake : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of bd_0ac3_rx_0_xpm_cdc_handshake : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_0ac3_rx_0_xpm_cdc_handshake : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_0ac3_rx_0_xpm_cdc_handshake : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_0ac3_rx_0_xpm_cdc_handshake : entity is "HANDSHAKE";
end bd_0ac3_rx_0_xpm_cdc_handshake;

architecture STRUCTURE of bd_0ac3_rx_0_xpm_cdc_handshake is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__90\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__89\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal \src_hsdata_ff[1]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_hsdata_ff[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \src_hsdata_ff[1]_i_1\ : label is "soft_lutpair129";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => src_in(0),
      I1 => src_sendd_ff,
      I2 => src_hsdata_ff(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => src_in(1),
      I1 => src_sendd_ff,
      I2 => src_hsdata_ff(1),
      O => \src_hsdata_ff[1]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[1]_i_1_n_0\,
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__29\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__28\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 24;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[10]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[10]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[11]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[11]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[12]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[12]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[13]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[13]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[14]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[14]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[15]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[15]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[16]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[16]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[17]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[17]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[18]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[18]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[19]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[19]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[20]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[20]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[21]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[21]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[22]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[22]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[23]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[23]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[4]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[5]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[5]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[6]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[6]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[7]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[7]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[8]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[8]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[9]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[9]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(23 downto 0) <= dest_hsdata_ff(23 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(10),
      Q => dest_hsdata_ff(10),
      R => '0'
    );
\dest_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(11),
      Q => dest_hsdata_ff(11),
      R => '0'
    );
\dest_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(12),
      Q => dest_hsdata_ff(12),
      R => '0'
    );
\dest_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(13),
      Q => dest_hsdata_ff(13),
      R => '0'
    );
\dest_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(14),
      Q => dest_hsdata_ff(14),
      R => '0'
    );
\dest_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(15),
      Q => dest_hsdata_ff(15),
      R => '0'
    );
\dest_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(16),
      Q => dest_hsdata_ff(16),
      R => '0'
    );
\dest_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(17),
      Q => dest_hsdata_ff(17),
      R => '0'
    );
\dest_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(18),
      Q => dest_hsdata_ff(18),
      R => '0'
    );
\dest_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(19),
      Q => dest_hsdata_ff(19),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(20),
      Q => dest_hsdata_ff(20),
      R => '0'
    );
\dest_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(21),
      Q => dest_hsdata_ff(21),
      R => '0'
    );
\dest_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(22),
      Q => dest_hsdata_ff(22),
      R => '0'
    );
\dest_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(23),
      Q => dest_hsdata_ff(23),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
\dest_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(4),
      Q => dest_hsdata_ff(4),
      R => '0'
    );
\dest_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(5),
      Q => dest_hsdata_ff(5),
      R => '0'
    );
\dest_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(6),
      Q => dest_hsdata_ff(6),
      R => '0'
    );
\dest_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(7),
      Q => dest_hsdata_ff(7),
      R => '0'
    );
\dest_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(8),
      Q => dest_hsdata_ff(8),
      R => '0'
    );
\dest_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(9),
      Q => dest_hsdata_ff(9),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(10),
      Q => src_hsdata_ff(10),
      R => '0'
    );
\src_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(11),
      Q => src_hsdata_ff(11),
      R => '0'
    );
\src_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(12),
      Q => src_hsdata_ff(12),
      R => '0'
    );
\src_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(13),
      Q => src_hsdata_ff(13),
      R => '0'
    );
\src_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(14),
      Q => src_hsdata_ff(14),
      R => '0'
    );
\src_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(15),
      Q => src_hsdata_ff(15),
      R => '0'
    );
\src_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(16),
      Q => src_hsdata_ff(16),
      R => '0'
    );
\src_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(17),
      Q => src_hsdata_ff(17),
      R => '0'
    );
\src_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(18),
      Q => src_hsdata_ff(18),
      R => '0'
    );
\src_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(19),
      Q => src_hsdata_ff(19),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(20),
      Q => src_hsdata_ff(20),
      R => '0'
    );
\src_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(21),
      Q => src_hsdata_ff(21),
      R => '0'
    );
\src_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(22),
      Q => src_hsdata_ff(22),
      R => '0'
    );
\src_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(23),
      Q => src_hsdata_ff(23),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
\src_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(4),
      Q => src_hsdata_ff(4),
      R => '0'
    );
\src_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(5),
      Q => src_hsdata_ff(5),
      R => '0'
    );
\src_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(6),
      Q => src_hsdata_ff(6),
      R => '0'
    );
\src_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(7),
      Q => src_hsdata_ff(7),
      R => '0'
    );
\src_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(8),
      Q => src_hsdata_ff(8),
      R => '0'
    );
\src_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(9),
      Q => src_hsdata_ff(9),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__97\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__96\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__50\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__49\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__68\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__67\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__70\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__69\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__72\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__71\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__74\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__73\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__76\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__75\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__78\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__77\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__80\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__79\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__82\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__81\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__84\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__83\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__86\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__85\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__52\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__51\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__88\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__87\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__54\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__53\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__56\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__55\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__58\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__57\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__60\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__59\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__62\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__61\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__64\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__63\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "HANDSHAKE";
end \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__66\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__65\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_xpm_cdc_pulse is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_pulse : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_0ac3_rx_0_xpm_cdc_pulse : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_xpm_cdc_pulse : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of bd_0ac3_rx_0_xpm_cdc_pulse : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of bd_0ac3_rx_0_xpm_cdc_pulse : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_0ac3_rx_0_xpm_cdc_pulse : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_0ac3_rx_0_xpm_cdc_pulse : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_0ac3_rx_0_xpm_cdc_pulse : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_0ac3_rx_0_xpm_cdc_pulse : entity is "PULSE";
end bd_0ac3_rx_0_xpm_cdc_pulse;

architecture STRUCTURE of bd_0ac3_rx_0_xpm_cdc_pulse is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair179";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_rst,
      I2 => dest_sync_out,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.bd_0ac3_rx_0_xpm_cdc_single
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "PULSE";
end \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair130";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_rst,
      I2 => dest_sync_out,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__30\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "PULSE";
end \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair176";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_rst,
      I2 => dest_sync_out,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__100\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "PULSE";
end \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair177";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_rst,
      I2 => dest_sync_out,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__101\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "PULSE";
end \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\;

architecture STRUCTURE of \bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair178";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_rst,
      I2 => dest_sync_out,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_single__102\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_blk_mem_gen_prim_width is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end bd_0ac3_rx_0_blk_mem_gen_prim_width;

architecture STRUCTURE of bd_0ac3_rx_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.bd_0ac3_rx_0_blk_mem_gen_prim_wrapper
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(0) => mem_wen_reg(0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(0) => mem_wen_reg(0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(1 downto 0) => mem_wen_reg(1 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(0) => mem_wen_reg(0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(1 downto 0) => mem_wen_reg(1 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(0) => mem_wen_reg(0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(1 downto 0) => mem_wen_reg(1 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(0) => mem_wen_reg(0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_clk_x_pntrs is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_d1_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_clk_x_pntrs : entity is "clk_x_pntrs";
end bd_0ac3_rx_0_clk_x_pntrs;

architecture STRUCTURE of bd_0ac3_rx_0_clk_x_pntrs is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => Q(3),
      I2 => p_24_out(2),
      I3 => Q(2),
      I4 => Q(4),
      I5 => p_24_out(4),
      O => ram_empty_i_reg
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \gc0.count_reg[4]\(1),
      I2 => p_24_out(2),
      I3 => \gc0.count_reg[4]\(0),
      I4 => \gc0.count_reg[4]\(2),
      I5 => p_24_out(4),
      O => ram_empty_i_reg_0
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => \gic0.gc0.count_d1_reg[1]\(0),
      I2 => p_25_out(1),
      I3 => \gic0.gc0.count_d1_reg[1]\(1),
      O => ram_full_i_reg
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => \gic0.gc0.count_reg[1]\(0),
      I2 => p_25_out(1),
      I3 => \gic0.gc0.count_reg[1]\(1),
      O => ram_full_i_reg_0
    );
rd_pntr_cdc_inst: entity work.bd_0ac3_rx_0_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => Q(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_gray__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_clk_x_pntrs__xdcDup__1\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_d1_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_clk_x_pntrs__xdcDup__1\ : entity is "clk_x_pntrs";
end \bd_0ac3_rx_0_clk_x_pntrs__xdcDup__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_clk_x_pntrs__xdcDup__1\ is
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => Q(3),
      I2 => p_24_out(2),
      I3 => Q(2),
      I4 => Q(4),
      I5 => p_24_out(4),
      O => ram_empty_i_reg
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \gc0.count_reg[4]\(1),
      I2 => p_24_out(2),
      I3 => \gc0.count_reg[4]\(0),
      I4 => \gc0.count_reg[4]\(2),
      I5 => p_24_out(4),
      O => ram_empty_i_reg_0
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => \gic0.gc0.count_d1_reg[1]\(0),
      I2 => p_25_out(1),
      I3 => \gic0.gc0.count_d1_reg[1]\(1),
      O => ram_full_i_reg
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(0),
      I1 => \gic0.gc0.count_reg[1]\(0),
      I2 => p_25_out(1),
      I3 => \gic0.gc0.count_reg[1]\(1),
      O => ram_full_i_reg_0
    );
rd_pntr_cdc_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_gray__3\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 2) => RD_PNTR_WR(2 downto 0),
      dest_out_bin(1 downto 0) => p_25_out(1 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => Q(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\bd_0ac3_rx_0_xpm_cdc_gray__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 2) => p_24_out(4 downto 2),
      dest_out_bin(1 downto 0) => WR_PNTR_RD(1 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_dc_ss_fwft is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    srst : in STD_LOGIC;
    cntr_en : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_dc_ss_fwft : entity is "dc_ss_fwft";
end bd_0ac3_rx_0_dc_ss_fwft;

architecture STRUCTURE of bd_0ac3_rx_0_dc_ss_fwft is
begin
dc: entity work.bd_0ac3_rx_0_updn_cntr
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      clk => clk,
      cntr_en => cntr_en,
      \count_reg[11]_0\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[11]_1\(0) => \count_reg[11]_0\(0),
      \count_reg[7]_0\(3 downto 0) => \count_reg[7]\(3 downto 0),
      data_count(8 downto 0) => data_count(8 downto 0),
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_memory : entity is "memory";
end bd_0ac3_rx_0_memory;

architecture STRUCTURE of bd_0ac3_rx_0_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.bd_0ac3_rx_0_dmem
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      EN => EN,
      Q(11 downto 0) => dout_i(11 downto 0),
      clk => clk,
      count_d10_in(3 downto 0) => count_d10_in(3 downto 0),
      din(11 downto 0) => din(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(10),
      Q => dout(10)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(11),
      Q => dout(11)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(8),
      Q => dout(8)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_memory_13 is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_memory_13 : entity is "memory";
end bd_0ac3_rx_0_memory_13;

architecture STRUCTURE of bd_0ac3_rx_0_memory_13 is
  signal dout_i : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.bd_0ac3_rx_0_dmem_14
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      EN => EN,
      Q(11 downto 0) => dout_i(11 downto 0),
      clk => clk,
      count_d10_in(3 downto 0) => count_d10_in(3 downto 0),
      din(11 downto 0) => din(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(10),
      Q => dout(10)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(11),
      Q => dout(11)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(8),
      Q => dout(8)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_memory__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_memory__parameterized0\ : entity is "memory";
end \bd_0ac3_rx_0_memory__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_memory__parameterized0\ is
begin
\gdm.dm_gen.dm\: entity work.\bd_0ac3_rx_0_dmem__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_memory__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_memory__parameterized2\ : entity is "memory";
end \bd_0ac3_rx_0_memory__parameterized2\;

architecture STRUCTURE of \bd_0ac3_rx_0_memory__parameterized2\ is
begin
\gdm.dm_gen.dm\: entity work.\bd_0ac3_rx_0_dmem__parameterized1\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc is
  port (
    crc_start_d1 : out STD_LOGIC;
    \data_p_strb_reg[1]_0\ : out STD_LOGIC;
    \data_p_strb_reg[0]_0\ : out STD_LOGIC;
    \exp_crc_i_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    crc_done : out STD_LOGIC;
    reg_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    srst : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    crc_en : in STD_LOGIC;
    crc_start : in STD_LOGIC;
    \crc_p_strb_reg[0]\ : in STD_LOGIC;
    \crc_p_strb_reg[0]_0\ : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    crc_blk_sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lp_wc0 : in STD_LOGIC;
    core_men_r2c : in STD_LOGIC;
    crc_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc : entity is "mipi_csi2_rx_ctrl_v1_0_8_crc";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc is
  signal \CSI_OPT1_OFF.crc_32b_i_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal aresetn_d1 : STD_LOGIC;
  signal aresetn_d2 : STD_LOGIC;
  signal c_data : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal c_en : STD_LOGIC;
  signal \^crc_start_d1\ : STD_LOGIC;
  signal \^exp_crc_i_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rstart : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  crc_start_d1 <= \^crc_start_d1\;
  \exp_crc_i_reg[15]_0\(15 downto 0) <= \^exp_crc_i_reg[15]_0\(15 downto 0);
\CSI_OPT1_OFF.crc_32b_i\: entity work.bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_crc0
     port map (
      CO(0) => CO(0),
      Q(15 downto 0) => c_data(31 downto 16),
      aresetn_d1 => aresetn_d1,
      aresetn_d2 => aresetn_d2,
      \c_data_reg[0]\ => \^exp_crc_i_reg[15]_0\(0),
      \c_data_reg[15]\(9 downto 3) => \^exp_crc_i_reg[15]_0\(15 downto 9),
      \c_data_reg[15]\(2 downto 1) => \^exp_crc_i_reg[15]_0\(7 downto 6),
      \c_data_reg[15]\(0) => \^exp_crc_i_reg[15]_0\(2),
      \c_data_reg[1]\ => \^exp_crc_i_reg[15]_0\(1),
      \c_data_reg[3]\ => \^exp_crc_i_reg[15]_0\(3),
      \c_data_reg[4]\ => \^exp_crc_i_reg[15]_0\(4),
      \c_data_reg[5]\ => \^exp_crc_i_reg[15]_0\(5),
      \c_data_reg[8]\ => \^exp_crc_i_reg[15]_0\(8),
      c_en => c_en,
      core_men_r2c => core_men_r2c,
      crc_blk_sel(3 downto 0) => crc_blk_sel(3 downto 0),
      crc_done => crc_done,
      crc_rst => crc_rst,
      crc_start_d1 => \^crc_start_d1\,
      dout(15 downto 0) => dout(15 downto 0),
      \exp_crc_i_reg[15]\(15 downto 0) => \^q\(15 downto 0),
      lp_wc0 => lp_wc0,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      reg_status(0) => reg_status(0),
      rstart => rstart,
      rstart_reg => \CSI_OPT1_OFF.crc_32b_i_n_3\,
      srst => srst
    );
aresetn_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => m_axis_aresetn,
      Q => aresetn_d1,
      R => '0'
    );
aresetn_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => aresetn_d1,
      Q => aresetn_d2,
      R => srst
    );
\c_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(0),
      Q => \^exp_crc_i_reg[15]_0\(0),
      R => srst
    );
\c_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(10),
      Q => \^exp_crc_i_reg[15]_0\(10),
      R => srst
    );
\c_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(11),
      Q => \^exp_crc_i_reg[15]_0\(11),
      R => srst
    );
\c_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(12),
      Q => \^exp_crc_i_reg[15]_0\(12),
      R => srst
    );
\c_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(13),
      Q => \^exp_crc_i_reg[15]_0\(13),
      R => srst
    );
\c_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(14),
      Q => \^exp_crc_i_reg[15]_0\(14),
      R => srst
    );
\c_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(15),
      Q => \^exp_crc_i_reg[15]_0\(15),
      R => srst
    );
\c_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(16),
      Q => c_data(16),
      R => srst
    );
\c_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(17),
      Q => c_data(17),
      R => srst
    );
\c_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(18),
      Q => c_data(18),
      R => srst
    );
\c_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(19),
      Q => c_data(19),
      R => srst
    );
\c_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(1),
      Q => \^exp_crc_i_reg[15]_0\(1),
      R => srst
    );
\c_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(20),
      Q => c_data(20),
      R => srst
    );
\c_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(21),
      Q => c_data(21),
      R => srst
    );
\c_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(22),
      Q => c_data(22),
      R => srst
    );
\c_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(23),
      Q => c_data(23),
      R => srst
    );
\c_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(24),
      Q => c_data(24),
      R => srst
    );
\c_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(25),
      Q => c_data(25),
      R => srst
    );
\c_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(26),
      Q => c_data(26),
      R => srst
    );
\c_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(27),
      Q => c_data(27),
      R => srst
    );
\c_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(28),
      Q => c_data(28),
      R => srst
    );
\c_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(29),
      Q => c_data(29),
      R => srst
    );
\c_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(2),
      Q => \^exp_crc_i_reg[15]_0\(2),
      R => srst
    );
\c_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(30),
      Q => c_data(30),
      R => srst
    );
\c_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(31),
      Q => c_data(31),
      R => srst
    );
\c_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(3),
      Q => \^exp_crc_i_reg[15]_0\(3),
      R => srst
    );
\c_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(4),
      Q => \^exp_crc_i_reg[15]_0\(4),
      R => srst
    );
\c_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(5),
      Q => \^exp_crc_i_reg[15]_0\(5),
      R => srst
    );
\c_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(6),
      Q => \^exp_crc_i_reg[15]_0\(6),
      R => srst
    );
\c_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(7),
      Q => \^exp_crc_i_reg[15]_0\(7),
      R => srst
    );
\c_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(8),
      Q => \^exp_crc_i_reg[15]_0\(8),
      R => srst
    );
\c_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(9),
      Q => \^exp_crc_i_reg[15]_0\(9),
      R => srst
    );
c_en_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_en,
      Q => c_en,
      R => srst
    );
crc_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_start,
      Q => \^crc_start_d1\,
      R => srst
    );
\data_p_strb_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_strb_reg[0]_0\,
      Q => \data_p_strb_reg[0]_0\,
      S => srst
    );
\data_p_strb_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \crc_p_strb_reg[0]\,
      Q => \data_p_strb_reg[1]_0\,
      S => srst
    );
\exp_crc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => srst
    );
\exp_crc_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(1),
      D => D(10),
      Q => \^q\(10),
      R => srst
    );
\exp_crc_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(1),
      D => D(11),
      Q => \^q\(11),
      R => srst
    );
\exp_crc_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(1),
      D => D(12),
      Q => \^q\(12),
      R => srst
    );
\exp_crc_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(1),
      D => D(13),
      Q => \^q\(13),
      R => srst
    );
\exp_crc_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(1),
      D => D(14),
      Q => \^q\(14),
      R => srst
    );
\exp_crc_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(1),
      D => D(15),
      Q => \^q\(15),
      R => srst
    );
\exp_crc_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => srst
    );
\exp_crc_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => srst
    );
\exp_crc_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => srst
    );
\exp_crc_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => srst
    );
\exp_crc_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => srst
    );
\exp_crc_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => srst
    );
\exp_crc_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => srst
    );
\exp_crc_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(1),
      D => D(8),
      Q => \^q\(8),
      R => srst
    );
\exp_crc_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => E(1),
      D => D(9),
      Q => \^q\(9),
      R => srst
    );
rstart_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \CSI_OPT1_OFF.crc_32b_i_n_3\,
      Q => rstart,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_rd_logic is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    FULL_FB : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_rd_logic : entity is "rd_logic";
end bd_0ac3_rx_0_rd_logic;

architecture STRUCTURE of bd_0ac3_rx_0_rd_logic is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_1 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.bd_0ac3_rx_0_rd_fwft
     port map (
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[3]\(0) => p_8_out,
      \goreg_dm.dout_i_reg[11]\(0) => \goreg_dm.dout_i_reg[11]\(0),
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      rd_en => rd_en
    );
\grss.rsts\: entity work.bd_0ac3_rx_0_rd_status_flags_ss
     port map (
      clk => clk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => rpntr_n_1
    );
rpntr: entity work.bd_0ac3_rx_0_rd_bin_cntr
     port map (
      E(0) => p_8_out,
      FULL_FB => FULL_FB,
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gcc0.gc0.count_reg[3]\(3 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => rpntr_n_1,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_rd_logic_11 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    FULL_FB : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_rd_logic_11 : entity is "rd_logic";
end bd_0ac3_rx_0_rd_logic_11;

architecture STRUCTURE of bd_0ac3_rx_0_rd_logic_11 is
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_1 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.bd_0ac3_rx_0_rd_fwft_17
     port map (
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[3]\(0) => p_8_out,
      \goreg_dm.dout_i_reg[11]\(0) => \goreg_dm.dout_i_reg[11]\(0),
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      rd_en => rd_en
    );
\grss.rsts\: entity work.bd_0ac3_rx_0_rd_status_flags_ss_18
     port map (
      clk => clk,
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => rpntr_n_1
    );
rpntr: entity work.bd_0ac3_rx_0_rd_bin_cntr_19
     port map (
      E(0) => p_8_out,
      FULL_FB => FULL_FB,
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gcc0.gc0.count_reg[3]\(3 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => rpntr_n_1,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_rd_logic__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \dest_out_bin_ff_reg[3]\ : in STD_LOGIC;
    \dest_out_bin_ff_reg[3]_0\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \bd_0ac3_rx_0_rd_logic__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_rd_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gras.rsts\: entity work.bd_0ac3_rx_0_rd_status_flags_as
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      empty => empty,
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0 => rpntr_n_0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.\bd_0ac3_rx_0_rd_bin_cntr__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => \dest_out_bin_ff_reg[3]\,
      \dest_out_bin_ff_reg[3]_0\ => \dest_out_bin_ff_reg[3]_0\,
      \out\ => p_2_out,
      ram_empty_i_reg => rpntr_n_0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[4]\(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_rd_logic__parameterized0_5\ is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \dest_out_bin_ff_reg[3]\ : in STD_LOGIC;
    \dest_out_bin_ff_reg[3]_0\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_rd_logic__parameterized0_5\ : entity is "rd_logic";
end \bd_0ac3_rx_0_rd_logic__parameterized0_5\;

architecture STRUCTURE of \bd_0ac3_rx_0_rd_logic__parameterized0_5\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gras.rsts\: entity work.bd_0ac3_rx_0_rd_status_flags_as_9
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      empty => empty,
      \out\ => p_2_out,
      ram_empty_fb_i_reg_0 => rpntr_n_0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.\bd_0ac3_rx_0_rd_bin_cntr__parameterized0_10\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(2 downto 0) => Q(2 downto 0),
      WR_PNTR_RD(1 downto 0) => WR_PNTR_RD(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => \dest_out_bin_ff_reg[3]\,
      \dest_out_bin_ff_reg[3]_0\ => \dest_out_bin_ff_reg[3]_0\,
      \out\ => p_2_out,
      ram_empty_i_reg => rpntr_n_0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[4]\(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_rd_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gc0.count_d1_reg[10]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \bd_0ac3_rx_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_rd_status_flags_ss__parameterized0\ is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\bd_0ac3_rx_0_compare__parameterized1_3\
     port map (
      comp0 => comp0,
      \gc0.count_d1_reg[0]\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[10]\ => \gc0.count_d1_reg[10]\,
      \gc0.count_d1_reg[2]\ => \gc0.count_d1_reg[2]\,
      \gc0.count_d1_reg[4]\ => \gc0.count_d1_reg[4]\,
      \gc0.count_d1_reg[6]\ => \gc0.count_d1_reg[6]\,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\
    );
c2: entity work.\bd_0ac3_rx_0_compare__parameterized1_4\
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c2_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      wr_en => wr_en
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_reset_blk_ramfifo is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end bd_0ac3_rx_0_reset_blk_ramfifo;

architecture STRUCTURE of bd_0ac3_rx_0_reset_blk_ramfifo is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\goreg_dm.dout_i[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sckt_wr_rst_cc(1),
      I1 => sckt_wr_rst_cc(0),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_0ac3_rx_0_xpm_cdc_async_rst__4\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
rd_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(2),
      I1 => sckt_wr_rst_cc(3),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_reset_blk_ramfifo__parameterized0\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \bd_0ac3_rx_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_reset_blk_ramfifo__parameterized0\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \syncstages_ff_reg[0]\(0) <= \^syncstages_ff_reg[0]\(0);
  wr_rst_busy <= \^wr_rst_busy\;
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.bd_0ac3_rx_0_xpm_cdc_async_rst
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^syncstages_ff_reg[0]\(0),
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^wr_rst_busy\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__parameterized0\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__parameterized0__4\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_0ac3_rx_0_xpm_cdc_async_rst__7\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \bd_0ac3_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \syncstages_ff_reg[0]\(0) <= \^syncstages_ff_reg[0]\(0);
  wr_rst_busy <= \^wr_rst_busy\;
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\bd_0ac3_rx_0_xpm_cdc_async_rst__6\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^syncstages_ff_reg[0]\(0),
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA08AA"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => rd_rst_wr_ext(1),
      I2 => rd_rst_wr_ext(0),
      I3 => rd_rst_wr_ext(3),
      I4 => rd_rst_wr_ext(2),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^wr_rst_busy\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__parameterized0__3\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__parameterized0__2\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_0ac3_rx_0_xpm_cdc_async_rst__5\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_reset_blk_ramfifo__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \bd_0ac3_rx_0_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_reset_blk_ramfifo__xdcDup__1\ is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\goreg_dm.dout_i[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sckt_wr_rst_cc(1),
      I1 => sckt_wr_rst_cc(0),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_0ac3_rx_0_xpm_cdc_async_rst__3\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
rd_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(2),
      I1 => sckt_wr_rst_cc(3),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_wr_logic is
  port (
    FULL_FB : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_wr_logic : entity is "wr_logic";
end bd_0ac3_rx_0_wr_logic;

architecture STRUCTURE of bd_0ac3_rx_0_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.bd_0ac3_rx_0_wr_status_flags_ss
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      FULL_FB => FULL_FB,
      clk => clk,
      full => full,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.bd_0ac3_rx_0_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_wr_logic_12 is
  port (
    FULL_FB : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_wr_logic_12 : entity is "wr_logic";
end bd_0ac3_rx_0_wr_logic_12;

architecture STRUCTURE of bd_0ac3_rx_0_wr_logic_12 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.bd_0ac3_rx_0_wr_status_flags_ss_15
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      FULL_FB => FULL_FB,
      clk => clk,
      full => full,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.bd_0ac3_rx_0_wr_bin_cntr_16
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_wr_logic__parameterized0\ is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \dest_out_bin_ff_reg[0]_0\ : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \bd_0ac3_rx_0_wr_logic__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_wr_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.bd_0ac3_rx_0_wr_status_flags_as
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      full => full,
      \out\ => \gwas.wsts_n_1\,
      ram_full_fb_i_reg_0 => wpntr_n_0,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\bd_0ac3_rx_0_wr_bin_cntr__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \dest_out_bin_ff_reg[0]\ => \dest_out_bin_ff_reg[0]\,
      \dest_out_bin_ff_reg[0]_0\ => \dest_out_bin_ff_reg[0]_0\,
      \gic0.gc0.count_d2_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d2_reg[1]\(1 downto 0),
      \out\ => \gwas.wsts_n_1\,
      ram_full_i_reg => wpntr_n_0,
      \src_gray_ff_reg[4]\(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_wr_logic__parameterized0_6\ is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d2_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \dest_out_bin_ff_reg[0]_0\ : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_wr_logic__parameterized0_6\ : entity is "wr_logic";
end \bd_0ac3_rx_0_wr_logic__parameterized0_6\;

architecture STRUCTURE of \bd_0ac3_rx_0_wr_logic__parameterized0_6\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.bd_0ac3_rx_0_wr_status_flags_as_7
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      full => full,
      \out\ => \gwas.wsts_n_1\,
      pkt_fifo_wen_reg => wpntr_n_0,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\bd_0ac3_rx_0_wr_bin_cntr__parameterized0_8\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \dest_out_bin_ff_reg[0]\ => \dest_out_bin_ff_reg[0]\,
      \dest_out_bin_ff_reg[0]_0\ => \dest_out_bin_ff_reg[0]_0\,
      \gic0.gc0.count_d2_reg[1]_0\(1 downto 0) => \gic0.gc0.count_d2_reg[1]\(1 downto 0),
      \out\ => \gwas.wsts_n_1\,
      ram_full_i_reg => wpntr_n_0,
      \src_gray_ff_reg[4]\(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    cntr_en : out STD_LOGIC;
    p_17_out : out STD_LOGIC;
    \greg.ram_wr_en_i_reg\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \bd_0ac3_rx_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_wr_status_flags_ss__parameterized0\ is
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of \gaf.gaf0.ram_afull_i_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gaf.gaf0.ram_afull_i_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gaf.gaf0.ram_afull_i_reg\ : label is "no";
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  almost_full <= ram_afull_i;
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => WEA(0)
    );
c0: entity work.\bd_0ac3_rx_0_compare__parameterized1\
     port map (
      comp0 => comp0,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
c1: entity work.\bd_0ac3_rx_0_compare__parameterized1_1\
     port map (
      comp0 => comp0,
      comp1 => comp1,
      \out\ => ram_full_fb_i,
      p_7_out => p_7_out,
      ram_full_comb => ram_full_comb,
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0),
      wr_en => wr_en
    );
\count[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => \gpregsm1.user_valid_reg\,
      I3 => rd_en,
      O => cntr_en
    );
\gaf.c2\: entity work.\bd_0ac3_rx_0_compare__parameterized1_2\
     port map (
      almost_full => ram_afull_i,
      comp1 => comp1,
      \out\ => ram_full_fb_i,
      p_2_out => p_2_out,
      p_7_out => p_7_out,
      v1_reg_1(5 downto 0) => v1_reg_1(5 downto 0),
      wr_en => wr_en
    );
\gaf.gaf0.ram_afull_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_2_out,
      Q => ram_afull_i,
      R => srst
    );
\gcc0.gc1.gsym.count_d1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => p_17_out
    );
\greg.ram_wr_en_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => \greg.ram_wr_en_i_reg\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_blk_mem_gen_generic_cstr is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end bd_0ac3_rx_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of bd_0ac3_rx_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.bd_0ac3_rx_0_blk_mem_gen_prim_width
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(0) => mem_wen_reg(0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[1].ram.r\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(1),
      clk => clk,
      din(8 downto 0) => din(17 downto 9),
      dout(8 downto 0) => dout(17 downto 9),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(0) => mem_wen_reg(0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[2].ram.r\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(26 downto 18),
      dout(8 downto 0) => dout(26 downto 18),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(1 downto 0) => mem_wen_reg(1 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[3].ram.r\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(8 downto 0) => din(35 downto 27),
      dout(8 downto 0) => dout(35 downto 27),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(0) => mem_wen_reg(0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[4].ram.r\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(44 downto 36),
      dout(8 downto 0) => dout(44 downto 36),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(1 downto 0) => mem_wen_reg(1 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[5].ram.r\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(8 downto 0) => din(53 downto 45),
      dout(8 downto 0) => dout(53 downto 45),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(0) => mem_wen_reg(0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[6].ram.r\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(62 downto 54),
      dout(8 downto 0) => dout(62 downto 54),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(1 downto 0) => mem_wen_reg(1 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[7].ram.r\: entity work.\bd_0ac3_rx_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(0) => WEA(0),
      clk => clk,
      din(4 downto 0) => din(67 downto 63),
      dout(4 downto 0) => dout(67 downto 63),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(0) => mem_wen_reg(0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end bd_0ac3_rx_0_fifo_generator_ramfifo;

architecture STRUCTURE of bd_0ac3_rx_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_19_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.bd_0ac3_rx_0_rd_logic
     port map (
      E(0) => ram_rd_en_i,
      FULL_FB => \gntv_or_sync_fifo.gl0.wr_n_0\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      empty => empty,
      \gcc0.gc0.count_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \goreg_dm.dout_i_reg[11]\(0) => p_6_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_0,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      rd_en => rd_en,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.bd_0ac3_rx_0_wr_logic
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_19_out,
      FULL_FB => \gntv_or_sync_fifo.gl0.wr_n_0\,
      Q(3 downto 0) => p_13_out(3 downto 0),
      clk => clk,
      full => full,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_12_out(3 downto 0),
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.bd_0ac3_rx_0_memory
     port map (
      AR(0) => rstblk_n_0,
      E(0) => ram_rd_en_i,
      EN => p_19_out,
      clk => clk,
      count_d10_in(3 downto 0) => p_12_out(3 downto 0),
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out
    );
rstblk: entity work.bd_0ac3_rx_0_reset_blk_ramfifo
     port map (
      AR(0) => rstblk_n_0,
      clk => clk,
      rst => rst,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized0\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  AR(0) <= \^ar\(0);
\gntv_or_sync_fifo.gcx.clkx\: entity work.\bd_0ac3_rx_0_clk_x_pntrs__xdcDup__1\
     port map (
      Q(4 downto 0) => p_0_out_0(4 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \gc0.count_reg[4]\(2 downto 0) => rd_pntr_plus1(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \gic0.gc0.count_reg[1]\(1 downto 0) => wr_pntr_plus2(1 downto 0),
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\bd_0ac3_rx_0_rd_logic__parameterized0_5\
     port map (
      AR(0) => \^ar\(0),
      E(0) => ram_rd_en_i,
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\bd_0ac3_rx_0_wr_logic__parameterized0_6\
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      full => full,
      \gic0.gc0.count_d2_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \src_gray_ff_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\bd_0ac3_rx_0_memory__parameterized0\
     port map (
      AR(0) => \^ar\(0),
      E(0) => p_20_out,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      ram_empty_fb_i_reg(0) => ram_rd_en_i,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.\bd_0ac3_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\
     port map (
      AR(0) => rstblk_n_0,
      rd_clk => rd_clk,
      rst => rst,
      \syncstages_ff_reg[0]\(0) => \^ar\(0),
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized2\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized2\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  AR(0) <= \^ar\(0);
\gntv_or_sync_fifo.gcx.clkx\: entity work.bd_0ac3_rx_0_clk_x_pntrs
     port map (
      Q(4 downto 0) => p_0_out_0(4 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \gc0.count_reg[4]\(2 downto 0) => rd_pntr_plus1(4 downto 2),
      \gic0.gc0.count_d1_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \gic0.gc0.count_reg[1]\(1 downto 0) => wr_pntr_plus2(1 downto 0),
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\bd_0ac3_rx_0_rd_logic__parameterized0\
     port map (
      AR(0) => \^ar\(0),
      E(0) => ram_rd_en_i,
      Q(2 downto 0) => rd_pntr_plus1(4 downto 2),
      WR_PNTR_RD(1 downto 0) => p_24_out(1 downto 0),
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\bd_0ac3_rx_0_wr_logic__parameterized0\
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(1 downto 0) => wr_pntr_plus2(1 downto 0),
      RD_PNTR_WR(2 downto 0) => p_25_out(4 downto 2),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      \dest_out_bin_ff_reg[0]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      full => full,
      \gic0.gc0.count_d2_reg[1]\(1 downto 0) => p_14_out(1 downto 0),
      \src_gray_ff_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\bd_0ac3_rx_0_memory__parameterized2\
     port map (
      AR(0) => \^ar\(0),
      E(0) => p_20_out,
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      ram_empty_fb_i_reg(0) => ram_rd_en_i,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.\bd_0ac3_rx_0_reset_blk_ramfifo__parameterized0\
     port map (
      AR(0) => rstblk_n_0,
      rd_clk => rd_clk,
      rst => rst,
      \syncstages_ff_reg[0]\(0) => \^ar\(0),
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_ramfifo__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_ramfifo__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \bd_0ac3_rx_0_fifo_generator_ramfifo__xdcDup__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_ramfifo__xdcDup__1\ is
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_19_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.bd_0ac3_rx_0_rd_logic_11
     port map (
      E(0) => ram_rd_en_i,
      FULL_FB => \gntv_or_sync_fifo.gl0.wr_n_0\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      empty => empty,
      \gcc0.gc0.count_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \goreg_dm.dout_i_reg[11]\(0) => p_6_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_0,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      rd_en => rd_en,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.bd_0ac3_rx_0_wr_logic_12
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_19_out,
      FULL_FB => \gntv_or_sync_fifo.gl0.wr_n_0\,
      Q(3 downto 0) => p_13_out(3 downto 0),
      clk => clk,
      full => full,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_12_out(3 downto 0),
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.bd_0ac3_rx_0_memory_13
     port map (
      AR(0) => rstblk_n_0,
      E(0) => ram_rd_en_i,
      EN => p_19_out,
      clk => clk,
      count_d10_in(3 downto 0) => p_12_out(3 downto 0),
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out
    );
rstblk: entity work.\bd_0ac3_rx_0_reset_blk_ramfifo__xdcDup__1\
     port map (
      AR(0) => rstblk_n_0,
      clk => clk,
      rst => rst,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_isr_cdc is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_pulse : out STD_LOGIC;
    lx_info_all : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cl_info_all : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in19_in : out STD_LOGIC;
    p_0_in15_in : out STD_LOGIC;
    p_0_in14_in : out STD_LOGIC;
    p_0_in13_in : out STD_LOGIC;
    p_0_in12_in : out STD_LOGIC;
    p_0_in11_in : out STD_LOGIC;
    p_0_in10_in : out STD_LOGIC;
    p_0_in9_in : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    isr_o : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \isr_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wc_err : in STD_LOGIC;
    srst : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    dl0_errcontrol : in STD_LOGIC;
    dl0_erresc : in STD_LOGIC;
    dl0_rxulpmesc : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl1_errcontrol : in STD_LOGIC;
    dl1_erresc : in STD_LOGIC;
    dl1_rxulpmesc : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl2_errcontrol : in STD_LOGIC;
    dl2_erresc : in STD_LOGIC;
    dl2_rxulpmesc : in STD_LOGIC;
    dl2_stopstate : in STD_LOGIC;
    dl3_errcontrol : in STD_LOGIC;
    dl3_erresc : in STD_LOGIC;
    dl3_rxulpmesc : in STD_LOGIC;
    dl3_stopstate : in STD_LOGIC;
    cl_rxulpsclknot : in STD_LOGIC;
    cl_stopstate : in STD_LOGIC;
    reg_status : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    soft_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 21 downto 0 );
    wr2_isr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aresetn : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 4 downto 0 );
    pkt_rdvld_reg : in STD_LOGIC;
    diwc_valid : in STD_LOGIC;
    \diwc_corrected_reg[4]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_done : in STD_LOGIC;
    \errframedata_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in_0 : in STD_LOGIC;
    \ERR_FRAME_DATA[2].errframedata_reg[2]\ : in STD_LOGIC;
    \ERR_FRAME_DATA[1].errframedata_reg[1]\ : in STD_LOGIC;
    \ERR_FRAME_DATA[0].errframedata_reg[0]\ : in STD_LOGIC;
    phecc_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_isr_cdc : entity is "mipi_csi2_rx_ctrl_v1_0_8_isr_cdc";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_isr_cdc;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_isr_cdc is
  signal \HSC2R_CDC[0].hsc2r_send[0]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[10].hsc2r_send[10]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[11].hsc2r_send[11]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[12].hsc2r_send[12]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[13].hsc2r_send[13]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[14].hsc2r_send[14]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[15].hsc2r_send[15]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[1].hsc2r_send[1]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[20].hsc2r_send[20]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[2].hsc2r_send[2]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[3].hsc2r_send[3]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[4].hsc2r_send[4]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[5].hsc2r_send[5]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[6].hsc2r_send[6]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[7].hsc2r_send[7]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[8].hsc2r_send[8]_i_1_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_send[9]_i_1_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[10].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[11].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[12].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[13].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[14].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[15].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[8].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \PPI_DL_ASYNC[9].xpm_single_dl_sb_n_0\ : STD_LOGIC;
  signal \^cl_info_all\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dest_pulse\ : STD_LOGIC;
  signal ecc_rcv : STD_LOGIC;
  signal ecc_send : STD_LOGIC;
  signal ecc_send_i_1_n_0 : STD_LOGIC;
  signal ecc_vld : STD_LOGIC;
  signal ecc_vld_i : STD_LOGIC;
  signal ecc_vld_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ecc_vld_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_vld_out[1]_i_1_n_0\ : STD_LOGIC;
  signal ecc_vld_out_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal hsc2r_rcv_0 : STD_LOGIC;
  signal hsc2r_rcv_1 : STD_LOGIC;
  signal hsc2r_rcv_10 : STD_LOGIC;
  signal hsc2r_rcv_11 : STD_LOGIC;
  signal hsc2r_rcv_12 : STD_LOGIC;
  signal hsc2r_rcv_13 : STD_LOGIC;
  signal hsc2r_rcv_14 : STD_LOGIC;
  signal hsc2r_rcv_15 : STD_LOGIC;
  signal hsc2r_rcv_16 : STD_LOGIC;
  signal hsc2r_rcv_17 : STD_LOGIC;
  signal hsc2r_rcv_18 : STD_LOGIC;
  signal hsc2r_rcv_19 : STD_LOGIC;
  signal hsc2r_rcv_2 : STD_LOGIC;
  signal hsc2r_rcv_20 : STD_LOGIC;
  signal hsc2r_rcv_3 : STD_LOGIC;
  signal hsc2r_rcv_4 : STD_LOGIC;
  signal hsc2r_rcv_5 : STD_LOGIC;
  signal hsc2r_rcv_6 : STD_LOGIC;
  signal hsc2r_rcv_7 : STD_LOGIC;
  signal hsc2r_rcv_8 : STD_LOGIC;
  signal hsc2r_rcv_9 : STD_LOGIC;
  signal hsc2r_send : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal hsc2r_vld_i_0 : STD_LOGIC;
  signal hsc2r_vld_i_1 : STD_LOGIC;
  signal hsc2r_vld_i_10 : STD_LOGIC;
  signal hsc2r_vld_i_11 : STD_LOGIC;
  signal hsc2r_vld_i_2 : STD_LOGIC;
  signal hsc2r_vld_i_20 : STD_LOGIC;
  signal hsc2r_vld_i_3 : STD_LOGIC;
  signal hsc2r_vld_i_4 : STD_LOGIC;
  signal hsc2r_vld_i_5 : STD_LOGIC;
  signal hsc2r_vld_i_6 : STD_LOGIC;
  signal hsc2r_vld_i_7 : STD_LOGIC;
  signal hsc2r_vld_i_8 : STD_LOGIC;
  signal hsc2r_vld_i_9 : STD_LOGIC;
  signal isr_0 : STD_LOGIC;
  signal isr_i : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^isr_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^lx_info_all\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_0_in10_in\ : STD_LOGIC;
  signal \^p_0_in11_in\ : STD_LOGIC;
  signal \^p_0_in12_in\ : STD_LOGIC;
  signal \^p_0_in13_in\ : STD_LOGIC;
  signal \^p_0_in14_in\ : STD_LOGIC;
  signal \^p_0_in15_in\ : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal \^p_0_in19_in\ : STD_LOGIC;
  signal \^p_0_in9_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_HSC2R_CDC[0].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[10].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[11].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[12].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[12].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[13].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[13].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[14].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[14].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[15].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[15].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[16].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[16].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[17].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[17].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[18].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[18].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[19].hsc2r_bus_cdc_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_HSC2R_CDC[19].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[1].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[20].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[2].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[3].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[4].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[5].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[6].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[7].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[8].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[9].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute VERSION of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute VERSION of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_EXT_HSK of ecc_cdc : label is 0;
  attribute DEST_SYNC_FF of ecc_cdc : label is 2;
  attribute INIT_SYNC_FF of ecc_cdc : label is 0;
  attribute SIM_ASSERT_CHK of ecc_cdc : label is 0;
  attribute SRC_SYNC_FF of ecc_cdc : label is 2;
  attribute VERSION of ecc_cdc : label is 0;
  attribute WIDTH of ecc_cdc : label is 2;
  attribute XPM_CDC of ecc_cdc : label is "HANDSHAKE";
  attribute XPM_MODULE of ecc_cdc : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ecc_vld_out[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ecc_vld_out[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_12 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_13 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_17 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_19 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_21 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_22 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_24 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_25 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_26 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \isr_i[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \isr_i[12]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \isr_i[18]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \isr_i[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \isr_i[20]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \isr_i[22]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \isr_i[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \isr_i[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \isr_i[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \isr_i[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \isr_i[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \isr_i[7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \isr_i[8]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_10\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \s_axi_rdata[1]_i_8\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \s_axi_rdata[4]_i_6\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \s_axi_rdata[5]_i_7\ : label is "soft_lutpair139";
  attribute DEST_SYNC_FF of xpm_array_single_05 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_05 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_05 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_05 : label is 1;
  attribute VERSION of xpm_array_single_05 : label is 0;
  attribute WIDTH of xpm_array_single_05 : label is 2;
  attribute XPM_CDC of xpm_array_single_05 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_05 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_pulse_02 : label is 2;
  attribute INIT_SYNC_FF of xpm_pulse_02 : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of xpm_pulse_02 : label is 0;
  attribute RST_USED : integer;
  attribute RST_USED of xpm_pulse_02 : label is 1;
  attribute SIM_ASSERT_CHK of xpm_pulse_02 : label is 0;
  attribute VERSION of xpm_pulse_02 : label is 0;
  attribute XPM_CDC of xpm_pulse_02 : label is "PULSE";
  attribute XPM_MODULE of xpm_pulse_02 : label is "TRUE";
begin
  cl_info_all(1 downto 0) <= \^cl_info_all\(1 downto 0);
  dest_out(1 downto 0) <= \^dest_out\(1 downto 0);
  dest_pulse <= \^dest_pulse\;
  \isr_i_reg[31]_0\(13 downto 0) <= \^isr_i_reg[31]_0\(13 downto 0);
  lx_info_all(7 downto 0) <= \^lx_info_all\(7 downto 0);
  p_0_in <= \^p_0_in\;
  p_0_in10_in <= \^p_0_in10_in\;
  p_0_in11_in <= \^p_0_in11_in\;
  p_0_in12_in <= \^p_0_in12_in\;
  p_0_in13_in <= \^p_0_in13_in\;
  p_0_in14_in <= \^p_0_in14_in\;
  p_0_in15_in <= \^p_0_in15_in\;
  p_0_in19_in <= \^p_0_in19_in\;
  p_0_in9_in <= \^p_0_in9_in\;
\HSC2R_CDC[0].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__1\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[0].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_0,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(0),
      src_rcv => hsc2r_rcv_0,
      src_send => hsc2r_send(0)
    );
\HSC2R_CDC[0].hsc2r_send[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(0),
      I1 => \errframedata_d1_reg[3]\(0),
      I2 => \ERR_FRAME_DATA[0].errframedata_reg[0]\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_0,
      O => \HSC2R_CDC[0].hsc2r_send[0]_i_1_n_0\
    );
\HSC2R_CDC[0].hsc2r_send_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[0].hsc2r_send[0]_i_1_n_0\,
      Q => hsc2r_send(0),
      R => '0'
    );
\HSC2R_CDC[0].hsc2r_vld_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_0,
      Q => isr_0,
      R => SS(0)
    );
\HSC2R_CDC[10].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__11\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[10].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_10,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(10),
      src_rcv => hsc2r_rcv_10,
      src_send => hsc2r_send(10)
    );
\HSC2R_CDC[10].hsc2r_send[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(10),
      I1 => reg_status(10),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_10,
      O => \HSC2R_CDC[10].hsc2r_send[10]_i_1_n_0\
    );
\HSC2R_CDC[10].hsc2r_send_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[10].hsc2r_send[10]_i_1_n_0\,
      Q => hsc2r_send(10),
      R => '0'
    );
\HSC2R_CDC[10].hsc2r_vld_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_10,
      Q => \^p_0_in10_in\,
      R => SS(0)
    );
\HSC2R_CDC[11].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__12\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[11].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_11,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(11),
      src_rcv => hsc2r_rcv_11,
      src_send => hsc2r_send(11)
    );
\HSC2R_CDC[11].hsc2r_send[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAEA0000"
    )
        port map (
      I0 => hsc2r_send(11),
      I1 => dout(3),
      I2 => pkt_rdvld_reg,
      I3 => dout(1),
      I4 => m_axis_aresetn,
      I5 => hsc2r_rcv_11,
      O => \HSC2R_CDC[11].hsc2r_send[11]_i_1_n_0\
    );
\HSC2R_CDC[11].hsc2r_send_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[11].hsc2r_send[11]_i_1_n_0\,
      Q => hsc2r_send(11),
      R => '0'
    );
\HSC2R_CDC[11].hsc2r_vld_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_11,
      Q => \^p_0_in9_in\,
      R => SS(0)
    );
\HSC2R_CDC[12].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__13\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[12].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[12].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(12),
      src_rcv => hsc2r_rcv_12,
      src_send => hsc2r_send(12)
    );
\HSC2R_CDC[12].hsc2r_send[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
        port map (
      I0 => hsc2r_send(12),
      I1 => pkt_valid,
      I2 => dout(4),
      I3 => dout(0),
      I4 => m_axis_aresetn,
      I5 => hsc2r_rcv_12,
      O => \HSC2R_CDC[12].hsc2r_send[12]_i_1_n_0\
    );
\HSC2R_CDC[12].hsc2r_send_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[12].hsc2r_send[12]_i_1_n_0\,
      Q => hsc2r_send(12),
      R => '0'
    );
\HSC2R_CDC[13].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__14\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[13].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[13].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(13),
      src_rcv => hsc2r_rcv_13,
      src_send => hsc2r_send(13)
    );
\HSC2R_CDC[13].hsc2r_send[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
        port map (
      I0 => hsc2r_send(13),
      I1 => pkt_valid,
      I2 => dout(4),
      I3 => dout(1),
      I4 => m_axis_aresetn,
      I5 => hsc2r_rcv_13,
      O => \HSC2R_CDC[13].hsc2r_send[13]_i_1_n_0\
    );
\HSC2R_CDC[13].hsc2r_send_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[13].hsc2r_send[13]_i_1_n_0\,
      Q => hsc2r_send(13),
      R => '0'
    );
\HSC2R_CDC[14].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__15\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[14].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[14].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(14),
      src_rcv => hsc2r_rcv_14,
      src_send => hsc2r_send(14)
    );
\HSC2R_CDC[14].hsc2r_send[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
        port map (
      I0 => hsc2r_send(14),
      I1 => pkt_valid,
      I2 => dout(4),
      I3 => dout(2),
      I4 => m_axis_aresetn,
      I5 => hsc2r_rcv_14,
      O => \HSC2R_CDC[14].hsc2r_send[14]_i_1_n_0\
    );
\HSC2R_CDC[14].hsc2r_send_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[14].hsc2r_send[14]_i_1_n_0\,
      Q => hsc2r_send(14),
      R => '0'
    );
\HSC2R_CDC[15].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__16\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[15].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[15].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(15),
      src_rcv => hsc2r_rcv_15,
      src_send => hsc2r_send(15)
    );
\HSC2R_CDC[15].hsc2r_send[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
        port map (
      I0 => hsc2r_send(15),
      I1 => pkt_valid,
      I2 => dout(4),
      I3 => dout(3),
      I4 => m_axis_aresetn,
      I5 => hsc2r_rcv_15,
      O => \HSC2R_CDC[15].hsc2r_send[15]_i_1_n_0\
    );
\HSC2R_CDC[15].hsc2r_send_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[15].hsc2r_send[15]_i_1_n_0\,
      Q => hsc2r_send(15),
      R => '0'
    );
\HSC2R_CDC[16].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__17\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[16].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[16].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => '0',
      src_rcv => hsc2r_rcv_16,
      src_send => '0'
    );
\HSC2R_CDC[17].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__18\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[17].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[17].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => '0',
      src_rcv => hsc2r_rcv_17,
      src_send => '0'
    );
\HSC2R_CDC[18].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__19\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[18].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[18].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => '0',
      src_rcv => hsc2r_rcv_18,
      src_send => '0'
    );
\HSC2R_CDC[19].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__20\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[19].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => \NLW_HSC2R_CDC[19].hsc2r_bus_cdc_dest_req_UNCONNECTED\,
      src_clk => m_axis_aclk,
      src_in(0) => '0',
      src_rcv => hsc2r_rcv_19,
      src_send => '0'
    );
\HSC2R_CDC[1].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__2\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[1].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_1,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(1),
      src_rcv => hsc2r_rcv_1,
      src_send => hsc2r_send(1)
    );
\HSC2R_CDC[1].hsc2r_send[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(1),
      I1 => reg_status(1),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_1,
      O => \HSC2R_CDC[1].hsc2r_send[1]_i_1_n_0\
    );
\HSC2R_CDC[1].hsc2r_send_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[1].hsc2r_send[1]_i_1_n_0\,
      Q => hsc2r_send(1),
      R => '0'
    );
\HSC2R_CDC[1].hsc2r_vld_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_1,
      Q => \^p_0_in19_in\,
      R => SS(0)
    );
\HSC2R_CDC[20].hsc2r_bus_cdc\: entity work.bd_0ac3_rx_0_xpm_cdc_handshake
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[20].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_20,
      src_clk => m_axis_aclk,
      src_in(0) => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\(0),
      src_rcv => hsc2r_rcv_20,
      src_send => hsc2r_send(20)
    );
\HSC2R_CDC[20].hsc2r_send[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(20),
      I1 => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\(0),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_20,
      O => \HSC2R_CDC[20].hsc2r_send[20]_i_1_n_0\
    );
\HSC2R_CDC[20].hsc2r_send_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[20].hsc2r_send[20]_i_1_n_0\,
      Q => hsc2r_send(20),
      R => '0'
    );
\HSC2R_CDC[20].hsc2r_vld_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_20,
      Q => \^p_0_in\,
      R => SS(0)
    );
\HSC2R_CDC[2].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__3\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[2].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_2,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(2),
      src_rcv => hsc2r_rcv_2,
      src_send => hsc2r_send(2)
    );
\HSC2R_CDC[2].hsc2r_send[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(2),
      I1 => \errframedata_d1_reg[3]\(1),
      I2 => \ERR_FRAME_DATA[1].errframedata_reg[1]\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_2,
      O => \HSC2R_CDC[2].hsc2r_send[2]_i_1_n_0\
    );
\HSC2R_CDC[2].hsc2r_send_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[2].hsc2r_send[2]_i_1_n_0\,
      Q => hsc2r_send(2),
      R => '0'
    );
\HSC2R_CDC[2].hsc2r_vld_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_2,
      Q => p_0_in18_in,
      R => SS(0)
    );
\HSC2R_CDC[3].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__4\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[3].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_3,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(3),
      src_rcv => hsc2r_rcv_3,
      src_send => hsc2r_send(3)
    );
\HSC2R_CDC[3].hsc2r_send[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(3),
      I1 => reg_status(3),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_3,
      O => \HSC2R_CDC[3].hsc2r_send[3]_i_1_n_0\
    );
\HSC2R_CDC[3].hsc2r_send_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[3].hsc2r_send[3]_i_1_n_0\,
      Q => hsc2r_send(3),
      R => '0'
    );
\HSC2R_CDC[3].hsc2r_vld_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_3,
      Q => p_0_in17_in,
      R => SS(0)
    );
\HSC2R_CDC[4].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__5\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[4].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_4,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(4),
      src_rcv => hsc2r_rcv_4,
      src_send => hsc2r_send(4)
    );
\HSC2R_CDC[4].hsc2r_send[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(4),
      I1 => \errframedata_d1_reg[3]\(2),
      I2 => \ERR_FRAME_DATA[2].errframedata_reg[2]\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_4,
      O => \HSC2R_CDC[4].hsc2r_send[4]_i_1_n_0\
    );
\HSC2R_CDC[4].hsc2r_send_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[4].hsc2r_send[4]_i_1_n_0\,
      Q => hsc2r_send(4),
      R => '0'
    );
\HSC2R_CDC[4].hsc2r_vld_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_4,
      Q => p_0_in16_in,
      R => SS(0)
    );
\HSC2R_CDC[5].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__6\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[5].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_5,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(5),
      src_rcv => hsc2r_rcv_5,
      src_send => hsc2r_send(5)
    );
\HSC2R_CDC[5].hsc2r_send[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(5),
      I1 => reg_status(5),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_5,
      O => \HSC2R_CDC[5].hsc2r_send[5]_i_1_n_0\
    );
\HSC2R_CDC[5].hsc2r_send_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[5].hsc2r_send[5]_i_1_n_0\,
      Q => hsc2r_send(5),
      R => '0'
    );
\HSC2R_CDC[5].hsc2r_vld_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_5,
      Q => \^p_0_in15_in\,
      R => SS(0)
    );
\HSC2R_CDC[6].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__7\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[6].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_6,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(6),
      src_rcv => hsc2r_rcv_6,
      src_send => hsc2r_send(6)
    );
\HSC2R_CDC[6].hsc2r_send[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(6),
      I1 => \errframedata_d1_reg[3]\(3),
      I2 => p_0_in_0,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_6,
      O => \HSC2R_CDC[6].hsc2r_send[6]_i_1_n_0\
    );
\HSC2R_CDC[6].hsc2r_send_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[6].hsc2r_send[6]_i_1_n_0\,
      Q => hsc2r_send(6),
      R => '0'
    );
\HSC2R_CDC[6].hsc2r_vld_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_6,
      Q => \^p_0_in14_in\,
      R => SS(0)
    );
\HSC2R_CDC[7].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__8\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[7].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_7,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(7),
      src_rcv => hsc2r_rcv_7,
      src_send => hsc2r_send(7)
    );
\HSC2R_CDC[7].hsc2r_send[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => hsc2r_send(7),
      I1 => reg_status(7),
      I2 => m_axis_aresetn,
      I3 => hsc2r_rcv_7,
      O => \HSC2R_CDC[7].hsc2r_send[7]_i_1_n_0\
    );
\HSC2R_CDC[7].hsc2r_send_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[7].hsc2r_send[7]_i_1_n_0\,
      Q => hsc2r_send(7),
      R => '0'
    );
\HSC2R_CDC[7].hsc2r_vld_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_7,
      Q => \^p_0_in13_in\,
      R => SS(0)
    );
\HSC2R_CDC[8].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__9\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[8].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_8,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(8),
      src_rcv => hsc2r_rcv_8,
      src_send => hsc2r_send(8)
    );
\HSC2R_CDC[8].hsc2r_send[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hsc2r_send(8),
      I1 => diwc_valid,
      I2 => \diwc_corrected_reg[4]\,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_8,
      O => \HSC2R_CDC[8].hsc2r_send[8]_i_1_n_0\
    );
\HSC2R_CDC[8].hsc2r_send_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[8].hsc2r_send[8]_i_1_n_0\,
      Q => hsc2r_send(8),
      R => '0'
    );
\HSC2R_CDC[8].hsc2r_vld_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_8,
      Q => \^p_0_in12_in\,
      R => SS(0)
    );
\HSC2R_CDC[9].hsc2r_bus_cdc\: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__xdcDup__10\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[9].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_9,
      src_clk => m_axis_aclk,
      src_in(0) => reg_status(9),
      src_rcv => hsc2r_rcv_9,
      src_send => hsc2r_send(9)
    );
\HSC2R_CDC[9].hsc2r_send[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => hsc2r_send(9),
      I1 => CO(0),
      I2 => crc_done,
      I3 => m_axis_aresetn,
      I4 => hsc2r_rcv_9,
      O => \HSC2R_CDC[9].hsc2r_send[9]_i_1_n_0\
    );
\HSC2R_CDC[9].hsc2r_send_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \HSC2R_CDC[9].hsc2r_send[9]_i_1_n_0\,
      Q => hsc2r_send(9),
      R => '0'
    );
\HSC2R_CDC[9].hsc2r_vld_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_9,
      Q => \^p_0_in11_in\,
      R => SS(0)
    );
\PPI_CL_ASYNC[0].xpm_single_cl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__47\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^cl_info_all\(0),
      src_clk => '0',
      src_in => cl_rxulpsclknot
    );
\PPI_CL_ASYNC[1].xpm_single_cl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__48\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^cl_info_all\(1),
      src_clk => '0',
      src_in => cl_stopstate
    );
\PPI_DL_ASYNC[0].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__31\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(0),
      src_clk => '0',
      src_in => dl0_errcontrol
    );
\PPI_DL_ASYNC[10].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__41\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[10].xpm_single_dl_sb_n_0\,
      src_clk => '0',
      src_in => dl2_rxulpmesc
    );
\PPI_DL_ASYNC[11].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__42\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[11].xpm_single_dl_sb_n_0\,
      src_clk => '0',
      src_in => dl2_stopstate
    );
\PPI_DL_ASYNC[12].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__43\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[12].xpm_single_dl_sb_n_0\,
      src_clk => '0',
      src_in => dl3_errcontrol
    );
\PPI_DL_ASYNC[13].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__44\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[13].xpm_single_dl_sb_n_0\,
      src_clk => '0',
      src_in => dl3_erresc
    );
\PPI_DL_ASYNC[14].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__45\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[14].xpm_single_dl_sb_n_0\,
      src_clk => '0',
      src_in => dl3_rxulpmesc
    );
\PPI_DL_ASYNC[15].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__46\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[15].xpm_single_dl_sb_n_0\,
      src_clk => '0',
      src_in => dl3_stopstate
    );
\PPI_DL_ASYNC[1].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__32\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(1),
      src_clk => '0',
      src_in => dl0_erresc
    );
\PPI_DL_ASYNC[2].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__33\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(2),
      src_clk => '0',
      src_in => dl0_rxulpmesc
    );
\PPI_DL_ASYNC[3].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__34\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(3),
      src_clk => '0',
      src_in => dl0_stopstate
    );
\PPI_DL_ASYNC[4].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__35\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(4),
      src_clk => '0',
      src_in => dl1_errcontrol
    );
\PPI_DL_ASYNC[5].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__36\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(5),
      src_clk => '0',
      src_in => dl1_erresc
    );
\PPI_DL_ASYNC[6].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__37\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(6),
      src_clk => '0',
      src_in => dl1_rxulpmesc
    );
\PPI_DL_ASYNC[7].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__38\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(7),
      src_clk => '0',
      src_in => dl1_stopstate
    );
\PPI_DL_ASYNC[8].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__39\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[8].xpm_single_dl_sb_n_0\,
      src_clk => '0',
      src_in => dl2_errcontrol
    );
\PPI_DL_ASYNC[9].xpm_single_dl_sb\: entity work.\bd_0ac3_rx_0_xpm_cdc_single__40\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \PPI_DL_ASYNC[9].xpm_single_dl_sb_n_0\,
      src_clk => '0',
      src_in => dl2_erresc
    );
ecc_cdc: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__parameterized0\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(1 downto 0) => ecc_vld_out_i(1 downto 0),
      dest_req => ecc_vld_i,
      src_clk => m_axis_aclk,
      src_in(1 downto 0) => Q(1 downto 0),
      src_rcv => ecc_rcv,
      src_send => ecc_send
    );
ecc_send_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ecc_send,
      I1 => phecc_done,
      I2 => m_axis_aresetn,
      I3 => ecc_rcv,
      O => ecc_send_i_1_n_0
    );
ecc_send_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_send_i_1_n_0,
      Q => ecc_send,
      R => '0'
    );
\ecc_vld_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ecc_vld_i,
      I1 => ecc_vld_out_i(0),
      O => \ecc_vld_out[0]_i_1_n_0\
    );
\ecc_vld_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ecc_vld_i,
      I1 => ecc_vld_out_i(1),
      O => \ecc_vld_out[1]_i_1_n_0\
    );
\ecc_vld_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ecc_vld_out[0]_i_1_n_0\,
      Q => ecc_vld_out(0),
      R => SS(0)
    );
\ecc_vld_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ecc_vld_out[1]_i_1_n_0\,
      Q => ecc_vld_out(1),
      R => SS(0)
    );
ecc_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ecc_vld_i,
      Q => ecc_vld,
      R => SS(0)
    );
interrupt_INST_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in13_in\,
      I1 => \^isr_i_reg[31]_0\(3),
      I2 => soft_rst,
      O => isr_o(7)
    );
interrupt_INST_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in14_in\,
      I1 => \^isr_i_reg[31]_0\(2),
      I2 => soft_rst,
      O => isr_o(6)
    );
interrupt_INST_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => \^isr_i_reg[31]_0\(10),
      I2 => soft_rst,
      O => isr_o(17)
    );
interrupt_INST_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in10_in\,
      I1 => \^isr_i_reg[31]_0\(6),
      I2 => soft_rst,
      O => isr_o(11)
    );
interrupt_INST_0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in18_in,
      I1 => isr_i(2),
      I2 => soft_rst,
      O => isr_o(2)
    );
interrupt_INST_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in17_in,
      I1 => isr_i(3),
      I2 => soft_rst,
      O => isr_o(3)
    );
interrupt_INST_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => \^isr_i_reg[31]_0\(8),
      I2 => soft_rst,
      O => isr_o(16)
    );
interrupt_INST_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^dest_pulse\,
      I1 => \^isr_i_reg[31]_0\(12),
      I2 => soft_rst,
      O => isr_o(18)
    );
interrupt_INST_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in12_in\,
      I1 => \^isr_i_reg[31]_0\(4),
      I2 => soft_rst,
      O => isr_o(8)
    );
interrupt_INST_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \^lx_info_all\(3),
      I1 => \^lx_info_all\(7),
      I2 => \^cl_info_all\(1),
      I3 => isr_i(17),
      I4 => soft_rst,
      O => isr_o(15)
    );
interrupt_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \^lx_info_all\(2),
      I1 => \^lx_info_all\(6),
      I2 => isr_i(16),
      I3 => soft_rst,
      O => isr_o(14)
    );
interrupt_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \^lx_info_all\(1),
      I1 => \^lx_info_all\(5),
      I2 => isr_i(15),
      I3 => soft_rst,
      O => isr_o(13)
    );
interrupt_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \^lx_info_all\(0),
      I1 => \^lx_info_all\(4),
      I2 => isr_i(14),
      I3 => soft_rst,
      O => isr_o(12)
    );
\isr_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => isr_0,
      I2 => isr_i(0),
      I3 => wr2_isr,
      O => p_1_in(0)
    );
\isr_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5C0FFC0"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => ecc_vld,
      I2 => ecc_vld_out(0),
      I3 => isr_i(10),
      I4 => wr2_isr,
      O => p_1_in(10)
    );
\isr_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5C0FFC0"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => ecc_vld,
      I2 => ecc_vld_out(1),
      I3 => isr_i(11),
      I4 => wr2_isr,
      O => p_1_in(11)
    );
\isr_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \^p_0_in10_in\,
      I2 => \^isr_i_reg[31]_0\(6),
      I3 => wr2_isr,
      O => p_1_in(12)
    );
\isr_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \^p_0_in9_in\,
      I2 => \^isr_i_reg[31]_0\(7),
      I3 => wr2_isr,
      O => p_1_in(13)
    );
\isr_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFCFFFC"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \^lx_info_all\(0),
      I2 => \^lx_info_all\(4),
      I3 => isr_i(14),
      I4 => wr2_isr,
      O => p_1_in(14)
    );
\isr_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFCFFFC"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \^lx_info_all\(1),
      I2 => \^lx_info_all\(5),
      I3 => isr_i(15),
      I4 => wr2_isr,
      O => p_1_in(15)
    );
\isr_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFCFFFC"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \^lx_info_all\(2),
      I2 => \^lx_info_all\(6),
      I3 => isr_i(16),
      I4 => wr2_isr,
      O => p_1_in(16)
    );
\isr_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFFFFFEFE"
    )
        port map (
      I0 => \^lx_info_all\(3),
      I1 => \^lx_info_all\(7),
      I2 => \^cl_info_all\(1),
      I3 => s_axi_wdata(17),
      I4 => isr_i(17),
      I5 => wr2_isr,
      O => p_1_in(17)
    );
\isr_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \^dest_out\(0),
      I2 => \^isr_i_reg[31]_0\(8),
      I3 => wr2_isr,
      O => p_1_in(18)
    );
\isr_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^p_0_in19_in\,
      I2 => \^isr_i_reg[31]_0\(0),
      I3 => wr2_isr,
      O => p_1_in(1)
    );
\isr_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \^dest_out\(1),
      I2 => \^isr_i_reg[31]_0\(10),
      I3 => wr2_isr,
      O => p_1_in(20)
    );
\isr_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \^dest_pulse\,
      I2 => \^isr_i_reg[31]_0\(12),
      I3 => wr2_isr,
      O => p_1_in(22)
    );
\isr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => p_0_in18_in,
      I2 => isr_i(2),
      I3 => wr2_isr,
      O => p_1_in(2)
    );
\isr_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \^p_0_in\,
      I2 => \^isr_i_reg[31]_0\(13),
      I3 => wr2_isr,
      O => p_1_in(31)
    );
\isr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_0_in17_in,
      I2 => isr_i(3),
      I3 => wr2_isr,
      O => p_1_in(3)
    );
\isr_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => p_0_in16_in,
      I2 => isr_i(4),
      I3 => wr2_isr,
      O => p_1_in(4)
    );
\isr_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \^p_0_in15_in\,
      I2 => \^isr_i_reg[31]_0\(1),
      I3 => wr2_isr,
      O => p_1_in(5)
    );
\isr_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \^p_0_in14_in\,
      I2 => \^isr_i_reg[31]_0\(2),
      I3 => wr2_isr,
      O => p_1_in(6)
    );
\isr_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \^p_0_in13_in\,
      I2 => \^isr_i_reg[31]_0\(3),
      I3 => wr2_isr,
      O => p_1_in(7)
    );
\isr_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \^p_0_in12_in\,
      I2 => \^isr_i_reg[31]_0\(4),
      I3 => wr2_isr,
      O => p_1_in(8)
    );
\isr_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \^p_0_in11_in\,
      I2 => \^isr_i_reg[31]_0\(5),
      I3 => wr2_isr,
      O => p_1_in(9)
    );
\isr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(0),
      Q => isr_i(0),
      R => SR(0)
    );
\isr_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(10),
      Q => isr_i(10),
      R => SR(0)
    );
\isr_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(11),
      Q => isr_i(11),
      R => SR(0)
    );
\isr_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(12),
      Q => \^isr_i_reg[31]_0\(6),
      R => SR(0)
    );
\isr_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(13),
      Q => \^isr_i_reg[31]_0\(7),
      R => SR(0)
    );
\isr_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(14),
      Q => isr_i(14),
      R => SR(0)
    );
\isr_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(15),
      Q => isr_i(15),
      R => SR(0)
    );
\isr_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(16),
      Q => isr_i(16),
      R => SR(0)
    );
\isr_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(17),
      Q => isr_i(17),
      R => SR(0)
    );
\isr_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(18),
      Q => \^isr_i_reg[31]_0\(8),
      R => SR(0)
    );
\isr_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^isr_i_reg[31]_0\(9),
      R => SR(0)
    );
\isr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(1),
      Q => \^isr_i_reg[31]_0\(0),
      R => SR(0)
    );
\isr_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(20),
      Q => \^isr_i_reg[31]_0\(10),
      R => SR(0)
    );
\isr_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^isr_i_reg[31]_0\(11),
      R => SR(0)
    );
\isr_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(22),
      Q => \^isr_i_reg[31]_0\(12),
      R => SR(0)
    );
\isr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(2),
      Q => isr_i(2),
      R => SR(0)
    );
\isr_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(31),
      Q => \^isr_i_reg[31]_0\(13),
      R => SR(0)
    );
\isr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(3),
      Q => isr_i(3),
      R => SR(0)
    );
\isr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(4),
      Q => isr_i(4),
      R => SR(0)
    );
\isr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(5),
      Q => \^isr_i_reg[31]_0\(1),
      R => SR(0)
    );
\isr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(6),
      Q => \^isr_i_reg[31]_0\(2),
      R => SR(0)
    );
\isr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(7),
      Q => \^isr_i_reg[31]_0\(3),
      R => SR(0)
    );
\isr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(8),
      Q => \^isr_i_reg[31]_0\(4),
      R => SR(0)
    );
\isr_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(9),
      Q => \^isr_i_reg[31]_0\(5),
      R => SR(0)
    );
\s_axi_rdata[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => isr_0,
      I1 => isr_i(0),
      I2 => soft_rst,
      O => isr_o(0)
    );
\s_axi_rdata[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => ecc_vld,
      I1 => ecc_vld_out(0),
      I2 => isr_i(10),
      I3 => soft_rst,
      O => isr_o(9)
    );
\s_axi_rdata[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => ecc_vld,
      I1 => ecc_vld_out(1),
      I2 => isr_i(11),
      I3 => soft_rst,
      O => isr_o(10)
    );
\s_axi_rdata[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in19_in\,
      I1 => \^isr_i_reg[31]_0\(0),
      I2 => soft_rst,
      O => isr_o(1)
    );
\s_axi_rdata[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => isr_i(4),
      I2 => soft_rst,
      O => isr_o(4)
    );
\s_axi_rdata[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^p_0_in15_in\,
      I1 => \^isr_i_reg[31]_0\(1),
      I2 => soft_rst,
      O => isr_o(5)
    );
xpm_array_single_05: entity work.bd_0ac3_rx_0_xpm_cdc_array_single
     port map (
      dest_clk => s_axi_aclk,
      dest_out(1 downto 0) => \^dest_out\(1 downto 0),
      src_clk => m_axis_aclk,
      src_in(1 downto 0) => src_in(1 downto 0)
    );
xpm_pulse_02: entity work.\bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__1\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => \^dest_pulse\,
      dest_rst => SS(0),
      src_clk => m_axis_aclk,
      src_pulse => wc_err,
      src_rst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_rd_logic__parameterized1\ is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_7_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_ram_regout_en : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    cntr_en : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_rd_logic__parameterized1\ : entity is "rd_logic";
end \bd_0ac3_rx_0_rd_logic__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_rd_logic__parameterized1\ is
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^data_count\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gr1.gdcf.dc_n_3\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_10\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_11\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_12\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_13\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_14\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_15\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_16\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_17\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_18\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_6\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_7\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_8\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_9\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal rpntr_n_48 : STD_LOGIC;
  signal rpntr_n_49 : STD_LOGIC;
  signal rpntr_n_50 : STD_LOGIC;
  signal rpntr_n_51 : STD_LOGIC;
  signal rpntr_n_52 : STD_LOGIC;
  signal rpntr_n_53 : STD_LOGIC;
begin
  data_count(11 downto 0) <= \^data_count\(11 downto 0);
  p_7_out <= \^p_7_out\;
\gr1.gdcf.dc\: entity work.bd_0ac3_rx_0_dc_ss_fwft
     port map (
      DI(3 downto 1) => \^data_count\(2 downto 0),
      DI(0) => \gr1.gdcf.dc_n_3\,
      O(3) => \gr1.gr1_int.rfwft_n_6\,
      O(2) => \gr1.gr1_int.rfwft_n_7\,
      O(1) => \gr1.gr1_int.rfwft_n_8\,
      O(0) => \gr1.gr1_int.rfwft_n_9\,
      clk => clk,
      cntr_en => cntr_en,
      \count_reg[11]\(3) => \gr1.gr1_int.rfwft_n_14\,
      \count_reg[11]\(2) => \gr1.gr1_int.rfwft_n_15\,
      \count_reg[11]\(1) => \gr1.gr1_int.rfwft_n_16\,
      \count_reg[11]\(0) => \gr1.gr1_int.rfwft_n_17\,
      \count_reg[11]_0\(0) => \gr1.gr1_int.rfwft_n_18\,
      \count_reg[7]\(3) => \gr1.gr1_int.rfwft_n_10\,
      \count_reg[7]\(2) => \gr1.gr1_int.rfwft_n_11\,
      \count_reg[7]\(1) => \gr1.gr1_int.rfwft_n_12\,
      \count_reg[7]\(0) => \gr1.gr1_int.rfwft_n_13\,
      data_count(8 downto 0) => \^data_count\(11 downto 3),
      srst => srst
    );
\gr1.gr1_int.rfwft\: entity work.\bd_0ac3_rx_0_rd_fwft__parameterized0\
     port map (
      DI(0) => \gr1.gdcf.dc_n_3\,
      E(0) => \^p_7_out\,
      O(3) => \gr1.gr1_int.rfwft_n_6\,
      O(2) => \gr1.gr1_int.rfwft_n_7\,
      O(1) => \gr1.gr1_int.rfwft_n_8\,
      O(0) => \gr1.gr1_int.rfwft_n_9\,
      clk => clk,
      \count_reg[11]\(3) => \gr1.gr1_int.rfwft_n_14\,
      \count_reg[11]\(2) => \gr1.gr1_int.rfwft_n_15\,
      \count_reg[11]\(1) => \gr1.gr1_int.rfwft_n_16\,
      \count_reg[11]\(0) => \gr1.gr1_int.rfwft_n_17\,
      \count_reg[12]\(0) => \gr1.gr1_int.rfwft_n_18\,
      \count_reg[7]\(3) => \gr1.gr1_int.rfwft_n_10\,
      \count_reg[7]\(2) => \gr1.gr1_int.rfwft_n_11\,
      \count_reg[7]\(1) => \gr1.gr1_int.rfwft_n_12\,
      \count_reg[7]\(0) => \gr1.gr1_int.rfwft_n_13\,
      data_count(11 downto 0) => \^data_count\(11 downto 0),
      empty => empty,
      \out\ => \out\,
      p_1_out => p_1_out,
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en,
      wr_en => wr_en
    );
\grss.rsts\: entity work.\bd_0ac3_rx_0_rd_status_flags_ss__parameterized0\
     port map (
      E(0) => \^p_7_out\,
      clk => clk,
      \gc0.count_d1_reg[0]\ => rpntr_n_48,
      \gc0.count_d1_reg[10]\ => rpntr_n_53,
      \gc0.count_d1_reg[2]\ => rpntr_n_49,
      \gc0.count_d1_reg[4]\ => rpntr_n_50,
      \gc0.count_d1_reg[6]\ => rpntr_n_51,
      \gc0.count_d1_reg[8]\ => rpntr_n_52,
      \out\ => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      srst => srst,
      v1_reg(5 downto 0) => \c2/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.\bd_0ac3_rx_0_rd_bin_cntr__parameterized1\
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => \^p_7_out\,
      Q(11 downto 0) => Q(11 downto 0),
      S(3 downto 0) => S(3 downto 0),
      clk => clk,
      \gcc0.gc1.gsym.count_d1_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3 downto 0),
      ram_empty_i_reg => rpntr_n_48,
      ram_empty_i_reg_0 => rpntr_n_49,
      ram_empty_i_reg_1 => rpntr_n_50,
      ram_empty_i_reg_2 => rpntr_n_51,
      ram_empty_i_reg_3 => rpntr_n_52,
      ram_empty_i_reg_4 => rpntr_n_53,
      srst => srst,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0),
      v1_reg_1(5 downto 0) => v1_reg_1(5 downto 0),
      v1_reg_2(5 downto 0) => \c2/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_wr_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    cntr_en : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_wr_logic__parameterized1\ : entity is "wr_logic";
end \bd_0ac3_rx_0_wr_logic__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_wr_logic__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gwss.wsts_n_5\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\gwss.gpf.wrpf\: entity work.bd_0ac3_rx_0_wr_pf_ss
     port map (
      Q(10 downto 0) => \^q\(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[11]\(3 downto 0) => \gc0.count_d1_reg[11]\(3 downto 0),
      \gc0.count_d1_reg[7]\(3 downto 0) => \gc0.count_d1_reg[7]\(3 downto 0),
      mem_wen_reg => \gwss.wsts_n_5\,
      p_1_out => p_1_out,
      p_7_out => p_7_out,
      prog_full => prog_full,
      srst => srst
    );
\gwss.wsts\: entity work.\bd_0ac3_rx_0_wr_status_flags_ss__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      almost_full => almost_full,
      clk => clk,
      cntr_en => cntr_en,
      full => full,
      \gpregsm1.user_valid_reg\ => \gpregsm1.user_valid_reg\,
      \greg.ram_wr_en_i_reg\ => \gwss.wsts_n_5\,
      \out\ => \out\,
      p_17_out => p_17_out,
      p_7_out => p_7_out,
      rd_en => rd_en,
      srst => srst,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0),
      v1_reg_1(5 downto 0) => v1_reg_1(5 downto 0),
      wr_en => wr_en
    );
wpntr: entity work.\bd_0ac3_rx_0_wr_bin_cntr__parameterized1\
     port map (
      D(11 downto 0) => D(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      Q(11 downto 0) => \^q\(11 downto 0),
      clk => clk,
      p_17_out => p_17_out,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_blk_mem_gen_top is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end bd_0ac3_rx_0_blk_mem_gen_top;

architecture STRUCTURE of bd_0ac3_rx_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.bd_0ac3_rx_0_blk_mem_gen_generic_cstr
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(1 downto 0) => mem_wen_reg(1 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_fifo_generator_top : entity is "fifo_generator_top";
end bd_0ac3_rx_0_fifo_generator_top;

architecture STRUCTURE of bd_0ac3_rx_0_fifo_generator_top is
begin
\grf.rf\: entity work.bd_0ac3_rx_0_fifo_generator_ramfifo
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_top__parameterized0\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \bd_0ac3_rx_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized0\
     port map (
      AR(0) => AR(0),
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_top__parameterized2\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \bd_0ac3_rx_0_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized2\
     port map (
      AR(0) => AR(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_top__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_top__xdcDup__1\ : entity is "fifo_generator_top";
end \bd_0ac3_rx_0_fifo_generator_top__xdcDup__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_top__xdcDup__1\ is
begin
\grf.rf\: entity work.\bd_0ac3_rx_0_fifo_generator_ramfifo__xdcDup__1\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_blk_mem_gen_v8_4_1_synth is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end bd_0ac3_rx_0_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of bd_0ac3_rx_0_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.bd_0ac3_rx_0_blk_mem_gen_top
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(1 downto 0) => mem_wen_reg(1 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_fifo_generator_v13_2_2_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_fifo_generator_v13_2_2_synth : entity is "fifo_generator_v13_2_2_synth";
end bd_0ac3_rx_0_fifo_generator_v13_2_2_synth;

architecture STRUCTURE of bd_0ac3_rx_0_fifo_generator_v13_2_2_synth is
begin
\gconvfifo.rf\: entity work.bd_0ac3_rx_0_fifo_generator_top
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized0\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized0\ : entity is "fifo_generator_v13_2_2_synth";
end \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized0\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\bd_0ac3_rx_0_fifo_generator_top__parameterized0\
     port map (
      AR(0) => AR(0),
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized2\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized2\ : entity is "fifo_generator_v13_2_2_synth";
end \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized2\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\bd_0ac3_rx_0_fifo_generator_top__parameterized2\
     port map (
      AR(0) => AR(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__xdcDup__1\ : entity is "fifo_generator_v13_2_2_synth";
end \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__xdcDup__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\bd_0ac3_rx_0_fifo_generator_top__xdcDup__1\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_blk_mem_gen_v8_4_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
end bd_0ac3_rx_0_blk_mem_gen_v8_4_1;

architecture STRUCTURE of bd_0ac3_rx_0_blk_mem_gen_v8_4_1 is
begin
inst_blk_mem_gen: entity work.bd_0ac3_rx_0_blk_mem_gen_v8_4_1_synth
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(1 downto 0) => mem_wen_reg(1 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_fifo_generator_v13_2_2 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_fifo_generator_v13_2_2 : entity is "fifo_generator_v13_2_2";
end bd_0ac3_rx_0_fifo_generator_v13_2_2;

architecture STRUCTURE of bd_0ac3_rx_0_fifo_generator_v13_2_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.bd_0ac3_rx_0_fifo_generator_v13_2_2_synth
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 42;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 42;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 29;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 28;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ : entity is "fifo_generator_v13_2_2";
end \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized0\
     port map (
      AR(0) => rd_rst_busy,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 24;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 24;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 29;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 28;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ : entity is "fifo_generator_v13_2_2";
end \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized2\
     port map (
      AR(0) => rd_rst_busy,
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ : entity is "fifo_generator_v13_2_2";
end \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__xdcDup__1\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0 : entity is "mipi_csi2_rx_ctrl_v1_0_8_fifo0,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0 : entity is "mipi_csi2_rx_ctrl_v1_0_8_fifo0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0 : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.bd_0ac3_rx_0_fifo_generator_v13_2_2
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0__xdcDup__1\ is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0__xdcDup__1\ : entity is "mipi_csi2_rx_ctrl_v1_0_8_fifo0,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0__xdcDup__1\ : entity is "mipi_csi2_rx_ctrl_v1_0_8_fifo0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0__xdcDup__1\ : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end \bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0__xdcDup__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_0ac3_rx_0_fifo_generator_v13_2_2__xdcDup__1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo1 is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo1 : entity is "mipi_csi2_rx_ctrl_v1_0_8_fifo1,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo1 : entity is "mipi_csi2_rx_ctrl_v1_0_8_fifo1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo1 : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo1;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo1 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 42;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 42;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 29;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 28;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo2 is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo2 : entity is "mipi_csi2_rx_ctrl_v1_0_8_fifo2,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo2 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo2 : entity is "mipi_csi2_rx_ctrl_v1_0_8_fifo2";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo2 : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo2;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo2 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 24;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 24;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 29;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 28;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized5\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_memory__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_memory__parameterized1\ : entity is "memory";
end \bd_0ac3_rx_0_memory__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_memory__parameterized1\ is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.bd_0ac3_rx_0_blk_mem_gen_v8_4_1
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0),
      mem_wen_reg(1 downto 0) => mem_wen_reg(1 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized1\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gr1.gdcf.dc/cntr_en\ : STD_LOGIC;
  signal \gwss.gpf.wrpf/p_1_out\ : STD_LOGIC;
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gwss.wsts/gaf.c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal tmp_ram_regout_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\bd_0ac3_rx_0_rd_logic__parameterized1\
     port map (
      D(11 downto 0) => wr_pntr_plus2(11 downto 0),
      Q(11 downto 0) => p_0_out(11 downto 0),
      S(3) => \gntv_or_sync_fifo.gl0.rd_n_15\,
      S(2) => \gntv_or_sync_fifo.gl0.rd_n_16\,
      S(1) => \gntv_or_sync_fifo.gl0.rd_n_17\,
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_18\,
      clk => clk,
      cntr_en => \gr1.gdcf.dc/cntr_en\,
      data_count(11 downto 0) => data_count(11 downto 0),
      empty => empty,
      \gcc0.gc1.gsym.count_d1_reg[11]\(11 downto 0) => p_12_out(11 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => p_11_out(11 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      \out\ => p_3_out,
      p_1_out => \gwss.gpf.wrpf/p_1_out\,
      p_7_out => p_7_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en,
      v1_reg(5 downto 0) => \gwss.wsts/c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \gwss.wsts/c1/v1_reg\(5 downto 0),
      v1_reg_1(5 downto 0) => \gwss.wsts/gaf.c2/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\bd_0ac3_rx_0_wr_logic__parameterized1\
     port map (
      D(11 downto 0) => wr_pntr_plus2(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => p_11_out(11 downto 0),
      Q(11 downto 0) => p_12_out(11 downto 0),
      S(3) => \gntv_or_sync_fifo.gl0.rd_n_15\,
      S(2) => \gntv_or_sync_fifo.gl0.rd_n_16\,
      S(1) => \gntv_or_sync_fifo.gl0.rd_n_17\,
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_18\,
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_29\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_30\,
      almost_full => almost_full,
      clk => clk,
      cntr_en => \gr1.gdcf.dc/cntr_en\,
      full => full,
      \gc0.count_d1_reg[11]\(3) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gc0.count_d1_reg[11]\(2) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gc0.count_d1_reg[11]\(1) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gc0.count_d1_reg[11]\(0) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gc0.count_d1_reg[7]\(3) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      \gc0.count_d1_reg[7]\(2) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      \gc0.count_d1_reg[7]\(1) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      \gc0.count_d1_reg[7]\(0) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      \gpregsm1.user_valid_reg\ => p_3_out,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      p_1_out => \gwss.gpf.wrpf/p_1_out\,
      p_7_out => p_7_out,
      prog_full => prog_full,
      rd_en => rd_en,
      srst => srst,
      v1_reg(5 downto 0) => \gwss.wsts/c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \gwss.wsts/c1/v1_reg\(5 downto 0),
      v1_reg_1(5 downto 0) => \gwss.wsts/gaf.c2/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\bd_0ac3_rx_0_memory__parameterized1\
     port map (
      Q(11 downto 0) => p_0_out(11 downto 0),
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_29\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_30\,
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[11]\(11 downto 0) => p_11_out(11 downto 0),
      mem_wen_reg(1) => \gntv_or_sync_fifo.gl0.wr_n_31\,
      mem_wen_reg(0) => \gntv_or_sync_fifo.gl0.wr_n_32\,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_gen_spkt_fifo is
  port (
    src_ff_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    interrupt : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    diwc_corrected : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \isr_i_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr2_isr : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \core_config_reg[1]\ : in STD_LOGIC;
    \syncstages_ff_reg[1][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LX_INFO_GEN[1].lx_info_reg[1][3]\ : in STD_LOGIC;
    \rd_addr_reg[2]\ : in STD_LOGIC;
    \rd_addr_reg[5]\ : in STD_LOGIC;
    \img_info2_vc0_reg[0]\ : in STD_LOGIC;
    \rd_addr_reg[2]_0\ : in STD_LOGIC;
    \syncstages_ff_reg[1][0]\ : in STD_LOGIC;
    \ier_reg[17]\ : in STD_LOGIC;
    \ier_reg[15]\ : in STD_LOGIC;
    \ier_reg[7]\ : in STD_LOGIC;
    \gie_reg[0]\ : in STD_LOGIC;
    \rd_addr_reg[4]\ : in STD_LOGIC;
    lp_count_all : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rd_addr_reg[3]\ : in STD_LOGIC;
    \rd_addr_reg[4]_0\ : in STD_LOGIC;
    \rd_addr_reg[3]_0\ : in STD_LOGIC;
    \rd_addr_reg[2]_1\ : in STD_LOGIC;
    \rd_addr_reg[2]_2\ : in STD_LOGIC;
    \syncstages_ff_reg[1][1]_0\ : in STD_LOGIC;
    \rd_addr_reg[3]_1\ : in STD_LOGIC;
    \rd_addr_reg[4]_1\ : in STD_LOGIC;
    \rd_addr_reg[2]_3\ : in STD_LOGIC;
    \rd_addr_reg[2]_4\ : in STD_LOGIC;
    \LX_INFO_GEN[1].lx_info_reg[1][4]\ : in STD_LOGIC;
    \rd_addr_reg[2]_5\ : in STD_LOGIC;
    \rd_addr_reg[2]_6\ : in STD_LOGIC;
    \LX_INFO_GEN[1].lx_info_reg[1][5]\ : in STD_LOGIC;
    \ier_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    isr_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[1][1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ier_reg[31]\ : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_addr_reg[3]_2\ : in STD_LOGIC;
    \rd_addr_reg[3]_3\ : in STD_LOGIC;
    \rd_addr_reg[3]_4\ : in STD_LOGIC;
    \rd_addr_reg[3]_5\ : in STD_LOGIC;
    \img_info1_vc0_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \img_info1_vc1_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_addr_reg[2]_7\ : in STD_LOGIC;
    \rd_addr_reg[2]_8\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_req : in STD_LOGIC;
    reset_released : in STD_LOGIC;
    wr_req : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \img_info1_vc3_reg[0]\ : in STD_LOGIC;
    \rd_addr_reg[4]_2\ : in STD_LOGIC;
    disable_in_progress : in STD_LOGIC;
    \img_info1_vc3_reg[1]\ : in STD_LOGIC;
    \rd_addr_reg[2]_9\ : in STD_LOGIC;
    \img_info2_vc3_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \img_info1_vc3_reg[23]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \rd_addr_reg[2]_10\ : in STD_LOGIC;
    \img_info1_vc0_reg[23]\ : in STD_LOGIC;
    \img_info2_vc2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \img_info1_vc2_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \rd_addr_reg[3]_6\ : in STD_LOGIC;
    \rd_addr_reg[3]_7\ : in STD_LOGIC;
    \rd_addr_reg[3]_8\ : in STD_LOGIC;
    \rd_addr_reg[3]_9\ : in STD_LOGIC;
    \img_info1_vc1_reg[6]\ : in STD_LOGIC;
    \HSC2R_CDC[6].hsc2r_vld_out_reg[6]\ : in STD_LOGIC;
    \img_info1_vc1_reg[7]\ : in STD_LOGIC;
    \HSC2R_CDC[7].hsc2r_vld_out_reg[7]\ : in STD_LOGIC;
    \img_info1_vc1_reg[8]\ : in STD_LOGIC;
    \HSC2R_CDC[8].hsc2r_vld_out_reg[8]\ : in STD_LOGIC;
    \img_info1_vc1_reg[9]\ : in STD_LOGIC;
    \HSC2R_CDC[9].hsc2r_vld_out_reg[9]\ : in STD_LOGIC;
    \img_info1_vc1_reg[12]\ : in STD_LOGIC;
    \HSC2R_CDC[10].hsc2r_vld_out_reg[10]\ : in STD_LOGIC;
    \img_info1_vc1_reg[13]\ : in STD_LOGIC;
    \HSC2R_CDC[11].hsc2r_vld_out_reg[11]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_gen_spkt_fifo : entity is "mipi_csi2_rx_ctrl_v1_0_8_gen_spkt_fifo";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_gen_spkt_fifo;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_gen_spkt_fifo is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal interrupt_INST_0_i_15_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_4_n_0 : STD_LOGIC;
  signal rstn_o : STD_LOGIC;
  signal \s_axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal spkt_fifo_empty : STD_LOGIC;
  signal spkt_fifo_rdata : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal spkt_fifo_ren : STD_LOGIC;
  signal spkt_fifo_rst : STD_LOGIC;
  signal xpm_arst_03_i_1_n_0 : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of generic_pkt : label is "mipi_csi2_rx_ctrl_v1_0_8_fifo2,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of generic_pkt : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of generic_pkt : label is "fifo_generator_v13_2_2,Vivado 2018.2";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_arst_03 : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_arst_03 : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_arst_03 : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of xpm_arst_03 : label is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_arst_03 : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_arst_03 : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_arst_03 : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_arst_03 : label is "TRUE";
begin
  E(0) <= \^e\(0);
generic_pkt: entity work.bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo2
     port map (
      din(23 downto 0) => diwc_corrected(23 downto 0),
      dout(23 downto 0) => spkt_fifo_rdata(23 downto 0),
      empty => spkt_fifo_empty,
      full => src_ff_reg,
      rd_clk => s_axi_aclk,
      rd_en => spkt_fifo_ren,
      rst => spkt_fifo_rst,
      wr_clk => m_axis_aclk,
      wr_en => wr_en
    );
generic_pkt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn_o,
      O => spkt_fifo_rst
    );
generic_pkt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_araddr(4),
      I2 => s_axi_araddr(1),
      I3 => s_axi_araddr(2),
      I4 => s_axi_araddr(0),
      I5 => \^e\(0),
      O => spkt_fifo_ren
    );
interrupt_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ier_reg[17]\,
      I1 => \ier_reg[15]\,
      I2 => \ier_reg[7]\,
      I3 => interrupt_INST_0_i_4_n_0,
      I4 => \gie_reg[0]\,
      O => interrupt
    );
interrupt_INST_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A200A200A2"
    )
        port map (
      I0 => \ier_reg[21]\(1),
      I1 => spkt_fifo_empty,
      I2 => \isr_i_reg[19]\(0),
      I3 => src_in(0),
      I4 => \ier_reg[21]\(0),
      I5 => \syncstages_ff_reg[1][1]_1\(0),
      O => interrupt_INST_0_i_15_n_0
    );
interrupt_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => interrupt_INST_0_i_15_n_0,
      I1 => \ier_reg[21]\(3),
      I2 => isr_o(0),
      I3 => \ier_reg[21]\(2),
      I4 => \syncstages_ff_reg[1][1]_1\(1),
      I5 => \ier_reg[31]\,
      O => interrupt_INST_0_i_4_n_0
    );
\isr_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"73F3"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => spkt_fifo_empty,
      I2 => \isr_i_reg[19]\(0),
      I3 => wr2_isr,
      O => D(0)
    );
\rd_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => rd_req,
      I1 => reset_released,
      I2 => wr_req,
      I3 => s_axi_arvalid,
      O => \^e\(0)
    );
\s_axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \s_axi_rdata[0]_i_2_n_0\,
      I2 => \rd_addr_reg[5]\,
      I3 => \img_info2_vc0_reg[0]\,
      I4 => \rd_addr_reg[2]_0\,
      I5 => \syncstages_ff_reg[1][0]\,
      O => \s_axi_rdata_reg[23]\(0)
    );
\s_axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E4E4E4E4"
    )
        port map (
      I0 => \rd_addr_reg[3]_1\,
      I1 => \s_axi_rdata[0]_i_7_n_0\,
      I2 => \img_info1_vc3_reg[0]\,
      I3 => \rd_addr_reg[4]_2\,
      I4 => disable_in_progress,
      I5 => \rd_addr_reg[4]\,
      O => \s_axi_rdata[0]_i_2_n_0\
    );
\s_axi_rdata[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => spkt_fifo_rdata(0),
      I1 => \img_info1_vc2_reg[23]\(0),
      I2 => \img_info2_vc2_reg[5]\(0),
      I3 => Q(4),
      I4 => Q(0),
      O => \s_axi_rdata[0]_i_7_n_0\
    );
\s_axi_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \rd_addr_reg[3]_8\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \s_axi_rdata[10]_i_3_n_0\,
      O => \s_axi_rdata_reg[23]\(10)
    );
\s_axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(10),
      I1 => \img_info1_vc2_reg[23]\(10),
      I2 => \img_info1_vc3_reg[23]\(8),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[10]_i_3_n_0\
    );
\s_axi_rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \rd_addr_reg[3]_9\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \s_axi_rdata[11]_i_3_n_0\,
      O => \s_axi_rdata_reg[23]\(11)
    );
\s_axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(11),
      I1 => \img_info1_vc2_reg[23]\(11),
      I2 => \img_info1_vc3_reg[23]\(9),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[11]_i_3_n_0\
    );
\s_axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000E00"
    )
        port map (
      I0 => \img_info1_vc1_reg[12]\,
      I1 => \HSC2R_CDC[10].hsc2r_vld_out_reg[10]\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \s_axi_rdata[12]_i_4_n_0\,
      O => \s_axi_rdata_reg[23]\(12)
    );
\s_axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(12),
      I1 => \img_info1_vc2_reg[23]\(12),
      I2 => \img_info1_vc3_reg[23]\(10),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[12]_i_4_n_0\
    );
\s_axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000E00"
    )
        port map (
      I0 => \img_info1_vc1_reg[13]\,
      I1 => \HSC2R_CDC[11].hsc2r_vld_out_reg[11]\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \s_axi_rdata[13]_i_4_n_0\,
      O => \s_axi_rdata_reg[23]\(13)
    );
\s_axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(13),
      I1 => \img_info1_vc2_reg[23]\(13),
      I2 => \img_info1_vc3_reg[23]\(11),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[13]_i_4_n_0\
    );
\s_axi_rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \rd_addr_reg[3]_6\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \s_axi_rdata[14]_i_3_n_0\,
      O => \s_axi_rdata_reg[23]\(14)
    );
\s_axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(14),
      I1 => \img_info1_vc2_reg[23]\(14),
      I2 => \img_info1_vc3_reg[23]\(12),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[14]_i_3_n_0\
    );
\s_axi_rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => \rd_addr_reg[3]_7\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \s_axi_rdata[15]_i_3_n_0\,
      O => \s_axi_rdata_reg[23]\(15)
    );
\s_axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(15),
      I1 => \img_info1_vc2_reg[23]\(15),
      I2 => \img_info1_vc3_reg[23]\(13),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[15]_i_3_n_0\
    );
\s_axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \s_axi_rdata[16]_i_2_n_0\,
      I1 => \rd_addr_reg[4]\,
      I2 => \core_config_reg[1]\,
      I3 => lp_count_all(0),
      I4 => \rd_addr_reg[3]\,
      I5 => \rd_addr_reg[4]_0\,
      O => \s_axi_rdata_reg[23]\(16)
    );
\s_axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(16),
      I1 => \img_info1_vc2_reg[23]\(16),
      I2 => \img_info1_vc3_reg[23]\(14),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[16]_i_2_n_0\
    );
\s_axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \s_axi_rdata[17]_i_2_n_0\,
      I1 => \rd_addr_reg[4]\,
      I2 => \core_config_reg[1]\,
      I3 => lp_count_all(1),
      I4 => \rd_addr_reg[3]_0\,
      I5 => \rd_addr_reg[4]_0\,
      O => \s_axi_rdata_reg[23]\(17)
    );
\s_axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(17),
      I1 => \img_info1_vc2_reg[23]\(17),
      I2 => \img_info1_vc3_reg[23]\(15),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[17]_i_2_n_0\
    );
\s_axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \s_axi_rdata[18]_i_2_n_0\,
      I1 => \rd_addr_reg[4]\,
      I2 => \core_config_reg[1]\,
      I3 => lp_count_all(2),
      I4 => \rd_addr_reg[3]_2\,
      I5 => \rd_addr_reg[4]_0\,
      O => \s_axi_rdata_reg[23]\(18)
    );
\s_axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(18),
      I1 => \img_info1_vc2_reg[23]\(18),
      I2 => \img_info1_vc3_reg[23]\(16),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[18]_i_2_n_0\
    );
\s_axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \s_axi_rdata[19]_i_2_n_0\,
      I1 => \rd_addr_reg[4]\,
      I2 => \core_config_reg[1]\,
      I3 => lp_count_all(3),
      I4 => \s_axi_rdata[19]_i_4_n_0\,
      I5 => \rd_addr_reg[4]_0\,
      O => \s_axi_rdata_reg[23]\(19)
    );
\s_axi_rdata[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0D000D000D00"
    )
        port map (
      I0 => spkt_fifo_empty,
      I1 => \isr_i_reg[19]\(0),
      I2 => src_in(0),
      I3 => \rd_addr_reg[2]_7\,
      I4 => \ier_reg[21]\(1),
      I5 => \rd_addr_reg[2]_8\,
      O => \s_axi_rdata[19]_i_12_n_0\
    );
\s_axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(19),
      I1 => \img_info1_vc2_reg[23]\(19),
      I2 => \img_info1_vc3_reg[23]\(17),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[19]_i_2_n_0\
    );
\s_axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(0),
      I3 => \img_info1_vc0_reg[19]\(0),
      I4 => \img_info1_vc1_reg[19]\(0),
      I5 => \s_axi_rdata[19]_i_12_n_0\,
      O => \s_axi_rdata[19]_i_4_n_0\
    );
\s_axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_2_n_0\,
      I1 => \rd_addr_reg[2]_1\,
      I2 => \rd_addr_reg[2]_2\,
      I3 => \syncstages_ff_reg[1][1]_0\,
      I4 => \rd_addr_reg[4]\,
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata_reg[23]\(1)
    );
\s_axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF541054105410"
    )
        port map (
      I0 => \rd_addr_reg[4]\,
      I1 => \rd_addr_reg[3]_1\,
      I2 => \s_axi_rdata[1]_i_6_n_0\,
      I3 => \img_info1_vc3_reg[1]\,
      I4 => \syncstages_ff_reg[1][1]\(0),
      I5 => \core_config_reg[1]\,
      O => \s_axi_rdata[1]_i_2_n_0\
    );
\s_axi_rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => spkt_fifo_rdata(1),
      I1 => \img_info1_vc2_reg[23]\(1),
      I2 => \img_info2_vc2_reg[5]\(1),
      I3 => Q(4),
      I4 => Q(0),
      O => \s_axi_rdata[1]_i_6_n_0\
    );
\s_axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \s_axi_rdata[20]_i_2_n_0\,
      I1 => \rd_addr_reg[4]\,
      I2 => \core_config_reg[1]\,
      I3 => lp_count_all(4),
      I4 => \rd_addr_reg[3]_3\,
      I5 => \rd_addr_reg[4]_0\,
      O => \s_axi_rdata_reg[23]\(20)
    );
\s_axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(20),
      I1 => \img_info1_vc2_reg[23]\(20),
      I2 => \img_info1_vc3_reg[23]\(18),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[20]_i_2_n_0\
    );
\s_axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \s_axi_rdata[21]_i_2_n_0\,
      I1 => \rd_addr_reg[4]\,
      I2 => \core_config_reg[1]\,
      I3 => lp_count_all(5),
      I4 => \rd_addr_reg[3]_4\,
      I5 => \rd_addr_reg[4]_0\,
      O => \s_axi_rdata_reg[23]\(21)
    );
\s_axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(21),
      I1 => \img_info1_vc2_reg[23]\(21),
      I2 => \img_info1_vc3_reg[23]\(19),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[21]_i_2_n_0\
    );
\s_axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_2_n_0\,
      I1 => \rd_addr_reg[4]\,
      I2 => \core_config_reg[1]\,
      I3 => lp_count_all(6),
      I4 => \rd_addr_reg[3]_5\,
      I5 => \rd_addr_reg[4]_0\,
      O => \s_axi_rdata_reg[23]\(22)
    );
\s_axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(22),
      I1 => \img_info1_vc2_reg[23]\(22),
      I2 => \img_info1_vc3_reg[23]\(20),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[22]_i_2_n_0\
    );
\s_axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(23),
      I1 => \img_info1_vc2_reg[23]\(23),
      I2 => \img_info1_vc3_reg[23]\(21),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[23]_i_2_n_0\
    );
\s_axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \s_axi_rdata[2]_i_2_n_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \core_config_reg[1]\,
      I4 => spkt_fifo_empty,
      I5 => \rd_addr_reg[4]_1\,
      O => \s_axi_rdata_reg[23]\(2)
    );
\s_axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CC0000AAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[2]_i_4_n_0\,
      I1 => \img_info1_vc3_reg[23]\(0),
      I2 => \img_info2_vc3_reg[5]\(0),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[2]_i_2_n_0\
    );
\s_axi_rdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => spkt_fifo_rdata(2),
      I1 => \img_info1_vc2_reg[23]\(2),
      I2 => \img_info2_vc2_reg[5]\(2),
      I3 => Q(4),
      I4 => Q(0),
      O => \s_axi_rdata[2]_i_4_n_0\
    );
\s_axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDFDDDFDDDFCCC"
    )
        port map (
      I0 => Q(2),
      I1 => \s_axi_rdata[3]_i_2_n_0\,
      I2 => \core_config_reg[1]\,
      I3 => \syncstages_ff_reg[1][1]\(1),
      I4 => \LX_INFO_GEN[1].lx_info_reg[1][3]\,
      I5 => \rd_addr_reg[2]\,
      O => \s_axi_rdata_reg[23]\(3)
    );
\s_axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \rd_addr_reg[2]_9\,
      I1 => \img_info2_vc3_reg[5]\(1),
      I2 => \img_info1_vc3_reg[23]\(1),
      I3 => \rd_addr_reg[2]_10\,
      I4 => \s_axi_rdata[3]_i_6_n_0\,
      I5 => \rd_addr_reg[4]\,
      O => \s_axi_rdata[3]_i_2_n_0\
    );
\s_axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => \img_info2_vc2_reg[5]\(3),
      I3 => \img_info1_vc2_reg[23]\(3),
      I4 => spkt_fifo_rdata(3),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[3]_i_6_n_0\
    );
\s_axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE000000"
    )
        port map (
      I0 => \rd_addr_reg[2]_3\,
      I1 => \rd_addr_reg[2]_4\,
      I2 => \LX_INFO_GEN[1].lx_info_reg[1][4]\,
      I3 => \rd_addr_reg[3]_1\,
      I4 => \rd_addr_reg[4]\,
      I5 => \s_axi_rdata[4]_i_5_n_0\,
      O => \s_axi_rdata_reg[23]\(4)
    );
\s_axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CC0000AAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_7_n_0\,
      I1 => \img_info1_vc3_reg[23]\(2),
      I2 => \img_info2_vc3_reg[5]\(2),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[4]_i_5_n_0\
    );
\s_axi_rdata[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => spkt_fifo_rdata(4),
      I1 => \img_info1_vc2_reg[23]\(4),
      I2 => \img_info2_vc2_reg[5]\(4),
      I3 => Q(4),
      I4 => Q(0),
      O => \s_axi_rdata[4]_i_7_n_0\
    );
\s_axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE000000"
    )
        port map (
      I0 => \rd_addr_reg[2]_5\,
      I1 => \rd_addr_reg[2]_6\,
      I2 => \LX_INFO_GEN[1].lx_info_reg[1][5]\,
      I3 => \rd_addr_reg[3]_1\,
      I4 => \rd_addr_reg[4]\,
      I5 => \s_axi_rdata[5]_i_6_n_0\,
      O => \s_axi_rdata_reg[23]\(5)
    );
\s_axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CC0000AAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_9_n_0\,
      I1 => \img_info1_vc3_reg[23]\(3),
      I2 => \img_info2_vc3_reg[5]\(3),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[5]_i_6_n_0\
    );
\s_axi_rdata[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => spkt_fifo_rdata(5),
      I1 => \img_info1_vc2_reg[23]\(5),
      I2 => \img_info2_vc2_reg[5]\(5),
      I3 => Q(4),
      I4 => Q(0),
      O => \s_axi_rdata[5]_i_9_n_0\
    );
\s_axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000E00"
    )
        port map (
      I0 => \img_info1_vc1_reg[6]\,
      I1 => \HSC2R_CDC[6].hsc2r_vld_out_reg[6]\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \s_axi_rdata[6]_i_4_n_0\,
      O => \s_axi_rdata_reg[23]\(6)
    );
\s_axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(6),
      I1 => \img_info1_vc2_reg[23]\(6),
      I2 => \img_info1_vc3_reg[23]\(4),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[6]_i_4_n_0\
    );
\s_axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000E00"
    )
        port map (
      I0 => \img_info1_vc1_reg[7]\,
      I1 => \HSC2R_CDC[7].hsc2r_vld_out_reg[7]\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \s_axi_rdata[7]_i_4_n_0\,
      O => \s_axi_rdata_reg[23]\(7)
    );
\s_axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(7),
      I1 => \img_info1_vc2_reg[23]\(7),
      I2 => \img_info1_vc3_reg[23]\(5),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[7]_i_4_n_0\
    );
\s_axi_rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000E00"
    )
        port map (
      I0 => \img_info1_vc1_reg[8]\,
      I1 => \HSC2R_CDC[8].hsc2r_vld_out_reg[8]\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \s_axi_rdata[8]_i_4_n_0\,
      O => \s_axi_rdata_reg[23]\(8)
    );
\s_axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(8),
      I1 => \img_info1_vc2_reg[23]\(8),
      I2 => \img_info1_vc3_reg[23]\(6),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[8]_i_4_n_0\
    );
\s_axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000E00"
    )
        port map (
      I0 => \img_info1_vc1_reg[9]\,
      I1 => \HSC2R_CDC[9].hsc2r_vld_out_reg[9]\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \s_axi_rdata[9]_i_4_n_0\,
      O => \s_axi_rdata_reg[23]\(9)
    );
\s_axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(9),
      I1 => \img_info1_vc2_reg[23]\(9),
      I2 => \img_info1_vc3_reg[23]\(7),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \rd_addr_reg[3]_1\,
      O => \s_axi_rdata[9]_i_4_n_0\
    );
\s_axi_rdata_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[23]_i_2_n_0\,
      I1 => \img_info1_vc0_reg[23]\,
      O => \s_axi_rdata_reg[23]\(23),
      S => \rd_addr_reg[4]\
    );
xpm_arst_03: entity work.\bd_0ac3_rx_0_xpm_cdc_async_rst__parameterized0\
     port map (
      dest_arst => rstn_o,
      dest_clk => m_axis_aclk,
      src_arst => xpm_arst_03_i_1_n_0
    );
xpm_arst_03_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => dest_out,
      O => xpm_arst_03_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_pkt_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    reg_status : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \LINE_BUF_WR_64.mem_data_l32_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \LINE_BUF_WR_64.mem_data_l32_reg[0]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[1]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[2]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[3]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[4]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[7]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[8]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[9]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[10]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[17]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[18]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[19]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[20]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[22]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[23]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[5]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[6]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[11]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[16]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[21]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[12]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[13]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[14]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[15]\ : out STD_LOGIC;
    \crc_p_value_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \exp_crc_r_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rst : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    data_wip_reg_reg : in STD_LOGIC;
    \data_type_reg_reg[5]\ : in STD_LOGIC;
    \data_type_reg_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lp_wc0 : in STD_LOGIC;
    \exp_crc_i_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_pkt_fifo : entity is "mipi_csi2_rx_ctrl_v1_0_8_pkt_fifo";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_pkt_fifo;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_pkt_fifo is
  signal \^dout\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal pkt_fifo_full : STD_LOGIC;
  signal pkt_fifo_rdata : STD_LOGIC_VECTOR ( 39 downto 28 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HSC2R_CDC[10].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \HSC2R_CDC[11].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \HSC2R_CDC[12].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \HSC2R_CDC[13].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \HSC2R_CDC[14].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \HSC2R_CDC[15].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[0]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[10]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[11]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[12]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[13]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[14]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[15]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[16]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[17]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[18]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[19]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[1]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[20]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[21]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[22]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[23]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[2]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[3]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[4]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[5]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[6]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[7]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[8]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[9]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \crc_p_value[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \crc_p_value[10]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \crc_p_value[11]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \crc_p_value[12]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \crc_p_value[13]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \crc_p_value[14]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \crc_p_value[15]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \crc_p_value[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \crc_p_value[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \crc_p_value[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \crc_p_value[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \crc_p_value[5]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \crc_p_value[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \crc_p_value[7]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \crc_p_value[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \crc_p_value[9]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \exp_crc_r[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \exp_crc_r[10]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \exp_crc_r[11]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \exp_crc_r[12]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \exp_crc_r[13]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \exp_crc_r[14]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \exp_crc_r[15]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \exp_crc_r[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \exp_crc_r[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \exp_crc_r[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \exp_crc_r[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \exp_crc_r[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \exp_crc_r[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \exp_crc_r[7]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \exp_crc_r[8]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \exp_crc_r[9]_i_1\ : label is "soft_lutpair119";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pkt_fifo : label is "mipi_csi2_rx_ctrl_v1_0_8_fifo1,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of pkt_fifo : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of pkt_fifo : label is "fifo_generator_v13_2_2,Vivado 2018.2";
begin
  dout(37 downto 0) <= \^dout\(37 downto 0);
\HSC2R_CDC[10].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^dout\(8),
      I1 => \^dout\(18),
      I2 => \^dout\(36),
      I3 => pkt_valid,
      O => reg_status(0)
    );
\HSC2R_CDC[11].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C080"
    )
        port map (
      I0 => \^dout\(19),
      I1 => pkt_valid,
      I2 => \^dout\(36),
      I3 => \^dout\(9),
      O => reg_status(1)
    );
\HSC2R_CDC[12].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(8),
      I1 => \^dout\(36),
      I2 => pkt_valid,
      O => reg_status(2)
    );
\HSC2R_CDC[13].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(9),
      I1 => \^dout\(36),
      I2 => pkt_valid,
      O => reg_status(3)
    );
\HSC2R_CDC[14].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(18),
      I1 => \^dout\(36),
      I2 => pkt_valid,
      O => reg_status(4)
    );
\HSC2R_CDC[15].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(19),
      I1 => \^dout\(36),
      I2 => pkt_valid,
      O => reg_status(5)
    );
\LINE_BUF_WR_64.mem_data_l32[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAC"
    )
        port map (
      I0 => \^dout\(1),
      I1 => \^dout\(0),
      I2 => \data_type_reg_reg[4]\,
      I3 => \data_type_reg_reg[5]\,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[0]\
    );
\LINE_BUF_WR_64.mem_data_l32[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(16),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(12),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[10]\
    );
\LINE_BUF_WR_64.mem_data_l32[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(17),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(13),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[11]\
    );
\LINE_BUF_WR_64.mem_data_l32[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFD"
    )
        port map (
      I0 => \^dout\(14),
      I1 => \data_type_reg_reg[4]\,
      I2 => \data_type_reg_reg[5]\,
      I3 => \^dout\(24),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[12]\
    );
\LINE_BUF_WR_64.mem_data_l32[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFD"
    )
        port map (
      I0 => \^dout\(15),
      I1 => \data_type_reg_reg[4]\,
      I2 => \data_type_reg_reg[5]\,
      I3 => \^dout\(25),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[13]\
    );
\LINE_BUF_WR_64.mem_data_l32[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFD"
    )
        port map (
      I0 => \^dout\(16),
      I1 => \data_type_reg_reg[4]\,
      I2 => \data_type_reg_reg[5]\,
      I3 => \^dout\(26),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[14]\
    );
\LINE_BUF_WR_64.mem_data_l32[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFD"
    )
        port map (
      I0 => \^dout\(17),
      I1 => \data_type_reg_reg[4]\,
      I2 => \data_type_reg_reg[5]\,
      I3 => \^dout\(27),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[15]\
    );
\LINE_BUF_WR_64.mem_data_l32[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(21),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(20),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[16]\
    );
\LINE_BUF_WR_64.mem_data_l32[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(22),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(21),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[17]\
    );
\LINE_BUF_WR_64.mem_data_l32[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(23),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(22),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[18]\
    );
\LINE_BUF_WR_64.mem_data_l32[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(24),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(23),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[19]\
    );
\LINE_BUF_WR_64.mem_data_l32[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(1),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[1]\
    );
\LINE_BUF_WR_64.mem_data_l32[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(27),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(24),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[20]\
    );
\LINE_BUF_WR_64.mem_data_l32[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(28),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(25),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[21]\
    );
\LINE_BUF_WR_64.mem_data_l32[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAC"
    )
        port map (
      I0 => \^dout\(29),
      I1 => \^dout\(26),
      I2 => \data_type_reg_reg[4]\,
      I3 => \data_type_reg_reg[5]\,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[22]\
    );
\LINE_BUF_WR_64.mem_data_l32[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(27),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\
    );
\LINE_BUF_WR_64.mem_data_l32[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(28),
      I3 => \data_type_reg_reg[5]\,
      I4 => \^dout\(0),
      I5 => data_wip_reg_reg,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[31]\(0)
    );
\LINE_BUF_WR_64.mem_data_l32[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \^dout\(33),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(29),
      I3 => \data_type_reg_reg[5]\,
      I4 => \^dout\(1),
      I5 => data_wip_reg_reg,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[31]\(1)
    );
\LINE_BUF_WR_64.mem_data_l32[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \^dout\(34),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(30),
      I3 => \data_type_reg_reg[5]\,
      I4 => \^dout\(2),
      I5 => data_wip_reg_reg,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[31]\(2)
    );
\LINE_BUF_WR_64.mem_data_l32[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \^dout\(35),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(31),
      I3 => \data_type_reg_reg[5]\,
      I4 => \^dout\(3),
      I5 => data_wip_reg_reg,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[31]\(3)
    );
\LINE_BUF_WR_64.mem_data_l32[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40454040"
    )
        port map (
      I0 => data_wip_reg_reg,
      I1 => \^dout\(4),
      I2 => \data_type_reg_reg[5]\,
      I3 => \data_type_reg_reg[4]\,
      I4 => \^dout\(32),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[31]\(4)
    );
\LINE_BUF_WR_64.mem_data_l32[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40454040"
    )
        port map (
      I0 => data_wip_reg_reg,
      I1 => \^dout\(5),
      I2 => \data_type_reg_reg[5]\,
      I3 => \data_type_reg_reg[4]\,
      I4 => \^dout\(33),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[31]\(5)
    );
\LINE_BUF_WR_64.mem_data_l32[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(3),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(2),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[2]\
    );
\LINE_BUF_WR_64.mem_data_l32[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40454040"
    )
        port map (
      I0 => data_wip_reg_reg,
      I1 => \^dout\(6),
      I2 => \data_type_reg_reg[5]\,
      I3 => \data_type_reg_reg[4]\,
      I4 => \^dout\(34),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[31]\(6)
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088B8"
    )
        port map (
      I0 => \^dout\(7),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(35),
      I3 => \data_type_reg_reg[4]\,
      I4 => data_wip_reg_reg,
      O => \LINE_BUF_WR_64.mem_data_l32_reg[31]\(7)
    );
\LINE_BUF_WR_64.mem_data_l32[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(3),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[3]\
    );
\LINE_BUF_WR_64.mem_data_l32[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(7),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(4),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[4]\
    );
\LINE_BUF_WR_64.mem_data_l32[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(5),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[5]\
    );
\LINE_BUF_WR_64.mem_data_l32[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(11),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(6),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[6]\
    );
\LINE_BUF_WR_64.mem_data_l32[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(12),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(7),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[7]\
    );
\LINE_BUF_WR_64.mem_data_l32[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(14),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(10),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[8]\
    );
\LINE_BUF_WR_64.mem_data_l32[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(15),
      I1 => \data_type_reg_reg[4]\,
      I2 => \^dout\(11),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[9]\
    );
\crc_p_value[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(28),
      I1 => \^dout\(20),
      I2 => Q(0),
      I3 => \^dout\(10),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(0)
    );
\crc_p_value[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAF"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \^dout\(22),
      I2 => Q(1),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(10)
    );
\crc_p_value[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAF"
    )
        port map (
      I0 => \^dout\(31),
      I1 => \^dout\(23),
      I2 => Q(1),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(11)
    );
\crc_p_value[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAF"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \^dout\(24),
      I2 => Q(1),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(12)
    );
\crc_p_value[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAF"
    )
        port map (
      I0 => \^dout\(33),
      I1 => \^dout\(25),
      I2 => Q(1),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(13)
    );
\crc_p_value[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAF"
    )
        port map (
      I0 => \^dout\(34),
      I1 => \^dout\(26),
      I2 => Q(1),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(14)
    );
\crc_p_value[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAF"
    )
        port map (
      I0 => \^dout\(35),
      I1 => \^dout\(27),
      I2 => Q(1),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(15)
    );
\crc_p_value[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(29),
      I1 => \^dout\(21),
      I2 => Q(0),
      I3 => \^dout\(11),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(1)
    );
\crc_p_value[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \^dout\(22),
      I2 => Q(0),
      I3 => \^dout\(12),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(2)
    );
\crc_p_value[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(31),
      I1 => \^dout\(23),
      I2 => Q(0),
      I3 => \^dout\(13),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(3)
    );
\crc_p_value[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \^dout\(24),
      I2 => Q(0),
      I3 => \^dout\(14),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(4)
    );
\crc_p_value[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(33),
      I1 => \^dout\(25),
      I2 => Q(0),
      I3 => \^dout\(15),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(5)
    );
\crc_p_value[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(34),
      I1 => \^dout\(26),
      I2 => Q(0),
      I3 => \^dout\(16),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(6)
    );
\crc_p_value[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(35),
      I1 => \^dout\(27),
      I2 => Q(0),
      I3 => \^dout\(17),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(7)
    );
\crc_p_value[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAF"
    )
        port map (
      I0 => \^dout\(28),
      I1 => \^dout\(20),
      I2 => Q(1),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(8)
    );
\crc_p_value[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAF"
    )
        port map (
      I0 => \^dout\(29),
      I1 => \^dout\(21),
      I2 => Q(1),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(9)
    );
\exp_crc_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(0),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(0),
      O => \exp_crc_r_reg[15]\(0)
    );
\exp_crc_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(12),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(10),
      O => \exp_crc_r_reg[15]\(10)
    );
\exp_crc_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(13),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(11),
      O => \exp_crc_r_reg[15]\(11)
    );
\exp_crc_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(14),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(12),
      O => \exp_crc_r_reg[15]\(12)
    );
\exp_crc_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(15),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(13),
      O => \exp_crc_r_reg[15]\(13)
    );
\exp_crc_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(16),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(14),
      O => \exp_crc_r_reg[15]\(14)
    );
\exp_crc_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(17),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(15),
      O => \exp_crc_r_reg[15]\(15)
    );
\exp_crc_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(1),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(1),
      O => \exp_crc_r_reg[15]\(1)
    );
\exp_crc_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(2),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(2),
      O => \exp_crc_r_reg[15]\(2)
    );
\exp_crc_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(3),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(3),
      O => \exp_crc_r_reg[15]\(3)
    );
\exp_crc_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(4),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(4),
      O => \exp_crc_r_reg[15]\(4)
    );
\exp_crc_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(5),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(5),
      O => \exp_crc_r_reg[15]\(5)
    );
\exp_crc_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(6),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(6),
      O => \exp_crc_r_reg[15]\(6)
    );
\exp_crc_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(7),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(7),
      O => \exp_crc_r_reg[15]\(7)
    );
\exp_crc_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(10),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(8),
      O => \exp_crc_r_reg[15]\(8)
    );
\exp_crc_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(11),
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(9),
      O => \exp_crc_r_reg[15]\(9)
    );
pkt_fifo: entity work.bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo1
     port map (
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 40) => \^dout\(37 downto 36),
      dout(39 downto 38) => pkt_fifo_rdata(39 downto 38),
      dout(37 downto 30) => \^dout\(35 downto 28),
      dout(29 downto 28) => pkt_fifo_rdata(29 downto 28),
      dout(27 downto 0) => \^dout\(27 downto 0),
      empty => empty,
      full => pkt_fifo_full,
      rd_clk => m_axis_aclk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => dl0_rxbyteclkhs,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    empty : out STD_LOGIC;
    rst : out STD_LOGIC;
    \buf0_reg[9]\ : out STD_LOGIC;
    l1_empty_reg : out STD_LOGIC;
    \pkt_fifo_cnt_reg[0]\ : out STD_LOGIC;
    \pkt_fifo_wdata_reg[40]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mst_rd_en_d1 : in STD_LOGIC;
    l1_empty : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    fifos_empty : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    o_pkt_prcng_d1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \pkt_fifo_wdata_reg[40]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo : entity is "mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo is
  signal \^dout\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal ppi_fifo1_full : STD_LOGIC;
  signal ppi_fifo_l1_rdata : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \^rst\ : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is "mipi_csi2_rx_ctrl_v1_0_8_fifo0,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \CSI_OPT3_OFF.ppi_fifo\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \CSI_OPT3_OFF.ppi_fifo\ : label is "fifo_generator_v13_2_2,Vivado 2018.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CSI_OPT3_OFF.ppi_fifo_i_2__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \CSI_OPT3_OFF.ppi_fifo_i_3\ : label is "soft_lutpair8";
begin
  dout(10 downto 0) <= \^dout\(10 downto 0);
  empty <= \^empty\;
  rst <= \^rst\;
\CSI_OPT3_OFF.ppi_fifo\: entity work.bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0
     port map (
      clk => dl1_rxbyteclkhs,
      din(11 downto 0) => din(11 downto 0),
      dout(11) => ppi_fifo_l1_rdata(11),
      dout(10 downto 0) => \^dout\(10 downto 0),
      empty => \^empty\,
      full => ppi_fifo1_full,
      rd_en => rd_en,
      rst => \^rst\,
      wr_en => ppi_fifo_wen
    );
\CSI_OPT3_OFF.ppi_fifo_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dest_arst,
      I1 => \arststages_ff_reg[1]\,
      O => \^rst\
    );
\CSI_OPT3_OFF.ppi_fifo_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \goreg_dm.dout_i_reg[10]\(0),
      O => \gpr1.dout_i_reg[0]\
    );
\CSI_OPT3_OFF.ppi_fifo_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF405540"
    )
        port map (
      I0 => \^empty\,
      I1 => \goreg_dm.dout_i_reg[10]\(0),
      I2 => \^dout\(10),
      I3 => mst_rd_en_d1,
      I4 => l1_empty,
      O => \buf0_reg[9]\
    );
l1_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0008"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => ppi_fifo_l1_rdata(11),
      I2 => \^empty\,
      I3 => fifos_empty,
      I4 => l1_empty,
      O => l1_empty_reg
    );
o_pkt_prcng_d1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \goreg_dm.dout_i_reg[10]\(0),
      I2 => \^empty\,
      I3 => empty_fwft_i_reg_0,
      I4 => o_pkt_prcng_d1,
      O => \pkt_fifo_cnt_reg[0]\
    );
\pkt_fifo_wdata[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \goreg_dm.dout_i_reg[10]\(0),
      I2 => \^empty\,
      I3 => empty_fwft_i_reg_0,
      I4 => wr_en,
      I5 => \pkt_fifo_wdata_reg[40]_0\(0),
      O => \pkt_fifo_wdata_reg[40]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo__xdcDup__1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    l0_empty_reg : out STD_LOGIC;
    l1_empty_reg : out STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    fifos_empty : in STD_LOGIC;
    l0_empty : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mst_rd_en_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo__xdcDup__1\ : entity is "mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo";
end \bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo__xdcDup__1\;

architecture STRUCTURE of \bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_ppi_fifo__xdcDup__1\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal ppi_fifo0_full : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is "mipi_csi2_rx_ctrl_v1_0_8_fifo0,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \CSI_OPT3_OFF.ppi_fifo\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \CSI_OPT3_OFF.ppi_fifo\ : label is "fifo_generator_v13_2_2,Vivado 2018.2";
begin
  dout(11 downto 0) <= \^dout\(11 downto 0);
  empty <= \^empty\;
\CSI_OPT3_OFF.ppi_fifo\: entity work.\bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fifo0__xdcDup__1\
     port map (
      clk => dl0_rxbyteclkhs,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => \^dout\(11 downto 0),
      empty => \^empty\,
      full => ppi_fifo0_full,
      rd_en => rd_en,
      rst => rst,
      wr_en => ppi_fifo_wen
    );
l0_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0008"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \^dout\(11),
      I2 => \^empty\,
      I3 => fifos_empty,
      I4 => l0_empty,
      O => l0_empty_reg
    );
l1_empty_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF405540"
    )
        port map (
      I0 => \^empty\,
      I1 => \^dout\(10),
      I2 => \goreg_dm.dout_i_reg[10]\(0),
      I3 => mst_rd_en_d1,
      I4 => l0_empty,
      O => l1_empty_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_top__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \bd_0ac3_rx_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\bd_0ac3_rx_0_fifo_generator_ramfifo__parameterized1\
     port map (
      almost_full => almost_full,
      clk => clk,
      data_count(11 downto 0) => data_count(11 downto 0),
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_reg_inf is
  port (
    soft_rst : out STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_ff_reg : out STD_LOGIC;
    src_rcv : out STD_LOGIC;
    src_send : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cl_enable : out STD_LOGIC;
    pktnppi_fifo_rst_ack_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    errframedata_d1 : out STD_LOGIC;
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr2_isr : out STD_LOGIC;
    \ERR_FRAME_SYNC[3].fe_hunt_reg[3]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    full : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl2_stopstate : in STD_LOGIC;
    dl3_stopstate : in STD_LOGIC;
    diwc_corrected : in STD_LOGIC_VECTOR ( 23 downto 0 );
    data_shutdown : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    lp_count_en : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    img_send_reg_0 : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    short_pkt_reg : in STD_LOGIC;
    \isr_i_reg[22]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \isr_i_reg[31]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \syncstages_ff_reg[1][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cl_info_all : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lx_info_all : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    p_0_in19_in : in STD_LOGIC;
    p_0_in15_in : in STD_LOGIC;
    p_0_in14_in : in STD_LOGIC;
    p_0_in13_in : in STD_LOGIC;
    p_0_in11_in : in STD_LOGIC;
    p_0_in12_in : in STD_LOGIC;
    p_0_in9_in : in STD_LOGIC;
    p_0_in10_in : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    dest_pulse : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_reg_inf : entity is "mipi_csi2_rx_ctrl_v1_0_8_reg_inf";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_reg_inf;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_reg_inf is
  signal \LP_CNT_C2R[0].lp_count[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LP_CNT_C2R[1].lp_count[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LP_CNT_C2R[2].lp_count[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LP_CNT_C2R[3].lp_count[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_4\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LX_INFO_GEN[0].lx_info_reg[0]_1\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \LX_INFO_GEN[1].lx_info_reg[1]_2\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \SD_INV_1.shutdown_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \active_lanes[0]_i_1_n_0\ : STD_LOGIC;
  signal \active_lanes[1]_i_1_n_0\ : STD_LOGIC;
  signal \active_lanes[1]_i_2_n_0\ : STD_LOGIC;
  signal active_lanes_r2p : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \active_lanes_reg_n_0_[0]\ : STD_LOGIC;
  signal \active_lanes_reg_n_0_[1]\ : STD_LOGIC;
  signal cl_enable_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of cl_enable_i : signal is std.standard.true;
  signal cl_info : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cl_info[0]_i_1_n_0\ : STD_LOGIC;
  signal \cl_info[1]_i_1_n_0\ : STD_LOGIC;
  signal \core_config[0]_i_1_n_0\ : STD_LOGIC;
  signal \core_config[1]_i_1_n_0\ : STD_LOGIC;
  signal \core_config[1]_i_2_n_0\ : STD_LOGIC;
  signal \core_config_reg_n_0_[0]\ : STD_LOGIC;
  signal core_en_d1 : STD_LOGIC;
  signal core_men : STD_LOGIC;
  signal data_dis_done : STD_LOGIC;
  signal data_dis_done_i_1_n_0 : STD_LOGIC;
  signal data_shutdown_c2r : STD_LOGIC;
  signal \^dest_out\ : STD_LOGIC;
  signal disable_in_progress : STD_LOGIC;
  signal disable_in_progress_d1 : STD_LOGIC;
  signal disable_in_progress_d1_i_2_n_0 : STD_LOGIC;
  signal gen_spkt_fifo_n_10 : STD_LOGIC;
  signal gen_spkt_fifo_n_11 : STD_LOGIC;
  signal gen_spkt_fifo_n_12 : STD_LOGIC;
  signal gen_spkt_fifo_n_13 : STD_LOGIC;
  signal gen_spkt_fifo_n_14 : STD_LOGIC;
  signal gen_spkt_fifo_n_15 : STD_LOGIC;
  signal gen_spkt_fifo_n_16 : STD_LOGIC;
  signal gen_spkt_fifo_n_17 : STD_LOGIC;
  signal gen_spkt_fifo_n_18 : STD_LOGIC;
  signal gen_spkt_fifo_n_19 : STD_LOGIC;
  signal gen_spkt_fifo_n_2 : STD_LOGIC;
  signal gen_spkt_fifo_n_20 : STD_LOGIC;
  signal gen_spkt_fifo_n_21 : STD_LOGIC;
  signal gen_spkt_fifo_n_22 : STD_LOGIC;
  signal gen_spkt_fifo_n_23 : STD_LOGIC;
  signal gen_spkt_fifo_n_24 : STD_LOGIC;
  signal gen_spkt_fifo_n_25 : STD_LOGIC;
  signal gen_spkt_fifo_n_3 : STD_LOGIC;
  signal gen_spkt_fifo_n_4 : STD_LOGIC;
  signal gen_spkt_fifo_n_5 : STD_LOGIC;
  signal gen_spkt_fifo_n_6 : STD_LOGIC;
  signal gen_spkt_fifo_n_7 : STD_LOGIC;
  signal gen_spkt_fifo_n_8 : STD_LOGIC;
  signal gen_spkt_fifo_n_9 : STD_LOGIC;
  signal \gie[0]_i_1_n_0\ : STD_LOGIC;
  signal \gie_reg_n_0_[0]\ : STD_LOGIC;
  signal ier : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \ier_reg_n_0_[10]\ : STD_LOGIC;
  signal \ier_reg_n_0_[11]\ : STD_LOGIC;
  signal \ier_reg_n_0_[12]\ : STD_LOGIC;
  signal \ier_reg_n_0_[13]\ : STD_LOGIC;
  signal \ier_reg_n_0_[14]\ : STD_LOGIC;
  signal \ier_reg_n_0_[15]\ : STD_LOGIC;
  signal \ier_reg_n_0_[16]\ : STD_LOGIC;
  signal \ier_reg_n_0_[17]\ : STD_LOGIC;
  signal \ier_reg_n_0_[18]\ : STD_LOGIC;
  signal \ier_reg_n_0_[19]\ : STD_LOGIC;
  signal \ier_reg_n_0_[1]\ : STD_LOGIC;
  signal \ier_reg_n_0_[20]\ : STD_LOGIC;
  signal \ier_reg_n_0_[21]\ : STD_LOGIC;
  signal \ier_reg_n_0_[22]\ : STD_LOGIC;
  signal \ier_reg_n_0_[2]\ : STD_LOGIC;
  signal \ier_reg_n_0_[31]\ : STD_LOGIC;
  signal \ier_reg_n_0_[3]\ : STD_LOGIC;
  signal \ier_reg_n_0_[4]\ : STD_LOGIC;
  signal \ier_reg_n_0_[5]\ : STD_LOGIC;
  signal \ier_reg_n_0_[6]\ : STD_LOGIC;
  signal \ier_reg_n_0_[7]\ : STD_LOGIC;
  signal \ier_reg_n_0_[8]\ : STD_LOGIC;
  signal \ier_reg_n_0_[9]\ : STD_LOGIC;
  signal img_info1_vc0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc0[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc0[31]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc1[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc1[31]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc2[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc2[31]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc3[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc3[31]_i_1_n_0\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[5]\ : STD_LOGIC;
  signal img_vld : STD_LOGIC;
  signal img_vld_i : STD_LOGIC;
  signal img_vld_i_1_n_0 : STD_LOGIC;
  signal img_vld_out_i : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \img_vld_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[16]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[17]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[18]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[19]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[20]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[21]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[22]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[23]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[9]\ : STD_LOGIC;
  signal incorrect_lanes : STD_LOGIC;
  signal interrupt_INST_0_i_10_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_11_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_14_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_18_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_1_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_20_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_23_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_2_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_3_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_7_n_0 : STD_LOGIC;
  signal isr_o : STD_LOGIC_VECTOR ( 21 to 21 );
  signal l0_ppiclk_ss1 : STD_LOGIC;
  signal l1_ppiclk_ss1 : STD_LOGIC;
  signal l2_ppiclk_ss1 : STD_LOGIC;
  signal l3_ppiclk_ss1 : STD_LOGIC;
  signal lp_count_all : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lp_count_en_c2r_0 : STD_LOGIC;
  signal lp_count_en_c2r_1 : STD_LOGIC;
  signal lp_count_en_c2r_2 : STD_LOGIC;
  signal lp_count_en_c2r_3 : STD_LOGIC;
  signal lp_count_pulse_0 : STD_LOGIC;
  signal lp_count_pulse_1 : STD_LOGIC;
  signal lp_count_pulse_2 : STD_LOGIC;
  signal lp_count_pulse_3 : STD_LOGIC;
  signal lx_info : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_10_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal pkt_dis_done : STD_LOGIC;
  signal pktnppi_fifo_rst0 : STD_LOGIC;
  signal pktnppi_fifo_rst_ack : STD_LOGIC;
  signal pktnppi_fifo_rst_ack_i : STD_LOGIC;
  signal \^pktnppi_fifo_rst_ack_i_reg_0\ : STD_LOGIC;
  signal ppi_dis_done_i_1_n_0 : STD_LOGIC;
  signal \prot_config[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_req : STD_LOGIC;
  signal rd_req_i_1_n_0 : STD_LOGIC;
  signal reset_released : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_i_2_n_0 : STD_LOGIC;
  signal \s_axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_30_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_31_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_32_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_33_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_34_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_35_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_36_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_37_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[22]_i_3_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[22]_i_3_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[22]_i_3_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal shutdown_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of shutdown_i : signal is std.standard.true;
  signal \^soft_rst\ : STD_LOGIC;
  signal soft_rst_d1 : STD_LOGIC;
  signal spkt_fifo_dis_done_i_1_n_0 : STD_LOGIC;
  signal spkt_fifo_dis_done_reg_n_0 : STD_LOGIC;
  signal spkt_fifo_rst_ack : STD_LOGIC;
  signal spkt_fifo_rst_r2c : STD_LOGIC;
  signal \^src_ff_reg\ : STD_LOGIC;
  signal \^src_send\ : STD_LOGIC;
  signal vc_num : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wr2_isr\ : STD_LOGIC;
  signal \wr_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal wr_req : STD_LOGIC;
  signal wr_req016_out : STD_LOGIC;
  signal xpm_array_single_02_n_0 : STD_LOGIC;
  signal xpm_array_single_02_n_1 : STD_LOGIC;
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_axi_rdata_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_array_single_01_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal NLW_xpm_single_01_dest_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_single_05_dest_out_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_1\ : label is "soft_lutpair203";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \LP_CNT_C2R[0].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \LP_CNT_C2R[0].xpm_pulse_01\ : label is "TRUE";
  attribute DEST_SYNC_FF of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 2;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute REG_OUTPUT of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute RST_USED of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute VERSION of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC of \LP_CNT_C2R[1].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE of \LP_CNT_C2R[1].xpm_pulse_01\ : label is "TRUE";
  attribute DEST_SYNC_FF of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 2;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute REG_OUTPUT of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute RST_USED of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute VERSION of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC of \LP_CNT_C2R[2].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE of \LP_CNT_C2R[2].xpm_pulse_01\ : label is "TRUE";
  attribute DEST_SYNC_FF of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 2;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute REG_OUTPUT of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute RST_USED of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute VERSION of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC of \LP_CNT_C2R[3].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE of \LP_CNT_C2R[3].xpm_pulse_01\ : label is "TRUE";
  attribute DONT_TOUCH of \SD_INV_1.cl_enable_i_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SD_INV_1.cl_enable_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \SD_INV_1.shutdown_i[3]_i_1\ : label is "soft_lutpair192";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[0]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[1]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[2]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[3]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \cl_info[0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \core_config[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of disable_in_progress_d1_i_1 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ier[31]_i_2\ : label is "soft_lutpair200";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of img_info_cdc : label is 0;
  attribute DEST_SYNC_FF of img_info_cdc : label is 2;
  attribute INIT_SYNC_FF of img_info_cdc : label is 0;
  attribute SIM_ASSERT_CHK of img_info_cdc : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of img_info_cdc : label is 2;
  attribute VERSION of img_info_cdc : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of img_info_cdc : label is 24;
  attribute XPM_CDC of img_info_cdc : label is "HANDSHAKE";
  attribute XPM_MODULE of img_info_cdc : label is "TRUE";
  attribute SOFT_HLUTNM of img_vld_i_1 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_16 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \isr_i[21]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \isr_i[31]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of ppi_dis_done_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of s_axi_arready_INST_0 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of s_axi_awready_INST_0 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of s_axi_bvalid_i_2 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_9\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \s_axi_rdata[13]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \s_axi_rdata[2]_i_7\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_6\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_7\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_8\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_18\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_19\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_20\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_29\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_32\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_6\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_8\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \s_axi_rdata[5]_i_5\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \s_axi_rdata[5]_i_8\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \s_axi_rdata[9]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of wr_req_i_1 : label is "soft_lutpair195";
  attribute DEST_SYNC_FF of xpm_array_single_01 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_01 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_01 : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_array_single_01 : label is 1;
  attribute VERSION of xpm_array_single_01 : label is 0;
  attribute WIDTH of xpm_array_single_01 : label is 22;
  attribute XPM_CDC of xpm_array_single_01 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_01 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_02 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_02 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_02 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_02 : label is 0;
  attribute VERSION of xpm_array_single_02 : label is 0;
  attribute WIDTH of xpm_array_single_02 : label is 2;
  attribute XPM_CDC of xpm_array_single_02 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_02 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_03 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_03 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_03 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_03 : label is 0;
  attribute VERSION of xpm_array_single_03 : label is 0;
  attribute WIDTH of xpm_array_single_03 : label is 2;
  attribute XPM_CDC of xpm_array_single_03 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_03 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_04 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_04 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_04 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_04 : label is 0;
  attribute VERSION of xpm_array_single_04 : label is 0;
  attribute WIDTH of xpm_array_single_04 : label is 2;
  attribute XPM_CDC of xpm_array_single_04 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_04 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_01 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_01 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_01 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_01 : label is 0;
  attribute VERSION of xpm_single_01 : label is 0;
  attribute XPM_CDC of xpm_single_01 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_01 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_02 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_02 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_02 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_02 : label is 1;
  attribute VERSION of xpm_single_02 : label is 0;
  attribute XPM_CDC of xpm_single_02 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_02 : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_single_02_i_1 : label is "soft_lutpair188";
  attribute DEST_SYNC_FF of xpm_single_05 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_05 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_05 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_05 : label is 1;
  attribute VERSION of xpm_single_05 : label is 0;
  attribute XPM_CDC of xpm_single_05 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_05 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_07 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_07 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_07 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_07 : label is 0;
  attribute VERSION of xpm_single_07 : label is 0;
  attribute XPM_CDC of xpm_single_07 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_07 : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_single_07_i_1 : label is "soft_lutpair207";
  attribute DEST_SYNC_FF of xpm_single_08 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_08 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_08 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_08 : label is 0;
  attribute VERSION of xpm_single_08 : label is 0;
  attribute XPM_CDC of xpm_single_08 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_08 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_17 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_17 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_17 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_17 : label is 0;
  attribute VERSION of xpm_single_17 : label is 0;
  attribute XPM_CDC of xpm_single_17 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_17 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_18 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_18 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_18 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_18 : label is 0;
  attribute VERSION of xpm_single_18 : label is 0;
  attribute XPM_CDC of xpm_single_18 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_18 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_19 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_19 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_19 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_19 : label is 0;
  attribute VERSION of xpm_single_19 : label is 0;
  attribute XPM_CDC of xpm_single_19 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_19 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_20 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_20 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_20 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_20 : label is 0;
  attribute VERSION of xpm_single_20 : label is 0;
  attribute XPM_CDC of xpm_single_20 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_20 : label is "TRUE";
begin
  SR(0) <= \^sr\(0);
  SS(0) <= \^ss\(0);
  cl_enable <= cl_enable_i;
  dest_out <= \^dest_out\;
  \out\(3 downto 0) <= shutdown_i(3 downto 0);
  pktnppi_fifo_rst_ack_i_reg_0 <= \^pktnppi_fifo_rst_ack_i_reg_0\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  soft_rst <= \^soft_rst\;
  src_ff_reg <= \^src_ff_reg\;
  src_send <= \^src_send\;
  wr2_isr <= \^wr2_isr\;
\FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^dest_out\,
      I1 => m_axis_aresetn,
      O => \ERR_FRAME_SYNC[3].fe_hunt_reg[3]\
    );
\FSM_sequential_cur_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^dest_out\,
      O => errframedata_d1
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^dest_out\,
      I2 => short_pkt_reg,
      O => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]\
    );
\LP_CNT_C2R[0].lp_count[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reset_released,
      I1 => lp_count_en_c2r_0,
      O => lp_count_pulse_0
    );
\LP_CNT_C2R[0].lp_count[0][0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(0),
      O => \LP_CNT_C2R[0].lp_count[0][0]_i_3_n_0\
    );
\LP_CNT_C2R[0].lp_count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_7\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(0),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_0\,
      CO(2) => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_1\,
      CO(1) => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_2\,
      CO(0) => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_4\,
      O(2) => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_5\,
      O(1) => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_6\,
      O(0) => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_7\,
      S(3 downto 1) => \LP_CNT_C2R[0].lp_count_reg[0]_5\(3 downto 1),
      S(0) => \LP_CNT_C2R[0].lp_count[0][0]_i_3_n_0\
    );
\LP_CNT_C2R[0].lp_count_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_5\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(10),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_4\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(11),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_7\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(12),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_0\,
      CO(3) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_1\,
      CO(1) => \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_2\,
      CO(0) => \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_4\,
      O(2) => \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_5\,
      O(1) => \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_6\,
      O(0) => \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_7\,
      S(3 downto 0) => \LP_CNT_C2R[0].lp_count_reg[0]_5\(15 downto 12)
    );
\LP_CNT_C2R[0].lp_count_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_6\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(13),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_5\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(14),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][12]_i_1_n_4\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(15),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_6\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(1),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_5\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(2),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_4\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(3),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_7\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(4),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LP_CNT_C2R[0].lp_count_reg[0][0]_i_2_n_0\,
      CO(3) => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_0\,
      CO(2) => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_1\,
      CO(1) => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_2\,
      CO(0) => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_4\,
      O(2) => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_5\,
      O(1) => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_6\,
      O(0) => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_7\,
      S(3 downto 0) => \LP_CNT_C2R[0].lp_count_reg[0]_5\(7 downto 4)
    );
\LP_CNT_C2R[0].lp_count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_6\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(5),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_5\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(6),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_4\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(7),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_7\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(8),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LP_CNT_C2R[0].lp_count_reg[0][4]_i_1_n_0\,
      CO(3) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_0\,
      CO(2) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_1\,
      CO(1) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_2\,
      CO(0) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_4\,
      O(2) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_5\,
      O(1) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_6\,
      O(0) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_7\,
      S(3 downto 0) => \LP_CNT_C2R[0].lp_count_reg[0]_5\(11 downto 8)
    );
\LP_CNT_C2R[0].lp_count_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_6\,
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_5\(9),
      R => \^sr\(0)
    );
\LP_CNT_C2R[0].xpm_pulse_01\: entity work.\bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__2\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_0,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(0),
      src_rst => srst
    );
\LP_CNT_C2R[1].lp_count[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reset_released,
      I1 => lp_count_en_c2r_1,
      O => lp_count_pulse_1
    );
\LP_CNT_C2R[1].lp_count[1][0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(0),
      O => \LP_CNT_C2R[1].lp_count[1][0]_i_3_n_0\
    );
\LP_CNT_C2R[1].lp_count_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_7\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(0),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_0\,
      CO(2) => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_1\,
      CO(1) => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_2\,
      CO(0) => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_4\,
      O(2) => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_5\,
      O(1) => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_6\,
      O(0) => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_7\,
      S(3 downto 1) => \LP_CNT_C2R[1].lp_count_reg[1]_4\(3 downto 1),
      S(0) => \LP_CNT_C2R[1].lp_count[1][0]_i_3_n_0\
    );
\LP_CNT_C2R[1].lp_count_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_5\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(10),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_4\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(11),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_7\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(12),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_0\,
      CO(3) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_1\,
      CO(1) => \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_2\,
      CO(0) => \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_4\,
      O(2) => \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_5\,
      O(1) => \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_6\,
      O(0) => \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_7\,
      S(3 downto 0) => \LP_CNT_C2R[1].lp_count_reg[1]_4\(15 downto 12)
    );
\LP_CNT_C2R[1].lp_count_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_6\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(13),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_5\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(14),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][12]_i_1_n_4\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(15),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_6\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(1),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_5\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(2),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_4\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(3),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_7\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(4),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LP_CNT_C2R[1].lp_count_reg[1][0]_i_2_n_0\,
      CO(3) => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_0\,
      CO(2) => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_1\,
      CO(1) => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_2\,
      CO(0) => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_4\,
      O(2) => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_5\,
      O(1) => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_6\,
      O(0) => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_7\,
      S(3 downto 0) => \LP_CNT_C2R[1].lp_count_reg[1]_4\(7 downto 4)
    );
\LP_CNT_C2R[1].lp_count_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_6\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(5),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_5\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(6),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_4\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(7),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_7\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(8),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LP_CNT_C2R[1].lp_count_reg[1][4]_i_1_n_0\,
      CO(3) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_0\,
      CO(2) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_1\,
      CO(1) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_2\,
      CO(0) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_4\,
      O(2) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_5\,
      O(1) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_6\,
      O(0) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_7\,
      S(3 downto 0) => \LP_CNT_C2R[1].lp_count_reg[1]_4\(11 downto 8)
    );
\LP_CNT_C2R[1].lp_count_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_6\,
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_4\(9),
      R => \^sr\(0)
    );
\LP_CNT_C2R[1].xpm_pulse_01\: entity work.\bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__3\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_1,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(1),
      src_rst => srst
    );
\LP_CNT_C2R[2].lp_count[2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reset_released,
      I1 => lp_count_en_c2r_2,
      O => lp_count_pulse_2
    );
\LP_CNT_C2R[2].lp_count[2][0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(0),
      O => \LP_CNT_C2R[2].lp_count[2][0]_i_3_n_0\
    );
\LP_CNT_C2R[2].lp_count_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_7\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(0),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_0\,
      CO(2) => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_1\,
      CO(1) => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_2\,
      CO(0) => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_4\,
      O(2) => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_5\,
      O(1) => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_6\,
      O(0) => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_7\,
      S(3 downto 1) => \LP_CNT_C2R[2].lp_count_reg[2]_3\(3 downto 1),
      S(0) => \LP_CNT_C2R[2].lp_count[2][0]_i_3_n_0\
    );
\LP_CNT_C2R[2].lp_count_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_5\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(10),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_4\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(11),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_7\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(12),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_0\,
      CO(3) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_1\,
      CO(1) => \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_2\,
      CO(0) => \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_4\,
      O(2) => \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_5\,
      O(1) => \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_6\,
      O(0) => \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_7\,
      S(3 downto 0) => \LP_CNT_C2R[2].lp_count_reg[2]_3\(15 downto 12)
    );
\LP_CNT_C2R[2].lp_count_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_6\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(13),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_5\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(14),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][12]_i_1_n_4\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(15),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_6\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(1),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_5\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(2),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_4\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(3),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_7\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(4),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LP_CNT_C2R[2].lp_count_reg[2][0]_i_2_n_0\,
      CO(3) => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_0\,
      CO(2) => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_1\,
      CO(1) => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_2\,
      CO(0) => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_4\,
      O(2) => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_5\,
      O(1) => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_6\,
      O(0) => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_7\,
      S(3 downto 0) => \LP_CNT_C2R[2].lp_count_reg[2]_3\(7 downto 4)
    );
\LP_CNT_C2R[2].lp_count_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_6\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(5),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_5\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(6),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_4\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(7),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_7\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(8),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LP_CNT_C2R[2].lp_count_reg[2][4]_i_1_n_0\,
      CO(3) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_0\,
      CO(2) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_1\,
      CO(1) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_2\,
      CO(0) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_4\,
      O(2) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_5\,
      O(1) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_6\,
      O(0) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_7\,
      S(3 downto 0) => \LP_CNT_C2R[2].lp_count_reg[2]_3\(11 downto 8)
    );
\LP_CNT_C2R[2].lp_count_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_6\,
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_3\(9),
      R => \^sr\(0)
    );
\LP_CNT_C2R[2].xpm_pulse_01\: entity work.\bd_0ac3_rx_0_xpm_cdc_pulse__xdcDup__4\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_2,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(2),
      src_rst => srst
    );
\LP_CNT_C2R[3].lp_count[3][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reset_released,
      I1 => lp_count_en_c2r_3,
      O => lp_count_pulse_3
    );
\LP_CNT_C2R[3].lp_count[3][0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(0),
      O => \LP_CNT_C2R[3].lp_count[3][0]_i_3_n_0\
    );
\LP_CNT_C2R[3].lp_count_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_7\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(0),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_0\,
      CO(2) => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_1\,
      CO(1) => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_2\,
      CO(0) => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_4\,
      O(2) => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_5\,
      O(1) => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_6\,
      O(0) => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_7\,
      S(3 downto 1) => \LP_CNT_C2R[3].lp_count_reg[3]_6\(3 downto 1),
      S(0) => \LP_CNT_C2R[3].lp_count[3][0]_i_3_n_0\
    );
\LP_CNT_C2R[3].lp_count_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_5\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(10),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_4\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(11),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_7\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(12),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_0\,
      CO(3) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_1\,
      CO(1) => \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_2\,
      CO(0) => \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_4\,
      O(2) => \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_5\,
      O(1) => \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_6\,
      O(0) => \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_7\,
      S(3 downto 0) => \LP_CNT_C2R[3].lp_count_reg[3]_6\(15 downto 12)
    );
\LP_CNT_C2R[3].lp_count_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_6\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(13),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_5\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(14),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][12]_i_1_n_4\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(15),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_6\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(1),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_5\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(2),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_4\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(3),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_7\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(4),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LP_CNT_C2R[3].lp_count_reg[3][0]_i_2_n_0\,
      CO(3) => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_0\,
      CO(2) => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_1\,
      CO(1) => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_2\,
      CO(0) => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_4\,
      O(2) => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_5\,
      O(1) => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_6\,
      O(0) => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_7\,
      S(3 downto 0) => \LP_CNT_C2R[3].lp_count_reg[3]_6\(7 downto 4)
    );
\LP_CNT_C2R[3].lp_count_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_6\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(5),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_5\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(6),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_4\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(7),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_7\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(8),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \LP_CNT_C2R[3].lp_count_reg[3][4]_i_1_n_0\,
      CO(3) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_0\,
      CO(2) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_1\,
      CO(1) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_2\,
      CO(0) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_4\,
      O(2) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_5\,
      O(1) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_6\,
      O(0) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_7\,
      S(3 downto 0) => \LP_CNT_C2R[3].lp_count_reg[3]_6\(11 downto 8)
    );
\LP_CNT_C2R[3].lp_count_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_6\,
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_6\(9),
      R => \^sr\(0)
    );
\LP_CNT_C2R[3].xpm_pulse_01\: entity work.bd_0ac3_rx_0_xpm_cdc_pulse
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_3,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(3),
      src_rst => srst
    );
\LX_INFO_GEN[0].lx_info[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBFBBB"
    )
        port map (
      I0 => \^soft_rst\,
      I1 => s_axi_aresetn,
      I2 => \core_config[1]_i_2_n_0\,
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(3),
      O => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(0),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_1\(2),
      R => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(1),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_1\(3),
      R => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(2),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_1\(4),
      R => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(3),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_1\(5),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(4),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_2\(2),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(5),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_2\(3),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(6),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_2\(4),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(7),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_2\(5),
      R => lx_info
    );
\SD_INV_1.cl_enable_i_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => cl_enable_i,
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => pkt_dis_done,
      O => \SD_INV_1.shutdown_i[3]_i_1_n_0\
    );
\SD_INV_1.shutdown_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(0),
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(1),
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(2),
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(3),
      S => \^ss\(0)
    );
\active_lanes[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => active_lanes_r2p(0),
      I1 => \active_lanes[1]_i_2_n_0\,
      I2 => \active_lanes_reg_n_0_[0]\,
      O => \active_lanes[0]_i_1_n_0\
    );
\active_lanes[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => active_lanes_r2p(1),
      I1 => \active_lanes[1]_i_2_n_0\,
      I2 => \active_lanes_reg_n_0_[1]\,
      O => \active_lanes[1]_i_1_n_0\
    );
\active_lanes[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008080C0C0CCCC"
    )
        port map (
      I0 => l2_ppiclk_ss1,
      I1 => l0_ppiclk_ss1,
      I2 => l1_ppiclk_ss1,
      I3 => l3_ppiclk_ss1,
      I4 => \active_lanes_reg_n_0_[0]\,
      I5 => \active_lanes_reg_n_0_[1]\,
      O => \active_lanes[1]_i_2_n_0\
    );
\active_lanes_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \active_lanes[0]_i_1_n_0\,
      PRE => \arststages_ff_reg[1]\,
      Q => \active_lanes_reg_n_0_[0]\
    );
\active_lanes_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      CLR => \arststages_ff_reg[1]\,
      D => \active_lanes[1]_i_1_n_0\,
      Q => \active_lanes_reg_n_0_[1]\
    );
\cl_info[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^soft_rst\,
      I1 => s_axi_aresetn,
      I2 => cl_info_all(0),
      O => \cl_info[0]_i_1_n_0\
    );
\cl_info[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^soft_rst\,
      I1 => s_axi_aresetn,
      I2 => cl_info_all(1),
      O => \cl_info[1]_i_1_n_0\
    );
\cl_info_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cl_info[0]_i_1_n_0\,
      Q => cl_info(0),
      R => '0'
    );
\cl_info_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cl_info[1]_i_1_n_0\,
      Q => cl_info(1),
      R => '0'
    );
\core_config[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(0),
      I3 => \core_config[1]_i_2_n_0\,
      I4 => \core_config_reg_n_0_[0]\,
      O => \core_config[0]_i_1_n_0\
    );
\core_config[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(0),
      I3 => \core_config[1]_i_2_n_0\,
      I4 => \^soft_rst\,
      O => \core_config[1]_i_1_n_0\
    );
\core_config[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => wr_req,
      I2 => s_axi_wvalid,
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(1),
      O => \core_config[1]_i_2_n_0\
    );
\core_config_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \core_config[0]_i_1_n_0\,
      Q => \core_config_reg_n_0_[0]\,
      S => \^ss\(0)
    );
\core_config_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \core_config[1]_i_1_n_0\,
      Q => \^soft_rst\,
      R => \^ss\(0)
    );
core_en_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \core_config_reg_n_0_[0]\,
      Q => core_en_d1,
      R => \^ss\(0)
    );
data_dis_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000E0E0"
    )
        port map (
      I0 => data_dis_done,
      I1 => data_shutdown_c2r,
      I2 => s_axi_aresetn,
      I3 => \^soft_rst\,
      I4 => \core_config_reg_n_0_[0]\,
      O => data_dis_done_i_1_n_0
    );
data_dis_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_dis_done_i_1_n_0,
      Q => data_dis_done,
      R => '0'
    );
disable_in_progress_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => core_en_d1,
      I1 => \core_config_reg_n_0_[0]\,
      I2 => \^soft_rst\,
      I3 => soft_rst_d1,
      I4 => disable_in_progress_d1_i_2_n_0,
      O => disable_in_progress
    );
disable_in_progress_d1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => disable_in_progress_d1,
      I1 => spkt_fifo_dis_done_reg_n_0,
      I2 => data_dis_done,
      I3 => pkt_dis_done,
      O => disable_in_progress_d1_i_2_n_0
    );
disable_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => disable_in_progress,
      Q => disable_in_progress_d1,
      R => \^ss\(0)
    );
gen_spkt_fifo: entity work.bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_gen_spkt_fifo
     port map (
      D(0) => D(0),
      E(0) => p_19_in,
      \HSC2R_CDC[10].hsc2r_vld_out_reg[10]\ => \s_axi_rdata[12]_i_3_n_0\,
      \HSC2R_CDC[11].hsc2r_vld_out_reg[11]\ => \s_axi_rdata[13]_i_3_n_0\,
      \HSC2R_CDC[6].hsc2r_vld_out_reg[6]\ => \s_axi_rdata[6]_i_3_n_0\,
      \HSC2R_CDC[7].hsc2r_vld_out_reg[7]\ => \s_axi_rdata[7]_i_3_n_0\,
      \HSC2R_CDC[8].hsc2r_vld_out_reg[8]\ => \s_axi_rdata[8]_i_3_n_0\,
      \HSC2R_CDC[9].hsc2r_vld_out_reg[9]\ => \s_axi_rdata[9]_i_3_n_0\,
      \LX_INFO_GEN[1].lx_info_reg[1][3]\ => \s_axi_rdata[3]_i_3_n_0\,
      \LX_INFO_GEN[1].lx_info_reg[1][4]\ => \s_axi_rdata[4]_i_4_n_0\,
      \LX_INFO_GEN[1].lx_info_reg[1][5]\ => \s_axi_rdata[5]_i_4_n_0\,
      Q(4 downto 0) => sel0(4 downto 0),
      \core_config_reg[1]\ => \s_axi_rdata[31]_i_4_n_0\,
      dest_out => \^dest_out\,
      disable_in_progress => disable_in_progress,
      diwc_corrected(23 downto 0) => diwc_corrected(23 downto 0),
      \gie_reg[0]\ => \gie_reg_n_0_[0]\,
      \ier_reg[15]\ => interrupt_INST_0_i_2_n_0,
      \ier_reg[17]\ => interrupt_INST_0_i_1_n_0,
      \ier_reg[21]\(3) => \ier_reg_n_0_[21]\,
      \ier_reg[21]\(2) => \ier_reg_n_0_[20]\,
      \ier_reg[21]\(1) => \ier_reg_n_0_[19]\,
      \ier_reg[21]\(0) => \ier_reg_n_0_[18]\,
      \ier_reg[31]\ => interrupt_INST_0_i_18_n_0,
      \ier_reg[7]\ => interrupt_INST_0_i_3_n_0,
      \img_info1_vc0_reg[19]\(0) => img_info1_vc0(19),
      \img_info1_vc0_reg[23]\ => \s_axi_rdata[23]_i_3_n_0\,
      \img_info1_vc1_reg[12]\ => \s_axi_rdata[12]_i_2_n_0\,
      \img_info1_vc1_reg[13]\ => \s_axi_rdata[13]_i_2_n_0\,
      \img_info1_vc1_reg[19]\(0) => img_info1_vc1(19),
      \img_info1_vc1_reg[6]\ => \s_axi_rdata[6]_i_2_n_0\,
      \img_info1_vc1_reg[7]\ => \s_axi_rdata[7]_i_2_n_0\,
      \img_info1_vc1_reg[8]\ => \s_axi_rdata[8]_i_2_n_0\,
      \img_info1_vc1_reg[9]\ => \s_axi_rdata[9]_i_2_n_0\,
      \img_info1_vc2_reg[23]\(23 downto 0) => img_info1_vc2(23 downto 0),
      \img_info1_vc3_reg[0]\ => \s_axi_rdata[0]_i_8_n_0\,
      \img_info1_vc3_reg[1]\ => \s_axi_rdata[1]_i_7_n_0\,
      \img_info1_vc3_reg[23]\(21 downto 0) => img_info1_vc3(23 downto 2),
      \img_info2_vc0_reg[0]\ => \s_axi_rdata[0]_i_4_n_0\,
      \img_info2_vc2_reg[5]\(5) => \img_info2_vc2_reg_n_0_[5]\,
      \img_info2_vc2_reg[5]\(4) => \img_info2_vc2_reg_n_0_[4]\,
      \img_info2_vc2_reg[5]\(3) => \img_info2_vc2_reg_n_0_[3]\,
      \img_info2_vc2_reg[5]\(2) => \img_info2_vc2_reg_n_0_[2]\,
      \img_info2_vc2_reg[5]\(1) => \img_info2_vc2_reg_n_0_[1]\,
      \img_info2_vc2_reg[5]\(0) => \img_info2_vc2_reg_n_0_[0]\,
      \img_info2_vc3_reg[5]\(3) => \img_info2_vc3_reg_n_0_[5]\,
      \img_info2_vc3_reg[5]\(2) => \img_info2_vc3_reg_n_0_[4]\,
      \img_info2_vc3_reg[5]\(1) => \img_info2_vc3_reg_n_0_[3]\,
      \img_info2_vc3_reg[5]\(0) => \img_info2_vc3_reg_n_0_[2]\,
      interrupt => interrupt,
      \isr_i_reg[19]\(0) => \isr_i_reg[31]\(9),
      isr_o(0) => isr_o(21),
      lp_count_all(6 downto 0) => lp_count_all(6 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      \rd_addr_reg[2]\ => \s_axi_rdata[3]_i_4_n_0\,
      \rd_addr_reg[2]_0\ => \s_axi_rdata[0]_i_5_n_0\,
      \rd_addr_reg[2]_1\ => \s_axi_rdata[1]_i_3_n_0\,
      \rd_addr_reg[2]_10\ => \s_axi_rdata[30]_i_3_n_0\,
      \rd_addr_reg[2]_2\ => \s_axi_rdata[1]_i_4_n_0\,
      \rd_addr_reg[2]_3\ => \s_axi_rdata[4]_i_2_n_0\,
      \rd_addr_reg[2]_4\ => \s_axi_rdata[4]_i_3_n_0\,
      \rd_addr_reg[2]_5\ => \s_axi_rdata[5]_i_2_n_0\,
      \rd_addr_reg[2]_6\ => \s_axi_rdata[5]_i_3_n_0\,
      \rd_addr_reg[2]_7\ => \s_axi_rdata[31]_i_18_n_0\,
      \rd_addr_reg[2]_8\ => \s_axi_rdata[31]_i_19_n_0\,
      \rd_addr_reg[2]_9\ => \s_axi_rdata[3]_i_5_n_0\,
      \rd_addr_reg[3]\ => \s_axi_rdata[16]_i_3_n_0\,
      \rd_addr_reg[3]_0\ => \s_axi_rdata[17]_i_3_n_0\,
      \rd_addr_reg[3]_1\ => \s_axi_rdata[5]_i_5_n_0\,
      \rd_addr_reg[3]_2\ => \s_axi_rdata[18]_i_3_n_0\,
      \rd_addr_reg[3]_3\ => \s_axi_rdata[20]_i_3_n_0\,
      \rd_addr_reg[3]_4\ => \s_axi_rdata[21]_i_3_n_0\,
      \rd_addr_reg[3]_5\ => \s_axi_rdata[22]_i_4_n_0\,
      \rd_addr_reg[3]_6\ => \s_axi_rdata[14]_i_2_n_0\,
      \rd_addr_reg[3]_7\ => \s_axi_rdata[15]_i_2_n_0\,
      \rd_addr_reg[3]_8\ => \s_axi_rdata[10]_i_2_n_0\,
      \rd_addr_reg[3]_9\ => \s_axi_rdata[11]_i_2_n_0\,
      \rd_addr_reg[4]\ => \s_axi_rdata[30]_i_4_n_0\,
      \rd_addr_reg[4]_0\ => \s_axi_rdata[31]_i_6_n_0\,
      \rd_addr_reg[4]_1\ => \s_axi_rdata[2]_i_3_n_0\,
      \rd_addr_reg[4]_2\ => \s_axi_rdata[0]_i_9_n_0\,
      \rd_addr_reg[5]\ => \s_axi_rdata[0]_i_3_n_0\,
      rd_req => rd_req,
      reset_released => reset_released,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      \s_axi_rdata_reg[23]\(23) => gen_spkt_fifo_n_2,
      \s_axi_rdata_reg[23]\(22) => gen_spkt_fifo_n_3,
      \s_axi_rdata_reg[23]\(21) => gen_spkt_fifo_n_4,
      \s_axi_rdata_reg[23]\(20) => gen_spkt_fifo_n_5,
      \s_axi_rdata_reg[23]\(19) => gen_spkt_fifo_n_6,
      \s_axi_rdata_reg[23]\(18) => gen_spkt_fifo_n_7,
      \s_axi_rdata_reg[23]\(17) => gen_spkt_fifo_n_8,
      \s_axi_rdata_reg[23]\(16) => gen_spkt_fifo_n_9,
      \s_axi_rdata_reg[23]\(15) => gen_spkt_fifo_n_10,
      \s_axi_rdata_reg[23]\(14) => gen_spkt_fifo_n_11,
      \s_axi_rdata_reg[23]\(13) => gen_spkt_fifo_n_12,
      \s_axi_rdata_reg[23]\(12) => gen_spkt_fifo_n_13,
      \s_axi_rdata_reg[23]\(11) => gen_spkt_fifo_n_14,
      \s_axi_rdata_reg[23]\(10) => gen_spkt_fifo_n_15,
      \s_axi_rdata_reg[23]\(9) => gen_spkt_fifo_n_16,
      \s_axi_rdata_reg[23]\(8) => gen_spkt_fifo_n_17,
      \s_axi_rdata_reg[23]\(7) => gen_spkt_fifo_n_18,
      \s_axi_rdata_reg[23]\(6) => gen_spkt_fifo_n_19,
      \s_axi_rdata_reg[23]\(5) => gen_spkt_fifo_n_20,
      \s_axi_rdata_reg[23]\(4) => gen_spkt_fifo_n_21,
      \s_axi_rdata_reg[23]\(3) => gen_spkt_fifo_n_22,
      \s_axi_rdata_reg[23]\(2) => gen_spkt_fifo_n_23,
      \s_axi_rdata_reg[23]\(1) => gen_spkt_fifo_n_24,
      \s_axi_rdata_reg[23]\(0) => gen_spkt_fifo_n_25,
      s_axi_wdata(0) => s_axi_wdata(19),
      src_ff_reg => \^src_ff_reg\,
      src_in(0) => \^soft_rst\,
      \syncstages_ff_reg[1][0]\ => \s_axi_rdata[0]_i_6_n_0\,
      \syncstages_ff_reg[1][1]\(1 downto 0) => \syncstages_ff_reg[1][1]\(1 downto 0),
      \syncstages_ff_reg[1][1]_0\ => \s_axi_rdata[1]_i_5_n_0\,
      \syncstages_ff_reg[1][1]_1\(1 downto 0) => \isr_i_reg[22]\(17 downto 16),
      wr2_isr => \^wr2_isr\,
      wr_en => wr_en,
      wr_req => wr_req
    );
\gie[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(3),
      I3 => \core_config[1]_i_2_n_0\,
      I4 => \gie_reg_n_0_[0]\,
      O => \gie[0]_i_1_n_0\
    );
\gie_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gie[0]_i_1_n_0\,
      Q => \gie_reg_n_0_[0]\,
      R => \^ss\(0)
    );
\ier[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(3),
      I3 => p_20_in,
      I4 => p_0_in_0(4),
      I5 => p_0_in_0(2),
      O => ier(31)
    );
\ier[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => wr_req,
      I2 => s_axi_wvalid,
      O => p_20_in
    );
\ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(0),
      Q => \ier_reg_n_0_[0]\,
      R => \^ss\(0)
    );
\ier_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(10),
      Q => \ier_reg_n_0_[10]\,
      R => \^ss\(0)
    );
\ier_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(11),
      Q => \ier_reg_n_0_[11]\,
      R => \^ss\(0)
    );
\ier_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(12),
      Q => \ier_reg_n_0_[12]\,
      R => \^ss\(0)
    );
\ier_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(13),
      Q => \ier_reg_n_0_[13]\,
      R => \^ss\(0)
    );
\ier_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(14),
      Q => \ier_reg_n_0_[14]\,
      R => \^ss\(0)
    );
\ier_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(15),
      Q => \ier_reg_n_0_[15]\,
      R => \^ss\(0)
    );
\ier_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(16),
      Q => \ier_reg_n_0_[16]\,
      R => \^ss\(0)
    );
\ier_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(17),
      Q => \ier_reg_n_0_[17]\,
      R => \^ss\(0)
    );
\ier_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(18),
      Q => \ier_reg_n_0_[18]\,
      R => \^ss\(0)
    );
\ier_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(19),
      Q => \ier_reg_n_0_[19]\,
      R => \^ss\(0)
    );
\ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(1),
      Q => \ier_reg_n_0_[1]\,
      R => \^ss\(0)
    );
\ier_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(20),
      Q => \ier_reg_n_0_[20]\,
      R => \^ss\(0)
    );
\ier_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(21),
      Q => \ier_reg_n_0_[21]\,
      R => \^ss\(0)
    );
\ier_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(22),
      Q => \ier_reg_n_0_[22]\,
      R => \^ss\(0)
    );
\ier_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(2),
      Q => \ier_reg_n_0_[2]\,
      R => \^ss\(0)
    );
\ier_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(23),
      Q => \ier_reg_n_0_[31]\,
      R => \^ss\(0)
    );
\ier_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(3),
      Q => \ier_reg_n_0_[3]\,
      R => \^ss\(0)
    );
\ier_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(4),
      Q => \ier_reg_n_0_[4]\,
      R => \^ss\(0)
    );
\ier_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(5),
      Q => \ier_reg_n_0_[5]\,
      R => \^ss\(0)
    );
\ier_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(6),
      Q => \ier_reg_n_0_[6]\,
      R => \^ss\(0)
    );
\ier_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(7),
      Q => \ier_reg_n_0_[7]\,
      R => \^ss\(0)
    );
\ier_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(8),
      Q => \ier_reg_n_0_[8]\,
      R => \^ss\(0)
    );
\ier_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(31),
      D => s_axi_wdata(9),
      Q => \ier_reg_n_0_[9]\,
      R => \^ss\(0)
    );
\img_info1_vc0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      O => \img_info1_vc0[15]_i_1_n_0\
    );
\img_info1_vc0[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => vc_num(1),
      I1 => vc_num(0),
      I2 => img_vld,
      O => \img_info1_vc0[31]_i_1_n_0\
    );
\img_info1_vc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[8]\,
      Q => img_info1_vc0(0),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[18]\,
      Q => img_info1_vc0(10),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[19]\,
      Q => img_info1_vc0(11),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[20]\,
      Q => img_info1_vc0(12),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[21]\,
      Q => img_info1_vc0(13),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[22]\,
      Q => img_info1_vc0(14),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[23]\,
      Q => img_info1_vc0(15),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(0),
      Q => img_info1_vc0(16),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(1),
      Q => img_info1_vc0(17),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(2),
      Q => img_info1_vc0(18),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(3),
      Q => img_info1_vc0(19),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[9]\,
      Q => img_info1_vc0(1),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(4),
      Q => img_info1_vc0(20),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(5),
      Q => img_info1_vc0(21),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(6),
      Q => img_info1_vc0(22),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(7),
      Q => img_info1_vc0(23),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(8),
      Q => img_info1_vc0(24),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(9),
      Q => img_info1_vc0(25),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(10),
      Q => img_info1_vc0(26),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(11),
      Q => img_info1_vc0(27),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(12),
      Q => img_info1_vc0(28),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(13),
      Q => img_info1_vc0(29),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[10]\,
      Q => img_info1_vc0(2),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(14),
      Q => img_info1_vc0(30),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_5\(15),
      Q => img_info1_vc0(31),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[11]\,
      Q => img_info1_vc0(3),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[12]\,
      Q => img_info1_vc0(4),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[13]\,
      Q => img_info1_vc0(5),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[14]\,
      Q => img_info1_vc0(6),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[15]\,
      Q => img_info1_vc0(7),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[16]\,
      Q => img_info1_vc0(8),
      R => \^sr\(0)
    );
\img_info1_vc0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[17]\,
      Q => img_info1_vc0(9),
      R => \^sr\(0)
    );
\img_info1_vc1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      O => \img_info1_vc1[15]_i_1_n_0\
    );
\img_info1_vc1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => vc_num(1),
      I1 => vc_num(0),
      I2 => img_vld,
      O => \img_info1_vc1[31]_i_1_n_0\
    );
\img_info1_vc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[8]\,
      Q => img_info1_vc1(0),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[18]\,
      Q => img_info1_vc1(10),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[19]\,
      Q => img_info1_vc1(11),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[20]\,
      Q => img_info1_vc1(12),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[21]\,
      Q => img_info1_vc1(13),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[22]\,
      Q => img_info1_vc1(14),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[23]\,
      Q => img_info1_vc1(15),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(0),
      Q => img_info1_vc1(16),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(1),
      Q => img_info1_vc1(17),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(2),
      Q => img_info1_vc1(18),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(3),
      Q => img_info1_vc1(19),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[9]\,
      Q => img_info1_vc1(1),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(4),
      Q => img_info1_vc1(20),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(5),
      Q => img_info1_vc1(21),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(6),
      Q => img_info1_vc1(22),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(7),
      Q => img_info1_vc1(23),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(8),
      Q => img_info1_vc1(24),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(9),
      Q => img_info1_vc1(25),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(10),
      Q => img_info1_vc1(26),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(11),
      Q => img_info1_vc1(27),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(12),
      Q => img_info1_vc1(28),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(13),
      Q => img_info1_vc1(29),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[10]\,
      Q => img_info1_vc1(2),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(14),
      Q => img_info1_vc1(30),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_4\(15),
      Q => img_info1_vc1(31),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[11]\,
      Q => img_info1_vc1(3),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[12]\,
      Q => img_info1_vc1(4),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[13]\,
      Q => img_info1_vc1(5),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[14]\,
      Q => img_info1_vc1(6),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[15]\,
      Q => img_info1_vc1(7),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[16]\,
      Q => img_info1_vc1(8),
      R => \^sr\(0)
    );
\img_info1_vc1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[17]\,
      Q => img_info1_vc1(9),
      R => \^sr\(0)
    );
\img_info1_vc2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(0),
      I2 => vc_num(1),
      O => \img_info1_vc2[15]_i_1_n_0\
    );
\img_info1_vc2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => vc_num(0),
      I1 => vc_num(1),
      I2 => img_vld,
      O => \img_info1_vc2[31]_i_1_n_0\
    );
\img_info1_vc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[8]\,
      Q => img_info1_vc2(0),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[18]\,
      Q => img_info1_vc2(10),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[19]\,
      Q => img_info1_vc2(11),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[20]\,
      Q => img_info1_vc2(12),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[21]\,
      Q => img_info1_vc2(13),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[22]\,
      Q => img_info1_vc2(14),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[23]\,
      Q => img_info1_vc2(15),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(0),
      Q => img_info1_vc2(16),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(1),
      Q => img_info1_vc2(17),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(2),
      Q => img_info1_vc2(18),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(3),
      Q => img_info1_vc2(19),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[9]\,
      Q => img_info1_vc2(1),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(4),
      Q => img_info1_vc2(20),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(5),
      Q => img_info1_vc2(21),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(6),
      Q => img_info1_vc2(22),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(7),
      Q => img_info1_vc2(23),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(8),
      Q => img_info1_vc2(24),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(9),
      Q => img_info1_vc2(25),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(10),
      Q => img_info1_vc2(26),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(11),
      Q => img_info1_vc2(27),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(12),
      Q => img_info1_vc2(28),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(13),
      Q => img_info1_vc2(29),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[10]\,
      Q => img_info1_vc2(2),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(14),
      Q => img_info1_vc2(30),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_3\(15),
      Q => img_info1_vc2(31),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[11]\,
      Q => img_info1_vc2(3),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[12]\,
      Q => img_info1_vc2(4),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[13]\,
      Q => img_info1_vc2(5),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[14]\,
      Q => img_info1_vc2(6),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[15]\,
      Q => img_info1_vc2(7),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[16]\,
      Q => img_info1_vc2(8),
      R => \^sr\(0)
    );
\img_info1_vc2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[17]\,
      Q => img_info1_vc2(9),
      R => \^sr\(0)
    );
\img_info1_vc3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      O => \img_info1_vc3[15]_i_1_n_0\
    );
\img_info1_vc3[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => vc_num(1),
      I1 => vc_num(0),
      I2 => img_vld,
      O => \img_info1_vc3[31]_i_1_n_0\
    );
\img_info1_vc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[8]\,
      Q => img_info1_vc3(0),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[18]\,
      Q => img_info1_vc3(10),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[19]\,
      Q => img_info1_vc3(11),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[20]\,
      Q => img_info1_vc3(12),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[21]\,
      Q => img_info1_vc3(13),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[22]\,
      Q => img_info1_vc3(14),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[23]\,
      Q => img_info1_vc3(15),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(0),
      Q => img_info1_vc3(16),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(1),
      Q => img_info1_vc3(17),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(2),
      Q => img_info1_vc3(18),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(3),
      Q => img_info1_vc3(19),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[9]\,
      Q => img_info1_vc3(1),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(4),
      Q => img_info1_vc3(20),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(5),
      Q => img_info1_vc3(21),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(6),
      Q => img_info1_vc3(22),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(7),
      Q => img_info1_vc3(23),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(8),
      Q => img_info1_vc3(24),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(9),
      Q => img_info1_vc3(25),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(10),
      Q => img_info1_vc3(26),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(11),
      Q => img_info1_vc3(27),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(12),
      Q => img_info1_vc3(28),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(13),
      Q => img_info1_vc3(29),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[10]\,
      Q => img_info1_vc3(2),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(14),
      Q => img_info1_vc3(30),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_6\(15),
      Q => img_info1_vc3(31),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[11]\,
      Q => img_info1_vc3(3),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[12]\,
      Q => img_info1_vc3(4),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[13]\,
      Q => img_info1_vc3(5),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[14]\,
      Q => img_info1_vc3(6),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[15]\,
      Q => img_info1_vc3(7),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[16]\,
      Q => img_info1_vc3(8),
      R => \^sr\(0)
    );
\img_info1_vc3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[17]\,
      Q => img_info1_vc3(9),
      R => \^sr\(0)
    );
\img_info2_vc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc0_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\img_info2_vc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc0_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\img_info2_vc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc0_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\img_info2_vc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc0_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\img_info2_vc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc0_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\img_info2_vc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc0_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\img_info2_vc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc1_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\img_info2_vc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc1_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\img_info2_vc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc1_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\img_info2_vc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc1_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\img_info2_vc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc1_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\img_info2_vc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc1_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\img_info2_vc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc2_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\img_info2_vc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc2_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\img_info2_vc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc2_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\img_info2_vc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc2_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\img_info2_vc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc2_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\img_info2_vc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc2_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\img_info2_vc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc3_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\img_info2_vc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc3_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\img_info2_vc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc3_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\img_info2_vc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc3_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\img_info2_vc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc3_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\img_info2_vc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc3_reg_n_0_[5]\,
      R => \^sr\(0)
    );
img_info_cdc: entity work.\bd_0ac3_rx_0_xpm_cdc_handshake__parameterized1\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(23 downto 0) => img_vld_out_i(23 downto 0),
      dest_req => img_vld_i,
      src_clk => m_axis_aclk,
      src_in(23 downto 0) => diwc_corrected(23 downto 0),
      src_rcv => src_rcv,
      src_send => \^src_send\
    );
img_send_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => img_send_reg_0,
      Q => \^src_send\,
      R => '0'
    );
img_vld_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^soft_rst\,
      I1 => s_axi_aresetn,
      I2 => img_vld_i,
      O => img_vld_i_1_n_0
    );
\img_vld_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(0),
      Q => \img_vld_out_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(10),
      Q => \img_vld_out_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(11),
      Q => \img_vld_out_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(12),
      Q => \img_vld_out_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(13),
      Q => \img_vld_out_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(14),
      Q => \img_vld_out_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(15),
      Q => \img_vld_out_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(16),
      Q => \img_vld_out_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(17),
      Q => \img_vld_out_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(18),
      Q => \img_vld_out_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(19),
      Q => \img_vld_out_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(1),
      Q => \img_vld_out_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(20),
      Q => \img_vld_out_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(21),
      Q => \img_vld_out_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(22),
      Q => \img_vld_out_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(23),
      Q => \img_vld_out_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(2),
      Q => \img_vld_out_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(3),
      Q => \img_vld_out_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(4),
      Q => \img_vld_out_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(5),
      Q => \img_vld_out_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(6),
      Q => vc_num(0),
      R => \^sr\(0)
    );
\img_vld_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(7),
      Q => vc_num(1),
      R => \^sr\(0)
    );
\img_vld_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(8),
      Q => \img_vld_out_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\img_vld_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(9),
      Q => \img_vld_out_reg_n_0_[9]\,
      R => \^sr\(0)
    );
img_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => img_vld_i_1_n_0,
      Q => img_vld,
      R => '0'
    );
interrupt_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \ier_reg_n_0_[17]\,
      I1 => \isr_i_reg[22]\(15),
      I2 => \ier_reg_n_0_[16]\,
      I3 => \isr_i_reg[22]\(14),
      O => interrupt_INST_0_i_1_n_0
    );
interrupt_INST_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \isr_i_reg[22]\(9),
      I1 => \ier_reg_n_0_[10]\,
      I2 => \isr_i_reg[22]\(10),
      I3 => \ier_reg_n_0_[11]\,
      I4 => interrupt_INST_0_i_20_n_0,
      O => interrupt_INST_0_i_10_n_0
    );
interrupt_INST_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A800A800A8"
    )
        port map (
      I0 => \ier_reg_n_0_[5]\,
      I1 => p_0_in15_in,
      I2 => \isr_i_reg[31]\(1),
      I3 => \^soft_rst\,
      I4 => \ier_reg_n_0_[4]\,
      I5 => \isr_i_reg[22]\(4),
      O => interrupt_INST_0_i_11_n_0
    );
interrupt_INST_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \isr_i_reg[22]\(2),
      I1 => \ier_reg_n_0_[2]\,
      I2 => \isr_i_reg[22]\(3),
      I3 => \ier_reg_n_0_[3]\,
      I4 => interrupt_INST_0_i_23_n_0,
      O => interrupt_INST_0_i_14_n_0
    );
interrupt_INST_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => incorrect_lanes,
      I1 => \isr_i_reg[31]\(11),
      I2 => \^soft_rst\,
      O => isr_o(21)
    );
interrupt_INST_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A800A800A8"
    )
        port map (
      I0 => \ier_reg_n_0_[31]\,
      I1 => p_0_in,
      I2 => \isr_i_reg[31]\(13),
      I3 => \^soft_rst\,
      I4 => \ier_reg_n_0_[22]\,
      I5 => \isr_i_reg[22]\(18),
      O => interrupt_INST_0_i_18_n_0
    );
interrupt_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => interrupt_INST_0_i_7_n_0,
      I1 => \ier_reg_n_0_[15]\,
      I2 => \isr_i_reg[22]\(13),
      I3 => \ier_reg_n_0_[14]\,
      I4 => \isr_i_reg[22]\(12),
      I5 => interrupt_INST_0_i_10_n_0,
      O => interrupt_INST_0_i_2_n_0
    );
interrupt_INST_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A800A800A8"
    )
        port map (
      I0 => \ier_reg_n_0_[9]\,
      I1 => p_0_in11_in,
      I2 => \isr_i_reg[31]\(5),
      I3 => \^soft_rst\,
      I4 => \ier_reg_n_0_[8]\,
      I5 => \isr_i_reg[22]\(8),
      O => interrupt_INST_0_i_20_n_0
    );
interrupt_INST_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A800A800A8"
    )
        port map (
      I0 => \ier_reg_n_0_[1]\,
      I1 => p_0_in19_in,
      I2 => \isr_i_reg[31]\(0),
      I3 => \^soft_rst\,
      I4 => \ier_reg_n_0_[0]\,
      I5 => \isr_i_reg[22]\(0),
      O => interrupt_INST_0_i_23_n_0
    );
interrupt_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => interrupt_INST_0_i_11_n_0,
      I1 => \ier_reg_n_0_[7]\,
      I2 => \isr_i_reg[22]\(7),
      I3 => \ier_reg_n_0_[6]\,
      I4 => \isr_i_reg[22]\(6),
      I5 => interrupt_INST_0_i_14_n_0,
      O => interrupt_INST_0_i_3_n_0
    );
interrupt_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A800A800A8"
    )
        port map (
      I0 => \ier_reg_n_0_[13]\,
      I1 => p_0_in9_in,
      I2 => \isr_i_reg[31]\(7),
      I3 => \^soft_rst\,
      I4 => \ier_reg_n_0_[12]\,
      I5 => \isr_i_reg[22]\(11),
      O => interrupt_INST_0_i_7_n_0
    );
\isr_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => incorrect_lanes,
      I2 => \isr_i_reg[31]\(11),
      I3 => \^wr2_isr\,
      O => D(1)
    );
\isr_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^soft_rst\,
      I1 => s_axi_aresetn,
      O => \^sr\(0)
    );
\isr_i[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(0),
      I2 => \core_config[1]_i_2_n_0\,
      O => \^wr2_isr\
    );
pktnppi_fifo_rst_ack_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^pktnppi_fifo_rst_ack_i_reg_0\,
      Q => pktnppi_fifo_rst_ack_i,
      R => \^ss\(0)
    );
pktnppi_fifo_rst_ack_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pktnppi_fifo_rst_ack_i,
      Q => pktnppi_fifo_rst_ack,
      R => \^ss\(0)
    );
pktnppi_fifo_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^soft_rst\,
      I1 => \core_config_reg_n_0_[0]\,
      O => pktnppi_fifo_rst0
    );
pktnppi_fifo_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pktnppi_fifo_rst0,
      Q => \^pktnppi_fifo_rst_ack_i_reg_0\,
      R => \^ss\(0)
    );
ppi_dis_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000E0E0"
    )
        port map (
      I0 => pkt_dis_done,
      I1 => pktnppi_fifo_rst_ack,
      I2 => s_axi_aresetn,
      I3 => \^soft_rst\,
      I4 => \core_config_reg_n_0_[0]\,
      O => ppi_dis_done_i_1_n_0
    );
ppi_dis_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ppi_dis_done_i_1_n_0,
      Q => pkt_dis_done,
      R => '0'
    );
\prot_config[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(0),
      I3 => \core_config[1]_i_2_n_0\,
      I4 => incorrect_lanes,
      O => \prot_config[1]_i_1_n_0\
    );
\prot_config_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \prot_config[1]_i_1_n_0\,
      Q => incorrect_lanes,
      R => \^ss\(0)
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(0),
      Q => sel0(0),
      R => \^ss\(0)
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(1),
      Q => sel0(1),
      R => \^ss\(0)
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(2),
      Q => sel0(2),
      R => \^ss\(0)
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(3),
      Q => sel0(3),
      R => \^ss\(0)
    );
\rd_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(4),
      Q => sel0(4),
      R => \^ss\(0)
    );
rd_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777700F00000"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => s_axi_rready,
      I2 => s_axi_arvalid,
      I3 => wr_req,
      I4 => reset_released,
      I5 => rd_req,
      O => rd_req_i_1_n_0
    );
rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_req_i_1_n_0,
      Q => rd_req,
      R => \^ss\(0)
    );
reset_released_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_aresetn,
      Q => reset_released,
      R => '0'
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wr_req,
      I1 => reset_released,
      I2 => rd_req,
      O => s_axi_arready
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => rd_req,
      I2 => wr_req,
      I3 => reset_released,
      O => s_axi_awready
    );
s_axi_bvalid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^ss\(0)
    );
s_axi_bvalid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => wr_req,
      I2 => \^s_axi_bvalid\,
      I3 => s_axi_bready,
      O => s_axi_bvalid_i_2_n_0
    );
s_axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_2_n_0,
      Q => \^s_axi_bvalid\,
      R => \^ss\(0)
    );
\s_axi_rdata[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      O => \s_axi_rdata[0]_i_3_n_0\
    );
\s_axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \isr_i_reg[22]\(0),
      I1 => \img_info2_vc0_reg_n_0_[0]\,
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => \gie_reg_n_0_[0]\,
      I5 => img_info1_vc0(0),
      O => \s_axi_rdata[0]_i_4_n_0\
    );
\s_axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_8_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc1_reg_n_0_[0]\,
      I4 => img_info1_vc1(0),
      I5 => \ier_reg_n_0_[0]\,
      O => \s_axi_rdata[0]_i_5_n_0\
    );
\s_axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020300000200"
    )
        port map (
      I0 => p_10_in(0),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(4),
      I5 => \core_config_reg_n_0_[0]\,
      O => \s_axi_rdata[0]_i_6_n_0\
    );
\s_axi_rdata[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => img_info1_vc3(0),
      I1 => cl_info(0),
      I2 => \img_info2_vc3_reg_n_0_[0]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[0]_i_8_n_0\
    );
\s_axi_rdata[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      O => \s_axi_rdata[0]_i_9_n_0\
    );
\s_axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[10]\,
      I5 => \isr_i_reg[22]\(9),
      O => \s_axi_rdata[10]_i_2_n_0\
    );
\s_axi_rdata[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(10),
      I1 => img_info1_vc0(10),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[10]_i_4_n_0\
    );
\s_axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[11]\,
      I5 => \isr_i_reg[22]\(10),
      O => \s_axi_rdata[11]_i_2_n_0\
    );
\s_axi_rdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(11),
      I1 => img_info1_vc0(11),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[11]_i_4_n_0\
    );
\s_axi_rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(12),
      I1 => img_info1_vc0(12),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[12]_i_2_n_0\
    );
\s_axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => \isr_i_reg[31]\(6),
      I2 => \^soft_rst\,
      I3 => \s_axi_rdata[31]_i_18_n_0\,
      I4 => \ier_reg_n_0_[12]\,
      I5 => \s_axi_rdata[31]_i_19_n_0\,
      O => \s_axi_rdata[12]_i_3_n_0\
    );
\s_axi_rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(13),
      I1 => img_info1_vc0(13),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[13]_i_2_n_0\
    );
\s_axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in9_in,
      I1 => \isr_i_reg[31]\(7),
      I2 => \^soft_rst\,
      I3 => \s_axi_rdata[31]_i_18_n_0\,
      I4 => \ier_reg_n_0_[13]\,
      I5 => \s_axi_rdata[31]_i_19_n_0\,
      O => \s_axi_rdata[13]_i_3_n_0\
    );
\s_axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[14]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[14]\,
      I5 => \isr_i_reg[22]\(12),
      O => \s_axi_rdata[14]_i_2_n_0\
    );
\s_axi_rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(14),
      I1 => img_info1_vc0(14),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[14]_i_4_n_0\
    );
\s_axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[15]\,
      I5 => \isr_i_reg[22]\(13),
      O => \s_axi_rdata[15]_i_2_n_0\
    );
\s_axi_rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(15),
      I1 => img_info1_vc0(15),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[15]_i_4_n_0\
    );
\s_axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[16]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[16]\,
      I5 => \isr_i_reg[22]\(14),
      O => \s_axi_rdata[16]_i_3_n_0\
    );
\s_axi_rdata[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(16),
      I1 => img_info1_vc0(16),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[16]_i_4_n_0\
    );
\s_axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[17]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[17]\,
      I5 => \isr_i_reg[22]\(15),
      O => \s_axi_rdata[17]_i_3_n_0\
    );
\s_axi_rdata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(17),
      I1 => img_info1_vc0(17),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[17]_i_4_n_0\
    );
\s_axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => img_info1_vc0(18),
      I4 => img_info1_vc1(18),
      I5 => \s_axi_rdata[18]_i_4_n_0\,
      O => \s_axi_rdata[18]_i_3_n_0\
    );
\s_axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => \syncstages_ff_reg[1][1]\(0),
      I1 => \isr_i_reg[31]\(8),
      I2 => \^soft_rst\,
      I3 => \s_axi_rdata[31]_i_18_n_0\,
      I4 => \ier_reg_n_0_[18]\,
      I5 => \s_axi_rdata[31]_i_19_n_0\,
      O => \s_axi_rdata[18]_i_4_n_0\
    );
\s_axi_rdata[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \s_axi_rdata[19]_i_7_n_0\,
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(0),
      I2 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(0),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(0),
      O => \s_axi_rdata[19]_i_10_n_0\
    );
\s_axi_rdata[19]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(0),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(0),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(0),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(0),
      O => \s_axi_rdata[19]_i_11_n_0\
    );
\s_axi_rdata[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(2),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(2),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(2),
      O => \s_axi_rdata[19]_i_13_n_0\
    );
\s_axi_rdata[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(1),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(1),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(1),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(2),
      I4 => \s_axi_rdata[19]_i_13_n_0\,
      O => \s_axi_rdata[19]_i_5_n_0\
    );
\s_axi_rdata[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(1),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(1),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(1),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(2),
      I4 => \s_axi_rdata[19]_i_13_n_0\,
      O => \s_axi_rdata[19]_i_6_n_0\
    );
\s_axi_rdata[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(1),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(1),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(1),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(1),
      O => \s_axi_rdata[19]_i_7_n_0\
    );
\s_axi_rdata[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[19]_i_5_n_0\,
      I1 => \s_axi_rdata[22]_i_17_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(3),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(2),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(2),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(2),
      O => \s_axi_rdata[19]_i_8_n_0\
    );
\s_axi_rdata[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \s_axi_rdata[19]_i_13_n_0\,
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(2),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(1),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(1),
      I4 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(1),
      I5 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(1),
      O => \s_axi_rdata[19]_i_9_n_0\
    );
\s_axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A828A02088088000"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_3_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc0_reg_n_0_[1]\,
      I4 => \isr_i_reg[22]\(1),
      I5 => img_info1_vc0(1),
      O => \s_axi_rdata[1]_i_3_n_0\
    );
\s_axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_8_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc1_reg_n_0_[1]\,
      I4 => img_info1_vc1(1),
      I5 => \ier_reg_n_0_[1]\,
      O => \s_axi_rdata[1]_i_4_n_0\
    );
\s_axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020300000200"
    )
        port map (
      I0 => p_10_in(1),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(4),
      I5 => \^soft_rst\,
      O => \s_axi_rdata[1]_i_5_n_0\
    );
\s_axi_rdata[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => img_info1_vc3(1),
      I1 => cl_info(1),
      I2 => \img_info2_vc3_reg_n_0_[1]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[1]_i_7_n_0\
    );
\s_axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => img_info1_vc0(20),
      I4 => img_info1_vc1(20),
      I5 => \s_axi_rdata[20]_i_4_n_0\,
      O => \s_axi_rdata[20]_i_3_n_0\
    );
\s_axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => \syncstages_ff_reg[1][1]\(1),
      I1 => \isr_i_reg[31]\(10),
      I2 => \^soft_rst\,
      I3 => \s_axi_rdata[31]_i_18_n_0\,
      I4 => \ier_reg_n_0_[20]\,
      I5 => \s_axi_rdata[31]_i_19_n_0\,
      O => \s_axi_rdata[20]_i_4_n_0\
    );
\s_axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => img_info1_vc0(21),
      I4 => img_info1_vc1(21),
      I5 => \s_axi_rdata[21]_i_4_n_0\,
      O => \s_axi_rdata[21]_i_3_n_0\
    );
\s_axi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => incorrect_lanes,
      I1 => \isr_i_reg[31]\(11),
      I2 => \^soft_rst\,
      I3 => \s_axi_rdata[31]_i_18_n_0\,
      I4 => \ier_reg_n_0_[21]\,
      I5 => \s_axi_rdata[31]_i_19_n_0\,
      O => \s_axi_rdata[21]_i_4_n_0\
    );
\s_axi_rdata[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_6_n_0\,
      I1 => \s_axi_rdata[22]_i_14_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(6),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(5),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(5),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(5),
      O => \s_axi_rdata[22]_i_10_n_0\
    );
\s_axi_rdata[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_7_n_0\,
      I1 => \s_axi_rdata[22]_i_15_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(5),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(4),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(4),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(4),
      O => \s_axi_rdata[22]_i_11_n_0\
    );
\s_axi_rdata[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_8_n_0\,
      I1 => \s_axi_rdata[22]_i_16_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(4),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(3),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(3),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(3),
      O => \s_axi_rdata[22]_i_12_n_0\
    );
\s_axi_rdata[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => dest_pulse,
      I1 => \isr_i_reg[31]\(12),
      I2 => \^soft_rst\,
      I3 => \s_axi_rdata[31]_i_18_n_0\,
      I4 => \ier_reg_n_0_[22]\,
      I5 => \s_axi_rdata[31]_i_19_n_0\,
      O => \s_axi_rdata[22]_i_13_n_0\
    );
\s_axi_rdata[22]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(6),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(6),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(6),
      O => \s_axi_rdata[22]_i_14_n_0\
    );
\s_axi_rdata[22]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(5),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(5),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(5),
      O => \s_axi_rdata[22]_i_15_n_0\
    );
\s_axi_rdata[22]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(4),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(4),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(4),
      O => \s_axi_rdata[22]_i_16_n_0\
    );
\s_axi_rdata[22]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(3),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(3),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(3),
      O => \s_axi_rdata[22]_i_17_n_0\
    );
\s_axi_rdata[22]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(7),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(7),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(7),
      O => \s_axi_rdata[22]_i_18_n_0\
    );
\s_axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => img_info1_vc0(22),
      I4 => img_info1_vc1(22),
      I5 => \s_axi_rdata[22]_i_13_n_0\,
      O => \s_axi_rdata[22]_i_4_n_0\
    );
\s_axi_rdata[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(5),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(5),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(5),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(6),
      I4 => \s_axi_rdata[22]_i_14_n_0\,
      O => \s_axi_rdata[22]_i_5_n_0\
    );
\s_axi_rdata[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(4),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(4),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(4),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(5),
      I4 => \s_axi_rdata[22]_i_15_n_0\,
      O => \s_axi_rdata[22]_i_6_n_0\
    );
\s_axi_rdata[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(3),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(3),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(3),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(4),
      I4 => \s_axi_rdata[22]_i_16_n_0\,
      O => \s_axi_rdata[22]_i_7_n_0\
    );
\s_axi_rdata[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(2),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(2),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(2),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(3),
      I4 => \s_axi_rdata[22]_i_17_n_0\,
      O => \s_axi_rdata[22]_i_8_n_0\
    );
\s_axi_rdata[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_5_n_0\,
      I1 => \s_axi_rdata[22]_i_18_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(7),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(6),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(6),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(6),
      O => \s_axi_rdata[22]_i_9_n_0\
    );
\s_axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_6_n_0\,
      I1 => lp_count_all(7),
      I2 => \s_axi_rdata[30]_i_7_n_0\,
      I3 => img_info1_vc0(23),
      I4 => img_info1_vc1(23),
      I5 => \s_axi_rdata[30]_i_8_n_0\,
      O => \s_axi_rdata[23]_i_3_n_0\
    );
\s_axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8880000F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc2(24),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc3(24),
      I4 => \s_axi_rdata[30]_i_4_n_0\,
      I5 => \s_axi_rdata[24]_i_2_n_0\,
      O => \s_axi_rdata[24]_i_1_n_0\
    );
\s_axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_6_n_0\,
      I1 => lp_count_all(8),
      I2 => \s_axi_rdata[30]_i_7_n_0\,
      I3 => img_info1_vc0(24),
      I4 => img_info1_vc1(24),
      I5 => \s_axi_rdata[30]_i_8_n_0\,
      O => \s_axi_rdata[24]_i_2_n_0\
    );
\s_axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8880000F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc2(25),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc3(25),
      I4 => \s_axi_rdata[30]_i_4_n_0\,
      I5 => \s_axi_rdata[25]_i_2_n_0\,
      O => \s_axi_rdata[25]_i_1_n_0\
    );
\s_axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_6_n_0\,
      I1 => lp_count_all(9),
      I2 => \s_axi_rdata[30]_i_7_n_0\,
      I3 => img_info1_vc0(25),
      I4 => img_info1_vc1(25),
      I5 => \s_axi_rdata[30]_i_8_n_0\,
      O => \s_axi_rdata[25]_i_2_n_0\
    );
\s_axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8880000F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc2(26),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc3(26),
      I4 => \s_axi_rdata[30]_i_4_n_0\,
      I5 => \s_axi_rdata[26]_i_2_n_0\,
      O => \s_axi_rdata[26]_i_1_n_0\
    );
\s_axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_6_n_0\,
      I1 => lp_count_all(10),
      I2 => \s_axi_rdata[30]_i_7_n_0\,
      I3 => img_info1_vc0(26),
      I4 => img_info1_vc1(26),
      I5 => \s_axi_rdata[30]_i_8_n_0\,
      O => \s_axi_rdata[26]_i_2_n_0\
    );
\s_axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8880000F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc2(27),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc3(27),
      I4 => \s_axi_rdata[30]_i_4_n_0\,
      I5 => \s_axi_rdata[27]_i_2_n_0\,
      O => \s_axi_rdata[27]_i_1_n_0\
    );
\s_axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_6_n_0\,
      I1 => lp_count_all(11),
      I2 => \s_axi_rdata[30]_i_7_n_0\,
      I3 => img_info1_vc0(27),
      I4 => img_info1_vc1(27),
      I5 => \s_axi_rdata[30]_i_8_n_0\,
      O => \s_axi_rdata[27]_i_2_n_0\
    );
\s_axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8880000F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc2(28),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc3(28),
      I4 => \s_axi_rdata[30]_i_4_n_0\,
      I5 => \s_axi_rdata[28]_i_2_n_0\,
      O => \s_axi_rdata[28]_i_1_n_0\
    );
\s_axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_6_n_0\,
      I1 => lp_count_all(12),
      I2 => \s_axi_rdata[30]_i_7_n_0\,
      I3 => img_info1_vc0(28),
      I4 => img_info1_vc1(28),
      I5 => \s_axi_rdata[30]_i_8_n_0\,
      O => \s_axi_rdata[28]_i_2_n_0\
    );
\s_axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8880000F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc2(29),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc3(29),
      I4 => \s_axi_rdata[30]_i_4_n_0\,
      I5 => \s_axi_rdata[29]_i_2_n_0\,
      O => \s_axi_rdata[29]_i_1_n_0\
    );
\s_axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_6_n_0\,
      I1 => lp_count_all(13),
      I2 => \s_axi_rdata[30]_i_7_n_0\,
      I3 => img_info1_vc0(29),
      I4 => img_info1_vc1(29),
      I5 => \s_axi_rdata[30]_i_8_n_0\,
      O => \s_axi_rdata[29]_i_2_n_0\
    );
\s_axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454444455444444"
    )
        port map (
      I0 => sel0(2),
      I1 => \s_axi_rdata[2]_i_5_n_0\,
      I2 => \s_axi_rdata[2]_i_6_n_0\,
      I3 => \s_axi_rdata[2]_i_7_n_0\,
      I4 => sel0(3),
      I5 => sel0(1),
      O => \s_axi_rdata[2]_i_3_n_0\
    );
\s_axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B00080"
    )
        port map (
      I0 => \LX_INFO_GEN[1].lx_info_reg[1]_2\(2),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => \LX_INFO_GEN[0].lx_info_reg[0]_1\(2),
      I5 => sel0(3),
      O => \s_axi_rdata[2]_i_5_n_0\
    );
\s_axi_rdata[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \ier_reg_n_0_[2]\,
      I1 => img_info1_vc1(2),
      I2 => \img_info2_vc1_reg_n_0_[2]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[2]_i_6_n_0\
    );
\s_axi_rdata[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => img_info1_vc0(2),
      I1 => \isr_i_reg[22]\(2),
      I2 => \img_info2_vc0_reg_n_0_[2]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[2]_i_7_n_0\
    );
\s_axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8880000F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc2(30),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc3(30),
      I4 => \s_axi_rdata[30]_i_4_n_0\,
      I5 => \s_axi_rdata[30]_i_5_n_0\,
      O => \s_axi_rdata[30]_i_1_n_0\
    );
\s_axi_rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => sel0(1),
      O => \s_axi_rdata[30]_i_2_n_0\
    );
\s_axi_rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44040404"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => sel0(1),
      O => \s_axi_rdata[30]_i_3_n_0\
    );
\s_axi_rdata[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      O => \s_axi_rdata[30]_i_4_n_0\
    );
\s_axi_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_6_n_0\,
      I1 => lp_count_all(14),
      I2 => \s_axi_rdata[30]_i_7_n_0\,
      I3 => img_info1_vc0(30),
      I4 => img_info1_vc1(30),
      I5 => \s_axi_rdata[30]_i_8_n_0\,
      O => \s_axi_rdata[30]_i_5_n_0\
    );
\s_axi_rdata[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \^soft_rst\,
      O => \s_axi_rdata[30]_i_6_n_0\
    );
\s_axi_rdata[30]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \s_axi_rdata[30]_i_7_n_0\
    );
\s_axi_rdata[30]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(1),
      O => \s_axi_rdata[30]_i_8_n_0\
    );
\s_axi_rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_req,
      I1 => s_axi_aresetn,
      O => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(12),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(12),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(12),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(13),
      I4 => \s_axi_rdata[31]_i_29_n_0\,
      O => \s_axi_rdata[31]_i_11_n_0\
    );
\s_axi_rdata[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(11),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(11),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(11),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(12),
      I4 => \s_axi_rdata[31]_i_30_n_0\,
      O => \s_axi_rdata[31]_i_12_n_0\
    );
\s_axi_rdata[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(10),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(10),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(10),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(11),
      I4 => \s_axi_rdata[31]_i_31_n_0\,
      O => \s_axi_rdata[31]_i_13_n_0\
    );
\s_axi_rdata[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(14),
      I1 => \s_axi_rdata[31]_i_32_n_0\,
      I2 => \s_axi_rdata[31]_i_33_n_0\,
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(14),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(14),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(14),
      O => \s_axi_rdata[31]_i_14_n_0\
    );
\s_axi_rdata[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_11_n_0\,
      I1 => \s_axi_rdata[31]_i_34_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(14),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(13),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(13),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(13),
      O => \s_axi_rdata[31]_i_15_n_0\
    );
\s_axi_rdata[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_12_n_0\,
      I1 => \s_axi_rdata[31]_i_29_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(13),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(12),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(12),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(12),
      O => \s_axi_rdata[31]_i_16_n_0\
    );
\s_axi_rdata[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_13_n_0\,
      I1 => \s_axi_rdata[31]_i_30_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(12),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(11),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(11),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(11),
      O => \s_axi_rdata[31]_i_17_n_0\
    );
\s_axi_rdata[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      O => \s_axi_rdata[31]_i_18_n_0\
    );
\s_axi_rdata[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      O => \s_axi_rdata[31]_i_19_n_0\
    );
\s_axi_rdata[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      O => \s_axi_rdata[31]_i_2_n_0\
    );
\s_axi_rdata[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(0),
      O => \s_axi_rdata[31]_i_20_n_0\
    );
\s_axi_rdata[31]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(9),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(9),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(9),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(10),
      I4 => \s_axi_rdata[31]_i_35_n_0\,
      O => \s_axi_rdata[31]_i_21_n_0\
    );
\s_axi_rdata[31]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(8),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(8),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(8),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(9),
      I4 => \s_axi_rdata[31]_i_36_n_0\,
      O => \s_axi_rdata[31]_i_22_n_0\
    );
\s_axi_rdata[31]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(7),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(7),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(7),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(8),
      I4 => \s_axi_rdata[31]_i_37_n_0\,
      O => \s_axi_rdata[31]_i_23_n_0\
    );
\s_axi_rdata[31]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(6),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(6),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(6),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(7),
      I4 => \s_axi_rdata[22]_i_18_n_0\,
      O => \s_axi_rdata[31]_i_24_n_0\
    );
\s_axi_rdata[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_21_n_0\,
      I1 => \s_axi_rdata[31]_i_31_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(11),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(10),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(10),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(10),
      O => \s_axi_rdata[31]_i_25_n_0\
    );
\s_axi_rdata[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_22_n_0\,
      I1 => \s_axi_rdata[31]_i_35_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(10),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(9),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(9),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(9),
      O => \s_axi_rdata[31]_i_26_n_0\
    );
\s_axi_rdata[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_23_n_0\,
      I1 => \s_axi_rdata[31]_i_36_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(9),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(8),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(8),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(8),
      O => \s_axi_rdata[31]_i_27_n_0\
    );
\s_axi_rdata[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_24_n_0\,
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(8),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(7),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(7),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(7),
      O => \s_axi_rdata[31]_i_28_n_0\
    );
\s_axi_rdata[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(13),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(13),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(13),
      O => \s_axi_rdata[31]_i_29_n_0\
    );
\s_axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_4_n_0\,
      I1 => lp_count_all(15),
      I2 => \s_axi_rdata[31]_i_6_n_0\,
      I3 => \s_axi_rdata[31]_i_7_n_0\,
      I4 => \s_axi_rdata[31]_i_8_n_0\,
      I5 => \s_axi_rdata[31]_i_9_n_0\,
      O => \s_axi_rdata[31]_i_3_n_0\
    );
\s_axi_rdata[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(12),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(12),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(12),
      O => \s_axi_rdata[31]_i_30_n_0\
    );
\s_axi_rdata[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(11),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(11),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(11),
      O => \s_axi_rdata[31]_i_31_n_0\
    );
\s_axi_rdata[31]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(13),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(13),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(13),
      O => \s_axi_rdata[31]_i_32_n_0\
    );
\s_axi_rdata[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(15),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(15),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(15),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_6\(15),
      O => \s_axi_rdata[31]_i_33_n_0\
    );
\s_axi_rdata[31]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(14),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(14),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(14),
      O => \s_axi_rdata[31]_i_34_n_0\
    );
\s_axi_rdata[31]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(10),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(10),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(10),
      O => \s_axi_rdata[31]_i_35_n_0\
    );
\s_axi_rdata[31]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(9),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(9),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(9),
      O => \s_axi_rdata[31]_i_36_n_0\
    );
\s_axi_rdata[31]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_5\(8),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_3\(8),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_4\(8),
      O => \s_axi_rdata[31]_i_37_n_0\
    );
\s_axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^soft_rst\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[31]_i_4_n_0\
    );
\s_axi_rdata[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      O => \s_axi_rdata[31]_i_6_n_0\
    );
\s_axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in,
      I1 => \isr_i_reg[31]\(13),
      I2 => \^soft_rst\,
      I3 => \s_axi_rdata[31]_i_18_n_0\,
      I4 => \ier_reg_n_0_[31]\,
      I5 => \s_axi_rdata[31]_i_19_n_0\,
      O => \s_axi_rdata[31]_i_7_n_0\
    );
\s_axi_rdata[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(31),
      I1 => img_info1_vc0(31),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[31]_i_8_n_0\
    );
\s_axi_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00000000000000"
    )
        port map (
      I0 => img_info1_vc3(31),
      I1 => img_info1_vc2(31),
      I2 => sel0(1),
      I3 => \s_axi_rdata[31]_i_20_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[31]_i_9_n_0\
    );
\s_axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_7_n_0\,
      I1 => \LX_INFO_GEN[1].lx_info_reg[1]_2\(3),
      I2 => \LX_INFO_GEN[0].lx_info_reg[0]_1\(3),
      I3 => sel0(4),
      I4 => sel0(0),
      I5 => \s_axi_rdata[3]_i_8_n_0\,
      O => \s_axi_rdata[3]_i_3_n_0\
    );
\s_axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_8_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc1_reg_n_0_[3]\,
      I4 => img_info1_vc1(3),
      I5 => \ier_reg_n_0_[3]\,
      O => \s_axi_rdata[3]_i_4_n_0\
    );
\s_axi_rdata[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => sel0(1),
      O => \s_axi_rdata[3]_i_5_n_0\
    );
\s_axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A828A02088088000"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_3_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc0_reg_n_0_[3]\,
      I4 => \isr_i_reg[22]\(3),
      I5 => img_info1_vc0(3),
      O => \s_axi_rdata[3]_i_7_n_0\
    );
\s_axi_rdata[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      O => \s_axi_rdata[3]_i_8_n_0\
    );
\s_axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A828A02088088000"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_3_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc0_reg_n_0_[4]\,
      I4 => \isr_i_reg[22]\(4),
      I5 => img_info1_vc0(4),
      O => \s_axi_rdata[4]_i_2_n_0\
    );
\s_axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_8_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc1_reg_n_0_[4]\,
      I4 => img_info1_vc1(4),
      I5 => \ier_reg_n_0_[4]\,
      O => \s_axi_rdata[4]_i_3_n_0\
    );
\s_axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B00080"
    )
        port map (
      I0 => \LX_INFO_GEN[1].lx_info_reg[1]_2\(4),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => \LX_INFO_GEN[0].lx_info_reg[0]_1\(4),
      I5 => sel0(3),
      O => \s_axi_rdata[4]_i_4_n_0\
    );
\s_axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A828A02088088000"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_3_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc0_reg_n_0_[5]\,
      I4 => \isr_i_reg[22]\(5),
      I5 => img_info1_vc0(5),
      O => \s_axi_rdata[5]_i_2_n_0\
    );
\s_axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_8_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc1_reg_n_0_[5]\,
      I4 => img_info1_vc1(5),
      I5 => \ier_reg_n_0_[5]\,
      O => \s_axi_rdata[5]_i_3_n_0\
    );
\s_axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B00080"
    )
        port map (
      I0 => \LX_INFO_GEN[1].lx_info_reg[1]_2\(5),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => \LX_INFO_GEN[0].lx_info_reg[0]_1\(5),
      I5 => sel0(3),
      O => \s_axi_rdata[5]_i_4_n_0\
    );
\s_axi_rdata[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(3),
      I2 => sel0(2),
      O => \s_axi_rdata[5]_i_5_n_0\
    );
\s_axi_rdata[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      O => \s_axi_rdata[5]_i_8_n_0\
    );
\s_axi_rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(6),
      I1 => img_info1_vc0(6),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[6]_i_2_n_0\
    );
\s_axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => \isr_i_reg[31]\(2),
      I2 => \^soft_rst\,
      I3 => \s_axi_rdata[31]_i_18_n_0\,
      I4 => \ier_reg_n_0_[6]\,
      I5 => \s_axi_rdata[31]_i_19_n_0\,
      O => \s_axi_rdata[6]_i_3_n_0\
    );
\s_axi_rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(7),
      I1 => img_info1_vc0(7),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[7]_i_2_n_0\
    );
\s_axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in13_in,
      I1 => \isr_i_reg[31]\(3),
      I2 => \^soft_rst\,
      I3 => \s_axi_rdata[31]_i_18_n_0\,
      I4 => \ier_reg_n_0_[7]\,
      I5 => \s_axi_rdata[31]_i_19_n_0\,
      O => \s_axi_rdata[7]_i_3_n_0\
    );
\s_axi_rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(8),
      I1 => img_info1_vc0(8),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[8]_i_2_n_0\
    );
\s_axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \isr_i_reg[31]\(4),
      I2 => \^soft_rst\,
      I3 => \s_axi_rdata[31]_i_18_n_0\,
      I4 => \ier_reg_n_0_[8]\,
      I5 => \s_axi_rdata[31]_i_19_n_0\,
      O => \s_axi_rdata[8]_i_3_n_0\
    );
\s_axi_rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(9),
      I1 => img_info1_vc0(9),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[9]_i_2_n_0\
    );
\s_axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E000E000E00"
    )
        port map (
      I0 => p_0_in11_in,
      I1 => \isr_i_reg[31]\(5),
      I2 => \^soft_rst\,
      I3 => \s_axi_rdata[31]_i_18_n_0\,
      I4 => \ier_reg_n_0_[9]\,
      I5 => \s_axi_rdata[31]_i_19_n_0\,
      O => \s_axi_rdata[9]_i_3_n_0\
    );
\s_axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_25,
      Q => s_axi_rdata(0),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_15,
      Q => s_axi_rdata(10),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_14,
      Q => s_axi_rdata(11),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_13,
      Q => s_axi_rdata(12),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_12,
      Q => s_axi_rdata(13),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_11,
      Q => s_axi_rdata(14),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_10,
      Q => s_axi_rdata(15),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_9,
      Q => s_axi_rdata(16),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_8,
      Q => s_axi_rdata(17),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_7,
      Q => s_axi_rdata(18),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_6,
      Q => s_axi_rdata(19),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_axi_rdata_reg[19]_i_3_n_0\,
      CO(2) => \s_axi_rdata_reg[19]_i_3_n_1\,
      CO(1) => \s_axi_rdata_reg[19]_i_3_n_2\,
      CO(0) => \s_axi_rdata_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \s_axi_rdata[19]_i_5_n_0\,
      DI(2) => \s_axi_rdata[19]_i_6_n_0\,
      DI(1) => \s_axi_rdata[19]_i_7_n_0\,
      DI(0) => \LP_CNT_C2R[3].lp_count_reg[3]_6\(0),
      O(3 downto 0) => lp_count_all(3 downto 0),
      S(3) => \s_axi_rdata[19]_i_8_n_0\,
      S(2) => \s_axi_rdata[19]_i_9_n_0\,
      S(1) => \s_axi_rdata[19]_i_10_n_0\,
      S(0) => \s_axi_rdata[19]_i_11_n_0\
    );
\s_axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_24,
      Q => s_axi_rdata(1),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_5,
      Q => s_axi_rdata(20),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_4,
      Q => s_axi_rdata(21),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_3,
      Q => s_axi_rdata(22),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[22]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_axi_rdata_reg[19]_i_3_n_0\,
      CO(3) => \s_axi_rdata_reg[22]_i_3_n_0\,
      CO(2) => \s_axi_rdata_reg[22]_i_3_n_1\,
      CO(1) => \s_axi_rdata_reg[22]_i_3_n_2\,
      CO(0) => \s_axi_rdata_reg[22]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \s_axi_rdata[22]_i_5_n_0\,
      DI(2) => \s_axi_rdata[22]_i_6_n_0\,
      DI(1) => \s_axi_rdata[22]_i_7_n_0\,
      DI(0) => \s_axi_rdata[22]_i_8_n_0\,
      O(3 downto 0) => lp_count_all(7 downto 4),
      S(3) => \s_axi_rdata[22]_i_9_n_0\,
      S(2) => \s_axi_rdata[22]_i_10_n_0\,
      S(1) => \s_axi_rdata[22]_i_11_n_0\,
      S(0) => \s_axi_rdata[22]_i_12_n_0\
    );
\s_axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_2,
      Q => s_axi_rdata(23),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[24]_i_1_n_0\,
      Q => s_axi_rdata(24),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[25]_i_1_n_0\,
      Q => s_axi_rdata(25),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[26]_i_1_n_0\,
      Q => s_axi_rdata(26),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[27]_i_1_n_0\,
      Q => s_axi_rdata(27),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[28]_i_1_n_0\,
      Q => s_axi_rdata(28),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[29]_i_1_n_0\,
      Q => s_axi_rdata(29),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_23,
      Q => s_axi_rdata(2),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[30]_i_1_n_0\,
      Q => s_axi_rdata(30),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[31]_i_3_n_0\,
      Q => s_axi_rdata(31),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_axi_rdata_reg[22]_i_3_n_0\,
      CO(3) => \s_axi_rdata_reg[31]_i_10_n_0\,
      CO(2) => \s_axi_rdata_reg[31]_i_10_n_1\,
      CO(1) => \s_axi_rdata_reg[31]_i_10_n_2\,
      CO(0) => \s_axi_rdata_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \s_axi_rdata[31]_i_21_n_0\,
      DI(2) => \s_axi_rdata[31]_i_22_n_0\,
      DI(1) => \s_axi_rdata[31]_i_23_n_0\,
      DI(0) => \s_axi_rdata[31]_i_24_n_0\,
      O(3 downto 0) => lp_count_all(11 downto 8),
      S(3) => \s_axi_rdata[31]_i_25_n_0\,
      S(2) => \s_axi_rdata[31]_i_26_n_0\,
      S(1) => \s_axi_rdata[31]_i_27_n_0\,
      S(0) => \s_axi_rdata[31]_i_28_n_0\
    );
\s_axi_rdata_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_axi_rdata_reg[31]_i_10_n_0\,
      CO(3) => \NLW_s_axi_rdata_reg[31]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \s_axi_rdata_reg[31]_i_5_n_1\,
      CO(1) => \s_axi_rdata_reg[31]_i_5_n_2\,
      CO(0) => \s_axi_rdata_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \s_axi_rdata[31]_i_11_n_0\,
      DI(1) => \s_axi_rdata[31]_i_12_n_0\,
      DI(0) => \s_axi_rdata[31]_i_13_n_0\,
      O(3 downto 0) => lp_count_all(15 downto 12),
      S(3) => \s_axi_rdata[31]_i_14_n_0\,
      S(2) => \s_axi_rdata[31]_i_15_n_0\,
      S(1) => \s_axi_rdata[31]_i_16_n_0\,
      S(0) => \s_axi_rdata[31]_i_17_n_0\
    );
\s_axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_22,
      Q => s_axi_rdata(3),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_21,
      Q => s_axi_rdata(4),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_20,
      Q => s_axi_rdata(5),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_19,
      Q => s_axi_rdata(6),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_18,
      Q => s_axi_rdata(7),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_17,
      Q => s_axi_rdata(8),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_16,
      Q => s_axi_rdata(9),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
s_axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => rd_req,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => s_axi_rvalid_i_1_n_0
    );
s_axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => '0'
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_req,
      I1 => \^s_axi_bvalid\,
      O => s_axi_wready
    );
soft_rst_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^soft_rst\,
      Q => soft_rst_d1,
      R => \^ss\(0)
    );
spkt_fifo_dis_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000E0E0"
    )
        port map (
      I0 => spkt_fifo_dis_done_reg_n_0,
      I1 => spkt_fifo_rst_ack,
      I2 => s_axi_aresetn,
      I3 => \^soft_rst\,
      I4 => \core_config_reg_n_0_[0]\,
      O => spkt_fifo_dis_done_i_1_n_0
    );
spkt_fifo_dis_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => spkt_fifo_dis_done_i_1_n_0,
      Q => spkt_fifo_dis_done_reg_n_0,
      R => '0'
    );
\wr_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => rd_req,
      I3 => wr_req,
      I4 => reset_released,
      I5 => s_axi_awaddr(0),
      O => \wr_addr[2]_i_1_n_0\
    );
\wr_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => rd_req,
      I3 => wr_req,
      I4 => reset_released,
      I5 => s_axi_awaddr(1),
      O => \wr_addr[3]_i_1_n_0\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => rd_req,
      I3 => wr_req,
      I4 => reset_released,
      I5 => s_axi_awaddr(2),
      O => \wr_addr[4]_i_1_n_0\
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => rd_req,
      I3 => wr_req,
      I4 => reset_released,
      I5 => s_axi_awaddr(3),
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_bready,
      I2 => wr_req016_out,
      O => \wr_addr[6]_i_1_n_0\
    );
\wr_addr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => rd_req,
      I3 => wr_req,
      I4 => reset_released,
      I5 => s_axi_awaddr(4),
      O => \wr_addr[6]_i_2_n_0\
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[2]_i_1_n_0\,
      Q => p_0_in_0(0),
      R => \^ss\(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[3]_i_1_n_0\,
      Q => p_0_in_0(1),
      R => \^ss\(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[4]_i_1_n_0\,
      Q => p_0_in_0(2),
      R => \^ss\(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[5]_i_1_n_0\,
      Q => p_0_in_0(3),
      R => \^ss\(0)
    );
\wr_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[6]_i_2_n_0\,
      Q => p_0_in_0(4),
      R => \^ss\(0)
    );
wr_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => reset_released,
      I1 => wr_req,
      I2 => rd_req,
      I3 => s_axi_arvalid,
      I4 => s_axi_awvalid,
      O => wr_req016_out
    );
wr_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => wr_req016_out,
      Q => wr_req,
      R => \^ss\(0)
    );
xpm_array_single_01: entity work.\bd_0ac3_rx_0_xpm_cdc_array_single__parameterized0\
     port map (
      dest_clk => s_axi_aclk,
      dest_out(21 downto 0) => NLW_xpm_array_single_01_dest_out_UNCONNECTED(21 downto 0),
      src_clk => m_axis_aclk,
      src_in(21 downto 18) => B"0000",
      src_in(17 downto 0) => src_in(17 downto 0)
    );
xpm_array_single_02: entity work.\bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__1\
     port map (
      dest_clk => m_axis_aclk,
      dest_out(1) => xpm_array_single_02_n_0,
      dest_out(0) => xpm_array_single_02_n_1,
      src_clk => s_axi_aclk,
      src_in(1) => \^soft_rst\,
      src_in(0) => \core_config_reg_n_0_[0]\
    );
xpm_array_single_03: entity work.\bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1__2\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out(1 downto 0) => active_lanes_r2p(1 downto 0),
      src_clk => s_axi_aclk,
      src_in(1 downto 0) => B"01"
    );
xpm_array_single_04: entity work.\bd_0ac3_rx_0_xpm_cdc_array_single__parameterized1\
     port map (
      dest_clk => s_axi_aclk,
      dest_out(1 downto 0) => p_10_in(1 downto 0),
      src_clk => dl0_rxbyteclkhs,
      src_in(1) => \active_lanes_reg_n_0_[1]\,
      src_in(0) => \active_lanes_reg_n_0_[0]\
    );
xpm_single_01: entity work.\bd_0ac3_rx_0_xpm_cdc_single__91\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => NLW_xpm_single_01_dest_out_UNCONNECTED,
      src_clk => m_axis_aclk,
      src_in => full
    );
xpm_single_02: entity work.\bd_0ac3_rx_0_xpm_cdc_single__parameterized1__1\
     port map (
      dest_clk => m_axis_aclk,
      dest_out => \^dest_out\,
      src_clk => s_axi_aclk,
      src_in => core_men
    );
xpm_single_02_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => \^soft_rst\,
      O => core_men
    );
xpm_single_05: entity work.\bd_0ac3_rx_0_xpm_cdc_single__parameterized1\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => NLW_xpm_single_05_dest_out_UNCONNECTED,
      src_clk => m_axis_aclk,
      src_in => \^src_ff_reg\
    );
xpm_single_07: entity work.\bd_0ac3_rx_0_xpm_cdc_single__99\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => spkt_fifo_rst_ack,
      src_clk => m_axis_aclk,
      src_in => spkt_fifo_rst_r2c
    );
xpm_single_07_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dest_out\,
      O => spkt_fifo_rst_r2c
    );
xpm_single_08: entity work.\bd_0ac3_rx_0_xpm_cdc_single__98\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => data_shutdown_c2r,
      src_clk => m_axis_aclk,
      src_in => data_shutdown
    );
xpm_single_17: entity work.\bd_0ac3_rx_0_xpm_cdc_single__92\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l0_ppiclk_ss1,
      src_clk => '0',
      src_in => dl0_stopstate
    );
xpm_single_18: entity work.\bd_0ac3_rx_0_xpm_cdc_single__93\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l1_ppiclk_ss1,
      src_clk => '0',
      src_in => dl1_stopstate
    );
xpm_single_19: entity work.\bd_0ac3_rx_0_xpm_cdc_single__94\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l2_ppiclk_ss1,
      src_clk => '0',
      src_in => dl2_stopstate
    );
xpm_single_20: entity work.\bd_0ac3_rx_0_xpm_cdc_single__95\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l3_ppiclk_ss1,
      src_clk => '0',
      src_in => dl3_stopstate
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized1\ : entity is "fifo_generator_v13_2_2_synth";
end \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized1\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\bd_0ac3_rx_0_fifo_generator_top__parameterized1\
     port map (
      almost_full => almost_full,
      clk => clk,
      data_count(11 downto 0) => data_count(11 downto 0),
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 68;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 68;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 13;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 13;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ : entity is "fifo_generator_v13_2_2";
end \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\;

architecture STRUCTURE of \bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(12) <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(12) <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_0ac3_rx_0_fifo_generator_v13_2_2_synth__parameterized1\
     port map (
      almost_full => almost_full,
      clk => clk,
      data_count(11 downto 0) => data_count(11 downto 0),
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc_644096 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc_644096 : entity is "mipi_csi2_rx_ctrl_v1_0_8_fc_644096,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc_644096 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc_644096 : entity is "mipi_csi2_rx_ctrl_v1_0_8_fc_644096";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc_644096 : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc_644096;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc_644096 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 68;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 68;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 13;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 13;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of almost_full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL";
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_0ac3_rx_0_fifo_generator_v13_2_2__parameterized3\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => almost_full,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(11 downto 0) => data_count(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(11 downto 0) => B"000000000000",
      prog_empty_thresh_assert(11 downto 0) => B"000000000000",
      prog_empty_thresh_negate(11 downto 0) => B"000000000000",
      prog_full => prog_full,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => '0',
      rd_data_count(12 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(12 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(12 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(12 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc13 is
  port (
    D : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    empty : out STD_LOGIC;
    lp_data : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    core_men_r2c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc13 : entity is "mipi_csi2_rx_ctrl_v1_0_8_fc13";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc13;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc13 is
  signal \^full\ : STD_LOGIC;
  signal lbuf_n_71 : STD_LOGIC;
  signal lbuf_n_72 : STD_LOGIC;
  signal lbuf_n_73 : STD_LOGIC;
  signal lbuf_n_74 : STD_LOGIC;
  signal lbuf_n_75 : STD_LOGIC;
  signal lbuf_n_76 : STD_LOGIC;
  signal lbuf_n_77 : STD_LOGIC;
  signal lbuf_n_78 : STD_LOGIC;
  signal lbuf_n_79 : STD_LOGIC;
  signal lbuf_n_80 : STD_LOGIC;
  signal lbuf_n_81 : STD_LOGIC;
  signal lbuf_n_82 : STD_LOGIC;
  signal NLW_lbuf_prog_full_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of lbuf : label is "mipi_csi2_rx_ctrl_v1_0_8_fc_644096,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of lbuf : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of lbuf : label is "fifo_generator_v13_2_2,Vivado 2018.2";
begin
  full <= \^full\;
\LP_CNTS[0].lp_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^full\,
      I1 => m_axis_aresetn,
      I2 => core_men_r2c,
      O => lp_data
    );
lbuf: entity work.bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc_644096
     port map (
      almost_full => almost_full,
      clk => m_axis_aclk,
      data_count(11) => lbuf_n_71,
      data_count(10) => lbuf_n_72,
      data_count(9) => lbuf_n_73,
      data_count(8) => lbuf_n_74,
      data_count(7) => lbuf_n_75,
      data_count(6) => lbuf_n_76,
      data_count(5) => lbuf_n_77,
      data_count(4) => lbuf_n_78,
      data_count(3) => lbuf_n_79,
      data_count(2) => lbuf_n_80,
      data_count(1) => lbuf_n_81,
      data_count(0) => lbuf_n_82,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => D(67 downto 0),
      empty => empty,
      full => \^full\,
      prog_full => NLW_lbuf_prog_full_UNCONNECTED,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_line_buffer is
  port (
    D : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    empty : out STD_LOGIC;
    lp_data : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    core_men_r2c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_line_buffer : entity is "mipi_csi2_rx_ctrl_v1_0_8_line_buffer";
end bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_line_buffer;

architecture STRUCTURE of bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_line_buffer is
begin
line_buf: entity work.bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_fc13
     port map (
      D(67 downto 0) => D(67 downto 0),
      almost_full => almost_full,
      core_men_r2c => core_men_r2c,
      din(67 downto 0) => din(67 downto 0),
      empty => empty,
      full => full,
      lp_data => lp_data,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
lRnk0E8hbXDcuevR1rzXi1jimMZzrKGKXpl0vqDPFknytxSOOjjm3pFbNH5J+eGWn08YkB5TrO0Q
TpdmWmA9Lg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
uid484ztZzZfHP6THRgiAKyoD7dahjkwaYCYRpWVOB62ZKdkHqOAzDX/QqwaAhQpcRfn1t2tNtDR
PC47m4N4HuKrhtMCD7s2hloFV6Ni0+FiC+OSZSP9NA0VEfBGzLMtl4ZTV+6XjDRlMTFlYfcC4Ube
eQJ8he9dnw3ibVH7AQM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qWD5OFMWK2AxdPMrV8t4hsz2mpBXVTkv1t1QeayN9CAm+eZWjZS8CW4QolIi8j1VMvUSQYk/ojvx
gwux6DkKCzgCjcqudhVLdGj3BBVZ6eRbTP1qVlrI9QAb0T3PLOuA5weXA+HAhbkrA1WUzyBNLIyI
5JKT4lu0r3YwgqPrJj2VRPT5AJqicyhp5HET6JDDxyra98pfcgdkc8dsztMi/3APaqW0KpbLoz3E
NJFBVkwwUkir0UCze8yx7mJ7JDxhFWoao4zwIYpfU9bPWOK9cGtwqooULAO0BwTu9DfJxVb0H4jg
xs9bk6nkFlM8XHbmWZBRDMkRVn4v+8AWVBgf4Q==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YvEXqVGqAH+e/5q+a5hd3PwRKlXaSG+uQ85Pxbvp8sNHpbjdnd/6wKErY03lIUnQ/ZykqVF3NPHI
Al/1hmOPQJJ5ppBcAJeFBug8JBeckiOTDxXc/FKl11BXgP9J/B6CU8ECMlhNu/LRuqmOvx6wch+Z
4CQaiG0vcgvroGyJLLc1x8ubRJV2Pj57m2c2nxFooEGHPXjdRUczY2duJiEuzr9/2qXy0bqvxngH
TxH/kF1dQyw8rnHMqZbDdZaRglmJlila5SY7/TIlC0jB3BCAlS1/k8W4AjLN3sXnjwWkWrP31GdY
i41yi5dq0qqXpeCcJxUmHtwpRmDSEA9DbCKHhw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FHxf+aRwRyYt/rqjI3XcemlYuwzmE4oebpcJK6hUymIfbYecrXWVH+YN4rKo5ZuwKM9JCDYMASat
pxSoIY3ctVD9F0aOCsIkFE4/zJUQS2bp+jF4YtFc1+hxFG1leOkXlHFdpeLiKd8uhoQ76FN/xKZ/
x0pOsiZXqUTdP+CG9Mu5o1o9IRgGZ048bXYTgTTTEZyykpR4iNeTV1EH6OHksRzxdRphY4pAH6jV
4rvM2u6Fsz42cuKUbeOiZxrAvFtV3HaKa79+lQEVstbzj+bj+WBdvydQwkbKexkAtbr7m4fu2iU2
0gO0Cos9fUhfasuwmmSbuObBoOe4S7bWkN/26g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
MCvqgjF4U81eyuPObqq0M90Hh0jfz8eR1r5urwVnzAeqPSFrvJ28zZtNNvK+1+3VdUgrp4apYRRk
T6vS/YiPN/aE17yt37nODxxRxCEcK1zJ3byJzukTAIj2TuFcF/+bQZWq8mddDIo82E/zNJYZcArJ
5yn5ZV4+qx0/v2+wvnU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f8T3gpqTbDNFwgTO0R6PZ617z6+PoejdMyc6ommxBJ2M3wcO2s5bnteKAXwB++G6PDVQwBZs0JdX
WxOloDPddNdZvxZuzn0hkuEikRGQdp2uSktG6yPd2I8V6p3mu4aoWluL12CwVCXYSjLcZAw2Kw8C
74YxanREIcn5cbgn/yZMCH/f40Nu6X6afzVGE4asblwlS9QkAryvc2bm+N+qZLLGs0y1dHiQCYrO
O1a4UZhK9ss3nT8MasKMe4BxDXR3Ry9OW8UHw6wKnFCZ+oEwwTB68oIXY61q1Ykb4jG7lazJ2HpL
CF6V+Nc3zQqZ2SMYWeLNAiUqy2b6vKfc3VnBAw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 59920)
`protect data_block
Yhp4gktrO+QkFEfUhgTOygbde05RiEn0ywbfdRuEUiyVxvVDbavw6TkkWG9gI0fOqDmeqixk2TIn
iBWuToktuoCuKQGdgff9aecVmwh11z6LhtH0xIL30FzyuJ1Ui79332msau+Wd1DKNFcZOuZDJfi/
dIXJH3CRz3mZUl6WygH1HvuHgDgVYFFWOb0cy1naCilvyZxdfqGgsSf1Btd4+ekMPBgv8CRgxVrF
hPCQXRrOUGavZ64Z0O9QfDq6f8b3zxIQSCJziwxQLm1MXXAaw+S9bEHBtCHMoIbq8Hgw8P3OJ5vz
4YX6pbWeUlYjpqMWr2GkTSScc2INdEIWLMkBTUiNQuVhNlvOk8AfGiUPCxplgdRNpaLS269Mhgrv
yrPqZsUMQ7/ggqABtwafPNiUoqX/RYgydDTclTgE8h84JK8VAUDrDILOvzMArYrQOWlxYYyKoKWX
YvYYsfxpDz2rd+jQAVYkjLW5uF3FhVtSzyvoHCvJDJ++O5iC9joWANjXs/all8Yq1koKAMeK6v9G
Nc6sOWizQER9a0FZwEXwr1QBuF2fWyDUxJVkFiixTtHrQMg/ANwmRUk6C/al9iTaV/BFW9+o29mk
la1ZWAliI9jCt3st4iWNuAnNEkWBQq3Oudnj0F33N4b9oKMrfwMq8QsjTRi9OjNSx5am5fs7+1EP
h8tyBEmcZvMhC6ejCWRR8V1xKeMwN9Cx/+pA8lhlxFrW9vX2oBtPrpPjTCc/FISz7DIxopxLb4aw
rTVRKP6HxPwBZKbyehpmrAykkzkZfJ5cKIuT0YxsS+iUk/x/Xo1D6sZCN4YD/RkJqolz0uYG8uxA
gb6W2blZ4lv/qltrRwpyYmrg5YCdcB7w7M7EOM+Gn2mfrQPoJBcTY/seb0yypKs/u0qUeNTqnZtr
ZBbFTBMIR5Oh7aDTNpGhiwwrOQlpnEMUlEo3Jz/kjddl065bnGUO7PUcSg6bi0OuU+Q2tTTBrMmr
lvJGm03kJOZaU4k0g3AnKX8dfuZusNo/Rz1G2qb13jb+tcXU3dI+giMCDxSO8CvGSjppmwVrZsPw
kfHpaUDI5W5362rfLNF4LVbGLBowdwVJpgMpBThctAr01ct8tNvSyMFRqy91DpHlYc+UHW/qHKBK
Nc3mUJh299B/D8bcFBXTW+COXa7j8QM2F7wJ6A9+7/xBaTSdbZ3K30rgFwpANX51JV2/YwETp5T7
roDN8LtCbpiQy5Vsyg3hEZeSrhRknDCtC7dpGEaP6P8Pot5gVXCZu8/2KPF3vq/NfaEqA8ND4a6p
gr/CCQISd53SlCZKtKPSzBF7c8oRXjLB4q9NXdI3DRJ023bebV4WqwavH9hxrlhlbT5j8yb75Vbd
nghyMf4zPJmzxauJpiYBhlOu26j623JWs5ZyuwhpfgNIRRV4RBEDeXtO2l3lKwEymJz8UhaKry0H
xAeayA2gRY3CGgoy42IPLz4XB1gDBGQWzkWwqvoSfPGS4eo+nUx0AZDB/v4tG4s2rYk4W1LpyEpt
nHhNpE4akN4Lb8V46JQq867s7/pPKtubs58Klak0MiorEiYMy4eH6AYWzsv4B9hS8RSE7JMbacaJ
c3guD2c72/zwVvGJwpRZiZJnP67W36yhkQYMWxbvujEBn+4pPf/YqT7snHceMAsw0mooe1WxNW0o
LhGF21XZAkcbOuD7BT3Tt7GdTNqZXyy4ihh1Hi0uYeTFLSCTEcB4bwfqZUj03KrEUchsM8WGVT4A
H5KB0G7DwdALC0wvhyAG50G4e4qUTlLxfxwgWSVw9HV62NMJ1cN2vc9490DPD2EiGcArgbj+l9BX
BLuZ/hOkn9vjbam8zNgDfmOF2Bx0TwC4WgEaBLjpyiVVdPizL5H+MrUjjKY9hKHWuJ0fyOxgy3uA
sgUmowdTdSc1HH4+jSM8qGvV+NtUxaSIhUFQcH2q5nBZZuV3RlGzTsFvWgr5sOHUMFXZVkOluAxq
WPI3cxuaqae89UFKPr2NJ512E58gZgdUoTYXnDWu0I6TYIIhDm4Rp2feAmm18oU4sDN9LaoKIanr
JEvwp76wwJn3Iq3UVgoZqQLkI/0MEdRosycEjy73zCaZNTny6QvCzSmAAYczuhoi26Rj85RZUNPN
45o4ts32X1rrsM1ACR12jQWjGz2UscSb8+S/j7XjdYfR4acQvUbqjnn7ENkPWgdgyeJszSzgkg1U
XAzR/YIrFgwa45bWVv/eJfl5QZr3+EYIy30SVyEB0w0OMuAn6GrmJDiYbyd3aQBzI/vqBVImh0Ya
+9nOH82k3yu5RyyV/6J1cjVu1uFr7K8LwKmMIyXaL/aQ00Pc7hrvvaxkt3NfeMtvRbBOndMCuLnb
eZ33Ar3o3XA2R+cBPYDBjW2KVuDvSMgUMeQs+ucuEJpzEQgw3Tsj1YYVainP/sGjoHmP5qMmpYRk
VocVI8JYjYgbDxo3Ug66dnmFaX6GhZq52Y4CdEqyhrJZ+iC0vr1OWezYz2CVqp6stFx8Ws15JI2+
cu7edEC9xSuxYlQmieVxDaIU0wI7KQL19Lv+5069IHcM7g7y1cX6h0BOUQQAkl+MXw6g+JSRhYfW
Ep/XtzpPU9GuYHDmv/laxcCQ8g3NVaI14rmW29g1TZy8AZKueShBAO1hNTAVypWUARqZX4j4Rnhs
5EbJuep3/DNDcGRGRUwOaTCpWXKatfUVQsWhYYETCrV2rxUOo2Uwxc/ZcxQt0rmwafxoZIKyLG0y
ekA73eZTLa2d7vcw+dOlCFLL/iPCDxgNUbzVyCRDtbqOtxIJTw+mwSR9MTTg7KByHaLBjqcYoISo
zsQzudljSfbjIILPk3WP8u/+TzgegrY7HfWHTRJ2gPqdeim8Wjju3oJ2Y1osTEQXkYz5uC84gALh
9FeNniFzVzzfqjCh1ROQFCbTNVfyh2nVaTB735MGCeY1WTiKr11YjT+tKLxlcqCueJFJwsBHEzel
2rF5zo9tn2epqUyLlQKoS7JRRsudRC1U644ths0YOguY7Eg/Oa2OeNpWaHHnJI95B6cynJce7M11
wg7Ay4+JqmlQV/Sqh3I8MKnydry0rSu6d0N6xJiDdrUGVEU+m0uy7YDIvPv18VVZatVU5dCS1KZX
7KeZoWJVVaZd5nAm2lBIDQw6bnWGiPsLwIckeSao9tl3bOWC5+9cVrw7CBwSHQQEFU3IPwlUBaG5
/IHJ253dbVG8csdtjVC2SJxJf+V7eAVDz4eEs75HxEAQLyzCgWB0TVTcdrjFD+IjcI5n6juc43ga
IPmxIQYhuYh8e/DgrjNakLv1Z9kOqCl2mA/6hzXCgC46w+GvQgvSLPwQRy8iVRKYdSya1eQNHPDd
MBcnTsEHAAPSChicaQMhGo1Y0OhBUfhUNVbr//sgHa0uzPhvDsHfgU4AzhQToe4ZJIRn86S/y3nl
lfVq3CGn84VYXY3e4XY4yNRERZPeh2o96Vurt1U3OjL7WG7PLRjKqUQboYn8UooigVFUWlFkUXI0
zmkdusM46g4aYact+DfO7eTEyuDc0smL39Mf53KDw1S6nRn/0KjcQSfCrVGSeSwlJMGWq9D1RHVP
jjdL4ej3rgm1GZmvVqmiTvstNkP7Kp0gaaPOU2E9oxMirlZQRVGhWfwpRSDsbCWWMBd4TeTtAJhA
xH+ILt3iTcVicJL/tX/saUyZH/hDJNeKAqkeZrMxAjZqkWcaw8RNvmkGHGJn7LOSDAdQbsf6Geqi
H9V/HXt+7+xoFwFlZ4QJi5D767JNdK8RD8jP+QYpWqF16IyzrY4RKvYUgQ+4xj1kwbI0G+SCvjeM
x/tQjFaN9NPN0P4Wqx0bzPL2fnOR4ojLTn9k/UxOWHVo3PiHWck23oGrc3mEWn8BTcVoO67OYUWL
bLF7IYJj3bL2+pr9e1gD4PVPd+LeFFfjIIdA40OkoNwUmWN7GX4+VbMokXq7a13V5hwXCEiviXmB
GIHP5N9hoTE1BYx90bfo1AyuidmSHpoF85z9S4Y1ZvcMhzcSvEPZX1FL2i9IJURt346C6bTWS4c0
kq2IxkncWTuBBYuOto8z/6h53fsP0fLizRyrrnz9jkY78GqCrSV7uhMJjE8Kyy0I311ZjSfFk28g
idN01508IeM6hbIHoE3+Pi29QFSlKLxcI6tpUvKr7FQhEUCFg53XavB4AHf7pXHaEg1jEg78dLhl
l6+ufIjSy/Fve5wKABZz2mF7Z4VCrcnmT5cy95+siZ5n3p5+erwwYCIxPhRVqGDriZigPzWnumik
VfHzgZm9RL47VJ/2llGVKWjW1Ze36PFjZr/BupwyjLxooClBrZ0p1a61+23MAVHV8qgD3qQEjyFH
OoAX5nMQwM0gyG86KzuoLZTWEYwof/rAsM/Bc8eBAy/hl+b1C4JEd5Q2jLzri9YXz6jCaCm7ABQl
6OfqQhJ+CVnV8s0vW4txB8YolwAHQBktz7WENg6DwliVlS7CVd1Sy9wT8Iwr/AEYI43Cfhr2DNJE
LmURVDCsgAO6oG7A17sxEit8RRENHG+DcwYBovmadmddMP8GmChfDcRqAna01Izasb0Nfi7tiUOe
oT6wQRnV1snJ0WCTgrinM+7BFrobuultYRyC4EWJzYmWw6/oGgtgHuQqPLN7M+IUGEPwAoDhqpSJ
Z9GMerMOPn6jX2A98Mi7OHbQnfaBo2HXMjH1mFjBL30iD3btOzMHjgTwPsxJGSBr3yZL52IdvloW
U7Io4lI9ZoOEPUWSc3qO5zEFpGJVG/g1YW8nzINwS1pvRQzHCkurplBevZaZhygJvEp4K2+1tZdJ
B4hgcYNBpD+mVgnLV5DdgtvtzrJcg1MapcQm6SgzXfGlHbztqSXUKvoYYGiUXlmobSL1uBQ+di/H
No5Uhzb/mNUrvhlYTqXq20X8Oyx7tMLc9w4WsxU1KBW8KKZssKSBxLftRP2dyRqkem6ZlBvRqiQz
vlV8ydiMQO6b3JRQlW1wj3pmWIprpsLjspe1kJESsn7WWrlM7LsT9r6oWqDI35wWSu34Ip6kOskZ
ZnA6caXTqoZRApvx0jK+6nlijFA2GOyPPqf6ivhKvkmJfI9CRLr8ju8zDOk+irgJo3l1x+El7RmO
veIxP4EoiHpWeXhbXcINhJoFLwTZolCe/+KLfVAdcMo2dttBukez9RWeEaIZhYH4t5Br69VXZ3jE
1JzeQI4dl819W3SLiSGigKEEqiHkJZ1TqVq/sqg5VZZsHk4wmZPuQ15NlNGZFHNw96ed5KRaIZtM
8ePBvUjyD2yxtqdVbIh7v927RCLpPJFDMo+x+2e4c97bI+No9B4W7LypfDBaj4xaYLS5V72vLyFO
zVG39W9S6iM9LWLCQjbX7HlYUdfhjl6bgjW9W9JFl7qDQ4tYEe6ELptz9i2Q8+m36MfvQyte8fBF
nxmJSDxgAzl0QLKog47JUafE4S5pHB0/HlIjEMDe/7tnPDtUSNH53lHVnAeqd2GE2I+vFyoOgFc9
fJFPHaVG6Zuphxzvcdyo/s5VSDUPqREN7PSMGT6wGtd0KeNoYeL6+cof3lUzj/ri98qogtxqCUKQ
XtmNS2ha3iJSkJ5QsClpoibIztBrwLtOm9gg7WFGCiTgBdsmqhlIRriCxpCPtbv6xzw1gUeEYzLO
cYMN3msoVvbUJhd1JFg8sYcq7l140TN11c0HBK6oDucA5yMB/+azUZzPg4B++qcToMpQxFaFKGr1
U6WrSDzMr77mr1JIT7Ri0KyyxxppDd1fvp7RIPmdQARf3TqKRxcrs2vi01c+dj+f7oLrVNKfIIVO
3v9eSqnGspdzsrl2Qh5SOBRCzgCApcToPQ/CbCf+Z5qpAaPorgGuo+56V75ZgOtSnyhVQI8kuDm9
zuEHByylFkytgGI0b+FFV64UVW8efc+vjwn3lNNxtzDy1hXclcUrCVe0CRdmB/ffgJs0+2Phuab2
Ai5bEA4lwC7ZAV9kJV9OrBBNbsFXjipRIBIS8cLQz1CQh0WL5sUrkBjXCnVSRfjfHKADaCRREZCz
gLMeHgvH1bS3ujedX2PFiDtqdRHO9AKR4P7Xb/m85Gg8EaXsr41gDXz36qXAkG7zGreEjtyUN3+D
Wd8OUmnjArBVmdKY/z1Nq/4dwOAMF5Q4LuXaQM0Dfo81n4c9SGeqP+H7v5y0s1zG5OB5Q5C8m0Kt
O2iGv9DVrDq0OsaH3HqX7YhhT593yBhzF2vfqo9/roGw4xLYJ10gZcRd9UBEa7EUxozSunGGm2R4
Khs8hdYccJXq9XU7hP75wNt1cM2r/KsYLOigvAEb9M32Z9LCyM4Kg/aYvc0lSF/Apgnfsg4XVFQb
4VXwSIsIzVYskxz+PO/TN5Qh9Bd8Br2aZLCJaPTjvFJ7P+twgqFUvM28TwWcu8DpVUkPYSVkl53k
HJYtrEU/Irfn/t+Mv5drYF73I249YJIj2aVXCCxFoSeBMQhHDrjp/5ODo4hJJWNfb34zRQXNoTWf
+nUfRC+ppDJuf/Evuc4ne7zXyTKq8C27LNjacZhkHVb8OEdepGoNvX+gLkoV/t4mYk0oJMOUG1dx
b/hyTic4opGcLzhx0D3f0b7ZjsyKiG4SBTeHfBKIJj+iHjOQghMQH7K6Rx/LXSRvwpg4YL/LeVyU
5C73751x+7n6s4axpgMLicfUyEl3lNuZkVqxwCusrzs35VMJuNlY6ObJAOpBzfd+N0hd+iXyOHyJ
4u9ZyT5bYWuju3/gBd+N5tUzYxBffp02dAVH/CmeW1+F784IS5Bzlem5Y1AI0xTroX0ltfDa6m4C
PMgxdHY/WsGwpvMaM5nI/xkmRnyX143a2uNfsk9jTPmdT1ve5ZQaKpINnEPGFLnugKEvpvQyjvPy
WBcG72qPgb/v7/ofhni8A1w/+xHesOhZvYZqVr/KDPpqGW/R/gPrEQIUOOxgg1AMWecjeTG66vKy
BfFEMn1E0OBnun0rcFfo06MDQXmurHqCXrrn6aA13qV9EyTZurnZTy/rfVUw4LhzbeR5ZmnBqPMt
aKrBl+HGP+5Pj/lSFOvpdGHEgSR03JZXUltkcDPJY8ctcLNqIoC06b3eOHvB4i9Ktv8boqcUxHc3
dRz96eLrgzx2Ve/0GQJBGTVJtC68YbGYGYu+HqveZHnD47HKhfzoJZ56B156ZYX87DB09JT0UogM
MEMs9yCRuV8fRoitEjqhJkpwURpHsGZpIna3FtIuAZciQ0Bf2lKzFvd73bHNqlWD+EFd8CyohgDz
AXOQDHVcgOR2bpzO5+O524OFOIIRR+r+JdgMRIRrE1zyaaodPevwJJ6htEl4DPUIbXfQreXOLtpR
6t7/npDK8r6rdyunBNrWwlEjgoA1oI0BfRXhpT55DkSclf4cA3NBd2HHP2xoJbEPGed1MTh4flu2
q9w2v8vdqDUlKFNVTIJ7rdngssV4/OnXYtJJAibvUGgKi1eit4HqfTSxtWqecjUPBQHuprYxypIB
2onEza6ppAoYrDKoPV5pL3FhAVqkZ1BUfflGWJ88bgKLcn4++hqsHRP8Tb7Hg3ieV5ts6nWu71bY
srslAMyry2LwmJn6kLMuPlcVhN7hBsl2kiY0BYPbMGE5wM9AF7P04XGXNg5+neieHh+57NH6Wt58
Cpp5akmOe3ubEVDvRzxEgB2AACgxG9jVkHbIwEOPkQPWwac6GoH0jeZL+JQ9G54f3AbAZMdkVeFv
rU3wgtVrOnD69O++WvKStV19kSFDcbIF+nFRpP4fR7OZfAXbIEUy+Ja+T9sefqsQE7xmviiiKA7d
WAilP1YhIKbaeIIy9QkUUawQeskKUdiE5vVs3i45XdtNqoK/CpWgrmgskA/O2YlKrDaV8uNLjRW8
JS4yAfiQTqjob/+B3eTuc6EdumMSiA8HsJGLmBJ4GcfnCPIN1TNv97Kw792n2AqjDAFikfzv2NxN
NWZOPxLDgJQuqgPaDnyEIvo64qz0QpQl0tiIhc89OZIO4LT1STciMd5jlBfYinq4NR/om0FJ3WmY
bBd9pziOVkcUFNidMXFOjDf+4RD7kfWVCESoq/hqkZsYajf84Cd8K64MvzASgPFAjNupnm6p0rcO
xWIrr++INZn3S8+ezdy03xyDJLIwnD8J7DZTIcz35NAo0JUW/NEYY7UonGpH00svlPAJ56SQCzQ+
95YZjlPWgsyBenabzSUy9jiCDlCqQfbiuahcCkMRjmkiOLo7RfgpS4oGFmDi1+8dzEW4P5kaxTKB
GAySb5AVFyztk0LzwVQ1mxNlvsG1OopmRAcTI5V65bjhfW/pynKf3e1zCHknfk08Q64qvlJ0M/Dl
jJf85Tc73Ku2rJSGnWwHfXhx7dC5VKBaf8YItTrlrOUbBSouSCiRPvlanecgG7eBnkKgnmx9ZKI6
4NRHf4o1udmwmYV1PDLw7K3veCUImXCHSf6EWNEeFktAW8susTGFejV7rkyi2W8UqXRSNiINRZY8
KMV3SPs/JsJQkrkVmYoOzL6AzxDey4VlfHXXJ5MHA4u8FWI2n9QgjC0idX6s6hUpKMvxoYwJzMvm
h5tmK8RBl60dCHNFSzrim8yxmmjmCJeeWuEL5gyWe4ubYcVmRKxjoDKzHyStW9T6Vg49mJByhHgI
gMLgxB/PHmUwnGNG7MQR2jkVtj7wOHV0pgfI/3E/O+wFqf/hMIKpfZejIJwbxKhskVkpJmiExdMK
MQY6lSdY4nHShrgkrkdlTj6N7+vCnk9o00xK06jWj7RRIZwXDXXitnujXK6HO4sap9o5yLN6czXj
nSglLOUvYHbpTdbTtms21sM1CGC7kjikr2mGHQ1UPKtrzinp7TxVKRNRl/iw9q8bEXICDWa4+E/w
6Gh9Cb1jrRhog1jwPn4Ldi1jiFYU7aH+GTX/IpnQhvMTlJnJOGqCTGkuHbJZDWoLq87u2linCsSF
tBYOBfTp0boDHchEoj33Iun3LYK5251hYEM6I98ZWPT054+hJFlL6dlSZlepQ9SCuyU59vV4ttwC
OND6CQgk5xXSzrOGg6NyvdmuqIB970ox2bhEkYoxozVqCkElHoOegGKfGkt+PoyreqJ2ZiNljFMJ
S6E0L4Ny9g+HqTqDkj3OH9xVhABBsp2i1bxdY095WBZgZjoV5Bu5RsFFok/HddeQCjXsbtmPEPQ0
Itc76KknU/ntsLEADzZCt+1CiMqFd/2G974i36OlmP1kf/rfu3tyoVYkot3o+iUMqJ8vyT77WXRm
jN9uDe5PLefoBLOTCJGZ84rU/MpM305B+K7qPKxmeQdaXp9EsNeqwhxv1SXq4VG08bBrv2i/+ZNR
cEm8Ru+iSDOGxJbDuofhdgHUcmCI5JHqmPjfqxXDrXo3MyjI+dGAWeU2ptag6YivhjY4C7Qztrp9
Ili2Z+ZHMzs/pnbf9Rl0CG3XAp/3Dr7HpT6EuQkLF2v7/NBKbXlcLw2xO6dEEw2ch2PUKHTEXTpb
QofPfNHxSayXYiV6UpPXVr1fja31LG2fOLwkQ1XaJmDrZtFQoDvF8G6eNiy5wV9jpigFMesb1JRC
V34TflDHgeSn+EKk9ifyxlXR3F7jafSJeVhIOLrM7vTpIQ0JyilX1+Tctyy91qgT190pAOf7qi3a
0txdkSxuu3s9oGVn3KoY48inNn1WMsqVR7NAL8/6p6BymmV7MTmzpxfxnG37Q4J3JW4aWKSR1QIB
QeOf8+jMI4C7ZAW9tKkvB3ABlFkIIxKK7p6uA+iqNbgajTaWWklXWNHQ+yNEwALnHj3KlQwSgs5P
XD9q1zZJ7n8OOR1ZY5uCwoTPgO4PxzB1SMs/QqjJi6saU7Q05h3D4KB6L6SBgrkq0DYPmQ4IT8Mu
eR3QXOaNWCRDeNp9wHc+YfKgBZWhBSytiTXiP24LDhZ/nMuSNV+aTlwe2eHP4tN4xvJlA8aoiBp9
Swyz35UOOxjmV47XMuaXE/v/HwYke9/Zm5u7ly/bx319QTH6ThH9UPDz8NjdIxkwmy/LcLqYA3YT
N9MTk6TDnYjHROsY1ciDAdp9fO2pfJQ+lzd4GcFXOicdMWh/gvnZ0eSJUh6ifTdmfs1+xIXzWXqx
y9TA3uImbZFOUyChapf/PHt4yybWX0RyoXN+s4XL8KflizvFyTB1zHhVqmeqkpBstGYOpiYAAR1i
l/pt7YzbpjGl1vGYVbwegLaWvSBiISGUQQ1Liw6uhPSTWMxploYDMjXQAmygZUPcaq46KE+2C1GV
QKJBeO47raJ2qLPBQ0g3MU2NM3odAKTvFF7gE1oGKcfa+g6FZOlR85b8GDyw+HbqjqGH3sDTKDoL
/atn/Whm7VYbFJsQPGwxDXnDz/J+uZErxLGBSb0Z/8jHghdNBpZx9SgToDIVdlRoyzsCAgW44fbi
R3EotyrG7HQwbs5SSLB/+JVuYHr0LwvnaJH8fnmqfUhf8FapoHwwBIRNFZsI5mDmFyVkJ90J5l+6
0c+iRb//hg6nptwpKcWQ0g1OQAKeAh4z5CP6o0a7G4q7x/5B8PWarw6P43mcca95kiv2KcBuKJIg
ROZCNZpBmvCHRjuTF6YO2rxzIlmXmgGJGGUkiZ9Q/QiygJrOguyR2vz1lIqK+wyQFk9NFDQ3QXUq
PQomdeMgCEb9s4RpOheAzUf9FflGAluhhE0LTOX1EB2Meo1aNa1z8bMczBbNzz0HXq67PNS6eFj1
IGYNa0KN1Br63oDblmwq/UCeDLbBD0cMDffHHX6k47C6TroocMUtlKVQ0Pyn8TPFmFwWUBh7kBsB
eVptKvtr8JJLREVdTkXgw9Ojn6rBs7nCoMBxO9Jl7gd+MbtE0L5PMeCQbSOcs54fRqpQFaQjtB2c
xbWIqTZ1vmQsRIJLl26UrtgE0jUj/88RZnm6ABi7bg3MyvnfeTjLinRfYYkExfn9rqouNbr5dIg3
9pI4PKlF/xSdLo9Das0drGqgXZ04Sw1g1csVetBM/zMxknS37R+VcyP+SxhQeRcTR+PdTyXTItZA
W2i4v09wQ1QhXtJzyZOfUMKumBmaVDYY5MYt0ufiDxpguiJcPB6RIVHc3spLg3ZfsHv/Z8jdpBTL
DVaq1CsztIukE4RfLN8J3J9hzjgDd4lHzUXMqcWpeTEQvQaQa3eK5yjuCcajbMZHPN8TtXthnHQI
arkMTqeQMVtCgSQph7S2LJAA6VOnmvXqnjsMKnAT+l/hQ9kC8Ny/5SH2OoWK4cWC7FkkkiEd70hX
f5TEzlPWOqmhuF4DOSfcx2yKGCcLr4Y42d7OhQvJ8/wRNN3gQLkC4iP7TpdfwVeXnGs8nuM2xCKg
z5/cIevf9fZumcK8xy2YHaIaZEGD6dRNuQ4zoI2kgmJQjZjT5sCoTufmYgwo1xYJQfRzae/6QQJz
Zdaf1EwmZitp/tQ+CMVgGverSVOgGiJfICnDlKmMMsgH4Z+t6Qiyxbi1oFqvHj/JU3usBPCwsrB0
QoRr1x7x9WOCAcpOjszoh7wD4HEMyN5vy5nLsvKJ2/5CrGOb9SLtQNiclMKp2zIuC6BPKwhYrfxJ
lXmfB9FdoeBa2orou2Pv2UIzQM4wuWiB3Q0RDgTq14x0htHMBARd8taIDws50dThasKsuLwBUBEs
/dujTjagoxXITtMrmQGjSeYs5rsi5N3Vx12OyIg3CIhdZJr10ByLx0wOShV0qoxmHCbT41D0+dF7
6jvuLg08dWMyUsdMMpt4p6t83YSiv2F1Ajk6H4aFhys934rO/FpnDb7pIVuNbR1NlC1uLfoE4D7n
ag3qnmbbZL5aFTbIjTSw/xCTdnWGYL0v7c6pZbnAYUFULwPEcTLieshR7+HUD+KHK1l3xvHjq923
EIpzMbzVLej4ASBL7HZAIjV/egZzba6DKRPeV8ZdwESL75taaLXGob1DoTJ2dInSks5bqvVSE/yk
nDA0bmptfe3imwgc0Zz0h0rTqQ1VHjjgIIWGeuk5g6qc7IfPxvmTVyIVQy7gEDT6pIgPstdg7gmq
lJf90DTHSOxaxvaBQAXCx4dolSAFPYjd6XdIowKdXMNlHfbdK/zw2IKO2pFgmq99IVgtTqUm2Nd8
ar8jnPbpeCS8bgPYPb4xGlVonfqbvfXRS0ZyHL1CGef3IZWhFTs9nFT5HCCyG4XEGN7ASp8DG1Qn
zLHX2WZRnNGYkarGs/8QtCGvjBhvKtzLpH/VIQ2vfqcqP0/teguaygSGo9uQc5mnEC3lvpRqaEhv
yJPzNSUmpDrWYytCD5Irg8hgpP3HDAZtFuMqfTS3hDYKY72OfeqUNPjJSur5L6qfTXgYY8Mu1O6P
FyvOfuPpzsn8dqV3XQQbLhFhWA/hICV6wwsDNxC+2NZT8qSH/lOb3WplFdD5Q2xsxRMEG3YcC1AX
7qQ2YFpWYEQQG2IfTbgCBng7mUfy5rHdlWHgmAmX2MMuynl0fdm0/jfPuPbHIBJVfcsFzSkE0/o7
RX5wT6gZp0DlxK2upgbsLy27gDFdclEnPiosgaRqbd0m675+bmY+GRlgFst5BpVPYnxXUy+VCNLi
a3aWIZVTOEWjYKyqc/VBEqDAW1xMUeZW8jx+mNlNYNwYUY0nm5jLS47Jy0w3YM1giKDwn/kZOdoi
myfLGoeFosCjYfr2o3+bsO9HzIRhSVzbj+Uib+7v+JN8gjmv9pO1esGouRZ0iZ4dE/8b2q0UYAj8
xXLmlGJI0FPMMwKRKGpHy959b6FS19blURqdXL8FImcsMXOQDkXuLVnl6n5wvVefdSGeLTBz6hXn
g5g6KDaPCq30NymMPp04XCcpBy/AzPrNrf9ybJxuMel7z05RdsNJJw5k686l+NZvvqCPUnzzEWrd
Ty+3x/uDmO3VMJ8/Ac7ngr3TseSvK9jssfDxEFgoz3gcSG7SStLz1Kfg9WuqmBFukWtbjxU0ttAg
I7dDVdi2AbVy/M8tg6ssGTRrBfHt1jnE/0MYjW2TJvQaQDhC4XC017jqLEVpfLJCjDX6dfT9IdYc
5mrLNJKISUmuUWbxnP7lkuXRT+BrDdRuP6SiJoKPeEOcEX+6tOQ3nYVN/FvZkrLeZCtqLecjZOXF
t/WpRX5veXe21iiMPMQsAeScf2PaeeiKrh2+7HHSrlG3kbL+CxH+Eu84XiZekA/Q3Y2XgC1w2Ncp
kOJ08IqWUHk9bf1KpE4qIK9fWCIuGTQpu6haGXck6JE6ydp8ifp6GH4jWlvawHHWneSBb7FGxG2c
q9gdtzfksyRlhTL1gF+kdm3pXncFy0WMp7HvVePlAC2Wvz4iJUkamTIO+mvB9ZOYjlp86lmGDe8s
YOZNxLv+Xmiga+r1fSPk0FqryDf99Lmp5ZEiM8Zexd36tz6L6cT26S1QXWbc9M/ybWFGAkpox0K7
EjjG7igN3sb3E30+AdzDH7bmsd+/xkTE5wea5lp0QAH2VoqyTUGU7+TOy9r+RkJC22ztMzu9Z6Kq
HxmQv0iRw4/e22PROGDLRmJKcj3n+Li1IY7+d104Z/7O93+bgB4bdUvYI0yQBpr+yk8dZA6o8tTz
rbiKfR7bMKy82FRdztCFabqd/yiJItCMNMRiLkLcEMd4aR9IwbWk1Zikt9uA/Bqdk3py1Jbfkr0Y
kOc51KzuA+JDCDvrMhW3cdx91RfmxqeTvpTNhg+dGJuwQHl7ErxjwCQ7TgBKW7THC6vOm/rtp9l6
CfdRHrHZAgXK9gl2g1LUCS5kUMtArA1WWR1K3+BRnk9FTHNbi8l7kgjLn+4tYV3l/Zf++3O9IPJq
8Rhdo8AFJgk4aRDkcI/mnPmbJP0oLFdU5gZe2QYfjUSv1XBzzBq80hOXRzDClFZCFhkJ5Pxbisq9
lxkEf90Q/PYAya4bXGayE0/5VcNMQ820dOwjjy+l37rj87Qtpevl597Vqm+YIykpvcuXOaIjMf8C
9JoZikdPs53l6MCt60Jl9BR9XZAfogZ+kL+qekGh0k6SKbCwOU9qWGTWZDYnMgdztVwIU1f6IvZg
vhCNr+D2y0sKUpge2MUGO5HoVtwTCmboQbUmbZyoc+FXmGVy3sBCuVpW+ZAsbBLydm+Cs3jTP2OF
eIp8EonGY65jX/6qAO5aFUYKmxEAnXKor9wKxjpIqGSRD5dikTvOEpRCUTYum6MDPq3hxw+sCAj0
hAWm1L/QKPGtHzGVPWsCGHpTD35VBHyxm6XlgrYXnHMQCgQEDNr3xtCaBrMZFRjJ1TfLn7iCx1oU
4FJ2xQCqm6LEwERRB+LEkC9uJK+g/4bPSCZsFcrGo8HQQnikRp0wUq11+PTmS9z9O4fqRyep2fcu
CzNKJ4l376qzAYIPvUh5v+PmO2WBxRChkBE4qpf3+1MAQYo9AYtFoqk3ARmBT1DO1zb11NrNH06t
BdALyTutdUerp8VNs3vEbLhk9W0YsJ21L2V73AvIyaY3YwFV7Gkl4JgUfl/OC4A4Ix4xtknESp4L
cD1W6+kadKFbijRp+9zvH793ZkCr4D6YcP+fuyBv7vqm1jSt4M0txq+TpGdtvzh+b/urt0zF8luK
wct7gywhoF2McPi43J4RBJFjGwnl7cUx6rVoknLuB0D6NQSULN9yyNpjy87Pf8sSUUYyWikqcFl1
H40/o8ugRyQnDtGFqYp7fwymvJvc5h2fEnjQT1W2cEP9Z3PtvCqxIS/WXpCj8x5e9eSBD4zwAX7a
egfrx5M+oGJ5kGwukYKi6tXQjkA+hjzVChp2mwwBnqxrErZZbLATAlxPGfoiVJfk9SDh6SzoDWAY
0Ee8vcjcnpFFNQu8a7Vftv3KrYDpo4b5FDJ4U8It8nmL961/hp6Tl+XIZHJj4Nt15f0xvq1DUu2U
qa/ImSW1uZ9/IELMOhmoYhPvxNfNdo2U/XlWKxtarcrd2hB1ZjYscE4ouvC/lT7Xgxd5Qi7i/16b
V/gjAP0gfa9jMPnxe6axeQIcxIUSVxzd4X5xYlEKPxc3rUMGQMJF9+cfhy9LPKW90agV5oATE5jk
rQOTcRCEe5S+X6OnW6g5D+CJFZZVByVbVeVNz553DzeS/DC9jVf/ulciJ42DKxLKocHGMrwYk2bk
skkUqCfcGf3YwkW3gI4apG8NAop8Drzw1ZbGO2UZP20fxaCh8XrdZVC5YtsxrGBQ1fUynBHKByeS
/M7r1OpPEfQo7cLUq/BHS+UF5JN6zBMGRgnIS7AyASp/6H2TeZ154e9RwwHq2h7VOKwGru/d724o
/pwIRyqOu5CLfgwgrBJ4EqCI5rL24ib8sWK/GvqslPzFFwPnuzOUY9LJyrFvmw9TTf2lxDyRVSvK
go0BEPmPbxU0WCckhsZ9+seFRapAL9fUVhpgDh5I0gkB/PtW/yMDTfEAZZkkiY5hxlgnLn/TbB3g
/La57JA63Kye6V1gVLvHHc47QGKPYJ+1j3OZgEpTXsq1WUdHrphC1rB3cE5kcGvoDlyC1DS3QhjD
dAeHwcshZ+vMmRk7CM90dsdGlez1l5/4Q9PqH9YHimeV8CSpudjrqsopKPj7oKai+OuAk27fe0vj
DBv245burKgbEfSr46NHwOvmfk6RSliU0a21ACIbXOfbWnIuHMKastXZhtsccfAnl6WX8oR+mJw8
d7qTgwiadGeg5pU/6zRFwAvDSfji7J4yOC7g2ooN84haOtd/n59hVJxB8JSMuZg6habDhqr/cHR9
5tVGPcdWMn7dndD4qevKmvCT40J2895AIq6WAuN7KdfIHQIcfgfMtEtmRivL0Ea0h106GHYGBM6q
UnE3EmBTs4+QFHwobY+aRnxZ/q4nuqazHOCCmWWcFAwuKJp8kkVbNKe3TOVpfI8pAGWHS+Kkc/YF
BCYHip/GX0Vi0gDLdYBlTMc2wKbcZejVaNnTer8zy9reqqPdTIsgEF+QSLeNCy85InAjB07QsDOx
4VSsG3GTzlLgquLH56sGkT0B4c7IQ/+Ps0LyiBx/VC6uKYRRwkgUvrCWjsT70xA9sF7RB25c/bWa
x/LtuSbwlfK8AAK+W0Ux2uh0a/EVJlg0ZB/XT94/BbslQXESSvg6oIq8UTOCOYXml3RWh1splLWm
yRlNMgarqUrUZCzUmF5rwJMunxRJ89KEYceLdnVsRVlvD7DL4N0ANMLhLCfQpZfGQnaBYIjEEmr4
DpXA7VFffYx1rR9/mQ+QYOknM5Bs5A052lNMwShBn/T3CXjt54+fUiQYiJvafc46RGfaVKuXVCcZ
7n01aM3vQwal61sRYgqRJoAvO7rYqVUAAsHqIEnN3Vog4E46/EDyTkJwc6dynd48wT33iDI4RwS1
4Pz4k4HyHlDb4N0ReAzUQml1x3RDWD8L0p9XmX39vYs6ooIBM+T3nUkQmOKZ1UieqbFdI29l0bQ2
0jJsaxVx3L1zQ1MEhYcJts3abzEewUjRISYvYyqycJHo4Zh4WebekRJtIboJf8LMWallFyO2yHK0
d0+gss2/20hvVi41uUky9mZBV+8k06ewDizmT/H1YX6g/lJ1c+p/OWdqjXTGDICw49F84ksgN4rp
ovP6D2PXexjkyV2fsT+wLBf8jf7Heaby74uphH3O0ElGUsP2AC2hL6MsNGOApcVmSSANjdABsOqr
YpVJgT7FPEKjbaw+Zb2ttDchn71IlOCaZeIUHjto8ODYe8RIAHmJ7gDJA6cPQdTgqVOnRnoq3v4Z
kJWE4/WsXTbFX3/qdOGpPI8H953meYUc7el0FabpKylXTjw7Ltd5b0wrCwfuVL3bkdt+z6FS/ZcL
/FA9XD7LeuuO2nm8zUQWF5PIsr3THVlIQIdCI3TB/ZO7wjboCHEgz/3wdRiiXJX/mIHPpRtsMT2R
TsEplWMSD1Oa+ZC4m1Mvg0ikqKEUgSMeom1l1f/rKJ8CYrD/foggxzNCsCWozkgaT/yDOXYNSus1
yUGNpt/BhaPc4oLtFTfaDkwf92E6qCPp1U/L1ZHaMyEZS3Y6qxalWGwnnHQraAIqKbjsXNhqWtIC
9gnC5IPWYXfAVaks5gyWKCl9xLzEJtDOU+4HvmTgingUTdXzL/ib/4mofriYpCAo42TG/gDWrXYJ
O4POVTs5ySRHvfCwA+4OxR8t7gWNm+FK/1GM1Yhza8tyrvRYsChymhI+XBOscxTHXQUQrV9aA5OR
5fqN/eUHsjETo7RlmycugKS4fbJ2ruTDEEnpsgciqsLefcLISxjFTfhOnaSmhQJcyzymUByMX00E
PTatGAo38uUZOUFEWmP0em8jOaRvA2wiZPHCO9ncwGEx+qX777hFap0bSBIfmWhggRB96aizHQkB
+OOp6E8FbaEGPjdvKK+KAuDTIdCJATBv43ozP+RkMI+/+O8/Plzs1Z1M2hxkCkPxsodI7aOeHsiH
Ww5HSCPypwZ1Uiqd/seH459bUUeuJfFo8anFX6veFwUMIh5bz0CNz7YwD0fgpJYIcgoYIN74lCwe
3G6D57vRy19R5X2WsBfvdZw/Trhf6f8Lu/+WEcLvPriBGzm0gqvWIfT8ZQdNkAW/8Q9RKXihT+fs
eVxcjBKyj8uuiD6n1MdOu3KygN+qbE14IiarekCK2g+7Fs+aXrt3iXLQrNsmDHImst/BEEy/8n7/
KAo6yNvng7OjSWtvXuv+fXR65zn1vdnN/lSRDWPbhsROLwogMGMqRDpZ1jPYIWFiiQK2ldo1m9Sb
7VXJlgZsEAw2Mn55wHS1S3DChrRnxJkq5rXpIIa4YJjIYyKyXnDegu473hJBNd0NFuPlF0Y21Uot
x/bXt6l/i2EBBGBQgAZ40bbhM2jgHUqvwY3QwdH2nSAkEnYd+eMML0yjX1vzA/Jp8Edz2JLktsd2
+x0jocrfR/Iwx1oJBqJu8LJPbWMXvfJEy5WWAEO3ErWbevHW96TwIHiiemwdWXrMpwnhnTuTVSl5
IlLFZ8L2+69jg4rd7VwF5UjH55TkOwyaGkoAsXTGpTiKu4xj29bYS/mqIMfDH7+2SdY2lnBR+OxD
b3tuL872VS8JOq826ZA3nwq9VI+iOLORaO9bAqIDQagZpJcymY5kSkL9L6EfMVC+Q1EsXXlzO7Xp
eXbv3QLTkQ2Jm+EkpQdygNmg+vgBv9WPSDtOhmn8C/7eCwvzPLFsGjrISX2UH0SvtL92tLhq6MOD
g01Wmd9P8ZmIKgIkhiao7i3/9OWHi3MujD/tCE+o9zWocnWclvvpnVLbcs7+tPp/y4PZSrzdFT9B
nqDklhNl300lM2KRz+C2z4NqsXKC6LfzQ4wMDFfMbfvm3f57vA2LhAnF8ByvxyS5HV+Ln/IzpBFC
GD7g8k/4fkvhwoA4LVG99NfCt8V4ek+X7oAZ5SqOKRL0F7PfzVd4uAjDO8leCtvXwOMoA6pMpEKu
UuQDLFCDDCJExM7DBLeQInuAI1i3hSq3d44yhzVONSZjBFMPNVsH5C77sSCLkJOEWc7mQyzVoV+X
7eYtYnssUBgQiAKf69lVjSnxG9JMt22fVaHttWFv+Fo3Kakn3veNJcw5dA00lBO4pgB4IbWo2vR3
N6ZUqdYjIp1P3f3cBXPfcPMNFLwzyMk1NaNGpNT/bSOq/eaeuzKP/SRRRSQS2Xrc0hLm9/cji4bY
S5VGsocu1AzN6kBM7vuwxQBNNjcMo093Tg1S9xTdLnFTmUaAh/rjmmqq/ErKr5XfYW55YOMzMi1W
MX0IaEHWAXPlhmnFv/vGkilAv8/awxu+ah4qazqrW1EoeIiR/2LFG+edQQBtwmUL4+WzwZiAtBTa
g2swNxr5iOqqGRTwPV4czYbKhHQ6v5CK9zoT/zgTwXOvVTL9hKaJD/za6mRW1ECLq1H1Y18Nw1qc
HJVaM9sKVYHss2gXj0ugMZAPECJoUAd6+SQiIbRe3Q2DpfPjJehfqi8BC1RkFfts3hMe+5f3Cbxi
MoJoJzPFfPP9/pHi1bbIb+PZfqbDqOhzR/g1XxSCP2ihFkHYW75UpLoZkWqEo3eVwcTmGU5+63fo
Ix2miwbvXAG5n2CJD7n+7MOV8XpciDXXX9+bI2O2RYDjA6QMs/yE/uIenypulfDBXwv2QCF2cnu7
Iw8uKTCzOVccuRx+FlaYNA/W7xKXEtzx+a80IYN9fYrzP2wnwv8kd7g5nFPnVlQ0cg2drbX+xyxb
CxqiGLnqr134TSat3DSZkcOx+g4oUR51oWwPfFWRH9RGpRa0O8jSYYDJqBorW5HKVRMpQzP84Hgs
vU3P7ObjpmncjPyOzaXun0zv1TtLVPY7YbP0Tak+Fzsjag3XBV7MWtopbxii6GO5b48UsO/SSPK6
DBi8lteO96rrYp0zSHs0f+U40qioKi8LKWHKQxxl83RpJiy0izi/xB6qKEDLLhXyZVfxk26+qudU
D7kwG9QU6WE791PL+UxwsqNzdoYo5bNQQtBH2oo+STDtaLNWXBcrX8lveWK7er2OW2Mk0ZZRLvA1
5maNOeSmBloRodMlqfx+Ah/poNwkrfKNTt9qaLM0dSt+rFtMMxdk3nOT4bAEBshTlv22G2aTH9xG
DzRTj7o8h3IjPhqzRSqOBkTkNsAJ4x+hHw+KGfgAuelaJBbgICoNvcfFlACiHlQ+5hDss9eZteB9
TLyjfmMlOyQvydQyvAhezWxycj8FgGwtbzLHGNaV7QNRegDnIxnQvy4OWPg6S1vvf5+QHhOXhQej
b76/t+DuhaCb3H8hocPNWqAeZggA8+Y05eBhwnADkuzbXtq1U1Gk1F47G/yWmr2AEo5DejcCRcgV
pSW+RsbXm1GQonSTPT3twG82dGZoXEs/SstmQYUlmTN287vL3H7Fgn7gJ/310y7HsvGXbEBRZPgu
kLnlPPjKkWj+tgyHaZBoepiLanyx26v+dYSgtZT0RLc7Tnhm+Q64iukTZoKoCnHfsmrJNAkg86+x
7BJKAs71tsnbxUMQNQTLb59Q/l2ewZGwmo1S7TFzimjBLOcyrc8VdHZO8i7fJVJs48hnFLeQF2X8
nQTUtCurX+r278OTwP7KmF+LrAmrRE04MIrXO2hg4fBaf7JgzXREjlX2ycuYQQ4UyJKzX+MV/chH
dsrtTEOR8dkQtDmBRUTaigAZW9m6V47jArDh8JYEp+mE9202zNaR4OtDxjnd+P7AcCLD0dufaYs0
9+BYR1rg/NJmB6OHNyOw1QGGfix5z/Q2qMCuX4X0c/+fMabxVAIRIQzy7/CtYjbII/HD4tn7Jql6
5cL9jvbcIe5n32dC3FwlUZux+GQAMw4nGrSf0DU13UJfpQQBMYV8PVOOOeQ0838qtb/UId/yMbnG
FS9/Zn20Z6Z1VMnsUIjSNCCBlAPobAmPaT4C/Zjxco0+saLEFkmudtSppi5mhoOi+VVblKTuGYZi
fCYiKtWzLhUdzFTc5YU2PVYB/xtK5+jKymFWp4J1M5DrRqTv9S8TUpCdtotialg37GMncVNY2gSH
czayTbhprtlkSFtxUlh17P0K6SQvxF2ojuWIkJdiNlRitluEIyNfkBK9lEZRpJ5yGYUVB7BU98dY
Y1zoylZzEWiDEK7o6b5qyzZcGdLL1b9OMtg8ISUGxsuHlKbv4ARqX168Z+gbp3Jmu1DYAHycvBgO
J6N4IqN1x3+ZMi/+Z4A7/vKXblbZUQg9bEbUbHvnzHXljKqwY4HYgiG5CaJaxyiiHSqGUNhU+gQq
XuiQpLeVEdPeM1MRaZRJemtFn/EPWkSlLzw+XbxTetemRjWYMVT6Sj8P3ssrDqIKjoFARgm0byz4
O3auJu4vmHZ7ml2B8bXPtkg+qTHtGhkCJmQ44+lZj/OuMQx+Vsp/a0JsxaauQ0qf1seuSdMhQ+qd
Aoxrhd2C0vPsW7fMW4j4PH9IcoYOR5YblbI97ve+b2M5YHxeUN+B5M3WV8+bTYrv6Cl3uOG2Vjd8
OXtlYKG+pdg0gw3QOxCq8Rw8HeguizpA6/Em+12841ntn6NAEfgN3AvQHvRlg0BOcr0EUuB+LLJ+
aOjkzofjh9T38xN+8giZnWJqWdynZsSurkMpxOGxS1W+w7NH91Y2GuxbWvtKRJWK0pQnex7GJ8jH
VFxgnHIRw56L8veshjF3uihahn3s7E7kyfIUPaQXuxZTigVPUmCvXFG01YfYe2PTmngLNNzS+zl8
O4jN4+OgGU1jxLVAY4ueDWEoMAMNI2ZTx0uPx1rlg0mL7wgw1nBbVd6kZ+s7nOt6ddQgebvyEThV
nq0xJ3KPZ+4d/bIVVlvv1gg5e5ii0OUqrpjB/yJP2HExKSkGot1eJQH0KgrQtXl0JOmAbMcH2Lg4
q/ciizoBhV4J5s+f4U7Bt6bOyfX4M/jq20IBqo8NtVXq6KrqajftCnMtAQbW7GnH2o0WJfUDxuVl
NOdph4+SQmnLfMio3SpCDBLGtdNsbeogXwQgVRQT0MNffxF4ym9sBvN/aE6fU+tKhhBF7JOT6t9u
nS9hq8nxuvzsbNxj8Et22v++VR18BHBG60nnMPlr0Lggqlzk7gC8xfTBZpzMAtqFGuL06Tbe4cfV
L3aun4tbOJ7w5jacqc9ByhC/heiKia9gM1GIDdS2uV1IEYqcKF0UzPQUYV+CNAx1Fl/XR0Axl4GI
ahsu1fzVy6viwnb2k0HLIC5UEVn8mRL61KyL+QLtKVKT1NywBkAjVDTflaAsGYd0kFNc2uygs7Uu
IeVWoIm9NC2ecs9LviSzRQNwSTegGY2VJmBWaYhwH6W8rPYivu9O4xxALniV4seKRBx52mvMkd1/
28oeUHEsbXTRgv7l46oCRcsMybo9S0a8ramsomCoPn24Y6pryhjvLy5j1+ZeHRvBqZ8MTkfTMH7H
LBiRuCdU6VhEJrKX4XlIPNMBz8/8ALDOOoGsKNTCZ0EjFl0xSPfOaAdAGd7tHQtqDQ4hLDe09ViS
QFTlHK9YzKbHid4OJ/QK6HVdxjdaoWNNdHXneTBb1RNggBmU/SLYAaqJOuM06JljH1A3Ht7W5hT0
m61x2wHadx+vepHYxcv1+8mwR924qBmzHCu/CbwDesBe7v2JvvK0u4taLYvhxjD8k+0zoP4QztcP
m3iR+6hPFUxxnvAPj8EAlnTiJk3wm07mxgwu2F8ZwpUuYY0qdUyv8yJK6oDZjy3NlsE+3tlqbT1f
kiP6fuEM/aGClBfLr6B1Ajnxf97FrDnj2c0d4ke4fzCI5RACmxPwU2vduyIivPxdeKeQEOaCzFhy
rmg5mLpKLWklt27EcQWCeIVIM8W61Dko4qOlVQJXoY2EuYcKtmzJUBzYT5rE/2AOM/fHQ928DfNn
FVr45DSe8ecI9pUXd1vcLsNIl14XM5EByfiLzyIu2OwtejHZoyhEeCOpymBX8pcsHdvj7Docw5eL
0QXH7Dta2zVU3KZutWrltzbNZHmqXjxHAjSH38ZdkGnD3Zo80nlcews4xhDQYq8XivWPhGebmbgi
qmIrnEcldJlsEJBXUVsXYCiHiwGC8AT7d9Z+bVGZ27Ht/WQIKd1kEe2ffr90ms9LM0xxXArNzqkU
xCF65ilIYzw7076Ix9JTNQFysfp+MdPJvPdF6G4mGOrP+PxZn6qcQdMg53r0zauwfnZ2azqL5dQq
H2WdZFpj6WNEd2R1CglFae9PgnS6JZRrrPXnkT2e6FN3zq9Sdogl9aaxuZTVxd9hqulkGJAuCZ7Q
wx6Qh1ZcYXb5y25y0+KiEVGQz3VqcglE+aN31UCQmqYXWOeiz+I1/NdRi9fArAlQVJQixwA/35Uq
5KFD6uJQH1/3tr4y+t+AXp5Qu4EXuWSua+LmL643I62llNh5p9mzmCx5Mvl4GsE0ZlvCrtrXqaOb
Dqif5jdxxWa8LnX9yOvItWkXqIUiItWj/SfFI7ww7gUicy9IKrxYNrQA7l0lIS7ofioKhJCWS4cJ
WJvWmsbtqCLZy3SdxmzlBzrq5uqz2ejFyz+u64NOkufAOQTWzDVbm5aMm+o6Kux/EtJa9jIqErUO
36VNNDZHfLOGgLQm1y598UqDUeJbdCUyjVe9ztzmrOFbgHJ06jFWZ1ekn5oDtit/4UTrwG2hndEF
hyhzVPHyqPW8omFqWT93+y4ojjDTD34Uux7e01M17TM3D4JoaaUhAGB5FKf62Ab8LG3VWhj91qYR
K/LIobnknme/pzKpglGJ48H6mSJHmrfSFCr95AP5OC/WpU1DwzDf3npQmlNFeqnPCZDcTjrDH9C6
IYtWG43mkGsgevo1tlEOr5F4flC0eFQPXl7JXTYiy/SqwJRfjpM9j9APfsKXtjlXTG4PbKVSwQ+O
9zIJe0j56Np/qahgA7QVw8bjBRQxbuQjv2KQ5hLGFuz41Ec0Ci3mGmlLUsWo+diOup8wn1FLj7MO
BU1+PMZf61UBjcVVtb37leuo+zpaqgkkBXD+OJKn70+5ryhikoEn4j/btX0mO3/xCcAfdKXfj1e1
4WN69/XLFVSSRqp8joWdMVS/ODd+9xgqNwu+/cmQJUsgrdYRbcyWoKM8IprzlKovNcaj3s9sKvhj
Jp5LAxwjuG0NaY2T5UrQPAtXxxyWJaZVEWG7FZKJQjHn2SBY6KXaxOsEEYHlDGACD/W7SEdvge3F
l0gFRTNgp6vXS51KRiNNd8BhVnIyMptw0rTGNBzCVHK1gWbwoyv5Vjk4wHAWiIAUgqhz6c3DFfYE
mKTKkJ8WBhDQc4tI+/UP3LxxMOZMaRIjYus6I/d+bIYb3FHNHLdmw8Cqr7DYFW5awhNEBb7H1bLT
rxzK03FBtt2ESOoMeQp04qR9z4MHUA/qVksADtuo/AR/1Fr1iIgWhCo86OVz6LVisDjYLqlI6YtN
mt92qDVNQW3nnkjgeaw0U21Mtg/N4Y6r7XKjZ2/v5GAWXnKPKjSLLx7B9ba8jEekBpcHFB86y1wQ
bTcUpW6Kh1IfqsxVvGpOESnsPXAMsw3JVRLHNF7AaaRpeUalKJJYTcOZMuuqZLQgcPvqSdc4iNX9
ioFHZ+CKJ3aIlTU9XXUt5ZYfAXgmvpFXQ+CsB8rfIa4Aowb8wDhqAhWAlFp9EdQt9dsnfQgXO9hS
D4HmZjnNe0Poa2JUWz95ecvUxuo5gVWBRM00VvxbExxJF8ABdnncUsLlCeD1xT5zQgAtTyijFzj5
5Q5sHav3yOE7DqGiNgZpcHb56BNS1OuvpBhxtp9F1lkAap/np2rB6zUFKDMQwfeWAbLh9u3kgP1D
CU678J+bkXmTvQfFOlhooRSsJbvBA8KOGrnlgI1wRvGuoV9ucOsH4AACeuqFgaK4buGBBLnZT4gb
WRg1mqWX9vIcMZEZt8ih3FJ9SclRxTk0jLpkPetNnH5jtjh2gdkQVQV5U5Sddn3s9uG8r/GL726M
2T7jFEBit3o7qEB9JmZ480efPCFYgsupP6WPdYatp0eL2Rag1jhlzVpP3KPwSoH9jIxJ3UUv48QT
K/1BpN8ELvyLYIj8knMp6JFHT7cpIVkIfIxm2mMnNRXjH8ohoOQbJHk89sj933V9xH52aBMCrKr1
iaXfiQelwFIYRKK4V/w4MRffAOcAzTtmKdfCpQXpSsylCd/7SXevh92+shxXY/fwXmxZaVhlN+Zb
hBBGNNlUoErFmqM/V5Nhwmdbin+SnBEUiwoD4mUIkEgrmE00ukF67Jsa1ObL2LuDSuHllOcdNzaG
i1nYIuAoSew75C9X6pYiBotplTO+jixPdMtI5Ojdl08l/QRHVdmsgp5PZw8BEc/6D42yXhu6bf2w
mu02265BoWbk32RPGi/J8sySh0KjF3lvvnsH/Ig8L7n7cUGQQeTVrib0VHJbU4T0Vk37ElQ1glBs
2d9KUG+DE7sV6MfBVP43J9uVXCcq+Nrj4zWp9TC5jsv9WWnNnVXX9hF5Ehm27os2OdLIpn1BEKNw
nY0F7CM7lwGKkAF4ncZtGF55mNHIqt4VN/BhkMp9Vr6ppdBKbbFL6wrKQg/BSlxLgYydrTRw+w27
7Q11peRwWbOmPP9+tPWDOlN+QYU7QVbJJgI0yrDRYlVb8YPC1KtRvjfoSyAs7LGDu9UsdpNx2Mrw
oEEnH2YVsFrA7ngmVenyMsTugG/KQi9BqcvlwGwSaljphy5iBhxRdrcSyvqoQTXHwJVP6kFwKQsy
ErzTGhPXoOsFGrKK8nJIxuxuHvJbymwAoIHMobTwwkovB67DxAnaw3RUf8jkJlKd/MDWd4QHFfhK
3Fb0TA7r1tQF9r9SRoiDat0GJzydGRgDzlGi8+kGVt1WY7JufoqLKvLna0Z5nhN1qzyZk4iXakzu
SxZ33imHkEb53Ooxufy8/i4oXE7mcbdJjD2dK3A3VTk2gYmqU4ly7jO1Lyd8jXYAdKn8Ublt6uLG
WHN6HaMekR8Mqyn0BGCu5JDF2fCWIT8+FAyWmejvIeZFrjfDzT+OkAAYeSR3QTwryjxDaLiaFIxB
hZE7A3UovfRKxLTw3kD9xeL8aePKs0Y0HmO1vsvrfdFX/CJ3jxG0XILhCnMM/gdMDN3c9bixsisU
R8Dk3X+FJFJWKYclRwV5+iMQY1RkyuF0wHZcDvH/pluNwJfHNGRUYJyVBg/n9FVduhilMiaRYNxf
U5dwbgPO0gxHCwGVOhQCTeYAho0Ny+bQgQW2G5Y/Hgssm+o1HiFGOb0WGGVlwA2L7X3GHPjmV09/
meKgW8atdqzmu2iXGwx950yEZnFTB/Jrj66Wu9abtWT88uXEa1IPVTyZHa7EHZN3ClJZ+GJY16R9
t6pFfS8w3vFCLv46slaxuKtMHk5KtSMv4sZqzHCJgEt96V4k7jXwKCUyU9rcEIkB5cjEp+TaFdEx
20mkCy3/EMpYl4/7vpmb1iEFCAlPM+lEVY9wNn0rqRg/BSPdeH91/81+eDJBWaYSbZQTOuscogoo
sL4r67j+pFNZ8Dv4uU+wNoAgBPhn/wupd9gIZrupyn3lP1fnLRxcSWhOCPlqu528Vjz719b8D18O
WEiIheZmDiQYcnABc5XlOhnUeb8ENr3+l2DFw2syD9jNlhRIE13xNoqE9tQuXVVQsRF6pXrrFpd7
LvK+5swY4YizMA/leHKwl4tTqvVqjFRvaHxa6AaBYu6+XzsFRqE/cBiGlgfT77VAwFP+gCUhyNOF
3sdAF5Nr3LTy9CYLyz2sVxaUkvRkePJP9M6qj2Gopeh9yDR6nu8qoBh4leaacvai+PSQsCZlCqeE
dG6mP9CVMcFgT/44VVkaIF/RHjVtjG0jmKswAo5jNr2cC+sIqpvjT8yRR+OojAf+GUmjrN8IQT7s
WKnNmzIaI0wKH8a9vnKQlH4azi/CDsvBgTLNb0LHoddT12dvmuNKhwB6Oachbhwa9AtdQrig4yBR
m3HwehqO8k65XT6+zjHoeID6P4/YT8mgBsA3+MUFkrKJ24Az76g/pCfekrMYSl6Q4T+Ll47F6I/7
ATSi6AZFB7Dx3nrsSOP2BtXYLvy3D3vd2DhAanKky1EpKec3C7MYZIT2igOmq5ecs7npUP5KChsX
DIUjjcXQvY7+vYpZdXRbgzsH8/FGkWaD7pLchd15sgKwt367NUwxoaGeBOHlOyToNox88QuWddJh
gDiIOAZyz0x0v0xXHEMc4ukybv6MdUqmbC8DEkdYVZ4BYLFwA4VtwOEZSQY1mEKWe98qLWTb/bWh
xPflF5AV3/l75FZ+dsIMG1OBMyHQaOOw0txT9k3/34UBNnwNB0AWuSl9TT/4+Bph+yfe2ugQjfE0
81vIjQL8gjOeBcA6sqqK7vxLuk0HVIzsyoS6LLg+tGFPTH9STzfRThWcVNWk1MBrfz6cD/iWoaiY
8K2yZvzvKBt7XJriUd7rK5D8+uThuMwIVx/2NsfM7mfQaMlgBgUEkZc5r5XN/0Guzac9HRJQ0g4a
zDnUiURRztKBJOmxckqO5E+nvsJMbx3V4VSca2dk3esVJl6Ol7HThsXq/KMKPGy2KBTpy7nTUaKI
DI76gskuu0NZK9PdCTHM48VZGxKYNk5e9LAZH+Myi66N4/Kk5b9nt3tfpNrNASL5UrV8hrpCHWNR
9kCxGWR0aRT3qixJ634v/Pxhim0V7L65GnS7r/6vZjTcaFB+CXnVR3otoTiIvqKEYO4TZzUGGMg4
Rqpv25iOUiXPTdGzBtXtB9bIk1ocMzsiKs/wOsUJuKfqQlx8DCKEFJh1GT247OUYlwDKHeNOhTuo
W3fl7DIg3feVZV4tWlnOxHhILs2FIdUnyajg5efCzJXpHHPvzKsGa+Fk52q9tBvg55JyallcNCGE
pXE7+rRsmKc29GY5fKeS1nfKf+i1/CjBvY4JL8T1FLhdv1vYoo7KJhb0IqXDS8Yi8L1mD7CMYyXp
uvIwnaf7svT6KUmNQnJAeAcq0J+RCtmZRZoIHWVqY/oYUeMBkvKix+hH1ezo953+zXbU/7rAPbVA
SznlWNh2OOCkvc/VfkGcYZ8cVM48iVBTFCVdXxtao/aBA1R0T/9HgD89mWqfqFccVwb5+ZgZnkhV
3KfngVQ2oS3kb+eAgqS5AWMwxNZRHekkRrqB5rG3ddt4PzfI9GazLlelG06zm+BB6uu6ZtelcmPe
KRq6Lrx19ti57vyt370Tvy/Ob0Zl1tE/duPpZenQpU8WzZmdFgY9bRu+xg06yMemnKlSzApDuMDv
crpXv7rVK/siZHmxfOmnxk7d3xE4kOnvxc5ti2JJevzogwTlqKRixQcpp6gUFyL9tkyzr4u3ShF0
PklKMjPwp8yc8ICFbdsVahFN5BpMBq7XuYF/NDHzpH3IYDsG9NBJ4IU/noLtICGNlIzHEavSgUDV
kzfeIcH4W3f6V00OTnKp/0JfOY4ZuwM30XBdSo3eQ7P+TBnyqCpGLxkBVtJKRZvimOKCg6/rbil+
1mv4ZUjst8bQh0xNrcO6qXy7Hcg9cWRXDhAnSqQfbQKcT83NFi1xhj0aHLguDgQAJG2QSxp1oinS
5gj8CdW7tHcwiTmKJdGdTzGskbVBFiy3dk2PplPMBqjTFWw1JThyNVx3SWt6AL53sJa/NIOyMMje
uk8yiczcXCNJof64CQlG2ETvjwx3mqjBha9+noymSGxHbn8pNGk/fM6xKSZlSbbW5sKbzqEXNktz
ecnXG85XJpwo9WdQn8ZaLwTejHMushR5lfu1GFRY32TPbhuaRBNDrDT/6eunwDOXp0ZYW0j51cUn
Yb4/5zFYdwDRRhvQ3BoR0YmxmI3WNPHtLBUyRedDaFG9tewzN4P27GVr5tWjQb7DaPvatFDpqqcf
QSkrSf6IRFDwCQJrphigLN05Optgu6/QuKrunyFlQ4jqY4gTZ+qH48GOorT0sH/BueZwew9vq+NJ
DX5TFUHdDqwxS7jsWr2uF6XA/lGLAWg9F40HPFI5rEqBteNe5gz4GmBz5QY+UL0B8NuHeDNe1GwX
UMF+8rpaXf/ahxq63xGgYa4uMcFbGQoubjKIKjzQV/N0ylcUi6EVFl18iDcZkw8UK7Kt2nGnnUiS
J0HdF1ONwR7WVpAEfI+0DrFsxpl8LBklFSon5p2mSKzF1dAKTezj1J3pyVzw13P8lCdvV/h2bS67
780drimMX6rmRwL8AxMaHDco0oyjka7fY+iPJdioSQq40PctcqrFPtHRDZpRwP6OeOMaAUyZ7Rst
wPOZ99LxlgPcqCCLiXh+JUXLNxOw4JY/hUVrNotXXwVnLzDSiulYZWuSy+D5N+1kD4votErOhwGS
zzVCEq5rLVecjCyG3QDdApJxDyIS3h/mJuNiRzAiYXJCKDOa/k5nptUXbfd/eSHWOzjRJ/hPiqro
gh/Af4IkqbadPGqeeGTbrH13seeFK9nVAmg1ByFNtHZ72wZBf6EhdCDchWQQ8rkUsgvP8RmfmJCx
h0h6raFU+U6d9TJWJZT+PvGXOqfrNwPf4hcZuN3G7DV2FrPf1bDp+3LXOV64oJGRZtojewM1kiia
1ysf+cn/WkqOFTeWe59u7Ios6pSldGmf+cKx6FUxwvrQ6YUCPUNJWweQhfFRce6tN4uIFVEwTzT4
1RnE+NnQdIzLSbE2VJr09uO7pHeHBrnkYLxL8QHvGYhB+/lm5rdDi5kNJVPk52c6MRCuy281TMA8
kIONHYX8wxBBYSaLUqAa3EJx+5y9hM1LTsqs9X4K/qFtGpp2Xl56CMaP8owvZCckT1PX3+eqpvvl
cXU80pBkgnhcfszoNkMvtDS2z9dVPjlqdVpE+OY1hMDVzXdauS5VlT2nIAMG9/In87wBz571psif
dWXj8+p9n1b5rR6TWWuO4Muumuwx8vAHB16yU5LE3moUTJuwUQhqDVS922LXOjcfNsv+1Ggqoguj
S+lMUlt6+aHD596ovWZS9svzjJIGc9ftftn6xnUblkDVchrfwy/qcurHUukHgIABjsCgNq5R1TIk
/vHrPgE5c+i63xA1xE9mqz1h6LaN6rNRqTMFvRqYQPEa2KIQyEkruFYYvcVA4dtcBnMYtcsCeSao
K3hrTdpnfyLE2DV5UPGF8mc8U3LTv7IMApKCNabB5fZPah2KeZQBUD2meW2ygy1slDSmezpuLSmT
2CnsDo7l9O/YWEDIzdd5hlnGspr2WWKOWGB+MqpzVyXs2w/MUuvRIywZ/qbFFQDH7t/sKFt3DexV
H+ghr7WX9aTzLZC0oGXOK5a7xjueCka2vC3eHd0hBzkP2HOe5NGo02bqR7DyOk6kBLR4QLvUxj9U
/gXUSPQsMqeIOpvQKUCU3EGY7jGqQ11ItezEWnHdB0jUHEtBrFJFqRaVUec5eUmpGtG5M08pnZwE
TqtPptplnjUM8/gErTbDfxFLou7Eqe1KHRGfbxoQTujNs8opvBTX7vuRCvvS+FQ1f/kKoYJGvd27
Sa+nbq0ZwKn00ovNp5hzbZXukbhmTc3lFVj9n20n5A6J6InAz9tEMW6BEMfyw/OL7KeP3HAPYO4Z
Q1Fp4q4rewVxZOyg4mIretPa7TgjjQsM5/AtPUV5zBwUJ5Xu00k1c8fPg4LW4neT7M3ieqIdLzbD
FDVUsErPyjxu3biQVYa5wWgOqRpepRDP/ShmI1blLuECZ4AroEeigtBwRz4aCqEjeFzNxqe7E3Sh
2HiBUtSvILsFuqV87gWamd/0PCRUrDhUqygr9dbIpYAZy9jdP8wQ2ZErrqvTSrPhbXeTVz4DEpvv
kVa+XewMRzuONFfGckOUAeqj1StaTC/wFTQWak40SG3wCIRfgtFo+qE3jgTQHRm8V6bszd6zV003
gWli4r9rgYutoKMTsmMPw1FO38VONr0OpeMMXu9A1HMEFZCjJ4Hqa03YMmzhZ99mOCNeg68imNdR
Zaw+ZcVMJSNiPdd2cEX+Hqa/rkfcc0ePQNlR2a9m3AU/fbFJJPUWEfQTdcnug546wDtsG1PNIFpS
vJ4B8OK63Q0nINurk3hgtCOf07gfK8eTYZSWtLx9NLlGEmK5u5IIfPO4KZUCF8Zd2EtmMRZhVlNv
DHo/S/phL5bSDhwPGBn0a3jdmx1q4uLE4nnt6z73SZt/Jdrru0NbqH0N8ydOFOr8M8OFraQqE92M
VRV4my//gCwgdzZhuhOF3AWeFZ1sywOjta8x9+QolLFT8qkyuMmr41SslJsZlXeNyGJZDnJ3roKB
0Wo0Yad3TKJQn0Z+fTbUwEuK7Ks3h8jAcWRCvSMhivD3HljCARICezJ6vhA+c64dkVKGg6muQhll
tCfhYK8V1sEUi2AaeP0Fb5T2b99LCl+HRujMdmW4TEP76MK66bFQLsz+L9YNPs1CsCXj6l46py5m
KXBMgTtr711vdHdAUJVjoL2iI/1JpZyZmxsZ7hpnnxRmSphRHZsZgo+ppDudywxcTKItZ3WqDtqZ
scAeR6SqFMQhQ15KyEyF+gFMI8Kch9boZ299XYrgRgfm+nUAZpcnlhhDuKr87aWECknpYZqYnO+L
X8ff1KyaztxfJE54wMT22QVrLl0lSzBrV5qcc/rUn2IQfVd8ChMHsRAp4t+/w2cOUys0by7y1KtR
FOUNz+juedXBSNOArzn+c5zTGOBlJuq37/jMfFC9AsfE8Ysk2oGx5zNdmEkgoqi1wyQhk3GcBtht
4P6C2cvFQ8sN37f3t45+DMexEHuI8eLekxUxDegwOwi0ry8ybu6/LSEUxRXDea5Rm/lM0pAgPnkN
1cWhJJt/yaSXsw+6CYHcZtMVm1rGPNkcih6GpHfdixzTfWZANdM+bKuhmuWHUIEe5TIFS6M2cqZC
uT6E5doYcafomOBY3ysLMRHQNtmSzPL7jJ6bPERFifnPu+w5OA4J5tTo3zfFyjnAqW/BPrxZ37Q7
Yqd7U2H7pLmMwCl+k/aUXJXYDaBhtMsWHwxGRhmC1f2usx6Ve8PdYdPHF2jlmcQGV4Xg9S4BHG8g
/OV8Miq3kXKi33cwwS9faB7YDtbzdQbZIGy5ZN7NPMA3IB2uoXGjpjWVTM8tNKNEVviA950XzBts
4pA9mzeEnqdmOE9hmDfcnuB/YqRmcVB/ZJoxqM1JVuuj8fXVw8O9iLvlnsuiKtTIKHe00uurALGr
M66BsSEOlUVKZvU1neqVslt2plWs5zFxR/x/6VFfvnqQXz6VcP8qvzGQP1mo5/CLCb2l+VbgUP3W
gQ4Nz+UQiTRQGIgnh3NkBqC7MwVSj5vwNS4DqxcwXb3fJ6SoiTfPMhEOKkma+B2prIwfEiIZ4cYN
a5jrJkCWJ2BX3W5YLy73LwqWczccRmw+hQPZT1BGYLcV/tyGubOQ5YrdKOegKyVtau+oiO5zVK7c
N29Oti28XZicx1UKui6HxKQHjaL73O+P4im/SXXIsqMFNyDV8cutK33h3woaV3cjl5CGkOXPBlPb
tedrRM77/7CTXbggjVDgSum7Hn2jSmq8PuOaA2oo2c5q+HTHaAVumeGarFpsMceNu0Tp+ra3Id0/
tOZXm4+koo8mNBDwBjuIH5WCad7XnBqNDsldA56+ySZp6W/e5TaMNzLTr/FBe40fVuPAXSR3SD34
kBgLPCZoyNEyVzzyyYiLk6jOw1ZIRDgDndR4EiaVp/Bikapp12Ux/J4SUtzK4t6wZc/pghM+vb49
b/Q664WF/k+fFKcrt3KreeqnAaVUd2UyS2Y9zWfeua/un0AVjNo4rCrf5IEwp7S5YEdjT1vqje+c
0ynoQCLTr2LbI72TqwAXhe+9VKw1BtNJUTVWWT2FgVBZcf7yNyrlBkMltIs3OgJ8XlDR22DlqX7y
8axHsjL9VC490DqswHjsMsIsmDAlGOqSupx7/WqdrntrVPrqmDYLh4/3sMxX+Uomx6TSk70duNL0
gpLr9ix8VQLUaRWnsN5ihuZ9JS9CUANUosNkRjdZ9PDm9G1gKJdQcmpuaOVGY65XSE8EGxfcXIDW
dTfBaU06RkQqBQDgu2BSf2hTqX6dudG502UFQ8yg3lzso7EBNHNkogvqZ3b0c3X81kt4nv01JMff
IG2XBChs1TPQO2UjGar9qsJpd045UFZ8askkQ0k5pXEOvLV5d1qkHXRV5eUns4yRREH7IGXSJcQ4
m6VVE4/i1G2gy7XHu3MO37Pz73ZHI/ezDfncrKQCsdRZfvpyB1/pLSRkyZGGVhi7HuslRew/6rYG
k9uTAnaEX3LQRVMqkWwAzB62kpCRG3rRa5UIeVemU1kqgtALMGVex+MywRY2m/d7c4SDDBZwdSK1
bgikOBrtOqLcDsHkHFUBGh7+SUrez1FgrFcWWNTKl/ZmlgghS6U8DJhLij67RyNI0krDwRbZasLb
s4o8Ckfv8ZFTWKeeeLZnXaaw6BR/QmhA/RCM99BnjIJkQZKZBpwmIXSXfeKoxLTVDHzWAjK3Bpwk
mBtLinoCXXuxyfRI8HDQBlYmuXjb/LhqStXre8KBQ3QSSQrTstWFU8HqAq6dHPR7sl8Bd9NNQo0G
2m6Op0JTbg8Ur/4YYtehFpTqRjWk/AWRqtj8OqSzBTRj3C90h8nB8nNjbCbJPdPs9Av/m82GdZ4q
tIpgetqvVvAsz5QflaQAUFiCkkmY4YcncaxUqLlZkJ4qUQNNstWeswExppli65JRTK6THlz86mmD
OY4b7IA1sRmGOubsP7u9ZYaQbLNPSSbmvUzFgHd0XvMUCUX/2J5EAYxw0mF3Y68PB68vFnrVt7Rs
XaqOmHjO1xqSuUxkuytnJEjhuu4FLfKMj5CDRIgJmZqSYu8mzX9xIkgaVdjVB5x5NcV27G/sixN6
Jj/kcz2gc9Q4NplaDdylovZjYLcQSP8SVqaNfUzP5Joj0maJID3PxoN94SLE3W01A3CZVHQ1ADkv
cH08GtZAYP/hDbQo07iHrGBrgF+uf7QrZ7DFA8WxJ9hjPXxVVMLzJWDBoNeSYWUSA1lsLdPjVF+K
dXcAW9AZfd8b0z5TOYA4rEIAh+NP/6a9kPdPJXQgNqIJ/L7IUYtz2BMCIeHcShKrmDa10LBt+ISl
Jsp1Yo7TqIS8vE88b6yDEiSbpP8GlztLIiMvY+5DHrz8QsplS0Lh+DDy2NyXLnVNsi8F3MrsVXIZ
sopvxVtoEaQSCvVqzOmLmnXqEF4BeZzKJLvXn3W4yYt/lwY4JZkqeJyAfbFIX5QufKiwGEg/u5Ia
E31IbXvdiJZtsINOM3YUSq1K1NOIVAU6OAgqsABMr//GLHf2sJFkW0g3tqHfew0bT4YDJBuAGBNF
H5W6E3KpgcR6MoGBG7rWx1+QRsLo9re6DxJ5X1z5kX/dB14tpFN4r3eeb6G2NOLXEp50fncY/NDq
RvEXY9j/1wE3hIL+9I4TQ6eA/yWKRJuYjgI7/qyWAtna+siNNVcftFiI4AoJ9MgKnmiclVd7llSo
8mVOWvpKlkjaYhoe7GGfadg4z4ObSnkIwn2Ju+IN2LjdtGB2FuE55I3USbbi8wPjHsOV+Z6HofE5
2xQad0jF+8yzvyBpXgHFta3IdfzN8TpA9kAXFvSNslGDeMshDLePDrUKMIYg2F2uxHqIMiHrTBWD
ePVKeBc91WvVGym2mFIRncVFavXmU7nHKvDvlWm2BJXo/OBgU1U4NyPxqns3KD4c2wiEGL3FzMFO
D60xVDlOd/E8JzAxK2bOzL7pR2sY4keY8n0MHayo8tfnXNV1AaX4AHZaX7T71av47nCu8nPmxlyX
0qALRNfkAQa+8xJ+E3MshTp9eRbqkjvidjXa9YeoR9kxOC0psmj5FOZyH/NnE9BwwUSyWYJc5qrk
r+wJZXl6teIoPMfPCQyJxF06DABhvESrrNC7qkHDpsDt+WjGzO8ncGxROZyrLQNX/FRSJhNvt6Oe
XC7byvisqn228x0ow4U/6otwXrojZwWmzUoLycJ6AbC1KQmsSkt/dvRcw3cSN7D1uWQkC1qrKzrj
CfaP7wKirrjtEx724Fc5BfU3vWjvetGbyQRgNSqRa21WkJz1CmUGQ1XFvGoe/VMrWAhAOY1P67qG
hohrJr7MGduJq6oJ/f/AIOlrS4h2oB6gUyNeTiQod8w4fq2b8RIG1KQ9Ng+hulmCu8SeCZC+EMDt
LeKAQIfXgVXO4Tm/BT7VNOF12FkfmbOI9lHq4ytWifhMnFydl7Pv3Qb1ToL58zEIEQG1EoYNdVjb
rxdi8n4Yc/BGc250TB3qC23yWXM0HC5u6ScPmwczaFRxIxAq5ubF4s9OXq8c6hI6WtyzT2BydQK+
V6h3SH8Molay2ORft9NnFJjD0lMqvIgbwSKMxYgLs80+acbKjskXheaxuw2iaBIpm7wpAOCr8SWs
PS9w3X57Y9FrHq042+NtBIh7s6rRxH/mfE/I5Rq/j1Vfx/0s9WUdNANtuSgW0ayC3VZdqq6YiaK+
AayzsjxU2tkhJWFsW5LGR8QmB0IqP82kCwVcqdp1gxSYkSDcGEw8s8OIO5u1e0QGkPMeLirxF0gM
i+tt3ZjWVHuX5Ar+Qm/yf4Oh1B2QTF7rTijARpCBBRFaZwhhVguKgYf2KqrOq05op/ATkkEaFrfM
6EuwMyB3tOU5RfwJsOF00aIDVasssE7j9PhcrsGq5Qq7Q97Yo9pv+dexhnnnv7BnmgeFeRYZ4bWa
8D5aWApgUKs2jzOXI6scOaDs5yT7TpWVNy2HgmSNwWNHkHL0/v7aIAqmB+RJda5kyuXbzwm3SfZ9
jL4amaJKZ+TchnRNPDwjCbm4PfsE+RsjsqYA78GaLOe6VOz8BScDYjV5b+WwDo5dJLemNYhART/Q
Oa69FjTnttHXnynWDUMg1BwmtybrCM2BP5gISvC4VXbZgBGsL/ahJRwWmFf6HVk6at/j8FVNGi6J
g66MrKfc8ty4Zqagh1ALvaiL2bXUryIkb8PcgsHBWPloSPSvGsrDw7HfpSaVmJk6a24JJApkbXVF
I4HIjFSy8cyYkw7tss+m3jKGLBFSe+lAwWzsi9FYX6UI2NWUzsjNmNoVt5t0z820oqKymcwwf+DP
26NOiIrS40KO2YRlTuD0vtxUd0j8NKccpZi8oq61ywK4UDquEeRa0PHSrowvOmJ/7+ONDt8gB5rs
nINX+tSr6XbuhtxCBiQxYYmvzA7sH0YKggTfYXajp5H1+ZHQJLKlXUHDCuSHj+R8rxn3Qi1v940C
EMcWjJh6Gw0PtMOhT/VKf9u+4gBJflR4+n2NH9J0Y6DUt8/1jdeFjQfKHD7j4WbmkkwycgQoRGXC
sPa9mae4rNbqZVeg93kE9mYqS67EjaFdX+iz8oAd3+1hMo7l8DUyCUNTVWjescqRMI2989xb/lqu
wF9zV0v9PqBQg08uLYHuuFoa3OcO6M4VeH7BH4Q/XrmGbT08Me/AM22UTbzRyRcUzYJTB+XKZ1GU
dpb8+TFZZ9DG+aMI/BVY58Rr0b0fcAd2yypxwUjn6UbtlJZzm/H76MsFuRZRTS4fQpyL0LWGFcby
WqePAE7PizCjOizYgH/QmD5ek2IBBRJ0Jue9PJkAidElzbhFdGEk22mo5KnC2KVXGh4nuVVzKpCB
RtjsikApAGGaE4tUxHPmLL5QX2gmmpV/LEqS6Uoq3L87Qcz5SeHkfdyv4hNhWdCHGKFYxnphkjjQ
kj2THyIT8jsIyNFtMM8CADZsOPKtvDTBUIAQC5IxqiAKLCXBWohq2MMhG5tUz+XjWZLAvTL6TNj2
4PfBxtJjhRdN7yDlMC+SR3eqLtx9HE/s6NxOZHfFdI0XnWQIA9vMnpEoNlHOcW4NX3FnNfqGUdO6
u2Eodg22QBDxSNAkv0YnSLTmUdYiNaj9zrep3agdMBSGT1w2GBhiP/K8Mp6Rz/n91oipSI3KtnI4
0G1mrFUSHrNiQxWSUosp24+k3MoCG126fxQIPcpA0DG7IwiBnqPeE+ERDiIFAaywrLkxRBVvbDMF
fcao6FFQ1mw4Ks/aMGNK0x87+jMY4Ot6BEDn+2J3HdhRS9guvKglvrV186arO4iJ1tV+5B8sL9Tf
XDAFP2fek1MzF3OMiuZQdySVhTlDYuV2ZpEqF2va977GzJUyXf1whl7ed6E7nVOZ+ysjys/Cr/15
O6Uar77Xa3xD7E+ek34YV6dE1X+i9Iu7BnZlSXBcg4uLCgJIX8Q1qFuzjlGx8q1z2n/qJEHorm6V
hMM1W9QQ77hoO69OI9OsnCcYdZMEFp8Xt3lKo89XevvADVjwSpyEWky4xwQDQzMF9n/Mr9YfMcUN
DVsBzaTjupi9YcZup0cJS16a1U7Moq/AkDGyvH7qNuYmHVMmhItWZsFm3BMx2EQFLaRHBb/5q3EX
SOH1rHEC9INmZnwOYi7VkI90XYVxkJ8HNpd38HODqBRjYbH/b+ww8O97gX5wEyyLgi4oTyS560/W
eO7sF9aWThvd50GLmWPXa2FPPAxVH6Y6c0e/gphr9aQa4EjWCn/M05v45PW29bVb9UQkwUuLcaEm
ks5OckZ9iCVMfYTgvAA6rfCzcpXRzFjQR1SfKXm4sqUpvjhSOnfn9p/dvUPORPWHJUtF4TmzlhRW
DdPSGweeY15/oHI7kwakb4L56uvvTQl2O/JLpjAt67r3e+UlkK2HFBOViPCQbVE7CPWXRrbRXoYG
A8N04uvAKTKwbIGftF/QCWmt6TIFuRxA8ikmlInFd2CPlIYe3h7Ox0rYekrigAjfo0y3ty4ZcXsS
PjJ8ff6VQtJX1S3oMjoCIrHZg09Cm4K8LREHa44buOTm+g17YvDAtLea3y1HZhd5oYZipyikrrzF
PB/TVyplUsKZbaF1zMR2YySd/mFmJoBws0Lj0R0ltyjTzsJQ2pX7IBk0MxLnShxkepunGFQNj9sD
v0Sb57atFyThb/jgklrR3eVj0sn6K/6z22U77EFF3gqBoTFlM+aoXqFv/WzC2shPhWO8iJMEekIL
9CuWm2aKkWjWcbfWCPkS+qFdIry+B53N8X/xW6b64p6u/9mNEajk+yJAnE+PheRC7ty2ocFmQVJC
IWkyDUB2qh/+GTf6VnOdxWttwCaVFmz8YT2lwSkaV10kljNttOiSf2p6ipdGWgN3DOeohmjWdf0i
TmSFYApIaqs/7qCq21oYrc7zEwqjnWGzWFyiuuSEizhfSf5JPesjtPfWya/ebXNMS+sDWAIsmuqb
k0pZOvPTbfuHdpHkpVfrHQA65tpwbwyZzPR3qbNSoQTB4vqyHJI7Y1IjmpOpvpYxMeeu49Te9XV7
QqIW6oFh4d9J8WI8LRFeOhT+w/Z/nL4HTHOFNbOlyPwggoKzR4XnT9hhabotBAqzelr8gCdk667K
mDGr6McmN4GTO9t7G+fmOmRjlhxOz3OOcN5KHU//2WM4QcjZcsWnyNHrdBR+pkAPgjSi2xSSCR4B
myt1XwVuv2XrNHvRcyeFSxmZDvu/h4JbpfULX+m/ujt/6Y+E4IQQWpVeNWLZfP6E5iUPhrxzsVR+
oOLriYuIOKLZIoMF/HSCftz36manjHn3PTnYbHx/fSnGte690AevZ+swE7IsBvTmmZ0CShzORkTN
IIoNc2qazlR4xTOV0MkvOa+5p40fP9e7Jkp5b3NK4CQdwJQ1F3+lXrOi6XMueXXW42VOhWUtRUEo
bfeIOJ/aASyR98R7efZaoPSnYMoUud3QKMlA5IPpS77kYp66RKhfgZkqjrJb7eCIrZydqL/ApIzk
jCjSXqfZgeWBEKvqRfSohxwKU7PuGNLpfovyQKyvWXEV3JTc/iESN3g+xyYEbAZ+TrvC6RMr6Hm9
0/AjakIhgfdk4wYgyhG432AwdM0mMjf7+Sm9FPj5YpwBoewwYkuXI6TrGl0KGeLh+q63D5KUdTtQ
xw7BkXYV6ag6HY3lrcHMNHUEN2e4l+4ol6I/9b+F27ZxhZ5123CExBtb9Z8lc6Mtz6loTty1uym8
s3kifvCiAJOOSLv5pVHSfoJVx9m24+fHksfwYeRGty7DbFDvp0V14UYwqSuKrUpb/iw29CsCBf1g
j/5UOv3GqasAt/q+ae45beZqfcolG/oh2NVOexcJenf876+NV9q+4ggQqqV1EfMaab5HcHOyexua
ipy26BI1LCFi1Gnt+72RSIK/4ftXSl+ucBGu0l7Y9JvIYttv3QpSe33CCDf3RSouaDSmfPq/E1wM
iPtVj0gUxrgDxPIbeUnFdkAGdOmM5zvS2BAIITQZbYQBY6lwMS17QXqSPWlAIENpobRqWAWbm/kz
cwidnbrfe4wfBkXKlkT/Tmkt3Czid4T+VeF7917EKlnjy5GiCkzKKccvjutFOKR6azO0ZinQ1+e/
HqzovUBKGpRuwbwn7Ax86HEcTzMs+eBsfXal0X+CYuZ50YLLbYuiT87biaq4MUn5s/k7g6UYGUGs
pqyhQBO/kXkKeinPfqYsc/54bA6FQ+R/P0++VjyJHnjMGLRavLdYumomQ0pAlNkMbw3t6BrFc7O1
9WstjCA56MFaduSKZBeVjhB7dQHwuNAQqh+04Wd27T9HLcZFsKfIKT2MuuaLIp3DrzKFzJrv4Tcq
fSDMMD9gAyT2ffN3ZR5IeHnQxL0wFQGsVtyqMZZKlSvle4RCNHHi2zriRE1wapQ6vva+4zLsqv6F
07oFskst6ZlbCnoYY+GT7M5CT7QBzRm4HE+3MV9HtnNH92uHnfCTOC0a5nAGu/HzYCny0UfErZrb
+XXowlPDvDqgYRMO66KmvMBOTt9+GXBENOZkOhwYpiNEqRI5M5eb5zGP8BLpCgUPEQ9lq0cJAKK2
eQL7ANpttgsh0d/T5eP+NvWb9ykWoosjYY5MVd7Jg2KaG9nqvMR3ETdUdoqj8l58VuC21vOT2f6M
nbLuDKwSq+VTS6aV/2S9+Bd4lai3BhVWqivzNQuc3tvRM4EgfVUz7qR6dbrL5MBxEmLQU8aLeesR
htlW34YvETl6BulipRGO2WooWtl73Yq15fsQhlrbBJbIbYqoJVkUuFEXZADHX2eV8MMEooQobJzQ
LVYNhOYc4ueRvpHknoyAqdj7ZGLkEg1UVgr3Tggu6JWFB5kuABgGlonhODgndyFzmcxB4Yc04Bvc
ZjTHIBnuhxOISsUjVtLlPzbv7o0islh/vNxapXMY7RNcKvt1j/AsxCPa51aAukDr6aJgW5lGVG2M
6Sp6fdfM6NCIjk3KMkv3oxdWWKlBsUfKqGpBtuu/eytF/rf/eNZ5nVAP0k8l0xSIdnJzErV7Eskm
pJRI9xLH8HuNLXY+w6DPiHPiMIeNNlZJAQOXnnxigg2gXWuHro4EFUw3+xWkE0H/rh43FN1SI0QX
VMk1E9Jhm4snXHUJXgf41tXL4LdmgycoxKYG6jBdbAnJmjDtnAof/WtvTUgXvNqepXAlvp4C9fTC
EHVvR4F4DmHE+QylOr0mLLfcw+/GHRzl9zezIy+ykr69PUpwm6/lOSJnrTlyaFqSuldrsa82VT8s
wWp3xerAofV374HVrNSUy5sYFLWfHT6lVxxBBF6V8n4zBzPDzXq1OtUedqO4tXgYGMVXS9a4GMaq
Eigm78iVKkq/5PcKi6cGHr6vrv9QsXH+o2JMWV1PbL4Kld10nIUokVPK4jkf8MNDuhXNSzAMJ9cq
yNMHk8EEHTZwJrY3neKAf4pH23UVNawjbM2uPcscT758bBC5K5GAsnlNdXh4zU1lNOiTC9NDiwIv
adsr+Nd/sKqDZOfxOfnaiK7SCOlfmvTrW8v9rCPSWCo2hdSNFUrtA9eCrAzGnGSa2NkIIKMIAy9A
uCmKkDQprWO8jHDJOTpFqnYqlkPhbKFNMZKOaBtDk8+cwSDzpT+OEnsFHY8eWaQfq4At71ZlIGR6
iZA59oLVCGNcSlTFjchrWQx7260Xd7ytllm6P7Jp3qkBdw86zRRe7/lK30PkOpcHxMHvHovY7g85
vFQZwklbzSQwgplK/KA+iyuBMi1k8lnfGOu6iUwnan9KfAhNZ4ZdAmJA0Q6gA0dBN/S0PY/MePxe
5V3DiFRUPOTy93rgdFknNh1NThJ3oQuPYaCLCWFdzQukIGBsDQ2ZBgTetEtLOYYXDrOIs+u6RSIA
wDuRTzM0CpmM1rkbC268L74IPvv5agwqjp825r5NF0prJnP1yvmgplMVWe8yCpiGN01a7J+/AKn6
0w48C2BzBoPWiaJN47QdZxVNU0nXFTSXPyCquSXkdfdK2hB4v8F9aAzjBOoVKsQG3QYKK12ZQFES
Bt8+9EiHQTAT1JYDyAjzIFLPqS8l+oN3hSu7hDj3zGZSF1/Ga3nrxH6UkzH13+AHAjGncw16s73y
8w4pACtIaups441aE5Z+NOiYuNN5H7r7YzMmvh9ENY6WFxuw4dymoszvnX8dTJ8FvGYEd66t7UhW
F6g6Y2xeOCAvphexiJsBilr4tKhzy1sNU+P13jDJOZg3plm98zIn5xqvb0geT3P3lDXi+avCaMol
RXN8Lx50ZUSjZhpQJLauU2uXjMplI472VrpsdFXlXRgGZuzLWMiKrsV9I+BqRRYk8JEaknW2suy9
4LtVL4aiUuM+v4Rmpbw8UoG//Ev6VHg+346ZyHoMdhN9K7661iVr9ZljK/DPbVxdzl2ZBNgqNiqF
bhfV1MPo+TjeA96ztMi9XkOaol42bhaWs6XL1YOnuvUxL85Dph4sb7p5fkDJLfGRus0EXbpC4uNW
MncHiafasUqOQJmboh1XwdGTD5IM3Rf1KVgriccRqpEnB0uwHOIqJQJhqeJxItqzzw2MaMZ4a5LU
U8OHNtSs8bR0SDHlhX8f4NQQA6+HqS0BOFbbpuDR7wqwSN+R6CdWHisXz9f+QX95z+mByEP/cydC
S1T9RzHUyhlOG0GtNh1cpr+Y74uXRg1sddtwhxyMYH8nCY9LTYMq9a9Yb0rsQv/kGIj3ntfmfcbk
QvIQmwIzpH3VKlJAh/ODG3z95VzeE8KwGPP4Tle4nq9aTUgX+051d1nLWLAgbi4OofwZTJ9ewJiz
hPESRK1U3QqYuCQGQCysVdBWmXQ0STfSyU1fljyVkSMfD5QgHYxJ1SsSGEe/bklXbqvs1n5NWCaC
rKNrRQw0GjpeJFZHHOrdfvd0vddVJ4Sh854/WXNF9ZstXy3Fhyu5evXlR7DbV/1c99HW4rK06JIM
/bhGOdeMHHs02+7xdJOiMjxqjm781VHspY6tufHdHkj4Nke6P/6LSiFS6S7F0x116jOXtt1HPXfc
9HG05BBnKegDF7DvMTotONdLqzG7YXGlkHZxY5AM5cyM0ccN+YE5zIn4rVTPiPo5lIlF+KLp4wIL
2WZdu+gn+H4cieg6z56bQO3l+StAT4wV3TnUGyncTsbDhqMHQTNWf2GYZIrxHxtTPmieYtNDQVG1
7DgVgZBA1jC0HqVc40tXo3QHI0WJIEJYOBuu4w3bca8Ax6WbgKu7MGc4MiMITWyfPGk/HU6NaZch
2ahBSjkI4KRrCYH/Ij+OunwrU7I4RQUSbUdzXAtnicSu61tcJSAktB1MJYbwkyjvAnZ36JWzWZDv
I+KZB/d7GX8uSUeabicn65w/w1+KylOzmzwTkPLf1ZdOWxdnu+WCJWcB+xbHHR68ClLH6thgMAS1
5jXkWvAy47llVXneVnjcwnpr94tjSRJPjZG5jOxhs37SgieL8FGwUPw7nOOrpugy0RxKaioRRT5u
uVJgk8MynW6rb3a4q2aT6KeZp+5Yq3ZQK8oeHPSgQhxs0/lYFVFRpzygkjGs27Q71qqqcOXqqdEY
TQrvF7zXeFpnyWF61q727NeOYLpBKWz3tbGv/dGpXVoy7kdCmk3w9qhNaWttNS/powsml6Rp+ZJP
INZIbL9h9AoTTprZokFFxv88clI/HcHKc+MD90FoC4IJIQQAYnJJuM+L+j0PVXAHK4/SQdeoGGxp
5EAtYhW2qEoA5x6MqYhHiiVziRLKR2vW0aSl2UFBPi2s/qPbxIq/NUJ+yYpyojjReOyVSReLz89V
Cl4h/KXZoXu/VZQuaa7NKN7VYSl0548v6w3BXqvDnK97zIoozo5I1qpYfB1GgrGD+9TRm6Ss8+OV
G3qBHaXRTZqc5M6U4rtw3KMdC/Aghmq4OjV+f/iOvjUbpyNRJePLRNWvQsqY/c3hwBrwfgiQTdPV
iy8pFlH3zYYAkkWlju/dio+B89MS/PACmAdrUQIDSaTuen6PIqFFEPFuo6oDOBGNwGtrffuxwlXZ
H0n0OCJOvw1fixU9S37o2oubbygIsjVS/onH4YbTGlOYabVWRA8BmTdqxpvWcx44uw/tEs9nP5QU
e7eLZgh0wPWMURfr64cKgbigKrcFqO/JN+FH96CMgd9ipXJOgdOfJryW0fQWyD1y9/yA5ioNm/Wm
twfc+efjsiNj45T0Cb+WZfGNp7LTkC6zcBPo7405I2Jr9TQP/jOF4jZG9eRX3UIZMCivOP8ymz85
ioERnLDZBs9CY9JOnl5aaUw05E8QNB0v0EkTmiYZAYSWQkQW9uIqlRYy6683SMOWtyfr1E6KYE0e
ngPAxc0hDqGr0c6RWtEsSNy2oRCg8wCeH+rSCrNmOgx4+IpNrs96dIWByPe+xtGMpMf4krBSRV8E
bXL7AIuBtFj8yJCrEgAe1/CrOxEePyuRLjSgk0qr2ag+4/Ovz8S6W8WNOfe0CCYiQuVP4KiXvFnB
qlRR/ybWnKCj1Lp3LLzdbVSjWXiOaFLQRKdMj+ilouFHNWExgednMqcS/Bz8/zRI0uDnGb/0oZDb
sCn6/bLdGDTBoZ3LjLIiqVOw1mXKiCsWDaLniOl8Y3jqYthcAF/0/ZdjQz+YQLs8whsJNZ9+dhVY
D+oA6A8mGaxpgIsk9Fib6Hm7z124yJI8iLD8G+UHjbOcuoxKEYv4Gt1pM0t9lde73BqZ6dJm5nMW
lFT6cgQEbUUOYpRKVspbIVlfo+ur8k1N9e135jILJYSoT0ZJt5nFhlAV1vxhSkeQqJ38xv9Kh6jE
cpSpbhaviKuDROduARtN3zeGRMYUo237vOIOyBwvr6LbAx6n7HFvmbEIAsczZuuAFiLbbJvBbyqv
TE02rr8oFqox4xfwZaFFa1fTkZltRJAFPP35vCjgrxCpVoufm3WjKuF28y5mqN0WMEQoIcfC6bhn
K2rCOx/t1iT6A0jCOyUh9wgM3IC0Ydulz7FkCGVsqwJWH0z4Ap5C2DABfRA31NUHnAN0PNfZiP/M
lmzhnzsid64nyIzw0ILEAem3uvqJnGVkvyoQT4Rh205VSwUk/Yj55gEbLFIJUY9vMDANyAVNqbIJ
CKef/xt8XY/hxRXAWHkdUmx06RmlhYfWWEfVA+YbJ5zALMf6PO06YNHNypg13ikwjstdR6SBCxqC
HPsuf63ZuDwRR6+G0kIH6S4PcuavzgDc4H8/AwFaqW8QH8FrGX8scPde4mhbHHBlFdhrrcXATcPY
CriWdi3hoiza2Cx14MlATaDlP1wNwhB5J6ITWTjA6gK3u7p51Rs50aGZTg7s1p481oxOriUeCLeq
3aIIIZo7BXJHD7QajzhN5HFf1dLdwVtJs0uFfeW8USK8pERhTDKCtxG32nCUey4k/LBEPyZ3uMid
Nti/gSjP6rN6J54NkihZOR7YM2Q5EIob0A6eYxvwfe7f5a1GKaCbb0RnD9vJULThuIABJSOtjdl9
bW47CCadZPDHsncwaMMc3XgPCTNYbR0KoNmvmrCqfFuhJxpXqvNr329Ze4Lu4IvzGgkXuBO5odOj
G4Pz+UHuXs4ygSPqgLZMPt4Z6jHzSRo2aBFPzybkcuCIUYV0NJzbynDkCCXcPESguyByNePTRs5w
uU0dNPAKaPzAYQ/4Ldz/kutOtfUz3L9EYFboS39JSCZjlvqwkZCqeFiab7CKYFOP9ynwSZgIrS3c
GS4WVopUxNwgxRpf0RSXRO2FoxqNH2eXG5yWUZmBvcNeX8DZQ/ijwiAIVtr65qE2kexkO9ED1CtC
FbeAJwsPAjSCJXy1JeXWY1USys3r1KUsvuekFhu3hX0Vmm/kt1uLUxhY3sRbTKy9nzbyOpLkh0AL
F4ekVgD4Sg8xPOnVCpdfyEGXgAxb7fA3/UFvl6ONdWhwTck6r2D9+3m1KzAEwlfFbzxjBqm7FB58
E67YXm5RdZ8ixWPWcdFJdWiEnjf4YmP07pqRUwK2xGUSvRt0Lu4QDljiD3EyP9gXZw5V2MBc6aiR
FGiSSoEsVHvFDnG/ADMfJgObHBpUTbQCMWPyagIVb+ga0lAyjoC7DlbvqElOV4d4YG69D5KdOk48
bfg+dJK4vxgQr8HyofFkyT8JOc+lWeBftnOzqtxXaMBWkkjeOVsClc00xADINFC1pkO+2fMM1iln
XAKr3azSDs//QenImonL1VZK2PttKSuvu+dxFquWpEPZ5hDx5BxRwlDnR5a/ve9byUF3FRwCxj/3
MEriZ+DdZGMenFeBdZfx3zMtp0baLZCMZfqs2RguI1XMgJabhvQomJ0eTxIB+pXf9+PCsZ4P49w8
dGeZAfAGs0avLOQps4xLdqonQXaIqv9vIRw8/LRSSC87A0VygPBKii8U+oKw6c56to09Ny0vrDtj
lpuG1ik+eRi6eiDUuQllMetOsGGfLpHVHOFjgbUTstxRVt8wsbF6q6XDwlHfijQKvEHtUZpNk6iV
EnC1U0n1K1lyX8A1fqkuqoF0VR/kSsi+QdtehkX1pFbiiS3eZeMJqlzs5toox3UFvwR6KikvNLau
BbSqsJW6ZIfdogAsrJhaqLJC0rnH2UMiDKDou3uqD+/4eSDd5oPbiw63mYZZidiEs+oeP28QwRLC
n+5q9KxEzssyw+2jJfQcRZceU0JGheIdrqX5hgLl2sEykT/LAuxmZmkQzcdtdJkbW+EY06Cr8fok
8WMKBCCk8f0cpb0ugx00zLr1nd0LVV48YAXgZF4ixGUgXdg3x5UgY7Q7U1JkBsROXStibBLhTV4h
c7DDiFNmE1h8KvrNisQrgIKXK9MLusxBRLr8GjTeaMy9SKtwCpG2sZL+3x9PLPEKdRJwM8gJJuYu
tC65aosiviOX63+vHRjyYiEBqXoPmCHQMifwqz3UxoNxQnDfQygEIsLgoaU58JP8GeaHBDgdSOit
gO+mjgoOLvjw2YgtOuVoSTwY1aMOgrvhFp1absoT/VG7IUKlMBCU3TBunw0nlLNc1r1sHv1qdUIV
cZhmO8rhSdnIfLypqYrMtJUiHDmAT7LSFW/j0i4W/a3ma8pwGPXNlx9VKESMzUNQjVYLWVziqi7/
8/A2o8VdRRcX9OL2+A9U4fGmB1I+T/l2z2cXRJDXBkHJtKhNaAl4ZzYL7dGrHix1jRn3Vdejm7yJ
HzXC9DqXa4MWlRGnEfQJX4MT1n91KGePSxpQux/9CEccQYbVHzM5XN2z7FkFOMXjKzsmrxU2oR6Y
HQT5PVfcNx4Jk10VRmJBvXdnF0gdQKyjCKDumvUYDKrOlZUJ1hy3jRziihgreULKQ+JTFRRoqlXT
/nBXJyYiJlH9DLqSuYFiod7XpiU9bmZtJtj2ssaA3icKAHa6bfqC3xJGXmtJxlTo83Jh2ExQ5GGU
Nq95QYzhBiIPN88IH5M2YWrKT4UQW72AEnnILrrVZMElvlPRrMDnIiz7+DpRcmUUy1IeS2TGAAn/
JS2P/iyeFM/iWBXGTFkRecN52Zy/jNix9HhkB998Q9gHeTF78GSwywnNlc0PiUsEeYs9kA3wsd/Q
X0+gs8Rqg/6J4TJbl3aFuC0+MCf+r5LxyduuIwb5HFNPlJ9HVjKnUd1+UUi/B9f+wouiGvu5GnAw
yw4kyEwOfiuXiVmQbUqTcpa8PcSe54e0f2WrWHUnX2WVX0SBQeMUENCo3S4QwpW2aFcYrbcuKmaX
VVKlC1Kck88PwGwhbqVZLl0DyyqieG11glFSUGyy1d370x//H/dTEcV5pgwjjtqxcRNDxAMHQqwd
PVfQdkwtXSAcXpbfD5ifdVBiNneG5CFHQDFvsuPFyLKIUgiS18WxSbZ0CeV4TzW3Cxaa6527ypl3
j15mJHr6qvjXIteShyw649S0RP/AoPO5O+gWeUggcpH/bxdC7LjGPJkqoGVUVReeWiCpv4cHwtd8
UQv1LQV29jPlN9cAl2vHT+8U92jcqFaCoaZnPVPYluN0dXFyDYCNjX3Z6HOK1YcF0Z255ZF719RV
eEglt+mZ8x8qINHx5V3gXy1ibHhqNmYuN6WE5oVYho80W3p2lKQH2BC09W/53vDm8v2shywokV+k
4kMawedYYOsd/gh2QG3H8bGjvTDvVoaj8GzB1PwMfviGOc0ITuS0xwCve/bV4hVXbhEOqnhzFryz
NB9NWqJbez6hD8SCwJlNFq3ozFu4ex6v67KwRPJ36Eqs1Ja005b68MSfv1wf0mxjh9G55XaMlKG6
qVA+Ba9QaWJyWBb1+MxLC9QvFzqNYbTtQElP1EQ5TK2Wi67y7jYxiHfQtWAw8fnkvKBDenNLpJ/T
tbgayR6JHBKNSHvTOLhJsNfqe6omQzmvIGg9veSkV6fZz9g92b3W9V3gxPRXzo3rm17iOdIi2Tu4
bbyR8J4VlADX9a2s8V2BkaLxPW2IqzQ/v1g8dp/Uz2aFnfYqUtOB2byQl8s3x11IkZ/8U6DE3vCX
2TcJCaoUlHDIUf/eZJfcFeIZ2Rylh+J3QP/9Aqg4uv2QdFjGVHLMuQ76bnRY1E++JX+aSnmf1BV6
vkneeAmKkKs29OEzBMNb5//2ztWfMBUxA/cuMtqYODHBeyr+z1l+8H1s1wpbBnpSnNXhi2I6aMZl
+KJ1bw62lXET325vPXwu41/5McmpAXx3fv7c/JA1Rg5BcRekqcrmzbAYCkcpWI4ZhjD1hBIJXXc4
hFG3CmwmJpldTosXX3LH0XTRGtLSuDIYKurAeB6hvKI9FVxLhar1MQR5lrQa1p5zsu3jY7D426X2
6I1DnQviUCzIJcC4d9fGiWmWqeosabY4PjH/YhVuXrNhNfr9tHJAs15jJf8TyijN9idQNcQisy54
ctS/154bvp9Ko1k2kzUoikpSfRjpXTWvtL5ZOOJV8byoU8JBeXM4PKCao8MJtF7iXBbSlQHcFOJz
jlcEfLIj+aIAjj71qw9Zhhk9yseTxy1KfnOAjyUNz7B5lm/LBW3w+bD01ltvaLgARfED9mQEbQqH
ZrV8RrL06D8Q6dDQk6BMV8umLAHeQHilMAt8eL0BrcaeidFJsWJffh0S25t/781/Bfjw9aTfT6NT
LYR0vMxprcg4Dl5qiEOt5R9vDi9BU4njsLDOe4ljKtYfhh20Z3OFFBPRTsMggwJAcRV1mTIalpmA
ZQnVOuxRd9V4/WYrYXt4mbRXC6ZDQFNAffY6ghJEk9F513YzoLyCURNgFO/49tWRHcfFYZT/tTiB
uSuYqE4wkYSkqth3jrOl4Ah1BRiNWP2dbOKg4oElZ8bZXr+xfAiSjWKt35aqa/cnCuAd5MY6Tvnn
eagYu1CMRzCivbIsDLwbVD9lY+s0UmNOPVZZK2KyHm8GlfLmkSHkQMQfAURbDm+PLA1ZXBe+BgLW
UHp8hwKGsHkP7elPelqxdXXERqtqGrt3qJsGAOGwZQ1R7vaTS1DiSez4hEaI84bxYidGFiZAD0k4
hWKgMWTDP3hmjOK3ceQ7xatRQICDlP58o0zanSJNztlVCPqM8By2PcGZ5oNlivhSxsxmnEDZ6Jro
qku4GmFk7x7nCDQHkv+IkKI4Z9si+8rqK0BuRAZu6Mz9bRjf11J3+rp4Sa6i4R5nd23JY2KvUqkq
IE89CwgI18HH1wOA0//eLgqKdAyWqnypRLO2+ZfQzdLsAgMI2FzDQTzUW314vyXXZc/tTcXFS92c
D8H90jB40MDATlTNL5E4pPEHuK+BaKkKay8U3DWH0xcvWUAlzBQTcsO749p7nZuZAHzZN99Z+Y8R
2M+EKWBrtvEFEIATNVbYKz6MJHhAHDn/+cGkJ/ERdFpjKxw1ZE46yRj7lF62Ja0dJPWwvtamjPz3
jKplfaUAMa188hA//NwNcZRqQ5554Hry36zur0m1Uh4Dl/fBzrHu/jeSnWY8vh/s88oi6W5RTpmX
Yi50eSkyx3rjwgDSYh97BihgtMX8cs1b+jIda+WazJ04ELG38glftGmhLCxOpBnVyPyxmcFHKGtL
Kb5fwD/w8+7FjGfJPv3UV1mDDRnc0vszRf1dKaAwPxLAHrzflnTbHYGUcOUmUBqvLmtwTJ4ss1zi
zGAQjfX2pK5uSvFZAtQz8rCTt9GZenFKTX61h/FxntavTrWMHUNGI9qWH7sm6CGUHsO+dsTjSvN5
Duk9/kZf3KmWNr7m1fNKOGED9heCAD9g+NeODzbyLDX6D6s8Tdhf5IW9x37MhIPoHSXz54+8Lvzc
x0lROkjTWib/a6sZ9GQMciuDGR9epkjpc9J/F6tp/QFGGfkp/c4lAF4yAh3NAYpcDNzS1HMETMRE
WjRTMJBwnXn+eCQ8WRjjgiAuKJi+YU9h6qj2wCoRVQ2Ecs+E5CVNSL8pkqhYJRuGnmvXYs4QKCFi
nGbJkMAzKTQK2sCIDQYN3w3bMneirFwYKYRlXu4d7R6kERpox5n2p79zYsnu8vMxeLcZ2a1CD4gN
YoBjh6vCFebFB/zMZssnNKrTMnkqkLq8u0rDUjIHnNkpqXIeTJVGI6aOS6B9+xKTUbRLwikt0JLF
h365arkLbVXgJ+tit9cpOPLXufvvIChaMVKPqgdASiJNK5zNsG8+Sjl6OL7zZXlBwQS12l+md4rt
+v+tYqEXCTtD615XHa9yK204yWjXPLwUh6mMRvk8CoOYQldv3mmMeutL3yaxv9Dhk74JL+1ZSi6J
BMDsZSFh9021iCi3ezCI7uUxQ++P4KCTyf0myeXy4CcJknYseftnSMPzDmKEUh92ePSyGuLV8skR
b9KjnF9Nc8NuYg8cDeJMx2zQRlKMZkYujAh1+VopXKlNVhpqoEF7eMh5Sa5Y4/Y5rM9/q2gkXXTQ
sZ/6Qi1MUe8vwiYcW8ffSByb8EGpIJEYzZAzViWae28StLERxHuTmniMv6L6E+XDoXRPbKdIVqcA
lYqP2eGcjkmDFlQzHAdwofboYznw9Ts75Nx1QjZng/vdZ7Gp2qpXNH8B3DWUdDAztz1tds/DxzbO
iT2IEc3AUDnxzK14wO//Dtnylta3CNO35C5geAV7WDcWm0a7XEcipque76sIUwCKVMmmIe/LTc1g
6vBld5jfFb5MRnnX8ODWWFvYfw67em/hSGHD2PutPRwv7j1OO6iruO/PBgMQAKfVDXW3qSTpjOnS
zeLwj7dosMWAPSDDie/g/WTOUK7fGLRn2xu0auVHQt6vQ8Dlodj82HkIlTqfm/tqgvhw0yVq3stl
5oq+QwK6LzLDTvK+IZAyl99mp4wrQ4BQFb/p5neEzRs106ZXMycFwRHSZsBG47g7EcTSuDMxPOQh
c0AQ+d8a42nd9f5/a2puFq/jWxS5eg1+8x3eT/uavG8T+TYvjeKJsZvr3pE6YAAEJ/3ubO2Oo4Ir
95NKUO48bWXSuW8EDkS+O2sXGR6wYodu5+0NL0xfSztpo2waj7LOuiM5ZylOnvnpFxe7Z3r6gKmE
lekOE2kCHZQbXadzG5lus8pXKvc9zHsXKIrmbknMcL6m0kAYKHCg5/BcHePnBD82oXarKMcTDrks
iM6/SmsPM/pSr3MpHUSCugprr6xSlLVXqtmEZaDBHpjBvKqmphGl9Rf7CDvH59K6MMhO1ijA89ZP
vHgC0PXvBgayQMzDfZlykrhrtZIObO5+fKRneT1KjC1SQNgSw671Jfp0iRidkWs8XWiwmL3r7MCn
hl85LYs0mIHEkmNcx228rhu65RB6BcWCXatwf8s67r+/M0UtZJrNFHvfgXUrpcRYQ0xA9lk+O1YM
j4/0G5QP7FcR1m67QSoDbHuh9gUKvre0VGEd7LHRfshPl+7k+qoLsVbDxlzAiqULGlcGSrMV92i5
qoLfqUc4vNLBqw2taDf9/fwegvzFuGPxdPDEScntnGhdg3tJrGGvG66gmc5TInJoKKkDAkrIDuI0
CVJoObGNAtRw1huOiNvroDw55oonhP+X2+FK6Y5rzkbPO6yBXV/faGw+HSJRkgigExaz1P4XmHDd
XvBmScJ2vC3rTLKEKmTQvtA/73Guo3zQA0lak7yl+6h7x4SY96Tpyqr+TeMGNlcNDofwTrmiq0DS
xRD4KGKlNKCJzagFyInj7knKt0nlIg4RsdzVgEV/rRjLPDOcSwFqBBYLTHDlfjU+qzu2kcJ81ffR
j7WMnTykfvevtppg9b1uwzua26oyf4WwxYIomtBFt//FR88NDFQG7lvIIDuOp9Rj+yxJvIPYq1dU
H9+ZeUraoCc4MGYgaxSlUcD3uOrQWw3OSZK+ERk4QqNBALLBA0M3aFqNzBE4gPxM1F14zcLqXgnX
qfHUHQHsGALqd3lVY0qQErTVO/A/7WHNwxN1khfpYz3HXNJAXX4v15NLnvrdtCLh7aEwUn4oFy0Q
h9C7UMZ7NCCdyhfXp2u8Dp6CfB8+WFkSheaWu6b72Vgs2KQ1U/foQ7VkW5h4I8b0oaWbL3WcxUS0
ltBGO1Qm+f3GvG7M6dghanrnq+D88UsZMqRn03WaNxUosvoSfitVgkBB0t2BBMpxPzMdZ/INevjR
9ABqb7d1wb/vpkuoPP5/EursiI3Cq/wRUKqUk1L7mGTOEy+8TUHvgW9Z9nypHRDrYMellDPjKnJ2
ssItdpxydxnuzC6SdpEy0FFziI7xbkNQEsYK5APwG/7sEHcircuiBSLt3TuGI0QIbL+Zt27y4D4k
ELXUnOI3VrfS8X5JV5Z1VDRk4upMAmk3tpoi69DOTJbHBFOMmNCl1H2pXZZRqALnQNCAOtWg+Ngg
ZSLApdx+HDbjC34Y5eNXAQO7B9IyR8g1iJ04UsNplHRnL3u37fOCdBe7CtiNZhuU9SxOdh8uZhtj
7UkC9pcUUE2PsacHifUJ4GZWTtYwuu4DLzPTIsTWfpO4aJJCHTSnXVy08+i7rUd37OEL+wrM4d3Y
amuFkvbeE68S2UYw0R+rtBE6NwdNM0C/+R2lxbUlrvHmuqrnkXLfp8fQ5e946Fj5CigEIZKEb63w
6PqgyoQlCCojO/NpEtR1XmyrcGMGN/kg3GmFXTiphUKuWggt65LUuhkfBfB8FLfEMhB8KJ/lzwPE
3NAEihkH0htGijhSKgRXyg8+GT4/Lroo6mL0xzQk0A+HrtSLOsU70eRJRNk3sAvO/m2xrQjw0VYJ
uFv37j4oJeZrjOnRhQWSaTtgwmtlPih9CFcs0X0Kk5cybMFcMbvCSnt8LGCAOIa9vDghMcGS3i8L
ufyBaSeVH0FJJZkTiYfQI6oJIOnjWppZd5vX0c1Eq+IfI+spg+sIvbgdkJS9G+4XHMh7hRSmFqSP
yim7v6SQL1g/Y3CDpQ1xxy2fh76nhLrAgrXoviEQm4XWxvJZH5ZaNYba6GF2A3HtMB0zhLcBKwbA
/PD3jHgrYfInLcSG5VIjN78jIjt+z5RlqDNtlftvPR5UdTfLZf/l8l5dmQG0Ye7uUlAKwyfLwgT/
ToCebtUByjmOmAuZfzZPDyFGFKffxGwi0SbfU+CLnm6yyz0gMK1n0zt+mwz6LqCiiZ2j3CosjDOl
ZQkITfEwQ5jYhjObeBqmW9xqGKtb20onl/YQdUqeccQ1F6OPDCoEQvAlxEsxvZ9WE5kL/BTNH5Fp
LdDq9gtS4YpDjcwaljkeOaktl4pMM7qUxbmc6MXX/70Zn1JLAongZaG7SfEwksxsevPW4dqlWFKq
6gb3+Qr/Ga1StJz1rAelpViZvDOc+KKwuxlRrahuIQWXlv456oMtTmMAx1tiLnwUw3JWUQeMaOFP
SD4I85wAb7HBVAPsPNn2mwSLZ3tMceKUrYR68BfuAoo/dkWoi7FLvrEgXiUZ7deAcIEkU3wN8iUr
RyxrarkjqHg1Xy0/IA68fEU9p0mSnEJiTXowep2vrCd6N/yWWvmNfZ+MshOYqxFd+4b6NiVc8P4p
N9cZInPl60PIbTqNm5RtDi2AyXnL6PjsrBsyDd5tlVTnfhAmv+EOdSHI5ESTTIbKrm4IHly6ZgG5
Oco+gSuGXh8Xft9LeQYvjT7Oa06NORswJpPbRjttqHr4rqwVDnV9vHFDu5gDe2VWCpS70Zy8+K6k
wbGcQrLh8+D0usB1JiPbkHv8S/REYkg6h00MocNIHcW0p4aot/J4jPBPcL9kX2yc0TlLUVsaISXg
XIdxZC0D+2nEdRy3Cu0iIjS7cyUEfg2m5PA/fZkheEqXZ/k3XOG1BneM8OyfJ072MKTtjVW30tg/
t2t8PjCITpgch/Wb/8JHF5c2VdMnj9NDAApAzBi0XBfRQHOwe8aHzh/aOBPlMHKP/Ze9K1bqcIx/
Pac8fD/07pOx3KTOIQVdMkfK4l9baaMkpKjNEaUJJtWTtWip6fddAnO1bsKoCneBU3zegP6yroop
3/iE0lhsTagjpJBpqRJraqoy7xhWrHZORuFzpC/muu6Gh5o3rjzfleSx7OASdvlc9YotykFHj7da
7rlMw/5CPlgPElAhRnhzI8OHlXtDwhudV7jk1rY/vJVDO36+sYJNLIQZQAgcSXfmp7UF13Jc2l/o
wbXDlrtGiBBYPlsWVebyUHBHtfBI6A/QI1OVWKM97+KH2bFwd5O5q4q6xKopi0GugPAF7TSQK/W4
hj/uiQYloTMqIzV1B1ygDmOgNtaqP2dcHrepCvLDB8ouD9WntoML09R6BSjPjfcCHBkRml8es2/y
/69SOQz5M/KDGx0N3hl7sqVXZgWazBvYQEgQkn3M2WsBr36yXVWOGaLFzFxpnG4FX8N6OULlXVbs
cMdlJtJK0EXbMIvGYwpwku/pOmq6/YJ1Ad9YfidnW7jlH2HwlqzwGGeh0P1MMAnf6dthBLXV4JCJ
jEhIFEMxNoSFWe1tUIkCSXSOMT7gquRJVOllffBqfJzpCCz8ghQtDboG2Uao7iywvlU5rZFIGSsp
26xIcA9qMhYxT9BG8amd21S6B05i/WLGU++k6nUiVJXZ8Eqyk381WnQydXGJt2QbDVE3toDMAFIa
yDOEvVMUPN038p8bfrn++6+JZowqXCodlNaUE7cbedHEgs1po6tpcjc8NoVo1jIxfbKgB6oGSyL3
M7znqSwhlxj9t8hWUclYZHFpuBr5NXnvKkBOnU6910xJ1ZkV8zfQvzQSef53fYlyXnlQE2SYF61v
98nZi9WJpL2GWynyVd5QL81GFDcWZRkpiYdCe8aBxrGJhDnrbBHNrhfZWbbbbC3EJHppiJdv6ccR
frtm6cqfC5NApJQAOM72VpjkzzYXDp1dEKdnWi4RVQHIPd4WaJkws3M3uY+L7CbuXQ5rfVuQZHpo
8JiRu27Exjvalc4o7FmjaGli9mnsYj30cNgVhRS3f/aZNd/0wqezXZs6gMyrd6hPQK+v9jjriNc0
H0pORAePi7AF1X/HEQlpWxT8m/nmZsPbYV47eTQIvCBJap/cvLPS/ot1KpBQIIwmVSB8E1JC6Ox5
LN5U1xOoI0Dr7+HkurRSDnnWIwUqCXonrmqKqv5/3K96M4SE0eUzZNQmW9oMwig0yDqX95IuzEJM
yZRCF4lzmi+R7aukNp8AFPes5LK8drgJ710iUpnVmcLxw4ZLlA7Vt3C1FcZZaSS9gzeI7qs0uUNV
TSBmh5fL6kQmqo9ryEfxzLokgtvxN5DtU7sVosoiWY8HpvCoFNE85rSVyYGqBFyP3sb+e11qo7b8
oArTCtWiHSOpKOFkihBIqXGYMTol8kpjdZfLuwCsgDoFxThYzvpaeEnOJf/fJRf+AVhCy48+5ZLr
jd0TlWPrdkBvCyk9xDyPR2gn3s6WVu3PdZQzzDXA6YraT46qYfIbg5HP+yLXPbYLac8MZPHn3p4F
ohjanv7GW92MyLn8rYeO89iO3NNsDa+5Bsxi0au2wIInogN3FJ1ZH+m2wjHZm0DM1LHlyJRtfDPI
MT/bR4zX60VEReOY/7B25E7hI+TvBH2Yd9FuLEOzcnz+hIn+QNL4wKSCJxt7Rn+fn82WfAYI+uCw
iMwxEEn8nuCSBB/1hnkk1r/zdvQKZ+cbXwTW1PrGcCXeKO1A4BiHbyWqxF92HE9n+mP3wEkAW3qj
nIAPaoZaWIj2JPVWBYgpElJuNgrL6YhoS7OHVe5gE1ZLjX15tLK8DdTYN9+KHKd6Z1JuIedEhc3E
U/9OkyWIuycLlXuZ8+FGEKIpUFFx0v4dHlNlmBLdYQ6QoWHIAT/Om1vmq6As0dTsoaqgQDQ4MdhC
8eP6/WH95naHfOSlD738EurQPCnKUr0K0HmQ6Ub6sU8r4bjUPgP2lJM3G/XpQGOxL9Sxw7ADdJ9v
DtEbnnYCZIq8ahVnd2/uL3vHqPwtk2UiUhDWfmQeGuyOURkW7F6/Zt/8dFIZHczX5JIp8rNj0uJq
/dCMixwP0FcFqTuf67o1UygyoZHEjEzqBkhvlHivuyWGvNzaSJ/XLWdqIR44yIbXw7r2KeZyFW0b
UjzOMt4Y4qndhCkb/1hHZFnApdYKEUaEs1IUFdEJF9ntRfjiAAu6qY1zYP87Euy8YxxfdBfzMSDe
PqsqUDRxE8I8QGY2TZguJAr2a2cUOrsXHbUstrs+KaqoTQAtZFDZE+/pq3Fz8/XQWShLcCrVsRup
SjCri1vWO8CRvYIuxS0fNQSltzzLrkOoI+KkDZIRrZMSoeiMqDWg/sjC5LI8HFlkhZpDgiuHDOPP
1T91/oT6m6Seg4uVHSI/+MZwSEQN5e9JoQjiwMEPVkqcaou6+cK66wELtkljDNbopnkND9683wsl
CFmGrDgVlLjvJEM9j2dRWVSI1BDiMt+pUn8Qo18kC5G4W9RspPIOuJ6xAY6opKdm6d0LH4+FNSpr
b4HrgfQJWG0wPGAsHdCSi9J+IOY7/2dq0tcDWY1/H0gp93dwBBMxKU9bJ7Y8EmVDGwV/GHz89U8K
8tjBmKu224gLjQHkV9mGof3offUVtRU7X+5+CBdJ2WBYTTnGo2oxY2UiQbpeThOarZcdyqhgKCzm
EIrA3Zu69hGxV5Rpc893+mvT/8V87jmsTlGiVtAz74etxXJVrMlvVqaYvujJlJVaSNZ/hXDIQmYo
FYi2cCdOFuLgGwyQApWcwxZ3RghNuM7PTJYvrIZj8l9/glsdkXEK+V06lG39bH8pP3hDOtwHAVmX
mQCOkb9qMCoSIIFcCT6V2wd7eqg8hi3gqD7YYeZoTJuDhnX6VstyMGdPYgaC27m1Nf8PITeK1ZSk
5B9Hos2GV/JuN+cNjhCjKEzH66hQucyOpJvzUYUdaQMPJOAvpcn/0QE1+s8rWXUNbqeNgxyLc86r
/AFT+z9QJ/nSQBBcaK4XZOj15KzUeglSeS1mPOA8lDzfznllgP8N0wqsn6gY46734Qk73mUAhulg
mTtzLiff6+AQawYKq9DAML8JInpqDDyIixZptpbbikImYu3goXC5bHk5taVDoT0xwAt1gekBUiwg
SaIY1JvKvI8I+BdJ5Sq4VNAc/FeOZ+vLvfJ+E1Nk7rqGKOzjvppRfgQk5Lc5UboA2Vk/V28+V3QJ
hspZqhVfNinnM9iP3nLHXC6wSoFCzEsmLPYFGNjERVgrhbZWXeHAt4Lx67+gELUXtPsmgLfupGuj
R1+BtnVViXe/CjE/iihYQdMu6IX/EHjWtBMiccUfhiy8XE39ox3KsYhTwKWRT6Px+OgDUIOlKNeu
bAt7CCqyIz7cfKESasMEdldcGTMbq0l0f44YlHPD0oK1qCyC2UXYC89iv0ji+WbKvGcOzrpRyxZS
awAIk1f5W3Cs9oHzup6jWavKILwD1jvMtv9QhsEiiWN6m8ZPn2K/cutqjdrBCSa5wV4e2t/zygDX
M8RpFBRqHwXeFQIdUn6R6dKzYqVMO3ATHplcyrUnD7ZgB9MVzWC0ke/CDN8qc943w05OC2YVXSFQ
Vt0LOgP88CF0yiQm2tLeal16KQFwcK+Qg8pfBnkzDKl4C1Bk0ToG3FUhtcdZ67IDmkrs+/go1bNT
XPJfqVZWUQvxpJNeeoCkGgRhcmV2XGkOUSyTIv3suhrdPS+Kn3teJJJqkK2HGR1h2DW28J4bBqOE
T0v7k3/N312xNMifMOVrKmnT9YSEkXFFmpQTJXFXCoQqeL60g8zLKm3xuKmwt5AJJl3pFv49gYbO
RvH//s9NIpRtd/tp7W05cxPT9ic0q2k2S5d9aXsMS5X7qU+xvvkmwKQLfJc5I7xFGruczTbzKiIS
p8WO2hYhcZSMqB596nTYos1fft4AnFUE7uYv0bIjFToZkLLZKpOAX0sPGlBhpYprCCxTpQ1U6D1p
YKg5cDcg61gHWTZ/t/81zuaHCS8Z+qxBAp2qGTYlR7rmib20J28/wOxGW7z2XB+aH6TaDd/HAjGB
sYRSWNhD+MAMcy0BOzCcgFPmMFtDt+B47A6lN3nooBDUtHcclKQYhYLNbOZhJ/0xHhXkKP8zsTb0
EG60sdlSNx2XWiABU+pPWxxdWjPb4UI5c4BnWlBy9K+QJE3irtBJ4dHquCc+duuF2u5HqvRqT73+
HA4ihjkioaqhILYb1CRzR8HCOjoMetqYkCZE0fjvad3+joFo6pe3DbLWsrWTJFSphHvLkw7oCKQ9
Xvpd5oUJr3x9V9y8ek/UbqlBaLEEIKyWBYwhJRtk1yaLikSHwsoVX0zj+xQ8qjV57fIokepq/pp4
WcnlHd5qZ9tQa6YR1cOGViDCio5uGSffSPbOy4QU5jQ/yKxPlrmtNQYL7pwt4GqS0sC9790sf/AJ
XDl5ouiHfOQosbFX5VhG5dtJCwUuscMYeciB7vTSRmfh6GrtWYdnaARZ4m+v+609rLe/2/ROxTNp
6NABa8ftRls67EudqZfJ5IK0FZV2O5eEOxNLJVusbBbJXXXinU+qfYSSzofbOxa7NrmwfOX8NCZo
EXXUIKvQreTkQpTtyDsX/yqpaL5e5PM/d3HM7V3hOneQR3uWoT+lzFzD31miIJ5JDvdxJeh/yHfX
GsFpl6BW5KzodCaCisdh6wvj4qd6yggJKRclHCuQDM9lP/e5QVUAA3FBOHSaPm5LApDEtUKMrRFC
pSQzywQCTsJdWRbUqwMDATMw40uENbLuQQzHD/+begdoaMRoyzl5G/tWK4zJHmTiIPqDm/EX+RB6
N83uRQOru9UUTWdkk1kzXyKk+Rt9Rm0dTkLpLDVrB1qnMmczvL7pn+Mg+uvqnb3m2eCtM4F3X7TE
M2J2cVllariEvFxuvtIdqleRZn+5R0so/WWD8N729ZCZYl49Lyvke0s3oqC6iANbR84eso8mI5xq
rGSL9vaUAVfywfhDVmLYEXVTl28DkimArzd+p76WiPmqpPrpltgvRPe/T38OLuYuBPNzAsoLGiCs
s7t1WfDaccOzquKxMfD5BM3FLYllO+8oTOkLYm73c0xr7hwBkyT1i0tuPgB7hD7+tpTqcf3Uz801
zRTdIaflD/thd04iwvvTCUmB9Oqyx+bV2H35/5fbRgDIfF1OILg3rLpPw7jugGz/ty1CTr1gebT0
rnZgNeiMBZ7CEJ4TQUuduIzDL4y5TCjdnhnYtfj//C/HAzUIeaJPUqIIqotg895XG1lptE0qc4+w
kSbr77FFE3YG1j7Oe9cnf6PgPrcBHutMhe3VdVTy5u7f+qzg+VM5jAQUbaYvzzwiNS+4YUAqsDPl
7kC/+kWs0+/KzxnDZ4AvGJhj7UUPtQHOemoghPc32tojp0V//xKqJ1brEIUhzaeqao/C/85hiw7k
8SdvX0bKVeltg+Cx2q3y7cwo1x8IfV6Gn/pEw7A40fwvqLakyu17pw0xIlDFKmqZHyME74p0cnx/
sU8trdp/+giQEK/K4vmoPc3w5rkaoeO0QzEwaJrWgO+e8DAGh3bZQQsqbBQfBfqmKdDxdMH0e3S1
yJFii+jGLy1CSBr/gVbOzY7bK8fwRawiA1JI2FekmCrOauqtZ7rDHgRtjTG0VcvZrX3ahvMZYuXl
jEjfu6zPm5FvDqrLxF6jFYTipG9VR+O3UlpSD+bs1A+OnZRjgYRfECi+OcQ8IkWiL7MnspldYaBn
QNZEv+YLtlyi3Ngu+65T7noyCOrvh4B6twOQjdL2LQuL9TSL3/K75QkwNsW4euVTN4T9Utw30+X9
8cnGk+3vAMUAtl1nbGOO+AkrdvjjCoES3fwwcKDyTpjcO3+lB7Glm+kTsO9JyLzPQ+NOwJcNLodz
L6xzIzO4E12SklSSAWf3L8kU2Z+QFTElPN1Itm4OXaBYnyC7Tb2ITMSGqRMhkhMKv8yIpe0Bbb/o
UhX4Ql/0yWfVRjSBS12G7yF4sGSXa5Qg4tdbPllg49Y1Mwiwaay/Ijiqs6RGawqDzkNe8qL29jN1
wF/DHUiTUomTlTFePaKtb/2nKRiXYNgi9yIG7nSTER+ScINJMvXLyvjRT2JvHEQuWQbQrI9sLyP3
k/oVmiXR7IKHVXw+vXyXxb6Zn6m+ertd1eX7+wyDDbqkd8QPY7oxe/mq0Bm5pQ6jlxp2TdPgKKbb
BACW1HodBa6E48Np6PgnlyP2WInbICESq4QzqGDu8i/BbjRJF7pT39L6yoRHXIIfCY7957+y7ckV
4H1mbVMqSarVLF1kBhrTvFlSa4L5TSEDQyI6c8MPQf82pf1yPIZsnIuAbf7FInbAdMY5VkKSsk43
FS8JOHMoVBY0lTevW/yvBTdRNjM6DPnHGWuNybF+5ROLCi3jcqDR388VONwDWYDlEsDTqLCCv5t6
d6JCK8+Wxd07CD7svP5YEIdrW1AewxqibG1lj5bxTa8YfFUdNu9/o3Y+H2pb2EP6ItolmCqMw7i1
ETZHYObED+DY7TBQdUNFg5KoatCIM9mqzQMJtGa1dvkSUGBLKTPhOJ45zGHMd9XC5BbTmRNRxllL
lYdUZPyWoz6uEpySTnykm3lURwkeiUWlR8F9b5A0X3+HCVFwV4lc/i1E2K0VxiB1tB3btdBMUdfc
M/kOGkwshONjOrTzcBGzUvE1vQcSbvNQ5oqTq7rB0jC8hK8W0xnEJ9tb9/I+cthLTS42T+nfMPYu
mHOZidQ0v1wnecaAKJUHKEmu566nzeQ6GF4I9seM1gN1CQBGy3SJT7HWRd2S0sZhe0Y1iCKHJpMK
4witL45a78nJmqrYDoNMXt/twWQhaJ8aLIzinsJFcllPZ+wr7C25CzgRQxFhFRfZ+nXS1l7Pp7uS
f68fkAm/m5knydqJsJjgwGAvfsnHJhKd753fkCN4r0/Bs8jBFA01Gc6rR25ZwTMv1958g3di25tN
oBHyg41uipLPnBvgZjGoYQBqZ/9cvUah4AiEFr/D0JmjpYfwiei5AZw65tQkWNYug0Lsjvw41PH6
gAuMlsDibrJnstrAUYSi+Cqa12CJyKCjgGm68mLejS3iN0oVgJffRl9OlrHV6YyK1gEUrmGpBSX5
Ko5Pc2+mSiemkWwQM45a6TeIDpO9yycaGpfzLJwGv58DRyJ6gaiHUO5FPUajzLDOz4lCxqwbYqJy
La2A9JOCWPX/2UnHo9KJp0pgU7WVrSTbSdrWHWy1D6Nzie9bLwzbEu8fxJUWqlzcVk4KvWkppbZZ
elWzcHIC3x5nmEQkM37b/k6qQP3RrvTn7qnbW6P7689nAQ5ZEj845gndfPpIChSJYyyH9LZQZC/w
CUMP5SBNoNhGIcoHfPdL+ErFdCpQXRXC9spE4aFGEttqae8W619STV/lekCS4ReMqPW64lDe4oNw
CDczN2iaBIF0aUdvVia/RP2fKIWiQ2H4G9AW+r0Aiji21RF9BKbzj1KrtuMBFOVL4+OCOeJodWuI
OdeuLjrnCsjWrSK5ilwL52dRRVXjjmQVGTNyyGIXFdLYWX796BdzIRe82kavenAMBJWU7aIaROS7
xJFDmmrwlcM3gS4rpskVbYmc2eQ+yHDe6fUUIY/ELAIOkjfyvMSRV9mkJfpIjIdAR7v7hSyEyZaj
rlaoKsLckIUUIkgDwBUAUJernHQlGPf2sp4YwITFsP23dWfOFrGk8XnH0x48EDth5XKULS91qa63
KEs8p7kYuaiUyoNKjfIvqdei1JkdTq9pj+7ehxguvcoMNXPnV9Y39dDh8EtvxmDG98qQeweARjXh
cBORoq7heSycwmbxxSt0XVMWW+DZmxha5Tfa3c6qA2d/Wmqk6wXuKW68an//maovBseUnFuvDRkH
XijRNPa2Ozhbl7HDY11dmxH8i0ql2iqnwO6bCdSt/H7OY8dK4D2j8RDPE3ID9EgFSgURFwcCGuQM
Xlgq5gTv++oWRRnksQsP+ijFk/1D5CHm9RvwW2Yh+9XOUebSXvjnMQ9q8HfqKDGsCxziGi1yEnsl
2abKx0oan81z1RKaE43g/6aMNk5mgTMeutzOkzxg4Uykmfanj72tmr0ww7OPnZKYGtGxcbmMSf5K
lcYbYBPf93BlkF1BHqJT5u+HbHC90fAh2vHcVVLmFJFT93v9R/miUbeKJj2X4He9Ay8TzIPM1vqq
aqLAoCi4EKrKXVa76UHyuChtXu0+2fusFuJdte9k+URhgMjZR/EdloJMyg4QBiphsCu1B6tZH5Vv
Kg8gw6qIVXDYUvAEGd8IaHQ9QDL3Jzjv/L7b8T2JZjQG3cZe1HoxigWQ+USjPlPq53ihuPLYEK5z
XkCVOD/14Nxio/4HEV3rBQDzXO//ctKYdgrOH/6LIhRWPVHYWKWU0aurvI6qtHC1rQ3GoVAC3KgW
M7kHPx/oCWsiKZc0AngpPfS4HF2e4TOE6o61y+Vim7aYr42kIW26+HsUSAhW33yaPGdCuG8Ng6+Z
po29j/8+7VhXWp9Hpv57KmWXldMb+5OJJtXsHRZqrxFfbMJwEofWXkx8Sg4D5CWPwrYfVmg9wibw
heQsYr9JmjWBSUe5rx7BoqFyX2xVMwm8D9xBR8n1nE1QzLcn59LI9atiOgVlFOrtNc3aqBppQhXp
6Y4xwJuuKZTEqouK4s1bxPf1zvOMsSZNOXz2qn734PH4ryQulB/P6EPaJRRuNTJTE7tUu9M9q5q4
bX2Vg2pYPog4/xH6yTOD9mY0Rpjs+/X656SALvqgf9ZJ74M/JZ3MLS/wAbdKPZthJIk3FGwbEqf7
wPtsj+WO5OgmjmEaw3A3B2d5z4it66g7shtUVti20wFHI/Pk9stzp3pG3JFhYBPoDYI1GzQ1AR/b
MSOk81V/FNGI4PqBJQvqpmWQsgjwHM19dmPk9R+q1NeyATftr3Kl7tzrwW8GIJ7UpdsNhI+oVnzT
KldRJeXy3T/zGtdFT05O63hwQqST9R6teunINA7xDPtKPj6iFbw+zwWnFTwQTGeZtpMrX11ZZAAP
Rvqo2aBZ+AIlsaKFdTsnuPrUrrxiB1JCJeqRm96GwGXlxdXPfPpPA21xp91QosEYCZU+/GyM9zfW
o4GmOFFsWC46quXZIh0g+jZB0F27fL53lFVNBf9Htr8rvJxyvmmiEiTcV8QIXojmTkndUrCdEFF4
NpxFsBXb3YajNgNeR2iXrzwVkqqqK9mNxOOAT9g53cDD17F+ee9eE3/iNFd/sjmqB6jBacICnxBF
qDaPDNMOn2/inhqoTrqq/5IJB57SzNH42Cyjg3vBeMGKqIbhEvJFEFHGy5g6NtBaSSd9/yOpOrBW
TAIjhTYCbi5uyukUQQRKTlZL1fVGgwtVw8Gwjb+CnaxXb6UWwgaiQB+yo7gJ2CS47Jjn4zdwO/3F
o65umaVWYpMsEKZNKtXSsrH3ucz32dhBsY+vozbdc8M+9hsXVVtzsyJustMV9plMdNQ02NVke9Cn
X03pRhp7Uzz1IFGvJIDfvAoQe4BdLDfoabnsqWpQDHVjeMxqmHZBVrPUUh6ow0Gy30QQCY4pTJQR
uacFIc78HUbbML5A37t6LLQs30Wrl1anCo4CcRTkvtnSIglpKGRUTXEd7O8b2OXeT4kYhWGm2g8L
7eCVFYUNel9bm8qd4WdZ1zk2DrrHkwec4A+YAdbgHo2YJNu9u9qDBWPCWsnu6G5Ml4QI5EyiFCc1
pqJFqWaiHWERAOy+PQKt+Mmm3l9jQ0udaKpcK4MGh23PV7Cl2EftmYwz706fGPOgLV9iMLD6VsIx
iiuQHgwNbMVXGWk9SiPRPT/fKPBaZvxNXZXKUHmuBwPBme6SxZCNr8MC3qbT126ePYKWGO7+UVv/
8jZmHCXYb79cjM/N9iynERqFzFthVWXfypnaf1zEnmObt9vbTsCF7nP90QAVHuILx7CNYThFpfI3
Kua7b9zvFqPV4Y7F6Slma2jSGjJUBU7ZPffcM6VSbSeas4c91Dy0KzUwNK8z0oCSqXeOPpO8v2dr
rLh/8nV+sFA1HlwxeprmAKuwydYlF8UWxg58re3vtC3VRwuztnZ8k1WxE+ZxMbs17iB+1ZPYuv5J
abdGa9kyCAmdEko2xnsG1YN5Fe6Qfnxu80veHm+R5L/Xkbsu+EZTp9tSVHr3JtvMRtVTOIeKzSAl
o2FmqDDB9XjEsmli67rjoaZr/vudEJnGw/l2jFMWorjQvvID2Cx4O7EXA0dv28nTnvTGwUv461/K
NZfAM/sod9FSSNEP6YDa4AoZrOSkoGXn3aUutDMmhXBqUunLpx9+kPqlmWdaAx+F+pRw0bMqaKTM
6MBrc5aD1q8qSbLKA/OGGqe+H2lYC2NX2TMkQd3hLRzY9um4tOHHZymfX14cE9wzJRMjiId2sqeC
FaGvoBPvzhggB6lXLvZUbOh+gKk4BA+GntFcKmjHMrvHG4JEy8yTiU5pDy4a7cgxBbmKhayM5Jlj
7GjUqcTRovrFOMPIShnWBqqYGrdCDHNvEPVJHcqu7YOpunyhhkAz2J/3loDD7se3T3xvHjkUrkkm
ZoswnTWbYOQYb2DA0AAZcQLq3YaHPfwv8rf2IycuU5clCllXT+2gSBHUfZUj7gi/m0lJdwUftE/G
5IIpZ8uCAWhAwIpRtqcHnxkNpLxEHc8x9fdLF1Irw42NOvrI8Ik0hEzx9iigwsJJVAeCUA7HYEqh
ND1l6wGNjSrrMMKDrojNmwVJxkXETLQyxVPR514nHUBWevl7ccuo945GtXQLVqkGOh3BWmF2YrfA
etVWpyBB2ugsh9VrC8Glc5TxM7nysar2l+D97ch7sPSc3uwtTLTdBaqO+vWqSq3eubmPcA2eULNW
ceEdYh4cXxgLk+XuaqzTC5J1JqSkqe6yGigPoS2xisNqAS0ECtLh9CYtQO8bepk3Pa20wM9wwsnl
bg9RqJa+ifU02BTfJJ0PUkZTlpN+kQctipT66ctd9UFok64BSVRlpuBh1nxv2dQo2N9cK/fkORr3
uob5/yAci2RFSAazmEeFg7gZAj3W5er0NvQoQ5wekPtUk8y28jlcMngn6ufhE51XuYo12Ve973GV
bb0TsoGunD8qIpSMTflGxAlSM1XEK988P4l9wK71sW+A2dVc49Y4Xa5Lgqyp8UFxNlq9CdkNyKjS
d4CMfjeVCVMVPbb9/GhXLELUtNMqn9MxnmXGBpz4/BPA82oDQvI9xAXWhHFH3ObUjW11raHafXB5
IFHBfwgmcYVDHDDrkZb3HmNSjJHSEUzZF5NkA/1/P/8o44wUTIyABLmqNq9/smkXYwLIPSnc1uRP
4OjlEtoRcwrGuQvu5Z4UPNZIPue1PAgFQN6t1YDSPXURr+iJrPkz843WzWu9g3bA1gmXcyW2+jYl
J3vhGAf1yJvmTR11IuYq1GoflyDVNtBoXnHFiAR1Na1fiWdicM6ZNspKNVVBZupUmkEwfM1M8UYh
2lJqvHHuJx5XduOdffS/VdNTSpcBmkTUHaUwbRSDi8pEoighqs0oz26pQvEPqGheGu9wRWN0zrJb
0M782/z1zDaRnneUpgmXZrLKflYdJThHMHWkpQF4tk/mG7ZceMBPruBwApuTRBwmFWsRWiOYMzz9
/zkGXc6Z2J2sPWTlAOtL6BhPw9BQEoSEM2tVm9YZeEjWWbKQhlU4QPapSSVn3vzzQ8JYo79ebQag
1fLK0+4sZ853g9OCxU8SwtnjRcpUuVI17kzmDvlv5Qprw992PadMmhVa90wsietc3G9S7U1lNVsY
RXdV+GVnZnyJemxcSxOtPYhw6KHkz1ZK3Gb6wiJqKf/Gs0BIVBtuJ3KeCbhoJMpW3xb0RcTpwZMb
2/Pnf4ugO8odfg9HshC9MkA364WHKxB5y6lPmkX2nrhM2IiaSiP2KCFpcJ/J3b6wGHcfLHqyir1I
7Oc5BbsyLzoWX8tDElf3KKwp/hkYaqtkyaXSlcraGQI0JhWFZveEpH3Ws4WeE6/wElw8BQ8mOe/C
URXNGLCKvxjO/r/m9hEfS4ecV+d5DNvbtzSd5cHeQ53wJ3IV5/boP57TV7bDl1CcUKsT+0NipMMW
gXdcAtp6K9aYJBsxFDYv4Tn2Zgm4e2Z6uUXzxWDDeJ4GRvGxB45aZ3Rx02D6LLF+6miI59Panifn
KnqALyuYPZpCnWh99DQomnYXMrwMcwNRFWzZMRv+pRjkMZfcQBk+Uw/NuZYDs+wdES3BVIUWHNXm
/PrPT6fwlCoM+9gsBf0iSQxAnhENEUdOgz1prqJ3YWBPRINfvWEx6djWvwHMpJysHW6WNE+7F6XR
GNVacVRFO8B7isx50GEunuvtRzbfChWEdauGUrlENRV18+jLJdKVumavpce4y+Kxs0cbUfJaW52N
Qj9OX8+wUpRrKd1Fiae66lQODERF5/lhEf8hk7ebV0zZMs6ddw+zOpIGxEQ3bvAvV/iQ6BWqkvUf
Xp2MsARYJ6vraYbds14UNx///UZGf/ob9/Obwg8b3ax5mog1mHDvoDHTrVoOXI39KidSXWBmlQrX
DNPnnAiNkRaOT/ItPHMDTQLvCR8VL+3DAwb5/cMtReyQfOLtz6DZ/4xs0GzqR/R9kt0gFcWnoLcM
3hqyhIxELgPDM+Grkjptx7G/nyf9P0Gs9UiOPjc7BrgIOyADjV/34kMzPKrZ8GdQXjNzlFaXzwom
JlJoAyeKbg+JAqJAuxYnqYR88X+T+8Ey/QbQcuhIjEKmWqEgm5FLEuxiytX5mFQ0HiR0XM/RkpYf
67Q7cnRYLo2sdkK+b8v6AhBIJLgQm+WrbTos+ZY737Lw2vl4UdT8kXW0FY9wsk7xnzsqau6I8L7C
S2gEXEM/3oSsYE1m9jY+OKmOEZYLIz2262C3f+dgStPxdUdi7Y2oQ4sFgGqrlSksmO9B/hSLsPXg
MwCVy+UMipYJoIz3LHmjM5HtHXzp/82e3PKy0Pkg8ctqj/UxlCfzuthUU//o6rhgjby+H6BMfPqN
16HmkyVumCWVWdzxmi4/u3y8cD5a3ElsoGTMAJzrBXT85Nebik7fCFmX5FDVaLvVLf+2lRZE/IDW
XPQOSHFtAKdD/cBKJkYazSBUpyIDmEtlGrFrnB4xf4FtjCbtLdOcf5s3bpdHtP2CRl3SSdC58TRE
KkhVFvJ/4eYDKhRf9xaNiyNXAvv3lI9Gzn8i43j9K0xTKI5A1Sad/yYwld35S/ve6M/NElTcaZ2Q
DY0xpVAYCw6Hb1FtJhTQPvPeOsP/y6iVsShsouRaGay1bsFeqh0AidqywlQ9NmIrmvZn04j7crxH
45wQxkBwTi24zdkNfNAcZ4Ine94QZ15njuvR85SQKdeTO+tneSSKpmmRIbKaHBzFiXmbe93i88ad
0h4qMlJyt2A5Wo8wHdzo5nvT2gOwkdMZBs3wjLsDCOJhFZ29GQztaebPp/VqptgneBxEQJIGa9uH
GwRdsitj86OrkM2pfV6ZhFrQumPvN+KBHDMnLzdj+aa2pc81ps3rAcJv8NK+ZUiI1YyqvgU3ubsN
4gqmsl8h7xJul8TkhYUBA8tB05gqiTZUiR4H+Gz2h7srj5dcx3Nw1Ohpthod1eA++XDwH7t9veTr
3CR1dh/rd6rL/A9qEOIoRHWFcvnAojk86e935XugN4uLTkm22bbPJixNyuv3HugETrfYpC+uOtZq
slC2OH7GZoTgnc7RrmbIiJMDwrOc1J80CwslPxe4ONBJzLjQnRJAwTL8ixnf3zbpRfIvRTgVnl8P
HWO2p1QrXlTSbOQ2aZTxmZa7P9BiU1aTMyZKm1HsbaofJXCd68eEdJJS8hRXMRyFvDO6eNjlViKl
KE2ezQH/Z37I+He+M9wENAFcyQeZRTrmEPRykEcuRhqsJEDC49Ys+RTQEVVCBz+NpBtekREXfNsB
37H+ZpkX+Yx51goyxU+iTyQimIJrkTuAcCv8e+EGj9QCeu6k2bw1qtxKat6V9YFMQD1PqinpNEdN
m9zkWcvxE2HxCNu7kiiniOTtlryORlO6BfKHvDVuB5ewKQMAzVyqHI35a+0RsVKR6zcyMNCz64sC
etpXl0md0YrUXo8RNZQJCxK0KJDi6TzOKsoxLGiDm9OeWj3Be28mSEV9XxfkcdFgWErFIf6uvlLA
6VVHG8TSPjJ5awDiMyHkj6khzeLvynxhqTBHjTe1DGohYBfou9sNAlAh1p4DiMdcbzGshvcMvDqM
OV1+tQKEvZXL7Jnj6V40yScfOv+zapq6ZUkSyy8IEWubcv0IUw61ZmVPUB1omzbxpMvc+TWcdkAP
BNYSg4NHa6GtwlcH63YzepLVwGI2PgZ4xu5mdF9x/4WeQcKF9rhhk48RjEXXl88aRlXTN741ZSBK
OKOFbnCCgriMe/1ZlppcSuCja0eDo5fAE+Map74aGwkFS45LP1+oANOzo3DWAQY/ZPwmH3ISV0ba
r0Ywz0UYIvPqNOo3Kze4LePd3RC1PbPq+otY7cAhR6cNYBTvpsM6pVjL29gQvTu7SVnk9KMLxpze
K7OYYhIC122f9NkiThY9/Q7/Otyg1rm8UI8VKf2nfQVf3KtHJ1PxocxP2RhFm8Ix0/cuQP0MTHvT
ApCqk/AMt94Q0RbC4fsTeh1YoEFXWuyJ0pFDZ+Kq0bKQy4AE8DZozZFThaAnuIxbM6+V46nS2mYL
R5VXjwRmwLKWyA5JKEOkHLuiK78nKPTagrBYFYAxyow9z/346mGxwLgV3C3tDQOxvIzIEEF59MvA
T/mS/EMy1U2CEV4zNPVhOuzqUBT6gRFfIAAdA6sw8JS3N9cTc3p2AtyqlbhZof8aCs4+vrZLXH3F
NOfT6c9WV5WVshEAHF8Sy0DkPruXTIhqssuTIfJy5rogP1n4DzXTyhjnrMIfGEpwdhy8SjHBqxI0
Ir0yIuh9xZosFIC/aQ+WEgty5P6hHl5TlOAhX65lPm6/ElWKnsOowbllQuHbiC5Y7Y4HJUyetiPy
7mwGP0029urCY4s1LcQpq2XlklhiRRwwKkxtVsNjFL5+6zeHsyqwiYD/nj7X8JzeNA3qa2t+j6kA
0visQI0A+MM3Riyug/sQR309gaQ7K5qMnxeMZoeeE5kmjDv/CA1XkiCDE9pLAHhPpdpBr4wLro28
iS/nP7PFZXtvzj3BlZE956lLCvmzc/5UMlsVyhempLvHC2r4E67fKh4P1Q5wOJaE9FSDAHbsSDn3
LYw5/qT4JUvLnsyqbTCiXu6fhJOXSSqPqgD2LNTrggHy4v54iwpnnZuRiMXn/zrIl2dJ8LjzkBZO
hp8Mo0NhVkjuEkJqFP9w+01n0omNhA1bcHr0j4t2okk/MzB1i5jzPZjD4Pkaw++9N5OagYI7MQU0
nx+v2ww57yGoQA6k/vmcHvqxIv3fw0uqqV6jSv/5It4TGwIiKzoy5EnRgDivKRwzIvNpDFkz3VKE
SudZORgSeMHSVJy6grYVT2sc77rMPNgiI5e9dAUbgjOLppkLwzEpyRBC+WobZE/JZtrGwVGedUsp
vAI9JU7As3Y91BwF259r5UE2pjRckZmZ4i8/gXd8/QvFsQmlZp8COKqoWCWt79v3pW3PZR3DqfyQ
DfDgpiChsiUFAlSqvdByByNy/5SCt6ayz647xXJpT3jwpvCcjB+ljVnqxHllxVC8MfbwdDxrwXkA
XXGl1hg67IQr+OBdpObRBFyHEKWCTWG0W8BMQzURdailtLLHD7MaPpLkcaD8dKjqpYfSY4rAQlSp
PzdP7MfN3ZvHENG1ka5DMmjShFajkZ3vVjwZMEe+CEvkeduUXN8p7L2xDYDXYYkTz5wpRIEPzSbx
87Cq8en13BzkhvSVRfyevAsAitsWc8H/Nl3ZAs6BrTsdtMF554Y3BwlgNz19S0IReIhzhfvzqAU/
huAt2eynQ0KukyoAC45AVcZhaTg4RCQCU5zvb/eTyDqlG2LBSTiBxMxle1cWgRKeaOA57ECzR+Vi
/JavXKJMpcvkwBoiUz4SqNv6IJaJ0d+JiMcuWmeLqaJN6F+i8uV3/YThYmu5GYYfcipAanR/d+mY
yffYniYwbO9ZmKa9OppobeQ5xTde2UTwVqVE6GHKMZg6akHx/qLjbt3Nl1P+xOIMq9o7eGs7vLhx
gaEDfUhcbOx1n8JHNVObWN0JUaM8/oR1+9gU26KvKwyTUlPkWa9uivFHvwZlfZOuqtZ9H0XmbKKr
cRYLWhj4okIMWJ73WOn7mya32b64Ym6KnbrN9Pk193Jm0vtKn4vc5zU86ra7F/lZHTnybHm3rOOK
PdcasRPZupZuSFYHR+3oYmzyitlZM0mpSQ0VsdFyxrb3/qhryKuNfP7S+MHEc3GnlKrRm5wv9982
1bJpqo3dzFr8cH6KeyLgbwNnCCHWLQflE8D4+4k5Ui5tDOVLkOnEJ/QbGb56H60FZDXZCZXIhK5j
fPOlASCCnVXULQFeS06fR2A6/rpkB71XzsZDYQgD7XZQxRFD03cl60rMiSMe2MS64Id6cGTPpPl8
Mk0aw9RdOQdvha7WGgiGlpqhuopWXxIwhbM+19K4B6izpb/Quiwn+GLdu3Okmn/cbEGDXf4YRBzR
gZNuzOHahlnQdyBRzZZl1hYuJQFPKi3hvc5OZKNjuo7hUy72qJIdhQkL/t/mLxrhHcWBoGGCE6d3
RGBrRMRyBY8/s8r8/8rNvau4nfc985Co/KGrCQ8jbwiLM9+2R/Mmx+GLymVC6MZhHYLSZrbma5ae
0D5UmujRHUsdaY0/5gpbQfI+GStVVfFvALDoXfahS29zbbLJvqNIAlXVKCRl+Rk4Yqw5EUNEkuz2
oFD+veBTas00AWPpuTn97XIrO2n+qQpyGjfTTe7nIzz+1np3+Rxu7rfq14bN3KA9rHtkwF3T2i4H
7E6esff5vxcRlbpQ5i8KTXTySP46hkmbAZCXvklk98CTqOZTZ3/TfKxzeocJiZSZ5XgYFZYKQV7f
b2akwCOiexLvp18Zp2rY0InoLm1NunrUlHKjzRSi4oOxyAfT2JPXha6gB0wKoQleEsFfprssoxjr
nTWoYCHwbCn9eQYHbbXysSgGwRDpanpEuWGrv/O+4/4jqiPnaL2Up5dQuB7UFjGhbK6+e/kMRn8k
dCsVYy0hn3yPQZjHlP8X2ICrBX8NdY5oHi0xBedQEG2DfXKQHI9mQbqfFErXdAG8HU0+bRacX4lf
nQPFMS27iOhbqFKfn7WkvogtD8O0d8rOD30W45QFXXFjfxytP/uVr5Sfl4GWDd78Os7M06OMSmhz
jSTgoVmz216KRaifLa48ePdy5daaHgEyUYheFPabzz1OKwy4N3S9FNty5CEUErb9PTuMkGEiqJ4p
t8utd7JzifKB+QyI+RjyoxFt2jhw3CARX3fdZJVaVQ0pD3jZdPzWyQPJ6bxEA8gjxW51MGbvgmOx
1p2ZXn6Iq26NdHlvLTCwlccnBaOhrFQndgCZBpf6ImcdbD9ozkuDYVwDiTpafpy0R867Du4t23RF
Bwf73Ar74UFgffiwgk5w7Aiq7pHefWwHpPM4msgEKY1/uTYR4Nq+jEc7rg5bJ48piV7A1tX1joGu
Qx2Kb7MQcnl2GMX26KiLZEHVZlQwoWWMmXc6npJfYlGKKIlnSrsUkiD22b6+NG+uJtj0q7EDDuSZ
DM1joEq9lNh51K9Dtj17p8yH5/66tlkc6EubAdgKiSTUIYNIGaPCXT9NYArt/eq4Wl/Y5dsiELk4
0Tpu0YM07uMKmgrBYJo5sscQHg1K623cslrAgXu8Bq5tAfVYtkH8vEC9KCHJHGQ99zVq9KSE2Vdw
sabUAQ3cBP3y9h490YFjQeJQLV/vS5hc51VxUulMM09Y6tD7kskUTBgdXPVOEv7Elw3pA7+a6hKr
U+sKLKdEvF/luKfUxFxYs3YnGu7qXRLRWz4LJK0cg4mYUIsa4DecAIQcNft/8skxazlF+hcUVS2P
tCuR1ptqHefQgbPwDQarRIGX0YPx3n3PI6QuhYa/Uxqz4TjW3ZWIEzClpi6nmH9s1XiW2YyUosh8
EjxjlxOcjXAs8hAoJNJqQ/FcS5HmJ0QQRgoisheD2GTfz9WcOjeWZw/Bkf1Ugl57bzgkvrvCaEre
A+0gXY7SnDZDun6yX6sdfYeNDbn9TP9ANPrDCb1CkgIYQ/xq9OlipX+P08RBF1kEAn3g9Pm8hcax
jDMTW/ePUH9ouPXFXBmqPvrCJKY483Lih3xeInSUm32aZOanpMMAMbhLcIWVI5kLu+rwJO9xW1j4
0WPHHygBwram1xUZTDN19Ywe9KkdB7Nily7pf0YIQvEfAI+MHALQ+g2XQXGBBK27gHzHcDNP7H79
xVw3XfSodzKPh63YkfCJlrwvGJsvFfN8l5k5SAfrg/u7m4JJYZEKQnoVerd20ZIX5UTgUyyOCa3w
1uGZ1qG24E4OBhJLre82wgNG3Z5oocy0Z+RbaFKyCH7MVt4+bOhD0y8876zls54gZlS73892CJIy
bk0PVJYSNfGRGKayyUDmTZgzGpN2MNEwhNBMGVDIQre+fBj1kn+lIGi+BOqmzaWCfLhXKNmbUBV+
Tgq/wFQAheQ56eRRbfIOThKhxlCf1bbpH4W4AsRMwXiiJ7ww1wODFx1TMOGB6yfbfvC2+gEQGBV4
G011+Fi2l3PV2j3FjB13sHMbSOmmcmpKni9LMDcXbFQncFcB0em2dbVbEQi9NR7l75uYmsUBFezF
XoMLifR2//MGJBF9lj8qWOlLPhGI6fdvIQatikba7Zpca64bnlagFvTIH6w9Xo/mPrcG3cWguXQa
JM2VOEsIonk0oZPHiz7D7pNYolUA2Afzsn66TNawbySOi58WD6wqVa5itf6xMbAz0JHuznVwypPC
HwyB9h04opmE0/YpvW6EGW2MonFrY5BCRx3um9Cn+o3p0Dtqe6J2KJ2yfK3du54dlLkbLXtuZ4mq
ruApbf+7uLG3O2kVWrQUSYnudrQyW81m4fDit+FPZ+IWldE70701TNPy0bo8uO4Krk0zUF455jQt
V5MLFUrOatD01GODfILP5Oz8R5WwiSTDam60bM2pkPseM3snp4JmW0dyaj+1AqZfGcmDAUjHrup1
OeZJ2eCJ74p1GLsn1GIBJagbF1ugjfe79pL7rWIczsT7dO1+45B0DSb30D3+fwkaizyk9HUz3nOI
pNlWtAb0G0PTLUAHpYHocMfW2e1r+uvtZmYYwZsMYkovhKXUSlGesaY3Uuqoz2C1Ow5xInyPSBNQ
1twC7DbD8FEd760QRq3TtyE0YaJwrR8Nu9muAz6a3NjNAVY14ixi616Fu/9J3XTVTPEOref7V0Qw
C/AtUJxOlaCZlSv9IOmR1Brwm7AIfVI9ic1f2J7kEfwi+b8fN7K+iPlQPGTuQUfgoUrlKFwYLg6h
Uh38qud47XMyYUA1xI+2FhNAZh6rEEh4i5dI004ehWDSOqvzh5MC2WwIBQ/i0yF2d+C2UlvQOZ51
F8FVUL50i5vA+NMfq7iTtsWlWW+4uzhSaNm1Z7s+5CikXnTHjgm7NydJ+6Nr2dTMYmzA9hqXt7Nv
EpgbZap17/kUOyjCVvYXAyV4PBAkl+2q9uIE8Q+mYpzzrJNguFFVm9PvLr27A+/HQqXhf1XGLm5e
DUjvt3H0YWolMDRlJy+QiFH7oZ7Xmd9sbxwdcJ1rChjK0Q4vAMDuE58Bn4A+d5IK9HF1NIxHG/rN
sClmxT2nI0ROQSoU0nft2NQGG2bUx+JfC0UyEwsSwkW4ruar4+W/vOZhBhL165DpJChjkFWR66vV
V0q02Py1esGNWMibP4os5KHMW1YZe1y0kWrYuKcnImMcvebKQkDrJ9QAfzrls+X7WEk+nn7mpgne
U40wl/QpfDvJYI7UKnUyKgaYwqF9+8uzTdzIF4u8fjedTEPM40bZZYmIM1/HKNwy4Q/7LzUYIhbn
QsD+iHV2HzRGRCSOH13X8Q25pKv4RjCHAHHFvnG+8IhEZnmMbcpH5fniXfCADxCBVtKYQRObWm90
hYIkPS8bCGbkee6clRKK2bIdSFO2UlptlreQ7kgHxpOEkxU4DRy9Z9XaRB2AmqsVjvi+aQKLKYc+
JjbC+h+4W5YO9Etl2wMGJdD90LkklNbE8j3KAt+RMj4BAatBLjkw5rEaiHuvkE4mw34vduPsf8cd
1zZLo8EqaCVciHmv70qJZ6R+BAWweWMlTm5WbhbG2kI8xHwywoAzgjStE+2y67Qssb0V31xGYATn
TVODbmElV9Fd38rZu9G7dTsN1UKuK0K2y7OqRGte1djHDbJ/x+qVbriY4ABkndf7vJL7ig69pQkh
kLvsxEJdny3AjxQ69B7H1n9QH0KNfCBj281D8f5eeSZxtBZk0Jwy9JXabF9LGMjPInAR0L1wjXSn
yexFqtIzgFZrDKOc3wSgv+WGzDrUHR3ZNGMIfepXFzIrBvhdZP0yCVmB6zKDTGvQZpu4denXDSZ5
czJvr+BQYJuRqglpWW6XKWoxCp3Sc99f2I4oNFhSSkpV2xQyQve+Tbx/0GgZYFUF4sjMapxKomFr
hyewruo48xIWpxRIi7O+/010l763pRWopNre7Yvx7I/1f9gm5Voz7NWz9UjAFVzC6giV8JahQtCJ
gxUu4/d30SBmwMqhtzt7U6l5CDLtXDN3RXVAkkDxR94JzVqTUl36QpZT0aI43ikbuLTQfLHQdr/Q
lf3tekeN+h5+GVXDq+5HU7fDvGf4Q3tLxDlE7B+cWnICIzQ+zUgCEYoPJ8CljcF/REmugwuOI/VS
UOyF4y54TBN/mmUUCu2r4uWJm8EUakMvXkNFb+zv3o3NEjjQmQpEfqiTFMj++ShyGIEJEqX7fkrJ
rPNKhlVDB49gPl32kRYeua/otE1DliNviwBoJHO85Bkw3FR8A8ZiVL/H0nNlOCUqijhho4LE5+BU
mMSvSKMi18zsWflR5a5n37MEkr7rMBwNnAmTEmp/U+EtutVXPVpKWIaWHxvwyOo5KLJF3oa1Xof9
n+wzK3VwTsLcJYGqNchw8Pci9b4YaBTfcBABS7uUVV9sc1CIYdWvx3FAkTd1QXbGM5jfhY33FkVz
TnawTyddIiHBc+MVTnLwq/xH0dDCNbsvi3kplTIYf5zkoSTff5Qm6yM5DOvXFqh5xAloTu3S3WWa
n824KelPQY3MOoKWeSgZJVbcyHQG3i3Vro5ukrF4JnprFV092tGPuSOVBkS56yZ/bKIYRMCMGVPG
dJGhSSH1VuEgj4TkLYm0hdpot7G46l8ug0TWrL8GQ4ieOnUEZ+eKOFxVfQk9CmW1RhXqToaRaboa
KHlyyAE/AjMsHnxPPjxgqsIMsqgftvyNDUhSnYLZP1CDZAmDSM3jC8wHu4SoDxWY7DH4waLDS/Z+
G0hxRJcTBIE6m+h3hbsoz2vVjqk13Gozz5UjUZfbeBhwOQNzptRQgsGb1FO+6O+dRJKagJhvEcE7
8/Zj6bNWI367O20dRePFLhCkw/sLRGTJipTiiSUlJvnLO/bs9CyqGDDZ9y1m6jP0i2bYK2M7zI4K
/H4rJhV+Puukx0Ua3OMrN207WtMy9blrTXkZbi38qhKPqr32NUTbcfV2PSFCN/gfQdrFW0Oq1uij
AUWjG8v1oRy5GFuqPnN81gq2VX2SzMCTnX8k1ivoT0DtNFw4vl6m/0bkLfE8MVw4ziSovmtySMUZ
dEgArU9Px/DwW13WmrrDGEvAoqKnNMHCT0i5CInMpbwC1ZFvUkXhxeKZmgC8fa8rQ76Qy/i/DRAT
5nGiRSVeqVx3Rw9jDKpwhb+hAyVvxuAOcVB/i4mx6ExPgdHghLQAAyXTOFurLiM513vPXb1t8e8v
uSJr19lmxmZEXHAdzGoIJgUMuaawHwufecvjmYRzqTdEsaY2xkBGV8SAENGnDtY577c4xfYEu9sz
oqOS2o+Pag8gqIojVFFwVcRhOUiJ5WF2w6PURZR7lPm7AdCo9HsMzOGMWJMsnZkjLrwJetns+lsr
1DsbMBUopwGX4QJMaH8O0SZYGWQlcSgBcPySmv5DB72YIcYj1UYU+XsszOC5ocy4xdziqICnX6Gu
ekCLxUoH7fNCtcirUB1Qbk3WQ5areW17/y7k9K7oSgcFhl8Atj9l7oK/r7hzUx696qweLG9xiJ7J
edEaE6AB8oTV0AaYJn73Kpn5hBwW8ZZNTqqs1Dy/L9fN573HKsrx08nDQXyhH7u0Lu2G9+i2VcnL
qZhh6YODWy5xPPACMK/s1M3gdTna1O1IWtTgCpDUkYVRQCRF7QjK82dz6aCOhi7pu9OsOTp9KeHJ
yyWKIw+zPrb8qtrqUlb01A3DjDV1xMqc/KiuaCyQ4LiWGvZnqLBnKzOeG3QU4MSxCovqoxY7KkFN
PX9q9f47/AYsIrHGyjRB3ySrzhtGpd/lYiN0QtLQCQUWbm106wmGb+gkb99VChab1X+HYHoTNU23
fUnwCMU8Y+qgxjwwF/Q+ubK6LVPTNAp2mz+oeoHOpPjgNI/fnOrKOKjuqMZ0BaZSvm9n4X6GHl+p
GgOCqSvg8GU8dLQ/GLDbIxJA4PjeNiAIQ99KO1ti1AKzzXFoMDm48vCCq4ihjVwZSApMD0VDatOX
ZaIaQGjZAo/7SiD3gNQe1vTc/vFteGr41JpB4fTK6NJjp3JxvSgbGuDIGQjwrQKQzqY/9GeAA2FV
5RAiH1PiBzu78J1kkqfI95j8CTSDe3cNrPlD0srjMJwbdvIcPRwxBv/cYrJuLiYHnyE8ShC7d+CZ
xqx+DBcwY4xJ7AoRu+PH2YG9GZZSdPuHKgyhpc81iZA41wPwKegz/vG2CAceSAa7Z0Oz9LcEj6tE
j5lAo4da9VosRdNiy/mtUk0RSUlDfp5/3MRt4/YOJwco/UeodDh0uLNafFhW2XNZ06oHmpLROkYX
ie+LI68JUQsk43NqZjaF4cTsUjmLTVc43aSpce0qCw4/LGjCPNch1uoTenF4ucSiF+xj3dhc5PEJ
3Oy98G9S1iSwoDv5GEJD6LvUoOPx6iRriBcd8c+nPdAUN9rgMkis5RF8BCjLL92IenU7wEEbB9e1
hRjuiHC4kDYqrp7GD0PNE4sFKF2f8g9bkTK2sDWm/416nz5gvd1kXVOEi4CVbGkWmsvOH+zzXMip
T+8X0iM5sGUjuWtG8j0eat0TCEjGFI/gtTDTDW5Mw0nTJtM/hA1GsxZg01MziZtMBw93tBTzOvU/
smeqBIiGSbTwg6C6GmUhFYuISUAN9F3pemGg+cJiuKGkE9LTSpqteX/UXwqoUItKgrV3ekBgQ0ag
mgnW9kSNo+7V9+WkCmQwjv/+RtmYTlIdbWapAb/jfODNQqr97R4x3Bjwl+7p7HzrYe4+wRbcETGV
OQEO9wMZYKruTcFgaCvwIO6B7Mlxu5evYiRxCpBy8/G8YAXIo8l5WAhUUwpKtSkLFr9gXp2VHjzx
JeWmk6LvgCCajUFE0ONyAiu3hBbQiWrY7CZqw7itXeZN7v19RkCddfU18WyErwztx0NkLJC2+MkR
l/BaZmiwhyuBlcQ4j6al8UDjMLpv95/7MKV2ZTl2AgWsGaa/rbSlTtN1HxT+Ebzfserki/vq9r/3
30bUSlWxNp8a7aFyDkuyCdajuExBKYO4f+PkF9G5vxtGNOrOBkiwPbIEiJXDCfWIS5Of8y9968EO
Fr5VOuZaRG0hCRPN8/a9iir+cwKIZtjfJarHJ3Uwq801zwKupfp7okxUQPnKD+yDuIdfz0Obigde
JMrvioIpudW0LRwcddeA9rnMM+pFesiTbI7TA+ZVL/1h+3BR2/aLuujjAgUXbOfDbTPRBHjjnuv3
Pv1B4iBtdAIOq7+kCN0KjMV3v8EQBBfGdoZ18AruB/HVs9xuUyzhTw5JIZeof/Hl3tAoV0XW1lSe
ZWcHlqv6XUOEF6ibspFUilGZWWYhG0EqEg4D+fzT6Difelo3nxpJf/St1a6ukRL2qP5thxFw1fEe
g2Knb4WT36e8poaVhOu5pmjAuqw6BrzeOWVVNbD6WP+3EOb7On+WEox/WJ7DOvjwITMz2HigtFk2
0MJnSa9D4327MNtL/XjSV+TNjeXVPlzrPblamsxYGT6amJjhbUELOg6SG85Yj0ANx3c6sX5LUZrH
AHQ8w3hDhEx9OGp338eG6Pi1oLkRgSDZqwfKqvuNZEa6LdiMSLD3SZbvAVZgTX3HIPnhiv6fadm2
Ezp6bJAhjO2p7rQ6YvWO3GoalExaFZpJIQ+8jXO1L7hboXjv6k4LufpNTErt/rHf/P61nKnw51KB
oRVTwNdqVvxAJCn8oiMaK6bGVAxZLwnzQdlKhX28J5nSOnS7d0HUks0fJElXjf9S8jQIWRi7p+ns
uoiW/I8FDe37NLopAmhKuTWswWRXPShrJkfO0/FE4PTKLZh0ShvPZ6y+C/5RFqzFe1EwSOg2qJ3i
FHLAW80Zy65Qlum7kVI3jzGBFjVo6Zqr6zRRg+O2mkI60+540sWZ9Uyb1qxMuw4ArGwdwxn+hAn/
Ocy96fDbH3T4x7jVZTuDZ+dussqohH0Z1ndRQnuWOQCZoTRNPonvEHxvUVI8/y1aOB106WLJXoPT
PRz5kXEMmibTUlfyA16xsVBvrR45AHNYy5jkTlfwpCLGpZ7ytpXxcTa2qrolQwbm3KAeBb55VQ8f
luacHPxebefsx0eom4u39w+P7hAQOq4F1PbH8xXdCUEc63Hszq/wzoy/LMavMRKQwJw4g+GdPsAy
IXN2T+ArZdM2TaFkuV5M2kVDZYi5Xtc3BxczBbXpANrCdFOpYXisDxHFHsPed3aqj7KJRBH3Wsyi
7dl9F00qJVUj1AIgU9ehReOGLCavXmwUyni9T7ZtQ9J3gNeowp45chOwiwCK868zdeuhC8LWFWxj
FTWAK9hDPHoNHW9gJNTa1OGkI4xvpvK/jdiwts+mrZ/6LFXYnkwFKmHu354MZcCT2xvlAxs7Skk9
2E4AUXjnwkQFT3mjtx4Qd+mKO01NFnYJIN/PQ85w+zosnWXpjzKyzUGeuqWHzFIREgAq/OIYhy7f
dMT87Z2nQDv181SCPGjuTYN+Vg7wdkRQINEvj0s10LByGB/u83R3H35DDxE+cT89xDqL4X+bwbnF
3jsZTvjYi7yHZYqgRTdEjLIkHKMAdFWA833LHsN3f5v/WKaAHffomCzYKsBmoPZqeOR6thOnMmxr
mVLwRTqbsk/H0ipU78/bGauGpTZl+NfwnDuaWmSQipu/xBKtfyKj/1tHhpx2M0Oh62cGr571dXO4
+ss74O2GWcVb4P+ZasQ7q6onM2zOEc8CdyZ54YNwh/EVmoA4/i6p/RKgIqTgKxtEVaog67feIWml
0yY7XaM9oXBbvj3I2URfnMGnVM4oDIC1E3FU+88HY1ze37dvxMT8dJ04MwRY+y1LGYSOmwcicT82
vcJe8uhkPU6yA5RBE9OkAwTrvZ2G4dNoXdJ1V2IMWlU8uyj4+aMqjBJTxycZDKIuDmzjKB6ddht1
B2pKlBndpEYSguP+djUpAMusH7zh4dPSN6OPighmAdKxMQ0euuNzhdt5WVittPgeJKiATaMcRB7C
fqkB18ASqoR2pcYEBApyb1wAEY89U1dvKCXBjiTrbYlLat8WkarS/s3ylSjgSZ9ZnAEfKh3wWO+E
2lJXpextkwQYtuJZN+E2O1LQhWoMUoNL1o1EZ6qIei7lbxJvXR9yqyBVns/C0XIeb7gnnM581r5N
Lmn1sOJC76Q1mXGJtNU1kk2vxeUlf1OgwZAJ1FJ/iB2aZeEWyDgVD40aWGCHEcudK/b/ii6IBcGs
1ZyUfIKigoEBU+QdosBwv4gVfrCLbbp0iqOoziEhlElE0UOYUeQnvZqsUC1vBdKEGwmHfQIRkT8c
TR14wT/vdTgnwvDhxeEifVntTDke/aPp9ZdIkO6tTecBByLRyW/ZYpKOwGROa/UtHrZsGPik9nNg
/R2SAXs4BFwOUi7V5e4Rgm/s0FPpkyJ+emGfKDveVS+oM8gjkjUjH4h4cuUwWIN/ERtzfRmj3hfe
eQkElkd/LAke9zzNc2kCfdzy5MEQGlxyPIWIsi/o7cMgIfPgKGb2vF0Tx+aF23foXqqiaSxQzygF
alKy1c7T5aZrHZlRGKZqV3o0mWnwEhGb4de5NeF4YuwbAGnxoVyYMsWH7UK9AG2xOAb3cGA4Jj3Y
GzdLSm+FwsT4k1tBuAhFDoFOxmsQ4kpZDzhAbhfSItWFYeczUXHSPF99iyDA+wKduCIMDcj+2tlp
H9o6Y4rG48DgirBpCDOZetreZiPt850HkomJd0ZGN5QBytkJDAIx6uMXrufgsIrGAa5b0iCcxa1K
G1HXXFIcMx9ZwvLyYNC0/xuG3C5s7IYwBuG4I7DsZUigbjJavXDdDaP2mKiFe5XA4RD+1kEr2C3i
aQh3EdZm1Wqe/7ENa27b313/IorXh39Eg3bLmO/1RICyh3WXZasg069qiZVDnYZDoOyXNlWBd77K
OrlNlt67OovouZSpznlK7Y2UTSPos6rV4QOEdUyIF84QPosxpbeEcQkxy2bY/uV6nViAdSK6yP/b
k0O32SxVnxEPpsYJN7JftT7VlXqfzMxwIzsQV4XK7tKU15AQ9kl8JeMUKMQxasqHws26SJKW31Ry
LIhIV8EeuoSwNBI6jQSWR0qQLZVSwGcV+Q+Bu95lYFAPOROJuauF60HYXdkDpvr1wkCRncN+iOTI
QemkOeKM8jj2wi5Y2N7rWflA9nruYjNv0X5eDaOEx3RZR7GzmpFjettRidKaWJEyRP6Gcmj32l7z
tC5yjoMWySNS+rRTKnmSfMzzcXdA9m93ZSKsC6GAgARdjPD7APMRBlG5SGYtC2VZM3PdPSddM7UP
5MfLiDoTd3gWzAy2wU3lZXjRjcXUcpxQiL+JjGbtlgnVy0tU32WC2rmDQDsyxaQpBts2nmHtbi7S
9FDoGF5mWx+rnls6HtJdV5Ql29ZP7RfjtbGQSoSYxzsyYg5NhdNM2U67vhq1W91Wsjj1mHmmQCGy
pz09jvEay6DAjmhXZvuy73+YAulI5rWBgMpV6S88CZpfd5hZ6wcf1KVDjjSnYLFEkvSDpi8aCbeU
fieCtQjL1YnQjj0AMY7UwSCOBQbiDGQI641SX5/TPQM9vaQiZoWhnNS3LlmPUZC6UoYg228P+Pse
QooOFBFlEeFyyR3YciQwcmVvbsufcQstLV3Ho02R9L2gRQIMY32S1V2NnDJLJ8NK/5BSR0TchrHg
XsyUX+t5XBanU4B7dDnbKkGNSvPh86mlz1AlzVG1vOLRodXzfE2PLxAUatZoiqCediEWnEFiFxvC
ddNnEyie3zBE5AvooFfZNgXJXTQA7l0o56ZO9KCdvIcZ/TIXi8OC0+94lbB5DFpFI7VkMahNAgoI
8fvyXQW4t1Kgk28AVNu/J7kEh3CAm0Bj3FJvesALJCLrJPGaJBUOtBYM682Kx5mvyiDK5bhyy3id
xQcOfPmyrZAAkHy0DA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0ac3_rx_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    cl_stopstate : in STD_LOGIC;
    cl_enable : out STD_LOGIC;
    cl_rxulpsclknot : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : in STD_LOGIC;
    dl0_rxactivehs : in STD_LOGIC;
    dl0_rxsynchs : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl0_shutdown : out STD_LOGIC;
    dl0_rxulpmesc : in STD_LOGIC;
    dl0_errsoths : in STD_LOGIC;
    dl0_errsotsynchs : in STD_LOGIC;
    dl0_erresc : in STD_LOGIC;
    dl0_errcontrol : in STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    dl1_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : in STD_LOGIC;
    dl1_rxactivehs : in STD_LOGIC;
    dl1_rxsynchs : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl1_shutdown : out STD_LOGIC;
    dl1_rxulpmesc : in STD_LOGIC;
    dl1_errsoths : in STD_LOGIC;
    dl1_errsotsynchs : in STD_LOGIC;
    dl1_erresc : in STD_LOGIC;
    dl1_errcontrol : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mdt_tv : in STD_LOGIC;
    mdt_tr : in STD_LOGIC;
    sdt_tv : in STD_LOGIC;
    sdt_tr : in STD_LOGIC;
    vfb_tv : in STD_LOGIC;
    vfb_tr : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_0ac3_rx_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0ac3_rx_0 : entity is "bd_0ac3_rx_0,mipi_csi2_rx_ctrl_v1_0_8_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0ac3_rx_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0ac3_rx_0 : entity is "mipi_csi2_rx_ctrl_v1_0_8_top,Vivado 2018.2";
end bd_0ac3_rx_0;

architecture STRUCTURE of bd_0ac3_rx_0 is
  signal NLW_inst_dl2_shutdown_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dl3_shutdown_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_eni_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_eni_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_eni_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axis_eni_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axis_eni_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axis_eni_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 95 downto 0 );
  attribute AXIS_FIFO_DCNT_WIDTH : integer;
  attribute AXIS_FIFO_DCNT_WIDTH of inst : label is 12;
  attribute AXIS_FIFO_DEPTH : integer;
  attribute AXIS_FIFO_DEPTH of inst : label is 4096;
  attribute AXIS_TDATA_WIDTH : integer;
  attribute AXIS_TDATA_WIDTH of inst : label is 64;
  attribute AXIS_TDEST_WIDTH : integer;
  attribute AXIS_TDEST_WIDTH of inst : label is 2;
  attribute AXIS_TUSER_WIDTH : integer;
  attribute AXIS_TUSER_WIDTH of inst : label is 96;
  attribute CSI_EN_VC_SUPPORT : integer;
  attribute CSI_EN_VC_SUPPORT of inst : label is 1;
  attribute CSI_FIXED_VC : integer;
  attribute CSI_FIXED_VC of inst : label is 0;
  attribute CSI_INV_SHUTDOWN : integer;
  attribute CSI_INV_SHUTDOWN of inst : label is 1;
  attribute CSI_LANES : integer;
  attribute CSI_LANES of inst : label is 2;
  attribute CSI_OFFLOAD_NONIMAGE : integer;
  attribute CSI_OFFLOAD_NONIMAGE of inst : label is 0;
  attribute CSI_VC_OFF_0 : integer;
  attribute CSI_VC_OFF_0 of inst : label is 1;
  attribute CSI_VC_OFF_1 : integer;
  attribute CSI_VC_OFF_1 of inst : label is 2;
  attribute CSI_VC_OFF_2 : integer;
  attribute CSI_VC_OFF_2 of inst : label is 3;
  attribute C_CSI2RX_DBG : integer;
  attribute C_CSI2RX_DBG of inst : label is 0;
  attribute C_CSI_FILTER_USERDATATYPE : integer;
  attribute C_CSI_FILTER_USERDATATYPE of inst : label is 0;
  attribute C_CSI_OPT1_REGS : integer;
  attribute C_CSI_OPT1_REGS of inst : label is 0;
  attribute C_CSI_OPT2_CRC : integer;
  attribute C_CSI_OPT2_CRC of inst : label is 0;
  attribute C_CSI_OPT3_FIXEDLANES : integer;
  attribute C_CSI_OPT3_FIXEDLANES of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_IS_EVAL : integer;
  attribute C_IS_EVAL of inst : label is 0;
  attribute C_MIPI_SLV_INT : integer;
  attribute C_MIPI_SLV_INT of inst : label is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute VC_H : integer;
  attribute VC_H of inst : label is 4;
  attribute VC_L : integer;
  attribute VC_L of inst : label is 0;
  attribute VC_NUMS : integer;
  attribute VC_NUMS of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of cl_enable : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if CL_ENABLE";
  attribute X_INTERFACE_INFO of cl_rxulpsclknot : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if CL_RXULPSCLKNOT";
  attribute X_INTERFACE_INFO of cl_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if CL_STOPSTATE";
  attribute X_INTERFACE_INFO of dl0_errcontrol : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRCONTROL";
  attribute X_INTERFACE_INFO of dl0_erresc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRESC";
  attribute X_INTERFACE_INFO of dl0_errsoths : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRSOTHS";
  attribute X_INTERFACE_INFO of dl0_errsotsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRSOTSYNCHS";
  attribute X_INTERFACE_INFO of dl0_rxactivehs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXACTIVEHS";
  attribute X_INTERFACE_INFO of dl0_rxbyteclkhs : signal is "xilinx.com:signal:clock:1.0 dl0_rxbyteclkhs CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dl0_rxbyteclkhs : signal is "XIL_INTERFACENAME dl0_rxbyteclkhs, FREQ_HZ 100000000.0, PHASE 0, CLK_DOMAIN bd_0ac3_phy_0_rxbyteclkhs";
  attribute X_INTERFACE_INFO of dl0_rxsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXSYNCHS";
  attribute X_INTERFACE_INFO of dl0_rxulpmesc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXULPSESC";
  attribute X_INTERFACE_INFO of dl0_rxvalidhs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXVALIDHS";
  attribute X_INTERFACE_INFO of dl0_shutdown : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ENABLE";
  attribute X_INTERFACE_INFO of dl0_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_STOPSTATE";
  attribute X_INTERFACE_INFO of dl1_errcontrol : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRCONTROL";
  attribute X_INTERFACE_INFO of dl1_erresc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRESC";
  attribute X_INTERFACE_INFO of dl1_errsoths : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRSOTHS";
  attribute X_INTERFACE_INFO of dl1_errsotsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRSOTSYNCHS";
  attribute X_INTERFACE_INFO of dl1_rxactivehs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXACTIVEHS";
  attribute X_INTERFACE_INFO of dl1_rxbyteclkhs : signal is "xilinx.com:signal:clock:1.0 dl1_rxbyteclkhs CLK";
  attribute X_INTERFACE_PARAMETER of dl1_rxbyteclkhs : signal is "XIL_INTERFACENAME dl1_rxbyteclkhs, FREQ_HZ 100000000.0, PHASE 0, CLK_DOMAIN bd_0ac3_phy_0_rxbyteclkhs";
  attribute X_INTERFACE_INFO of dl1_rxsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXSYNCHS";
  attribute X_INTERFACE_INFO of dl1_rxulpmesc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXULPSESC";
  attribute X_INTERFACE_INFO of dl1_rxvalidhs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXVALIDHS";
  attribute X_INTERFACE_INFO of dl1_shutdown : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ENABLE";
  attribute X_INTERFACE_INFO of dl1_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_STOPSTATE";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 signal_interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME signal_interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_aclk : signal is "xilinx.com:signal:clock:1.0 m_axis_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of m_axis_aclk : signal is "XIL_INTERFACENAME m_axis_signal_clock, ASSOCIATED_BUSIF m_axis:m_axis_eni, ASSOCIATED_RESET m_axis_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of m_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 m_axis_signal_reset RST";
  attribute X_INTERFACE_PARAMETER of m_axis_aresetn : signal is "XIL_INTERFACENAME m_axis_signal_reset, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_signal_clock, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_signal_reset RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_signal_reset, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 7, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of dl0_rxdatahs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXDATAHS";
  attribute X_INTERFACE_INFO of dl1_rxdatahs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXDATAHS";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of m_axis_tdest : signal is "xilinx.com:interface:axis:1.0 m_axis TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_tdest : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 2, TID_WIDTH 0, TUSER_WIDTH 96, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of m_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis TKEEP";
  attribute X_INTERFACE_INFO of m_axis_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis TUSER";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
inst: entity work.bd_0ac3_rx_0_mipi_csi2_rx_ctrl_v1_0_8_top
     port map (
      cl_enable => cl_enable,
      cl_rxulpsclknot => cl_rxulpsclknot,
      cl_stopstate => cl_stopstate,
      dl0_errcontrol => dl0_errcontrol,
      dl0_erresc => dl0_erresc,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxbyteclkhs => dl0_rxbyteclkhs,
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxulpmesc => dl0_rxulpmesc,
      dl0_rxvalidhs => dl0_rxvalidhs,
      dl0_shutdown => dl0_shutdown,
      dl0_stopstate => dl0_stopstate,
      dl1_errcontrol => dl1_errcontrol,
      dl1_erresc => dl1_erresc,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxbyteclkhs => dl1_rxbyteclkhs,
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxulpmesc => dl1_rxulpmesc,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_shutdown => dl1_shutdown,
      dl1_stopstate => dl1_stopstate,
      dl2_errcontrol => '0',
      dl2_erresc => '0',
      dl2_errsoths => '0',
      dl2_errsotsynchs => '0',
      dl2_rxactivehs => '0',
      dl2_rxbyteclkhs => '0',
      dl2_rxdatahs(7 downto 0) => B"00000000",
      dl2_rxsynchs => '0',
      dl2_rxulpmesc => '0',
      dl2_rxvalidhs => '0',
      dl2_shutdown => NLW_inst_dl2_shutdown_UNCONNECTED,
      dl2_stopstate => '1',
      dl3_errcontrol => '0',
      dl3_erresc => '0',
      dl3_errsoths => '0',
      dl3_errsotsynchs => '0',
      dl3_rxactivehs => '0',
      dl3_rxbyteclkhs => '0',
      dl3_rxdatahs(7 downto 0) => B"00000000",
      dl3_rxsynchs => '0',
      dl3_rxulpmesc => '0',
      dl3_rxvalidhs => '0',
      dl3_shutdown => NLW_inst_dl3_shutdown_UNCONNECTED,
      dl3_stopstate => '1',
      interrupt => interrupt,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      m_axis_eni_tdata(63 downto 0) => NLW_inst_m_axis_eni_tdata_UNCONNECTED(63 downto 0),
      m_axis_eni_tdest(1 downto 0) => NLW_inst_m_axis_eni_tdest_UNCONNECTED(1 downto 0),
      m_axis_eni_tkeep(7 downto 0) => NLW_inst_m_axis_eni_tkeep_UNCONNECTED(7 downto 0),
      m_axis_eni_tlast => NLW_inst_m_axis_eni_tlast_UNCONNECTED,
      m_axis_eni_tready => '0',
      m_axis_eni_tuser(95 downto 0) => NLW_inst_m_axis_eni_tuser_UNCONNECTED(95 downto 0),
      m_axis_eni_tvalid => NLW_inst_m_axis_eni_tvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => m_axis_tdata(63 downto 0),
      m_axis_tdest(1 downto 0) => m_axis_tdest(1 downto 0),
      m_axis_tkeep(7 downto 0) => m_axis_tkeep(7 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tuser(95 downto 0) => m_axis_tuser(95 downto 0),
      m_axis_tvalid => m_axis_tvalid,
      mdt_tr => mdt_tr,
      mdt_tv => mdt_tv,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(31 downto 7) => B"0000000000000000000000000",
      s_axi_araddr(6 downto 0) => s_axi_araddr(6 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 7) => B"0000000000000000000000000",
      s_axi_awaddr(6 downto 0) => s_axi_awaddr(6 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sdt_tr => sdt_tr,
      sdt_tv => sdt_tv,
      vfb_tr => vfb_tr,
      vfb_tv => vfb_tv
    );
end STRUCTURE;
