0.7
2020.1
May 27 2020
20:09:33
D:/Verilogprojects/ELC463/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Verilogprojects/ELC463/lab2/lab2.srcs/sim_1/new/testbench.v,1615770375,verilog,,,,testbench,,,,,,,,
D:/Verilogprojects/ELC463/lab2/lab2.srcs/sources_1/new/pipelined_processor.v,1615775067,verilog,,D:/Verilogprojects/ELC463/lab2/lab2.srcs/sim_1/new/testbench.v,,Alu;CPU;Control;EXMEM;IDEX;IFID;MEMWB;add;alu_control;datamemory;instructionmemory;mux1;mux2;mux3;mux4;pc;registerfile;signextend,,,,,,,,
