$date
  Sat Jul  4 15:13:20 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module alu_devs $end
$upscope $end
$scope module basic_devs $end
$upscope $end
$scope module alu_sim $end
$var reg 5 ! instru[4:0] $end
$var reg 5 " a[4:0] $end
$var reg 5 # b[4:0] $end
$var reg 1 $ co $end
$var reg 5 % s[4:0] $end
$scope module alu_instancia $end
$var reg 1 & unit_sel $end
$var reg 3 ' op_sel[2:0] $end
$var reg 1 ( ci $end
$var reg 5 ) a[4:0] $end
$var reg 5 * b[4:0] $end
$var reg 1 + co $end
$var reg 5 , s[4:0] $end
$var reg 4 - a_mag[3:0] $end
$var reg 1 . sa $end
$var reg 4 / b_mag[3:0] $end
$var reg 1 0 sb $end
$var reg 5 1 a_aux[4:0] $end
$var reg 5 2 b_aux[4:0] $end
$var reg 5 3 logic_unit_output[4:0] $end
$var reg 1 4 arith_unit_coutput $end
$var reg 4 5 arith_unit_output[3:0] $end
$var reg 1 6 sf $end
$scope module arithmetic_unit $end
$var reg 4 7 a[3:0] $end
$var reg 4 8 b[3:0] $end
$var reg 1 9 sa $end
$var reg 1 : sb $end
$var reg 3 ; op_sel[2:0] $end
$var reg 1 < ci $end
$var reg 1 = co $end
$var reg 1 > sf $end
$var reg 4 ? s[3:0] $end
$var reg 4 @ adder_out[3:0] $end
$var reg 1 A adder_cout $end
$var reg 4 B a_prime[3:0] $end
$var reg 4 C b_prime[3:0] $end
$var reg 1 D sab $end
$var reg 1 E ci_prime $end
$var reg 3 F c_prime[2:0] $end
$var reg 1 G co_aux $end
$var reg 1 H fix_aux $end
$scope module operation_control_instance $end
$var reg 1 I sa $end
$var reg 1 J sb $end
$var reg 3 K c[2:0] $end
$var reg 1 L ci $end
$var reg 3 M c_prime[2:0] $end
$var reg 1 N ci_prime $end
$var reg 1 O sab $end
$upscope $end
$scope module arithmetic_control $end
$var reg 3 P c[2:0] $end
$var reg 1 Q ci $end
$var reg 4 R a[3:0] $end
$var reg 4 S b[3:0] $end
$var reg 4 T a_prime[3:0] $end
$var reg 4 U b_prime[3:0] $end
$var reg 1 V fix_aux $end
$var reg 1 W is_a $end
$var reg 1 X is_b $end
$var reg 1 Y are_equal $end
$scope module comparator $end
$var reg 4 Z a[3:0] $end
$var reg 4 [ b[3:0] $end
$var reg 1 \ is_a $end
$var reg 1 ] is_b $end
$var reg 1 ^ are_equal $end
$var reg 2 _ a_msb[1:0] $end
$var reg 2 ` b_msb[1:0] $end
$var reg 2 a a_lsb[1:0] $end
$var reg 2 b b_lsb[1:0] $end
$var reg 1 c a_lsbo $end
$var reg 1 d b_lsbo $end
$var reg 1 e e_lsbo $end
$var reg 1 f a_msbo $end
$var reg 1 g b_msbo $end
$var reg 1 h e_msbo $end
$scope module msb $end
$var reg 2 i a[1:0] $end
$var reg 2 j b[1:0] $end
$var reg 1 k is_a $end
$var reg 1 l is_b $end
$var reg 1 m are_equal $end
$upscope $end
$scope module lsb $end
$var reg 2 n a[1:0] $end
$var reg 2 o b[1:0] $end
$var reg 1 p is_a $end
$var reg 1 q is_b $end
$var reg 1 r are_equal $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_4bit_adder $end
$var reg 4 s a[3:0] $end
$var reg 4 t b[3:0] $end
$var reg 1 u ci $end
$var reg 1 v co $end
$var reg 4 w s[3:0] $end
$var reg 3 x c[2:0] $end
$scope module adder_a $end
$var reg 1 y a $end
$var reg 1 z b $end
$var reg 1 { ci $end
$var reg 1 | co $end
$var reg 1 } s $end
$upscope $end
$scope module adder_b $end
$var reg 1 !" a $end
$var reg 1 "" b $end
$var reg 1 #" ci $end
$var reg 1 $" co $end
$var reg 1 %" s $end
$upscope $end
$scope module adder_c $end
$var reg 1 &" a $end
$var reg 1 '" b $end
$var reg 1 (" ci $end
$var reg 1 )" co $end
$var reg 1 *" s $end
$upscope $end
$scope module adder_d $end
$var reg 1 +" a $end
$var reg 1 ," b $end
$var reg 1 -" ci $end
$var reg 1 ." co $end
$var reg 1 /" s $end
$upscope $end
$upscope $end
$scope module sign_control_instance $end
$var reg 3 0" c_prime[2:0] $end
$var reg 1 1" ci_prime $end
$var reg 1 2" sab $end
$var reg 1 3" sf $end
$var reg 1 4" co $end
$upscope $end
$upscope $end
$scope module logic_unit $end
$var reg 5 5" a[4:0] $end
$var reg 5 6" b[4:0] $end
$var reg 3 7" op_sel[2:0] $end
$var reg 1 8" ci $end
$var reg 5 9" s[4:0] $end
$var reg 5 :" a_prov[4:0] $end
$var reg 5 ;" b_prov[4:0] $end
$var reg 1 <" aux $end
$var reg 5 =" s_1bit[4:0] $end
$var reg 5 >" s_shift[4:0] $end
$scope module logic_unit_0 $end
$var reg 1 ?" a $end
$var reg 1 @" b $end
$var reg 3 A" c[2:0] $end
$var reg 1 B" ci $end
$var reg 1 C" s $end
$upscope $end
$scope module logic_unit_1 $end
$var reg 1 D" a $end
$var reg 1 E" b $end
$var reg 3 F" c[2:0] $end
$var reg 1 G" ci $end
$var reg 1 H" s $end
$upscope $end
$scope module logic_unit_2 $end
$var reg 1 I" a $end
$var reg 1 J" b $end
$var reg 3 K" c[2:0] $end
$var reg 1 L" ci $end
$var reg 1 M" s $end
$upscope $end
$scope module logic_unit_3 $end
$var reg 1 N" a $end
$var reg 1 O" b $end
$var reg 3 P" c[2:0] $end
$var reg 1 Q" ci $end
$var reg 1 R" s $end
$upscope $end
$scope module logic_unit_4 $end
$var reg 1 S" a $end
$var reg 1 T" b $end
$var reg 3 U" c[2:0] $end
$var reg 1 V" ci $end
$var reg 1 W" s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b10000 !
b10101 "
b00110 #
0$
bUUUUU %
1&
b000 '
0(
b10101 )
b00110 *
0+
bUUUUU ,
b0101 -
1.
b0110 /
00
bUUUUU 1
bUUUUU 2
bUUUUU 3
14
b0001 5
06
b0101 7
b0110 8
19
0:
b000 ;
0<
1=
0>
b0001 ?
b0001 @
1A
b0110 B
b1010 C
0D
1E
b000 F
0G
1H
1I
0J
b000 K
0L
b000 M
1N
0O
b000 P
1Q
b0101 R
b0110 S
b0110 T
b1010 U
1V
0W
1X
0Y
b0101 Z
b0110 [
0\
1]
0^
b01 _
b01 `
b01 a
b10 b
0c
1d
0e
0f
0g
1h
b01 i
b01 j
0k
0l
1m
b01 n
b10 o
0p
1q
0r
b0110 s
b1010 t
1u
1v
b0001 w
b110 x
0y
0z
1{
0|
1}
1!"
1""
0#"
1$"
0%"
1&"
0'"
1("
1)"
0*"
0+"
1,"
1-"
1."
0/"
b000 0"
11"
02"
03"
04"
b10101 5"
b00110 6"
b000 7"
08"
bUUUUU 9"
b01010 :"
b00001 ;"
U<"
b00100 ="
bUUUUU >"
1?"
0@"
b000 A"
0B"
0C"
0D"
1E"
b000 F"
0G"
0H"
1I"
1J"
b000 K"
0L"
1M"
0N"
0O"
b000 P"
0Q"
0R"
1S"
0T"
b000 U"
0V"
0W"
#1000000
b10001 !
1(
04
b1011 5
1<
0=
b1011 ?
b1011 @
0A
b0101 B
b0110 C
0E
0G
0H
1L
0N
0Q
b0101 T
b0110 U
0V
b0101 s
b0110 t
0u
0v
b1011 w
b100 x
1y
0{
1}
0!"
0$"
1%"
1'"
0("
0*"
0,"
0."
1/"
01"
04"
18"
b11011 ="
1B"
1C"
1G"
1H"
1L"
0M"
1Q"
1R"
1V"
1W"
#2000000
b10010 !
b001 '
0(
b0101 5
16
b001 ;
0<
1>
b0101 ?
b0101 @
b0000 C
1D
b001 F
b001 K
0L
b001 M
1O
b001 P
b0000 U
b0000 t
b0101 w
b000 x
0""
0%"
0'"
0)"
1*"
0-"
0/"
b001 0"
12"
13"
b001 7"
08"
b10111 ="
b001 A"
0B"
b001 F"
0G"
b001 K"
0L"
1M"
b001 P"
0Q"
0R"
b001 U"
0V"
#3000000
b10011 !
1(
14
b0100 5
1<
1=
b0100 ?
b0100 @
1A
b1111 C
b011 F
0G
1H
1L
b011 M
b011 P
b1111 U
1V
b1111 t
1v
b0100 w
b111 x
1z
1|
0}
1""
1#"
1$"
0%"
1'"
1("
1)"
1*"
1,"
1-"
1."
0/"
b011 0"
04"
18"
b01000 ="
1B"
0C"
1G"
0H"
1L"
0M"
1Q"
1R"
1V"
0W"
#4000000
b10100 !
b010 '
0(
04
b0110 5
06
b010 ;
0<
0=
0>
b0110 ?
b0110 @
0A
b0000 B
b0110 C
0D
b010 F
0G
0H
b010 K
0L
b010 M
0O
b010 P
b0000 T
b0110 U
0V
b0000 s
b0110 t
0v
b0110 w
b000 x
0y
0z
0|
0#"
0$"
1%"
0&"
0("
0)"
1*"
0,"
0-"
0."
0/"
b010 0"
02"
03"
04"
b010 7"
08"
b10011 ="
b010 A"
0B"
1C"
b010 F"
0G"
1H"
b010 K"
0L"
b010 P"
0Q"
0R"
b010 U"
0V"
1W"
#5000000
b10101 !
1(
b0111 5
1<
b0111 ?
b0111 @
1E
1L
1N
1Q
1u
b0111 w
1{
1}
11"
18"
b01100 ="
1B"
0C"
1G"
0H"
1L"
1M"
1Q"
1R"
1V"
0W"
#6000000
b10110 !
b10000 %
b011 '
0(
b10000 ,
b10000 3
b0110 5
16
b011 ;
0<
1>
b0110 ?
b0110 @
b0101 B
b0000 C
1D
b001 F
b011 K
0L
b001 M
1O
b001 P
b0101 T
b0000 U
b0101 s
b0000 t
b0110 w
b001 x
1y
1|
0}
0""
1#"
1%"
1&"
0'"
b001 0"
12"
13"
b011 7"
08"
b10000 9"
b10000 :"
b10000 >"
b011 A"
0B"
b011 F"
0G"
b011 K"
0L"
b011 P"
0Q"
b011 U"
0V"
#6200000
b00001 #
b10010 %
b00001 *
b10010 ,
b0001 /
b10010 3
b0001 8
b0001 S
1W
0X
b0001 [
1\
0]
b00 `
b01 b
0d
1e
1f
0h
b00 j
1k
0m
b01 o
0q
1r
b00001 6"
b10010 9"
b10010 :"
b10010 >"
1@"
0E"
0J"
#6400000
b00010 #
b10001 %
b00010 *
b10001 ,
b0010 /
b10001 3
b0010 8
b0010 S
b0010 [
b10 b
1d
0e
b10 o
1q
0r
b00010 6"
b10001 9"
b10001 :"
b10001 >"
0@"
1E"
#6600000
b00011 #
b10000 %
b00011 *
b10000 ,
b0011 /
b10000 3
b0011 8
b0011 S
b0011 [
b11 b
b11 o
b00011 6"
b10000 9"
b10000 :"
b10000 >"
1@"
#6800000
b00100 #
b00100 *
b0100 /
b0100 8
b0100 S
b0100 [
b01 `
b00 b
1c
0d
0f
1h
b01 j
0k
1m
b00 o
1p
0q
b00100 6"
0@"
0E"
1J"
#7000000
b10111 !
1(
14
b0011 5
06
1<
1=
0>
b0011 ?
b0011 @
1A
b1110 B
b0100 C
0D
b011 F
0G
1H
1L
b011 M
0O
b011 P
b1110 T
b0100 U
1V
b1110 s
b0100 t
1v
b0011 w
b100 x
0y
0|
1}
1!"
0#"
0$"
1%"
1'"
0("
1)"
0*"
1+"
1-"
1."
0/"
b011 0"
02"
03"
04"
18"
1B"
1G"
1L"
1Q"
1V"
#7200000
b00001 #
b11010 %
b00001 *
b11010 ,
b0001 /
b11010 3
14
b0000 5
b0001 8
1=
b0000 ?
b0000 @
1A
b0001 C
0G
b0001 S
b0001 U
b0001 [
b00 `
b01 b
0c
1e
1f
0h
b00 j
1k
0m
b01 o
0p
1r
b0001 t
1v
b0000 w
b111 x
1z
1|
0}
1#"
1$"
0%"
0'"
1("
1)"
0*"
1-"
1."
0/"
04"
b00001 6"
b11010 9"
b11010 :"
b11010 >"
1@"
0J"
#7400000
b00010 #
b10100 %
b00010 *
b10100 ,
b0010 /
b10100 3
b0001 5
b0010 8
b0001 ?
b0001 @
b0010 C
b0010 S
b0010 U
b0010 [
b10 b
1d
0e
b10 o
1q
0r
b0010 t
b0001 w
b110 x
0z
0|
1}
1""
0#"
0%"
b00010 6"
b10100 9"
b10100 :"
b10100 >"
0@"
1E"
#7600000
b00011 #
b11000 %
b00011 *
b11000 ,
b0011 /
b11000 3
b0010 5
b0011 8
b0010 ?
b0010 @
b0011 C
b0011 S
b0011 U
b0011 [
b11 b
b11 o
b0011 t
b0010 w
b111 x
1z
1|
0}
1#"
1%"
b00011 6"
b11000 9"
b11000 :"
b11000 >"
1@"
#7800000
b00100 #
b10000 %
b00100 *
b10000 ,
b0100 /
b10000 3
b0011 5
b0100 8
b0011 ?
b0011 @
b0100 C
b0100 S
b0100 U
b0100 [
b01 `
b00 b
1c
0d
0f
1h
b01 j
0k
1m
b00 o
1p
0q
b0100 t
b0011 w
b100 x
0z
0|
1}
0""
0#"
0$"
1%"
1'"
0("
0*"
b00100 6"
b10000 9"
b10000 :"
b10000 >"
0@"
0E"
1J"
#8000000
b11000 !
b00001 %
b100 '
0(
b00001 ,
b00001 3
04
b1001 5
b100 ;
0<
0=
b1001 ?
b1001 @
0A
b0101 B
0E
b000 F
0G
0H
b100 K
0L
b000 M
0N
b000 P
0Q
b0101 T
0V
b0101 s
0u
0v
b1001 w
1y
0{
1}
0!"
0%"
0+"
0."
1/"
b000 0"
01"
04"
b100 7"
08"
b00001 9"
b00001 :"
b00001 >"
b100 A"
0B"
b100 F"
0G"
b100 K"
0L"
b100 P"
0Q"
b100 U"
0V"
#8200000
b00001 #
b01010 %
b00001 *
b01010 ,
b0001 /
b01010 3
b0110 5
b0001 8
b0110 ?
b0110 @
b0001 C
b0001 S
b0001 U
b0001 [
b00 `
b01 b
0c
1e
1f
0h
b00 j
1k
0m
b01 o
0p
1r
b0001 t
b0110 w
b001 x
1z
1|
0}
1#"
1%"
0'"
0)"
1*"
0-"
0/"
b00001 6"
b01010 9"
b01010 :"
b01010 >"
1@"
0J"
#8400000
b00010 #
b00101 %
b00010 *
b00101 ,
b0010 /
b00101 3
b0111 5
b0010 8
b0111 ?
b0111 @
b0010 C
b0010 S
b0010 U
b0010 [
b10 b
1d
0e
b10 o
1q
0r
b0010 t
b0111 w
b000 x
0z
0|
1}
1""
0#"
0$"
1%"
0("
0)"
1*"
0-"
0/"
b00010 6"
b00101 9"
b00101 :"
b00101 >"
0@"
1E"
#8600000
b00011 #
b00010 %
b00011 *
b00010 ,
b0011 /
b00010 3
b1000 5
b0011 8
b1000 ?
b1000 @
b0011 C
b0011 S
b0011 U
b0011 [
b11 b
b11 o
b0011 t
b1000 w
b111 x
1z
1|
0}
1#"
1$"
0%"
1("
1)"
0*"
1-"
1/"
b00011 6"
b00010 9"
b00010 :"
b00010 >"
1@"
#8800000
b00100 #
b00001 %
b00100 *
b00001 ,
b0100 /
b00001 3
b1001 5
b0100 8
b1001 ?
b1001 @
b0100 C
b0100 S
b0100 U
b0100 [
b01 `
b00 b
1c
0d
0f
1h
b01 j
0k
1m
b00 o
1p
0q
b0100 t
b1001 w
b100 x
0z
0|
1}
0""
0#"
0$"
0%"
1'"
0("
0*"
b00100 6"
b00001 9"
b00001 :"
b00001 >"
0@"
0E"
1J"
#8900000
b00101 #
b00000 %
b00101 *
b00000 ,
b0101 /
b00000 3
b1010 5
b0101 8
b1010 ?
b1010 @
b0101 C
b0101 S
b0101 U
0W
1Y
b0101 [
0\
1^
b01 b
0c
1e
b01 o
0p
1r
b0101 t
b1010 w
b101 x
1z
1|
0}
1#"
1%"
b00101 6"
b00000 9"
b00000 :"
b00000 >"
1@"
#9000000
b11001 !
1(
1<
1L
18"
1B"
1G"
1L"
1Q"
1V"
#9200000
b00001 #
b01010 %
b00001 *
b01010 ,
b0001 /
b01010 3
b0110 5
b0001 8
b0110 ?
b0110 @
b0001 C
b0001 S
b0001 U
1W
0Y
b0001 [
1\
0^
b00 `
1f
0h
b00 j
1k
0m
b0001 t
b0110 w
b001 x
0'"
0)"
1*"
0-"
0/"
b00001 6"
b01010 9"
b01010 :"
b01010 >"
0J"
#9400000
b00010 #
b10100 %
b00010 *
b10100 ,
b0010 /
b10100 3
b0111 5
b0010 8
b0111 ?
b0111 @
b0010 C
b0010 S
b0010 U
b0010 [
b10 b
1d
0e
b10 o
1q
0r
b0010 t
b0111 w
b000 x
0z
0|
1}
1""
0#"
0$"
1%"
0("
0)"
1*"
0-"
0/"
b00010 6"
b10100 9"
b10100 :"
b10100 >"
0@"
1E"
#9600000
b00011 #
b01000 %
b00011 *
b01000 ,
b0011 /
b01000 3
b1000 5
b0011 8
b1000 ?
b1000 @
b0011 C
b0011 S
b0011 U
b0011 [
b11 b
b11 o
b0011 t
b1000 w
b111 x
1z
1|
0}
1#"
1$"
0%"
1("
1)"
0*"
1-"
1/"
b00011 6"
b01000 9"
b01000 :"
b01000 >"
1@"
#9800000
b00100 #
b10000 %
b00100 *
b10000 ,
b0100 /
b10000 3
b1001 5
b0100 8
b1001 ?
b1001 @
b0100 C
b0100 S
b0100 U
b0100 [
b01 `
b00 b
1c
0d
0f
1h
b01 j
0k
1m
b00 o
1p
0q
b0100 t
b1001 w
b100 x
0z
0|
1}
0""
0#"
0$"
0%"
1'"
0("
0*"
b00100 6"
b10000 9"
b10000 :"
b10000 >"
0@"
0E"
1J"
#9900000
b00101 #
b00000 %
b00101 *
b00000 ,
b0101 /
b00000 3
b1010 5
b0101 8
b1010 ?
b1010 @
b0101 C
b0101 S
b0101 U
0W
1Y
b0101 [
0\
1^
b01 b
0c
1e
b01 o
0p
1r
b0101 t
b1010 w
b101 x
1z
1|
0}
1#"
1%"
b00101 6"
b00000 9"
b00000 :"
b00000 >"
1@"
#10000000
b11010 !
b101 '
0(
b101 ;
0<
b101 K
0L
b101 7"
08"
b101 A"
0B"
b101 F"
0G"
b101 K"
0L"
b101 P"
0Q"
b101 U"
0V"
