Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 17 14:41:55 2024
| Host         : AsusROG-Enrique running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  263         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (133)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (133)
---------------------------------
 There are 133 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.179        0.000                      0               113051        0.038        0.000                      0               113051        0.948        0.000                       0                 76400  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.179        0.000                      0               113051        0.038        0.000                      0               113051        0.948        0.000                       0                 76400  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/din0_buf1_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.302ns (7.962%)  route 3.491ns (92.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y153        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_rep__15/Q
                         net (fo=79, routed)          3.491     4.287    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_58_43_fu_456/din0_buf1_reg[62]
    SLICE_X53Y193        LUT5 (Prop_lut5_I3_O)        0.043     4.330 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_58_43_fu_456/din0_buf1[61]_i_1__8/O
                         net (fo=1, routed)           0.000     4.330    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/grp_fu_2082_p0[61]
    SLICE_X53Y193        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/din0_buf1_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/ap_clk
    SLICE_X53Y193        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/din0_buf1_reg[61]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X53Y193        FDRE (Setup_fdre_C_D)        0.034     4.509    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/din0_buf1_reg[61]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/din0_buf1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.302ns (8.062%)  route 3.444ns (91.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y153        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y153        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]_rep__15/Q
                         net (fo=79, routed)          3.444     4.240    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_58_43_fu_456/din0_buf1_reg[62]
    SLICE_X52Y192        LUT5 (Prop_lut5_I3_O)        0.043     4.283 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_58_43_fu_456/din0_buf1[56]_i_1__8/O
                         net (fo=1, routed)           0.000     4.283    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/grp_fu_2082_p0[56]
    SLICE_X52Y192        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/din0_buf1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/ap_clk
    SLICE_X52Y192        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/din0_buf1_reg[56]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X52Y192        FDRE (Setup_fdre_C_D)        0.033     4.508    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/din0_buf1_reg[56]
  -------------------------------------------------------------------
                         required time                          4.508    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[21]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U522/din0_buf1_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.266ns (7.141%)  route 3.459ns (92.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y141        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[21]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y141        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[21]_rep__0/Q
                         net (fo=65, routed)          3.459     4.219    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_67_75_fu_538/din0_buf1_reg[0]
    SLICE_X43Y195        LUT3 (Prop_lut3_I1_O)        0.043     4.262 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_67_75_fu_538/din0_buf1[62]_i_1__12/O
                         net (fo=1, routed)           0.000     4.262    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U522/grp_fu_2090_p0[62]
    SLICE_X43Y195        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U522/din0_buf1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U522/ap_clk
    SLICE_X43Y195        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U522/din0_buf1_reg[62]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X43Y195        FDRE (Setup_fdre_C_D)        0.034     4.509    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U522/din0_buf1_reg[62]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[21]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U522/din0_buf1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.266ns (7.151%)  route 3.454ns (92.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y141        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[21]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y141        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[21]_rep__0/Q
                         net (fo=65, routed)          3.454     4.214    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_67_75_fu_538/din0_buf1_reg[0]
    SLICE_X43Y195        LUT3 (Prop_lut3_I1_O)        0.043     4.257 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_67_75_fu_538/din0_buf1[60]_i_1__12/O
                         net (fo=1, routed)           0.000     4.257    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U522/grp_fu_2090_p0[60]
    SLICE_X43Y195        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U522/din0_buf1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U522/ap_clk
    SLICE_X43Y195        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U522/din0_buf1_reg[60]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X43Y195        FDRE (Setup_fdre_C_D)        0.034     4.509    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U522/din0_buf1_reg[60]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.327ns (8.722%)  route 3.422ns (91.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X47Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/Q
                         net (fo=128, routed)         3.422     4.163    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep_n_0
    SLICE_X78Y218        LUT5 (Prop_lut5_I1_O)        0.123     4.286 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/select_ln131_1_reg_541[50]_i_1/O
                         net (fo=1, routed)           0.000     4.286    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_fu_272_p3[50]
    SLICE_X78Y218        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     4.510    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/ap_clk
    SLICE_X78Y218        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[50]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X78Y218        FDRE (Setup_fdre_C_D)        0.064     4.539    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[50]
  -------------------------------------------------------------------
                         required time                          4.539    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.327ns (8.795%)  route 3.391ns (91.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X47Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/Q
                         net (fo=128, routed)         3.391     4.132    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep_n_0
    SLICE_X73Y221        LUT5 (Prop_lut5_I1_O)        0.123     4.255 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/select_ln131_1_reg_541[54]_i_1/O
                         net (fo=1, routed)           0.000     4.255    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_fu_272_p3[54]
    SLICE_X73Y221        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     4.510    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/ap_clk
    SLICE_X73Y221        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[54]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X73Y221        FDRE (Setup_fdre_C_D)        0.034     4.509    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[54]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.327ns (8.734%)  route 3.417ns (91.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X47Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/Q
                         net (fo=128, routed)         3.417     4.158    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep_n_0
    SLICE_X76Y219        LUT5 (Prop_lut5_I1_O)        0.123     4.281 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/select_ln131_1_reg_541[36]_i_1/O
                         net (fo=1, routed)           0.000     4.281    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_fu_272_p3[36]
    SLICE_X76Y219        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     4.510    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/ap_clk
    SLICE_X76Y219        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[36]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X76Y219        FDRE (Setup_fdre_C_D)        0.064     4.539    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[36]
  -------------------------------------------------------------------
                         required time                          4.539    
                         arrival time                          -4.281    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.327ns (8.732%)  route 3.418ns (91.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X47Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/Q
                         net (fo=128, routed)         3.418     4.159    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep_n_0
    SLICE_X76Y219        LUT5 (Prop_lut5_I1_O)        0.123     4.282 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/select_ln131_1_reg_541[37]_i_1/O
                         net (fo=1, routed)           0.000     4.282    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_fu_272_p3[37]
    SLICE_X76Y219        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     4.510    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/ap_clk
    SLICE_X76Y219        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[37]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X76Y219        FDRE (Setup_fdre_C_D)        0.065     4.540    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[37]
  -------------------------------------------------------------------
                         required time                          4.540    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.327ns (8.810%)  route 3.385ns (91.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X47Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/Q
                         net (fo=128, routed)         3.385     4.126    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep_n_0
    SLICE_X81Y220        LUT5 (Prop_lut5_I1_O)        0.123     4.249 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/select_ln131_1_reg_541[25]_i_1/O
                         net (fo=1, routed)           0.000     4.249    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_fu_272_p3[25]
    SLICE_X81Y220        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     4.510    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/ap_clk
    SLICE_X81Y220        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[25]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X81Y220        FDRE (Setup_fdre_C_D)        0.033     4.508    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[25]
  -------------------------------------------------------------------
                         required time                          4.508    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.327ns (8.812%)  route 3.384ns (91.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X47Y145        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep/Q
                         net (fo=128, routed)         3.384     4.125    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep_n_0
    SLICE_X81Y219        LUT5 (Prop_lut5_I1_O)        0.123     4.248 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/flow_control_loop_pipe_sequential_init_U/select_ln131_1_reg_541[48]_i_1/O
                         net (fo=1, routed)           0.000     4.248    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_fu_272_p3[48]
    SLICE_X81Y219        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     4.510    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/ap_clk
    SLICE_X81Y219        FDRE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[48]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X81Y219        FDRE (Setup_fdre_C_D)        0.034     4.509    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22_fu_694/select_ln131_1_reg_541_reg[48]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                  0.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U516/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U516/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.431%)  route 0.106ns (51.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U516/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/aclk
    SLICE_X17Y212        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U516/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y212        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U516/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.106     0.473    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U516/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/out[7]
    SLICE_X16Y210        SRL16E                                       r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U516/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.280     0.280    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U516/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X16Y210        SRL16E                                       r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U516/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X16Y210        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U516/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U493/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U493/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U493/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ZERO_DEL/i_pipe/aclk
    SLICE_X19Y186        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U493/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y186        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U493/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.095     0.452    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U493/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0
    SLICE_X18Y185        SRL16E                                       r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U493/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.280     0.280    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U493/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X18Y185        SRL16E                                       r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U493/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X18Y185        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.396    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U493/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U511/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U511/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.796%)  route 0.103ns (53.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U511/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/aclk
    SLICE_X89Y142        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U511/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U511/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.103     0.461    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U511/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/A[7]
    SLICE_X88Y143        SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U511/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.280     0.280    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U511/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/aclk
    SLICE_X88Y143        SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U511/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X88Y143        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.398    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U511/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.553%)  route 0.141ns (58.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/aclk
    SLICE_X23Y180        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y180        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]/Q
                         net (fo=2, routed)           0.141     0.507    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]_0[15]
    SLICE_X22Y181        SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.280     0.280    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/aclk
    SLICE_X22Y181        SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][15]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X22Y181        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U520/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][15]_srl2
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/aclk
    SLICE_X73Y122        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.060     0.417    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/A[13]
    SLICE_X72Y122        SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.280     0.280    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/aclk
    SLICE_X72Y122        SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][13]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X72Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.343    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][13]_srl2
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U504/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U504/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.902%)  route 0.099ns (48.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U504/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/aclk
    SLICE_X64Y85         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U504/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U504/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.099     0.472    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U504/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/A[7]
    SLICE_X62Y85         SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U504/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.280     0.280    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U504/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/aclk
    SLICE_X62Y85         SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U504/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X62Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.398    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U504/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U523/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U523/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.091ns (60.496%)  route 0.059ns (39.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U523/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/aclk
    SLICE_X9Y78          FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U523/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U523/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.059     0.417    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U523/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/A[9]
    SLICE_X8Y78          SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U523/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.280     0.280    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U523/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/aclk
    SLICE_X8Y78          SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U523/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][9]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X8Y78          SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     0.342    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U523/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][9]_srl2
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U514/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U514/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U514/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ZERO_DEL/i_pipe/aclk
    SLICE_X43Y218        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U514/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y218        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U514/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.054     0.411    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U514/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0
    SLICE_X42Y218        SRL16E                                       r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U514/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.280     0.280    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U514/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X42Y218        SRL16E                                       r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U514/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X42Y218        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.336    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U514/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.001%)  route 0.144ns (58.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/aclk
    SLICE_X73Y119        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.144     0.510    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/A[7]
    SLICE_X72Y120        SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.280     0.280    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/aclk
    SLICE_X72Y120        SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X72Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U503/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U503/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.783%)  route 0.145ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U503/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/aclk
    SLICE_X75Y167        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U503/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U503/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.145     0.512    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U503/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/out[7]
    SLICE_X76Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U503/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.280     0.280    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U503/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X76Y167        SRL16E                                       r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U503/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X76Y167        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U503/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.052         4.000       0.948      DSP48_X2Y61  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.052         4.000       0.948      DSP48_X2Y50  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U498/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.052         4.000       0.948      DSP48_X0Y53  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U499/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.052         4.000       0.948      DSP48_X3Y29  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U504/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.052         4.000       0.948      DSP48_X3Y47  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U505/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.052         4.000       0.948      DSP48_X4Y42  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U506/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.052         4.000       0.948      DSP48_X5Y50  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U511/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.052         4.000       0.948      DSP48_X3Y59  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U512/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.052         4.000       0.948      DSP48_X4Y69  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U513/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.052         4.000       0.948      DSP48_X3Y73  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U518/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X6Y83  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][4]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.117ns  (logic 0.043ns (3.850%)  route 1.074ns (96.150%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=6, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X13Y150        LUT2 (Prop_lut2_I1_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.537     1.117    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=6, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_start
    SLICE_X13Y150        LUT2 (Prop_lut2_I1_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.266     0.561    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.396ns  (logic 0.309ns (12.898%)  route 2.087ns (87.102%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/ap_clk
    SLICE_X13Y160        FDSE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDSE (Prop_fdse_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.926     1.686    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X8Y150         LUT3 (Prop_lut3_I1_O)        0.043     1.729 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.623     2.353    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter0
    SLICE_X13Y152        LUT6 (Prop_lut6_I3_O)        0.043     2.396 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0/O
                         net (fo=0)                   0.537     2.933    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.396ns  (logic 0.309ns (12.898%)  route 2.087ns (87.102%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/ap_clk
    SLICE_X13Y160        FDSE                                         r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDSE (Prop_fdse_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.926     1.686    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X8Y150         LUT3 (Prop_lut3_I1_O)        0.043     1.729 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.623     2.353    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter0
    SLICE_X13Y152        LUT6 (Prop_lut6_I3_O)        0.043     2.396 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0/O
                         net (fo=0)                   0.537     2.933    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.395ns  (logic 0.359ns (14.987%)  route 2.036ns (85.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X16Y118        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/Q
                         net (fo=198, routed)         1.499     2.272    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/ce_r_repN_6_alias
    SLICE_X17Y99         LUT3 (Prop_lut3_I2_O)        0.123     2.395 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_1[4]_INST_0/O
                         net (fo=2, unset)            0.537     2.932    output_predict_data_1[4]
                                                                      r  output_predict_data_1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 0.359ns (15.530%)  route 1.953ns (84.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X16Y118        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/Q
                         net (fo=198, routed)         1.416     2.189    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/ce_r_repN_6_alias
    SLICE_X14Y99         LUT3 (Prop_lut3_I2_O)        0.123     2.312 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_0[21]_INST_0/O
                         net (fo=2, unset)            0.537     2.849    output_predict_data_0[21]
                                                                      r  output_predict_data_0[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.271ns  (logic 0.359ns (15.805%)  route 1.912ns (84.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X16Y118        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/Q
                         net (fo=198, routed)         1.375     2.148    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/ce_r_repN_6_alias
    SLICE_X19Y104        LUT3 (Prop_lut3_I2_O)        0.123     2.271 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_0[42]_INST_0/O
                         net (fo=2, unset)            0.537     2.808    output_predict_data_0[42]
                                                                      r  output_predict_data_0[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.231ns  (logic 0.359ns (16.090%)  route 1.872ns (83.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X16Y118        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/Q
                         net (fo=198, routed)         1.335     2.108    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/ce_r_repN_6_alias
    SLICE_X14Y98         LUT3 (Prop_lut3_I2_O)        0.123     2.231 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_0[10]_INST_0/O
                         net (fo=2, unset)            0.537     2.768    output_predict_data_0[10]
                                                                      r  output_predict_data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.207ns  (logic 0.359ns (16.267%)  route 1.848ns (83.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X16Y118        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/Q
                         net (fo=198, routed)         1.311     2.084    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/ce_r_repN_6_alias
    SLICE_X21Y104        LUT3 (Prop_lut3_I2_O)        0.123     2.207 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_1[41]_INST_0/O
                         net (fo=2, unset)            0.537     2.744    output_predict_data_1[41]
                                                                      r  output_predict_data_1[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.204ns  (logic 0.359ns (16.288%)  route 1.845ns (83.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X16Y118        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/Q
                         net (fo=198, routed)         1.308     2.081    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/ce_r_repN_6_alias
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.123     2.204 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_0[13]_INST_0/O
                         net (fo=2, unset)            0.537     2.741    output_predict_data_0[13]
                                                                      r  output_predict_data_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.204ns  (logic 0.359ns (16.288%)  route 1.845ns (83.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X16Y118        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/Q
                         net (fo=198, routed)         1.308     2.081    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/ce_r_repN_6_alias
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.123     2.204 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_0[39]_INST_0/O
                         net (fo=2, unset)            0.537     2.741    output_predict_data_0[39]
                                                                      r  output_predict_data_0[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.198ns  (logic 0.359ns (16.334%)  route 1.839ns (83.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X16Y118        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_6/Q
                         net (fo=198, routed)         1.302     2.075    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/ce_r_repN_6_alias
    SLICE_X19Y103        LUT3 (Prop_lut3_I2_O)        0.123     2.198 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_1[42]_INST_0/O
                         net (fo=2, unset)            0.537     2.735    output_predict_data_1[42]
                                                                      r  output_predict_data_1[42] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0_ap_vld
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y119        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/Q
                         net (fo=262, unset)          0.266     0.651    output_predict_data_0_ap_vld
                                                                      r  output_predict_data_0_ap_vld (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1_ap_vld
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y119        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/Q
                         net (fo=262, unset)          0.266     0.651    output_predict_data_1_ap_vld
                                                                      r  output_predict_data_1_ap_vld (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.146ns (29.410%)  route 0.350ns (70.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X16Y115        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y115        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[57]/Q
                         net (fo=3, routed)           0.084     0.468    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/dout_r[57]
    SLICE_X17Y115        LUT3 (Prop_lut3_I1_O)        0.028     0.496 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_0[57]_INST_0/O
                         net (fo=2, unset)            0.266     0.763    output_predict_data_0[57]
                                                                      r  output_predict_data_0[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/dout_r_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.128ns (24.602%)  route 0.392ns (75.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/ap_clk
    SLICE_X21Y110        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/dout_r_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/dout_r_reg[55]/Q
                         net (fo=3, routed)           0.126     0.492    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/dout_r[55]
    SLICE_X21Y110        LUT3 (Prop_lut3_I1_O)        0.028     0.520 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_1[55]_INST_0/O
                         net (fo=2, unset)            0.266     0.787    output_predict_data_1[55]
                                                                      r  output_predict_data_1[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/dout_r_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.171ns (32.628%)  route 0.353ns (67.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/ap_clk
    SLICE_X18Y109        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/dout_r_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y109        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/dout_r_reg[52]/Q
                         net (fo=3, routed)           0.087     0.460    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/dout_r[52]
    SLICE_X18Y109        LUT3 (Prop_lut3_I1_O)        0.064     0.524 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_1[52]_INST_0/O
                         net (fo=2, unset)            0.266     0.790    output_predict_data_1[52]
                                                                      r  output_predict_data_1[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.128ns (24.314%)  route 0.398ns (75.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X21Y107        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[37]/Q
                         net (fo=3, routed)           0.132     0.498    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/dout_r[37]
    SLICE_X22Y107        LUT3 (Prop_lut3_I1_O)        0.028     0.526 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_0[37]_INST_0/O
                         net (fo=2, unset)            0.266     0.793    output_predict_data_0[37]
                                                                      r  output_predict_data_0[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/dout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.128ns (24.145%)  route 0.402ns (75.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/ap_clk
    SLICE_X19Y99         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/dout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/dout_r_reg[6]/Q
                         net (fo=3, routed)           0.136     0.502    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/dout_r[6]
    SLICE_X19Y99         LUT3 (Prop_lut3_I1_O)        0.028     0.530 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_1[6]_INST_0/O
                         net (fo=2, unset)            0.266     0.796    output_predict_data_1[6]
                                                                      r  output_predict_data_1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.128ns (24.140%)  route 0.402ns (75.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X17Y99         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[24]/Q
                         net (fo=3, routed)           0.136     0.502    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/dout_r[24]
    SLICE_X17Y99         LUT3 (Prop_lut3_I1_O)        0.028     0.530 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_0[24]_INST_0/O
                         net (fo=2, unset)            0.266     0.797    output_predict_data_0[24]
                                                                      r  output_predict_data_0[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.128ns (24.140%)  route 0.402ns (75.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X21Y109        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[47]/Q
                         net (fo=3, routed)           0.136     0.502    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/dout_r[47]
    SLICE_X21Y109        LUT3 (Prop_lut3_I1_O)        0.028     0.530 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_0[47]_INST_0/O
                         net (fo=2, unset)            0.266     0.797    output_predict_data_0[47]
                                                                      r  output_predict_data_0[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.128ns (24.131%)  route 0.402ns (75.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X23Y112        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/dout_r_reg[15]/Q
                         net (fo=3, routed)           0.136     0.502    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/dout_r[15]
    SLICE_X23Y112        LUT3 (Prop_lut3_I1_O)        0.028     0.530 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/output_predict_data_0[15]_INST_0/O
                         net (fo=2, unset)            0.266     0.797    output_predict_data_0[15]
                                                                      r  output_predict_data_0[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          2207 Endpoints
Min Delay          2207 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]_replica_1/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.832ns  (logic 0.043ns (2.347%)  route 1.789ns (97.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=6, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X13Y152        LUT6 (Prop_lut6_I4_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[0]_i_1__0/O
                         net (fo=7, routed)           1.252     1.832    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X44Y167        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y167        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]_replica_1/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]_replica_2/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.826ns  (logic 0.043ns (2.355%)  route 1.783ns (97.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=6, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X13Y152        LUT6 (Prop_lut6_I4_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_148_28_VITIS_LOOP_149_29_fu_755/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[0]_i_1__0/O
                         net (fo=7, routed)           1.246     1.826    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X44Y167        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y167        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]_replica_2/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.795ns  (logic 0.086ns (4.790%)  route 1.709ns (95.210%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=6, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X20Y123        LUT6 (Prop_lut6_I5_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0/O
                         net (fo=1, routed)           0.374     0.954    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0_n_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I1_O)        0.043     0.997 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__11/O
                         net (fo=265, routed)         0.799     1.795    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/E[0]
    SLICE_X15Y100        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     0.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X15Y100        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_4/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 0.086ns (4.953%)  route 1.650ns (95.047%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=6, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X20Y123        LUT6 (Prop_lut6_I5_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0/O
                         net (fo=1, routed)           0.374     0.954    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0_n_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I1_O)        0.043     0.997 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__11/O
                         net (fo=265, routed)         0.740     1.736    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/E[0]
    SLICE_X15Y100        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     0.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ap_clk
    SLICE_X15Y100        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U489/ce_r_reg_replica_3/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din0_buf1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.672ns  (logic 0.086ns (5.142%)  route 1.586ns (94.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=6, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X20Y123        LUT6 (Prop_lut6_I5_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0/O
                         net (fo=1, routed)           0.374     0.954    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0_n_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I1_O)        0.043     0.997 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__11/O
                         net (fo=265, routed)         0.676     1.672    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/E[0]
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din0_buf1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     0.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/ap_clk
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din0_buf1_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din0_buf1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.672ns  (logic 0.086ns (5.142%)  route 1.586ns (94.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=6, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X20Y123        LUT6 (Prop_lut6_I5_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0/O
                         net (fo=1, routed)           0.374     0.954    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0_n_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I1_O)        0.043     0.997 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__11/O
                         net (fo=265, routed)         0.676     1.672    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/E[0]
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din0_buf1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     0.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/ap_clk
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din0_buf1_reg[27]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din0_buf1_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.672ns  (logic 0.086ns (5.142%)  route 1.586ns (94.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=6, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X20Y123        LUT6 (Prop_lut6_I5_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0/O
                         net (fo=1, routed)           0.374     0.954    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0_n_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I1_O)        0.043     0.997 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__11/O
                         net (fo=265, routed)         0.676     1.672    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/E[0]
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din0_buf1_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     0.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/ap_clk
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din0_buf1_reg[39]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din0_buf1_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.672ns  (logic 0.086ns (5.142%)  route 1.586ns (94.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=6, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X20Y123        LUT6 (Prop_lut6_I5_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0/O
                         net (fo=1, routed)           0.374     0.954    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0_n_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I1_O)        0.043     0.997 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__11/O
                         net (fo=265, routed)         0.676     1.672    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/E[0]
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din0_buf1_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     0.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/ap_clk
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din0_buf1_reg[40]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din1_buf1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.672ns  (logic 0.086ns (5.142%)  route 1.586ns (94.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=6, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X20Y123        LUT6 (Prop_lut6_I5_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0/O
                         net (fo=1, routed)           0.374     0.954    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0_n_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I1_O)        0.043     0.997 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__11/O
                         net (fo=265, routed)         0.676     1.672    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/E[0]
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din1_buf1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     0.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/ap_clk
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din1_buf1_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din1_buf1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.672ns  (logic 0.086ns (5.142%)  route 1.586ns (94.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=6, unset)            0.537     0.537    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X20Y123        LUT6 (Prop_lut6_I5_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0/O
                         net (fo=1, routed)           0.374     0.954    bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_4__0_n_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I1_O)        0.043     0.997 r  bd_0_i/hls_inst/inst/grp_extendedKalmanFilter_Pipeline_VITIS_LOOP_110_179_fu_684/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__11/O
                         net (fo=265, routed)         0.676     1.672    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/E[0]
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din1_buf1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.510     0.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/ap_clk
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U490/din1_buf1_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y66          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[0]
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y66          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[10]
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y66          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[11]
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y66          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[12]
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y66          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[13]
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y66          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[14]
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y66          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[15]
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y66          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[16]
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y66          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[17]
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y66          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[18]
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=76399, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X2Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U497/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK





