Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02f1ac75163840e0a60b5cc603a7aac5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_4bit_pipeline_tb_behav xil_defaultlib.full_adder_4bit_pipeline_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.full_adder_bh [full_adder_bh_default]
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture structural of entity xil_defaultlib.full_adder_4bit_pipeline [full_adder_4bit_pipeline_default]
Compiling architecture bench of entity xil_defaultlib.full_adder_4bit_pipeline_tb
Built simulation snapshot full_adder_4bit_pipeline_tb_behav
