
2526_MSC_NUCLEOG431RB_HelloWorld.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000424c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  0800442c  0800442c  0000542c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044b0  080044b0  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080044b0  080044b0  000054b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044b8  080044b8  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044b8  080044b8  000054b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044bc  080044bc  000054bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080044c0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000068  08004528  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08004528  000062b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c13  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000267e  00000000  00000000  00017cab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  0001a330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cf3  00000000  00000000  0001b3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f4b4  00000000  00000000  0001c0d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012b5a  00000000  00000000  0003b587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7cc9  00000000  00000000  0004e0e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00115daa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d4c  00000000  00000000  00115df0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0011ab3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004414 	.word	0x08004414

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08004414 	.word	0x08004414

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08a      	sub	sp, #40	@ 0x28
 80005f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
 80005fe:	60da      	str	r2, [r3, #12]
 8000600:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000602:	4b2b      	ldr	r3, [pc, #172]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000606:	4a2a      	ldr	r2, [pc, #168]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000608:	f043 0304 	orr.w	r3, r3, #4
 800060c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800060e:	4b28      	ldr	r3, [pc, #160]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000612:	f003 0304 	and.w	r3, r3, #4
 8000616:	613b      	str	r3, [r7, #16]
 8000618:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800061a:	4b25      	ldr	r3, [pc, #148]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 800061c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800061e:	4a24      	ldr	r2, [pc, #144]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000620:	f043 0320 	orr.w	r3, r3, #32
 8000624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000626:	4b22      	ldr	r3, [pc, #136]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800062a:	f003 0320 	and.w	r3, r3, #32
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000632:	4b1f      	ldr	r3, [pc, #124]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000636:	4a1e      	ldr	r2, [pc, #120]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000638:	f043 0301 	orr.w	r3, r3, #1
 800063c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800063e:	4b1c      	ldr	r3, [pc, #112]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	f003 0301 	and.w	r3, r3, #1
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800064a:	4b19      	ldr	r3, [pc, #100]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	4a18      	ldr	r2, [pc, #96]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000650:	f043 0302 	orr.w	r3, r3, #2
 8000654:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000656:	4b16      	ldr	r3, [pc, #88]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065a:	f003 0302 	and.w	r3, r3, #2
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	2120      	movs	r1, #32
 8000666:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800066a:	f000 fde3 	bl	8001234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800066e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000672:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000674:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067a:	2300      	movs	r3, #0
 800067c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800067e:	f107 0314 	add.w	r3, r7, #20
 8000682:	4619      	mov	r1, r3
 8000684:	480b      	ldr	r0, [pc, #44]	@ (80006b4 <MX_GPIO_Init+0xc8>)
 8000686:	f000 fc53 	bl	8000f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800068a:	2320      	movs	r3, #32
 800068c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068e:	2301      	movs	r3, #1
 8000690:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000696:	2300      	movs	r3, #0
 8000698:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 0314 	add.w	r3, r7, #20
 800069e:	4619      	mov	r1, r3
 80006a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a4:	f000 fc44 	bl	8000f30 <HAL_GPIO_Init>

}
 80006a8:	bf00      	nop
 80006aa:	3728      	adds	r7, #40	@ 0x28
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	40021000 	.word	0x40021000
 80006b4:	48000800 	.word	0x48000800

080006b8 <__io_putchar>:
#include "usart.h"
#include "gpio.h"

/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
int __io_putchar(int ch) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
      HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 80006c0:	1d39      	adds	r1, r7, #4
 80006c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006c6:	2201      	movs	r2, #1
 80006c8:	4803      	ldr	r0, [pc, #12]	@ (80006d8 <__io_putchar+0x20>)
 80006ca:	f002 f8f9 	bl	80028c0 <HAL_UART_Transmit>
      return ch;
 80006ce:	687b      	ldr	r3, [r7, #4]
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	3708      	adds	r7, #8
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	200000d4 	.word	0x200000d4

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e0:	f000 faaf 	bl	8000c42 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e4:	f000 f812 	bl	800070c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e8:	f7ff ff80 	bl	80005ec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006ec:	f000 f9dc 	bl	8000aa8 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80006f0:	f000 f966 	bl	80009c0 <MX_TIM1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("HELLO WORLD\r\n ");
 80006f4:	4804      	ldr	r0, [pc, #16]	@ (8000708 <main+0x2c>)
 80006f6:	f003 f821 	bl	800373c <iprintf>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(1000);
 80006fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006fe:	f000 fb11 	bl	8000d24 <HAL_Delay>
  {
 8000702:	bf00      	nop
 8000704:	e7f6      	b.n	80006f4 <main+0x18>
 8000706:	bf00      	nop
 8000708:	0800442c 	.word	0x0800442c

0800070c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b094      	sub	sp, #80	@ 0x50
 8000710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000712:	f107 0318 	add.w	r3, r7, #24
 8000716:	2238      	movs	r2, #56	@ 0x38
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f003 f863 	bl	80037e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800072e:	2000      	movs	r0, #0
 8000730:	f000 fd98 	bl	8001264 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000734:	2302      	movs	r3, #2
 8000736:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000738:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800073c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800073e:	2340      	movs	r3, #64	@ 0x40
 8000740:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000742:	2302      	movs	r3, #2
 8000744:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000746:	2302      	movs	r3, #2
 8000748:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800074a:	2304      	movs	r3, #4
 800074c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800074e:	2355      	movs	r3, #85	@ 0x55
 8000750:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000752:	2302      	movs	r3, #2
 8000754:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000756:	2302      	movs	r3, #2
 8000758:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800075a:	2302      	movs	r3, #2
 800075c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075e:	f107 0318 	add.w	r3, r7, #24
 8000762:	4618      	mov	r0, r3
 8000764:	f000 fe32 	bl	80013cc <HAL_RCC_OscConfig>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800076e:	f000 f818 	bl	80007a2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000772:	230f      	movs	r3, #15
 8000774:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000776:	2303      	movs	r3, #3
 8000778:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077a:	2300      	movs	r3, #0
 800077c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800077e:	2300      	movs	r3, #0
 8000780:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000782:	2300      	movs	r3, #0
 8000784:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	2104      	movs	r1, #4
 800078a:	4618      	mov	r0, r3
 800078c:	f001 f930 	bl	80019f0 <HAL_RCC_ClockConfig>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000796:	f000 f804 	bl	80007a2 <Error_Handler>
  }
}
 800079a:	bf00      	nop
 800079c:	3750      	adds	r7, #80	@ 0x50
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007a2:	b480      	push	{r7}
 80007a4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007a6:	b672      	cpsid	i
}
 80007a8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007aa:	bf00      	nop
 80007ac:	e7fd      	b.n	80007aa <Error_Handler+0x8>
	...

080007b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b6:	4b0f      	ldr	r3, [pc, #60]	@ (80007f4 <HAL_MspInit+0x44>)
 80007b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ba:	4a0e      	ldr	r2, [pc, #56]	@ (80007f4 <HAL_MspInit+0x44>)
 80007bc:	f043 0301 	orr.w	r3, r3, #1
 80007c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80007c2:	4b0c      	ldr	r3, [pc, #48]	@ (80007f4 <HAL_MspInit+0x44>)
 80007c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007c6:	f003 0301 	and.w	r3, r3, #1
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ce:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <HAL_MspInit+0x44>)
 80007d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007d2:	4a08      	ldr	r2, [pc, #32]	@ (80007f4 <HAL_MspInit+0x44>)
 80007d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80007da:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <HAL_MspInit+0x44>)
 80007dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80007e6:	f000 fde1 	bl	80013ac <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	40021000 	.word	0x40021000

080007f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007fc:	bf00      	nop
 80007fe:	e7fd      	b.n	80007fc <NMI_Handler+0x4>

08000800 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000804:	bf00      	nop
 8000806:	e7fd      	b.n	8000804 <HardFault_Handler+0x4>

08000808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800080c:	bf00      	nop
 800080e:	e7fd      	b.n	800080c <MemManage_Handler+0x4>

08000810 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000814:	bf00      	nop
 8000816:	e7fd      	b.n	8000814 <BusFault_Handler+0x4>

08000818 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800081c:	bf00      	nop
 800081e:	e7fd      	b.n	800081c <UsageFault_Handler+0x4>

08000820 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr

0800082e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800082e:	b480      	push	{r7}
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000832:	bf00      	nop
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr

0800083c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000840:	bf00      	nop
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr

0800084a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800084e:	f000 fa4b 	bl	8000ce8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}

08000856 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	b086      	sub	sp, #24
 800085a:	af00      	add	r7, sp, #0
 800085c:	60f8      	str	r0, [r7, #12]
 800085e:	60b9      	str	r1, [r7, #8]
 8000860:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000862:	2300      	movs	r3, #0
 8000864:	617b      	str	r3, [r7, #20]
 8000866:	e00a      	b.n	800087e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000868:	f3af 8000 	nop.w
 800086c:	4601      	mov	r1, r0
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	1c5a      	adds	r2, r3, #1
 8000872:	60ba      	str	r2, [r7, #8]
 8000874:	b2ca      	uxtb	r2, r1
 8000876:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	3301      	adds	r3, #1
 800087c:	617b      	str	r3, [r7, #20]
 800087e:	697a      	ldr	r2, [r7, #20]
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	429a      	cmp	r2, r3
 8000884:	dbf0      	blt.n	8000868 <_read+0x12>
  }

  return len;
 8000886:	687b      	ldr	r3, [r7, #4]
}
 8000888:	4618      	mov	r0, r3
 800088a:	3718      	adds	r7, #24
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b086      	sub	sp, #24
 8000894:	af00      	add	r7, sp, #0
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	60b9      	str	r1, [r7, #8]
 800089a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]
 80008a0:	e009      	b.n	80008b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	1c5a      	adds	r2, r3, #1
 80008a6:	60ba      	str	r2, [r7, #8]
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff ff04 	bl	80006b8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	3301      	adds	r3, #1
 80008b4:	617b      	str	r3, [r7, #20]
 80008b6:	697a      	ldr	r2, [r7, #20]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	dbf1      	blt.n	80008a2 <_write+0x12>
  }
  return len;
 80008be:	687b      	ldr	r3, [r7, #4]
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3718      	adds	r7, #24
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <_close>:

int _close(int file)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	370c      	adds	r7, #12
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr

080008e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80008f0:	605a      	str	r2, [r3, #4]
  return 0;
 80008f2:	2300      	movs	r3, #0
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr

08000900 <_isatty>:

int _isatty(int file)
{
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000908:	2301      	movs	r3, #1
}
 800090a:	4618      	mov	r0, r3
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr

08000916 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000916:	b480      	push	{r7}
 8000918:	b085      	sub	sp, #20
 800091a:	af00      	add	r7, sp, #0
 800091c:	60f8      	str	r0, [r7, #12]
 800091e:	60b9      	str	r1, [r7, #8]
 8000920:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000922:	2300      	movs	r3, #0
}
 8000924:	4618      	mov	r0, r3
 8000926:	3714      	adds	r7, #20
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr

08000930 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b086      	sub	sp, #24
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000938:	4a14      	ldr	r2, [pc, #80]	@ (800098c <_sbrk+0x5c>)
 800093a:	4b15      	ldr	r3, [pc, #84]	@ (8000990 <_sbrk+0x60>)
 800093c:	1ad3      	subs	r3, r2, r3
 800093e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000944:	4b13      	ldr	r3, [pc, #76]	@ (8000994 <_sbrk+0x64>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d102      	bne.n	8000952 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800094c:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <_sbrk+0x64>)
 800094e:	4a12      	ldr	r2, [pc, #72]	@ (8000998 <_sbrk+0x68>)
 8000950:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000952:	4b10      	ldr	r3, [pc, #64]	@ (8000994 <_sbrk+0x64>)
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4413      	add	r3, r2
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	429a      	cmp	r2, r3
 800095e:	d207      	bcs.n	8000970 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000960:	f002 ff90 	bl	8003884 <__errno>
 8000964:	4603      	mov	r3, r0
 8000966:	220c      	movs	r2, #12
 8000968:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800096a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800096e:	e009      	b.n	8000984 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000970:	4b08      	ldr	r3, [pc, #32]	@ (8000994 <_sbrk+0x64>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000976:	4b07      	ldr	r3, [pc, #28]	@ (8000994 <_sbrk+0x64>)
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4413      	add	r3, r2
 800097e:	4a05      	ldr	r2, [pc, #20]	@ (8000994 <_sbrk+0x64>)
 8000980:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000982:	68fb      	ldr	r3, [r7, #12]
}
 8000984:	4618      	mov	r0, r3
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20008000 	.word	0x20008000
 8000990:	00000400 	.word	0x00000400
 8000994:	20000084 	.word	0x20000084
 8000998:	200002b8 	.word	0x200002b8

0800099c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80009a0:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <SystemInit+0x20>)
 80009a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009a6:	4a05      	ldr	r2, [pc, #20]	@ (80009bc <SystemInit+0x20>)
 80009a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	e000ed00 	.word	0xe000ed00

080009c0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b088      	sub	sp, #32
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009c6:	f107 0310 	add.w	r3, r7, #16
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	605a      	str	r2, [r3, #4]
 80009d0:	609a      	str	r2, [r3, #8]
 80009d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009d4:	1d3b      	adds	r3, r7, #4
 80009d6:	2200      	movs	r2, #0
 80009d8:	601a      	str	r2, [r3, #0]
 80009da:	605a      	str	r2, [r3, #4]
 80009dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009de:	4b20      	ldr	r3, [pc, #128]	@ (8000a60 <MX_TIM1_Init+0xa0>)
 80009e0:	4a20      	ldr	r2, [pc, #128]	@ (8000a64 <MX_TIM1_Init+0xa4>)
 80009e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80009e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a60 <MX_TIM1_Init+0xa0>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000a60 <MX_TIM1_Init+0xa0>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80009f0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a60 <MX_TIM1_Init+0xa0>)
 80009f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f8:	4b19      	ldr	r3, [pc, #100]	@ (8000a60 <MX_TIM1_Init+0xa0>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009fe:	4b18      	ldr	r3, [pc, #96]	@ (8000a60 <MX_TIM1_Init+0xa0>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a04:	4b16      	ldr	r3, [pc, #88]	@ (8000a60 <MX_TIM1_Init+0xa0>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a0a:	4815      	ldr	r0, [pc, #84]	@ (8000a60 <MX_TIM1_Init+0xa0>)
 8000a0c:	f001 fbfc 	bl	8002208 <HAL_TIM_Base_Init>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000a16:	f7ff fec4 	bl	80007a2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a1e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a20:	f107 0310 	add.w	r3, r7, #16
 8000a24:	4619      	mov	r1, r3
 8000a26:	480e      	ldr	r0, [pc, #56]	@ (8000a60 <MX_TIM1_Init+0xa0>)
 8000a28:	f001 fc46 	bl	80022b8 <HAL_TIM_ConfigClockSource>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000a32:	f7ff feb6 	bl	80007a2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a36:	2300      	movs	r3, #0
 8000a38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a42:	1d3b      	adds	r3, r7, #4
 8000a44:	4619      	mov	r1, r3
 8000a46:	4806      	ldr	r0, [pc, #24]	@ (8000a60 <MX_TIM1_Init+0xa0>)
 8000a48:	f001 fe68 	bl	800271c <HAL_TIMEx_MasterConfigSynchronization>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000a52:	f7ff fea6 	bl	80007a2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a56:	bf00      	nop
 8000a58:	3720      	adds	r7, #32
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20000088 	.word	0x20000088
 8000a64:	40012c00 	.word	0x40012c00

08000a68 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b085      	sub	sp, #20
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a0a      	ldr	r2, [pc, #40]	@ (8000aa0 <HAL_TIM_Base_MspInit+0x38>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d10b      	bne.n	8000a92 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa4 <HAL_TIM_Base_MspInit+0x3c>)
 8000a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a7e:	4a09      	ldr	r2, [pc, #36]	@ (8000aa4 <HAL_TIM_Base_MspInit+0x3c>)
 8000a80:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a84:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a86:	4b07      	ldr	r3, [pc, #28]	@ (8000aa4 <HAL_TIM_Base_MspInit+0x3c>)
 8000a88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000a92:	bf00      	nop
 8000a94:	3714      	adds	r7, #20
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	40012c00 	.word	0x40012c00
 8000aa4:	40021000 	.word	0x40021000

08000aa8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000aac:	4b22      	ldr	r3, [pc, #136]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000aae:	4a23      	ldr	r2, [pc, #140]	@ (8000b3c <MX_USART2_UART_Init+0x94>)
 8000ab0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ab2:	4b21      	ldr	r3, [pc, #132]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000ab4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ab8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000aba:	4b1f      	ldr	r3, [pc, #124]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000acc:	4b1a      	ldr	r3, [pc, #104]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000ace:	220c      	movs	r2, #12
 8000ad0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ad2:	4b19      	ldr	r3, [pc, #100]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad8:	4b17      	ldr	r3, [pc, #92]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ade:	4b16      	ldr	r3, [pc, #88]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ae4:	4b14      	ldr	r3, [pc, #80]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aea:	4b13      	ldr	r3, [pc, #76]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000af0:	4811      	ldr	r0, [pc, #68]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000af2:	f001 fe95 	bl	8002820 <HAL_UART_Init>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000afc:	f7ff fe51 	bl	80007a2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b00:	2100      	movs	r1, #0
 8000b02:	480d      	ldr	r0, [pc, #52]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000b04:	f002 fc8e 	bl	8003424 <HAL_UARTEx_SetTxFifoThreshold>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000b0e:	f7ff fe48 	bl	80007a2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b12:	2100      	movs	r1, #0
 8000b14:	4808      	ldr	r0, [pc, #32]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000b16:	f002 fcc3 	bl	80034a0 <HAL_UARTEx_SetRxFifoThreshold>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000b20:	f7ff fe3f 	bl	80007a2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000b24:	4804      	ldr	r0, [pc, #16]	@ (8000b38 <MX_USART2_UART_Init+0x90>)
 8000b26:	f002 fc44 	bl	80033b2 <HAL_UARTEx_DisableFifoMode>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000b30:	f7ff fe37 	bl	80007a2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b34:	bf00      	nop
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	200000d4 	.word	0x200000d4
 8000b3c:	40004400 	.word	0x40004400

08000b40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b09a      	sub	sp, #104	@ 0x68
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b48:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	601a      	str	r2, [r3, #0]
 8000b50:	605a      	str	r2, [r3, #4]
 8000b52:	609a      	str	r2, [r3, #8]
 8000b54:	60da      	str	r2, [r3, #12]
 8000b56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b58:	f107 0310 	add.w	r3, r7, #16
 8000b5c:	2244      	movs	r2, #68	@ 0x44
 8000b5e:	2100      	movs	r1, #0
 8000b60:	4618      	mov	r0, r3
 8000b62:	f002 fe40 	bl	80037e6 <memset>
  if(uartHandle->Instance==USART2)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a1f      	ldr	r2, [pc, #124]	@ (8000be8 <HAL_UART_MspInit+0xa8>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d136      	bne.n	8000bde <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b70:	2302      	movs	r3, #2
 8000b72:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b74:	2300      	movs	r3, #0
 8000b76:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b78:	f107 0310 	add.w	r3, r7, #16
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f001 f953 	bl	8001e28 <HAL_RCCEx_PeriphCLKConfig>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b88:	f7ff fe0b 	bl	80007a2 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b8c:	4b17      	ldr	r3, [pc, #92]	@ (8000bec <HAL_UART_MspInit+0xac>)
 8000b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b90:	4a16      	ldr	r2, [pc, #88]	@ (8000bec <HAL_UART_MspInit+0xac>)
 8000b92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b96:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b98:	4b14      	ldr	r3, [pc, #80]	@ (8000bec <HAL_UART_MspInit+0xac>)
 8000b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba4:	4b11      	ldr	r3, [pc, #68]	@ (8000bec <HAL_UART_MspInit+0xac>)
 8000ba6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba8:	4a10      	ldr	r2, [pc, #64]	@ (8000bec <HAL_UART_MspInit+0xac>)
 8000baa:	f043 0301 	orr.w	r3, r3, #1
 8000bae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bb0:	4b0e      	ldr	r3, [pc, #56]	@ (8000bec <HAL_UART_MspInit+0xac>)
 8000bb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb4:	f003 0301 	and.w	r3, r3, #1
 8000bb8:	60bb      	str	r3, [r7, #8]
 8000bba:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000bbc:	230c      	movs	r3, #12
 8000bbe:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bcc:	2307      	movs	r3, #7
 8000bce:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bda:	f000 f9a9 	bl	8000f30 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000bde:	bf00      	nop
 8000be0:	3768      	adds	r7, #104	@ 0x68
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40004400 	.word	0x40004400
 8000bec:	40021000 	.word	0x40021000

08000bf0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bf0:	480d      	ldr	r0, [pc, #52]	@ (8000c28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bf2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bf4:	f7ff fed2 	bl	800099c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bf8:	480c      	ldr	r0, [pc, #48]	@ (8000c2c <LoopForever+0x6>)
  ldr r1, =_edata
 8000bfa:	490d      	ldr	r1, [pc, #52]	@ (8000c30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c34 <LoopForever+0xe>)
  movs r3, #0
 8000bfe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000c00:	e002      	b.n	8000c08 <LoopCopyDataInit>

08000c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c06:	3304      	adds	r3, #4

08000c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c0c:	d3f9      	bcc.n	8000c02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c10:	4c0a      	ldr	r4, [pc, #40]	@ (8000c3c <LoopForever+0x16>)
  movs r3, #0
 8000c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c14:	e001      	b.n	8000c1a <LoopFillZerobss>

08000c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c18:	3204      	adds	r2, #4

08000c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c1c:	d3fb      	bcc.n	8000c16 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000c1e:	f002 fe37 	bl	8003890 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c22:	f7ff fd5b 	bl	80006dc <main>

08000c26 <LoopForever>:

LoopForever:
    b LoopForever
 8000c26:	e7fe      	b.n	8000c26 <LoopForever>
  ldr   r0, =_estack
 8000c28:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000c2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c30:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c34:	080044c0 	.word	0x080044c0
  ldr r2, =_sbss
 8000c38:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c3c:	200002b8 	.word	0x200002b8

08000c40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c40:	e7fe      	b.n	8000c40 <ADC1_2_IRQHandler>

08000c42 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b082      	sub	sp, #8
 8000c46:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c4c:	2003      	movs	r0, #3
 8000c4e:	f000 f93d 	bl	8000ecc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c52:	2000      	movs	r0, #0
 8000c54:	f000 f80e 	bl	8000c74 <HAL_InitTick>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d002      	beq.n	8000c64 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	71fb      	strb	r3, [r7, #7]
 8000c62:	e001      	b.n	8000c68 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c64:	f7ff fda4 	bl	80007b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c68:	79fb      	ldrb	r3, [r7, #7]

}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3708      	adds	r7, #8
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
	...

08000c74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000c80:	4b16      	ldr	r3, [pc, #88]	@ (8000cdc <HAL_InitTick+0x68>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d022      	beq.n	8000cce <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000c88:	4b15      	ldr	r3, [pc, #84]	@ (8000ce0 <HAL_InitTick+0x6c>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	4b13      	ldr	r3, [pc, #76]	@ (8000cdc <HAL_InitTick+0x68>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c94:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f000 f93a 	bl	8000f16 <HAL_SYSTICK_Config>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d10f      	bne.n	8000cc8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2b0f      	cmp	r3, #15
 8000cac:	d809      	bhi.n	8000cc2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	6879      	ldr	r1, [r7, #4]
 8000cb2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000cb6:	f000 f914 	bl	8000ee2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cba:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce4 <HAL_InitTick+0x70>)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	e007      	b.n	8000cd2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	73fb      	strb	r3, [r7, #15]
 8000cc6:	e004      	b.n	8000cd2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	73fb      	strb	r3, [r7, #15]
 8000ccc:	e001      	b.n	8000cd2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3710      	adds	r7, #16
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	20000008 	.word	0x20000008
 8000ce0:	20000000 	.word	0x20000000
 8000ce4:	20000004 	.word	0x20000004

08000ce8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cec:	4b05      	ldr	r3, [pc, #20]	@ (8000d04 <HAL_IncTick+0x1c>)
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	4b05      	ldr	r3, [pc, #20]	@ (8000d08 <HAL_IncTick+0x20>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	4a03      	ldr	r2, [pc, #12]	@ (8000d04 <HAL_IncTick+0x1c>)
 8000cf8:	6013      	str	r3, [r2, #0]
}
 8000cfa:	bf00      	nop
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	20000168 	.word	0x20000168
 8000d08:	20000008 	.word	0x20000008

08000d0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d10:	4b03      	ldr	r3, [pc, #12]	@ (8000d20 <HAL_GetTick+0x14>)
 8000d12:	681b      	ldr	r3, [r3, #0]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	20000168 	.word	0x20000168

08000d24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d2c:	f7ff ffee 	bl	8000d0c <HAL_GetTick>
 8000d30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000d3c:	d004      	beq.n	8000d48 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d3e:	4b09      	ldr	r3, [pc, #36]	@ (8000d64 <HAL_Delay+0x40>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	68fa      	ldr	r2, [r7, #12]
 8000d44:	4413      	add	r3, r2
 8000d46:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d48:	bf00      	nop
 8000d4a:	f7ff ffdf 	bl	8000d0c <HAL_GetTick>
 8000d4e:	4602      	mov	r2, r0
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	68fa      	ldr	r2, [r7, #12]
 8000d56:	429a      	cmp	r2, r3
 8000d58:	d8f7      	bhi.n	8000d4a <HAL_Delay+0x26>
  {
  }
}
 8000d5a:	bf00      	nop
 8000d5c:	bf00      	nop
 8000d5e:	3710      	adds	r7, #16
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20000008 	.word	0x20000008

08000d68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	f003 0307 	and.w	r3, r3, #7
 8000d76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d78:	4b0c      	ldr	r3, [pc, #48]	@ (8000dac <__NVIC_SetPriorityGrouping+0x44>)
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d7e:	68ba      	ldr	r2, [r7, #8]
 8000d80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d84:	4013      	ands	r3, r2
 8000d86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d9a:	4a04      	ldr	r2, [pc, #16]	@ (8000dac <__NVIC_SetPriorityGrouping+0x44>)
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	60d3      	str	r3, [r2, #12]
}
 8000da0:	bf00      	nop
 8000da2:	3714      	adds	r7, #20
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000db4:	4b04      	ldr	r3, [pc, #16]	@ (8000dc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	0a1b      	lsrs	r3, r3, #8
 8000dba:	f003 0307 	and.w	r3, r3, #7
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000ed00 	.word	0xe000ed00

08000dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	6039      	str	r1, [r7, #0]
 8000dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	db0a      	blt.n	8000df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	b2da      	uxtb	r2, r3
 8000de4:	490c      	ldr	r1, [pc, #48]	@ (8000e18 <__NVIC_SetPriority+0x4c>)
 8000de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dea:	0112      	lsls	r2, r2, #4
 8000dec:	b2d2      	uxtb	r2, r2
 8000dee:	440b      	add	r3, r1
 8000df0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df4:	e00a      	b.n	8000e0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	b2da      	uxtb	r2, r3
 8000dfa:	4908      	ldr	r1, [pc, #32]	@ (8000e1c <__NVIC_SetPriority+0x50>)
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	f003 030f 	and.w	r3, r3, #15
 8000e02:	3b04      	subs	r3, #4
 8000e04:	0112      	lsls	r2, r2, #4
 8000e06:	b2d2      	uxtb	r2, r2
 8000e08:	440b      	add	r3, r1
 8000e0a:	761a      	strb	r2, [r3, #24]
}
 8000e0c:	bf00      	nop
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	e000e100 	.word	0xe000e100
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b089      	sub	sp, #36	@ 0x24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	f003 0307 	and.w	r3, r3, #7
 8000e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	f1c3 0307 	rsb	r3, r3, #7
 8000e3a:	2b04      	cmp	r3, #4
 8000e3c:	bf28      	it	cs
 8000e3e:	2304      	movcs	r3, #4
 8000e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	3304      	adds	r3, #4
 8000e46:	2b06      	cmp	r3, #6
 8000e48:	d902      	bls.n	8000e50 <NVIC_EncodePriority+0x30>
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	3b03      	subs	r3, #3
 8000e4e:	e000      	b.n	8000e52 <NVIC_EncodePriority+0x32>
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5e:	43da      	mvns	r2, r3
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	401a      	ands	r2, r3
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e68:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e72:	43d9      	mvns	r1, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e78:	4313      	orrs	r3, r2
         );
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3724      	adds	r7, #36	@ 0x24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
	...

08000e88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	3b01      	subs	r3, #1
 8000e94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e98:	d301      	bcc.n	8000e9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e00f      	b.n	8000ebe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec8 <SysTick_Config+0x40>)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ea6:	210f      	movs	r1, #15
 8000ea8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000eac:	f7ff ff8e 	bl	8000dcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eb0:	4b05      	ldr	r3, [pc, #20]	@ (8000ec8 <SysTick_Config+0x40>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eb6:	4b04      	ldr	r3, [pc, #16]	@ (8000ec8 <SysTick_Config+0x40>)
 8000eb8:	2207      	movs	r2, #7
 8000eba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ebc:	2300      	movs	r3, #0
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	e000e010 	.word	0xe000e010

08000ecc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	f7ff ff47 	bl	8000d68 <__NVIC_SetPriorityGrouping>
}
 8000eda:	bf00      	nop
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b086      	sub	sp, #24
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	4603      	mov	r3, r0
 8000eea:	60b9      	str	r1, [r7, #8]
 8000eec:	607a      	str	r2, [r7, #4]
 8000eee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ef0:	f7ff ff5e 	bl	8000db0 <__NVIC_GetPriorityGrouping>
 8000ef4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	68b9      	ldr	r1, [r7, #8]
 8000efa:	6978      	ldr	r0, [r7, #20]
 8000efc:	f7ff ff90 	bl	8000e20 <NVIC_EncodePriority>
 8000f00:	4602      	mov	r2, r0
 8000f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f06:	4611      	mov	r1, r2
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff ff5f 	bl	8000dcc <__NVIC_SetPriority>
}
 8000f0e:	bf00      	nop
 8000f10:	3718      	adds	r7, #24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f7ff ffb2 	bl	8000e88 <SysTick_Config>
 8000f24:	4603      	mov	r3, r0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b087      	sub	sp, #28
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000f3e:	e15a      	b.n	80011f6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	2101      	movs	r1, #1
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	f000 814c 	beq.w	80011f0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f003 0303 	and.w	r3, r3, #3
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d005      	beq.n	8000f70 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	d130      	bne.n	8000fd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	4013      	ands	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	68da      	ldr	r2, [r3, #12]
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	091b      	lsrs	r3, r3, #4
 8000fbc:	f003 0201 	and.w	r2, r3, #1
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f003 0303 	and.w	r3, r3, #3
 8000fda:	2b03      	cmp	r3, #3
 8000fdc:	d017      	beq.n	800100e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	2203      	movs	r2, #3
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	689a      	ldr	r2, [r3, #8]
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	4313      	orrs	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f003 0303 	and.w	r3, r3, #3
 8001016:	2b02      	cmp	r3, #2
 8001018:	d123      	bne.n	8001062 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	08da      	lsrs	r2, r3, #3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	3208      	adds	r2, #8
 8001022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001026:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	f003 0307 	and.w	r3, r3, #7
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	220f      	movs	r2, #15
 8001032:	fa02 f303 	lsl.w	r3, r2, r3
 8001036:	43db      	mvns	r3, r3
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	4013      	ands	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	691a      	ldr	r2, [r3, #16]
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	f003 0307 	and.w	r3, r3, #7
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	fa02 f303 	lsl.w	r3, r2, r3
 800104e:	693a      	ldr	r2, [r7, #16]
 8001050:	4313      	orrs	r3, r2
 8001052:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	08da      	lsrs	r2, r3, #3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3208      	adds	r2, #8
 800105c:	6939      	ldr	r1, [r7, #16]
 800105e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	2203      	movs	r2, #3
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	43db      	mvns	r3, r3
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	4013      	ands	r3, r2
 8001078:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f003 0203 	and.w	r2, r3, #3
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	4313      	orrs	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	f000 80a6 	beq.w	80011f0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a4:	4b5b      	ldr	r3, [pc, #364]	@ (8001214 <HAL_GPIO_Init+0x2e4>)
 80010a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010a8:	4a5a      	ldr	r2, [pc, #360]	@ (8001214 <HAL_GPIO_Init+0x2e4>)
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80010b0:	4b58      	ldr	r3, [pc, #352]	@ (8001214 <HAL_GPIO_Init+0x2e4>)
 80010b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010bc:	4a56      	ldr	r2, [pc, #344]	@ (8001218 <HAL_GPIO_Init+0x2e8>)
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	089b      	lsrs	r3, r3, #2
 80010c2:	3302      	adds	r3, #2
 80010c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	f003 0303 	and.w	r3, r3, #3
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	220f      	movs	r2, #15
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	43db      	mvns	r3, r3
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	4013      	ands	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80010e6:	d01f      	beq.n	8001128 <HAL_GPIO_Init+0x1f8>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a4c      	ldr	r2, [pc, #304]	@ (800121c <HAL_GPIO_Init+0x2ec>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d019      	beq.n	8001124 <HAL_GPIO_Init+0x1f4>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	4a4b      	ldr	r2, [pc, #300]	@ (8001220 <HAL_GPIO_Init+0x2f0>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d013      	beq.n	8001120 <HAL_GPIO_Init+0x1f0>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4a4a      	ldr	r2, [pc, #296]	@ (8001224 <HAL_GPIO_Init+0x2f4>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d00d      	beq.n	800111c <HAL_GPIO_Init+0x1ec>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a49      	ldr	r2, [pc, #292]	@ (8001228 <HAL_GPIO_Init+0x2f8>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d007      	beq.n	8001118 <HAL_GPIO_Init+0x1e8>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4a48      	ldr	r2, [pc, #288]	@ (800122c <HAL_GPIO_Init+0x2fc>)
 800110c:	4293      	cmp	r3, r2
 800110e:	d101      	bne.n	8001114 <HAL_GPIO_Init+0x1e4>
 8001110:	2305      	movs	r3, #5
 8001112:	e00a      	b.n	800112a <HAL_GPIO_Init+0x1fa>
 8001114:	2306      	movs	r3, #6
 8001116:	e008      	b.n	800112a <HAL_GPIO_Init+0x1fa>
 8001118:	2304      	movs	r3, #4
 800111a:	e006      	b.n	800112a <HAL_GPIO_Init+0x1fa>
 800111c:	2303      	movs	r3, #3
 800111e:	e004      	b.n	800112a <HAL_GPIO_Init+0x1fa>
 8001120:	2302      	movs	r3, #2
 8001122:	e002      	b.n	800112a <HAL_GPIO_Init+0x1fa>
 8001124:	2301      	movs	r3, #1
 8001126:	e000      	b.n	800112a <HAL_GPIO_Init+0x1fa>
 8001128:	2300      	movs	r3, #0
 800112a:	697a      	ldr	r2, [r7, #20]
 800112c:	f002 0203 	and.w	r2, r2, #3
 8001130:	0092      	lsls	r2, r2, #2
 8001132:	4093      	lsls	r3, r2
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	4313      	orrs	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800113a:	4937      	ldr	r1, [pc, #220]	@ (8001218 <HAL_GPIO_Init+0x2e8>)
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	089b      	lsrs	r3, r3, #2
 8001140:	3302      	adds	r3, #2
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001148:	4b39      	ldr	r3, [pc, #228]	@ (8001230 <HAL_GPIO_Init+0x300>)
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	43db      	mvns	r3, r3
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	4013      	ands	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d003      	beq.n	800116c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001164:	693a      	ldr	r2, [r7, #16]
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	4313      	orrs	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800116c:	4a30      	ldr	r2, [pc, #192]	@ (8001230 <HAL_GPIO_Init+0x300>)
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001172:	4b2f      	ldr	r3, [pc, #188]	@ (8001230 <HAL_GPIO_Init+0x300>)
 8001174:	68db      	ldr	r3, [r3, #12]
 8001176:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	43db      	mvns	r3, r3
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	4013      	ands	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d003      	beq.n	8001196 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	4313      	orrs	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001196:	4a26      	ldr	r2, [pc, #152]	@ (8001230 <HAL_GPIO_Init+0x300>)
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800119c:	4b24      	ldr	r3, [pc, #144]	@ (8001230 <HAL_GPIO_Init+0x300>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	43db      	mvns	r3, r3
 80011a6:	693a      	ldr	r2, [r7, #16]
 80011a8:	4013      	ands	r3, r2
 80011aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d003      	beq.n	80011c0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	4313      	orrs	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001230 <HAL_GPIO_Init+0x300>)
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80011c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001230 <HAL_GPIO_Init+0x300>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	43db      	mvns	r3, r3
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	4013      	ands	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011ea:	4a11      	ldr	r2, [pc, #68]	@ (8001230 <HAL_GPIO_Init+0x300>)
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	3301      	adds	r3, #1
 80011f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001200:	2b00      	cmp	r3, #0
 8001202:	f47f ae9d 	bne.w	8000f40 <HAL_GPIO_Init+0x10>
  }
}
 8001206:	bf00      	nop
 8001208:	bf00      	nop
 800120a:	371c      	adds	r7, #28
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	40021000 	.word	0x40021000
 8001218:	40010000 	.word	0x40010000
 800121c:	48000400 	.word	0x48000400
 8001220:	48000800 	.word	0x48000800
 8001224:	48000c00 	.word	0x48000c00
 8001228:	48001000 	.word	0x48001000
 800122c:	48001400 	.word	0x48001400
 8001230:	40010400 	.word	0x40010400

08001234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	807b      	strh	r3, [r7, #2]
 8001240:	4613      	mov	r3, r2
 8001242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001244:	787b      	ldrb	r3, [r7, #1]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d003      	beq.n	8001252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800124a:	887a      	ldrh	r2, [r7, #2]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001250:	e002      	b.n	8001258 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001252:	887a      	ldrh	r2, [r7, #2]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001258:	bf00      	nop
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr

08001264 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d141      	bne.n	80012f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001272:	4b4b      	ldr	r3, [pc, #300]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800127a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800127e:	d131      	bne.n	80012e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001280:	4b47      	ldr	r3, [pc, #284]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001282:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001286:	4a46      	ldr	r2, [pc, #280]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001288:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800128c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001290:	4b43      	ldr	r3, [pc, #268]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001298:	4a41      	ldr	r2, [pc, #260]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800129a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800129e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80012a0:	4b40      	ldr	r3, [pc, #256]	@ (80013a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2232      	movs	r2, #50	@ 0x32
 80012a6:	fb02 f303 	mul.w	r3, r2, r3
 80012aa:	4a3f      	ldr	r2, [pc, #252]	@ (80013a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80012ac:	fba2 2303 	umull	r2, r3, r2, r3
 80012b0:	0c9b      	lsrs	r3, r3, #18
 80012b2:	3301      	adds	r3, #1
 80012b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012b6:	e002      	b.n	80012be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	3b01      	subs	r3, #1
 80012bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012be:	4b38      	ldr	r3, [pc, #224]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012c0:	695b      	ldr	r3, [r3, #20]
 80012c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ca:	d102      	bne.n	80012d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d1f2      	bne.n	80012b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012d2:	4b33      	ldr	r3, [pc, #204]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012d4:	695b      	ldr	r3, [r3, #20]
 80012d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012de:	d158      	bne.n	8001392 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80012e0:	2303      	movs	r3, #3
 80012e2:	e057      	b.n	8001394 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012e4:	4b2e      	ldr	r3, [pc, #184]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012ea:	4a2d      	ldr	r2, [pc, #180]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80012f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80012f4:	e04d      	b.n	8001392 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80012fc:	d141      	bne.n	8001382 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80012fe:	4b28      	ldr	r3, [pc, #160]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800130a:	d131      	bne.n	8001370 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800130c:	4b24      	ldr	r3, [pc, #144]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800130e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001312:	4a23      	ldr	r2, [pc, #140]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001314:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001318:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800131c:	4b20      	ldr	r3, [pc, #128]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001324:	4a1e      	ldr	r2, [pc, #120]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001326:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800132a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800132c:	4b1d      	ldr	r3, [pc, #116]	@ (80013a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2232      	movs	r2, #50	@ 0x32
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1c      	ldr	r2, [pc, #112]	@ (80013a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001338:	fba2 2303 	umull	r2, r3, r2, r3
 800133c:	0c9b      	lsrs	r3, r3, #18
 800133e:	3301      	adds	r3, #1
 8001340:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001342:	e002      	b.n	800134a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	3b01      	subs	r3, #1
 8001348:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800134a:	4b15      	ldr	r3, [pc, #84]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800134c:	695b      	ldr	r3, [r3, #20]
 800134e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001352:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001356:	d102      	bne.n	800135e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1f2      	bne.n	8001344 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800135e:	4b10      	ldr	r3, [pc, #64]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001366:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800136a:	d112      	bne.n	8001392 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e011      	b.n	8001394 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001370:	4b0b      	ldr	r3, [pc, #44]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001372:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001376:	4a0a      	ldr	r2, [pc, #40]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001378:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800137c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001380:	e007      	b.n	8001392 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001382:	4b07      	ldr	r3, [pc, #28]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800138a:	4a05      	ldr	r2, [pc, #20]	@ (80013a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800138c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001390:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001392:	2300      	movs	r3, #0
}
 8001394:	4618      	mov	r0, r3
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	40007000 	.word	0x40007000
 80013a4:	20000000 	.word	0x20000000
 80013a8:	431bde83 	.word	0x431bde83

080013ac <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80013b0:	4b05      	ldr	r3, [pc, #20]	@ (80013c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	4a04      	ldr	r2, [pc, #16]	@ (80013c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80013b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013ba:	6093      	str	r3, [r2, #8]
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	40007000 	.word	0x40007000

080013cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b088      	sub	sp, #32
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d101      	bne.n	80013de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e2fe      	b.n	80019dc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d075      	beq.n	80014d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013ea:	4b97      	ldr	r3, [pc, #604]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f003 030c 	and.w	r3, r3, #12
 80013f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013f4:	4b94      	ldr	r3, [pc, #592]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	f003 0303 	and.w	r3, r3, #3
 80013fc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80013fe:	69bb      	ldr	r3, [r7, #24]
 8001400:	2b0c      	cmp	r3, #12
 8001402:	d102      	bne.n	800140a <HAL_RCC_OscConfig+0x3e>
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	2b03      	cmp	r3, #3
 8001408:	d002      	beq.n	8001410 <HAL_RCC_OscConfig+0x44>
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	2b08      	cmp	r3, #8
 800140e:	d10b      	bne.n	8001428 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001410:	4b8d      	ldr	r3, [pc, #564]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d05b      	beq.n	80014d4 <HAL_RCC_OscConfig+0x108>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d157      	bne.n	80014d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e2d9      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001430:	d106      	bne.n	8001440 <HAL_RCC_OscConfig+0x74>
 8001432:	4b85      	ldr	r3, [pc, #532]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a84      	ldr	r2, [pc, #528]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001438:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800143c:	6013      	str	r3, [r2, #0]
 800143e:	e01d      	b.n	800147c <HAL_RCC_OscConfig+0xb0>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001448:	d10c      	bne.n	8001464 <HAL_RCC_OscConfig+0x98>
 800144a:	4b7f      	ldr	r3, [pc, #508]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a7e      	ldr	r2, [pc, #504]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001450:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001454:	6013      	str	r3, [r2, #0]
 8001456:	4b7c      	ldr	r3, [pc, #496]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a7b      	ldr	r2, [pc, #492]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 800145c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001460:	6013      	str	r3, [r2, #0]
 8001462:	e00b      	b.n	800147c <HAL_RCC_OscConfig+0xb0>
 8001464:	4b78      	ldr	r3, [pc, #480]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a77      	ldr	r2, [pc, #476]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 800146a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800146e:	6013      	str	r3, [r2, #0]
 8001470:	4b75      	ldr	r3, [pc, #468]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a74      	ldr	r2, [pc, #464]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001476:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800147a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d013      	beq.n	80014ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001484:	f7ff fc42 	bl	8000d0c <HAL_GetTick>
 8001488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800148c:	f7ff fc3e 	bl	8000d0c <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b64      	cmp	r3, #100	@ 0x64
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e29e      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800149e:	4b6a      	ldr	r3, [pc, #424]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d0f0      	beq.n	800148c <HAL_RCC_OscConfig+0xc0>
 80014aa:	e014      	b.n	80014d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ac:	f7ff fc2e 	bl	8000d0c <HAL_GetTick>
 80014b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014b2:	e008      	b.n	80014c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014b4:	f7ff fc2a 	bl	8000d0c <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	2b64      	cmp	r3, #100	@ 0x64
 80014c0:	d901      	bls.n	80014c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e28a      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014c6:	4b60      	ldr	r3, [pc, #384]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d1f0      	bne.n	80014b4 <HAL_RCC_OscConfig+0xe8>
 80014d2:	e000      	b.n	80014d6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d075      	beq.n	80015ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014e2:	4b59      	ldr	r3, [pc, #356]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	f003 030c 	and.w	r3, r3, #12
 80014ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014ec:	4b56      	ldr	r3, [pc, #344]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	f003 0303 	and.w	r3, r3, #3
 80014f4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	2b0c      	cmp	r3, #12
 80014fa:	d102      	bne.n	8001502 <HAL_RCC_OscConfig+0x136>
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d002      	beq.n	8001508 <HAL_RCC_OscConfig+0x13c>
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	2b04      	cmp	r3, #4
 8001506:	d11f      	bne.n	8001548 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001508:	4b4f      	ldr	r3, [pc, #316]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001510:	2b00      	cmp	r3, #0
 8001512:	d005      	beq.n	8001520 <HAL_RCC_OscConfig+0x154>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d101      	bne.n	8001520 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	e25d      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001520:	4b49      	ldr	r3, [pc, #292]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	691b      	ldr	r3, [r3, #16]
 800152c:	061b      	lsls	r3, r3, #24
 800152e:	4946      	ldr	r1, [pc, #280]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001530:	4313      	orrs	r3, r2
 8001532:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001534:	4b45      	ldr	r3, [pc, #276]	@ (800164c <HAL_RCC_OscConfig+0x280>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff fb9b 	bl	8000c74 <HAL_InitTick>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d043      	beq.n	80015cc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	e249      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d023      	beq.n	8001598 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001550:	4b3d      	ldr	r3, [pc, #244]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a3c      	ldr	r2, [pc, #240]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001556:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800155a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800155c:	f7ff fbd6 	bl	8000d0c <HAL_GetTick>
 8001560:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001562:	e008      	b.n	8001576 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001564:	f7ff fbd2 	bl	8000d0c <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	2b02      	cmp	r3, #2
 8001570:	d901      	bls.n	8001576 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001572:	2303      	movs	r3, #3
 8001574:	e232      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001576:	4b34      	ldr	r3, [pc, #208]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800157e:	2b00      	cmp	r3, #0
 8001580:	d0f0      	beq.n	8001564 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001582:	4b31      	ldr	r3, [pc, #196]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	691b      	ldr	r3, [r3, #16]
 800158e:	061b      	lsls	r3, r3, #24
 8001590:	492d      	ldr	r1, [pc, #180]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001592:	4313      	orrs	r3, r2
 8001594:	604b      	str	r3, [r1, #4]
 8001596:	e01a      	b.n	80015ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001598:	4b2b      	ldr	r3, [pc, #172]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a2a      	ldr	r2, [pc, #168]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 800159e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80015a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015a4:	f7ff fbb2 	bl	8000d0c <HAL_GetTick>
 80015a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015ac:	f7ff fbae 	bl	8000d0c <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e20e      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015be:	4b22      	ldr	r3, [pc, #136]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1f0      	bne.n	80015ac <HAL_RCC_OscConfig+0x1e0>
 80015ca:	e000      	b.n	80015ce <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0308 	and.w	r3, r3, #8
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d041      	beq.n	800165e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d01c      	beq.n	800161c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015e2:	4b19      	ldr	r3, [pc, #100]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 80015e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015e8:	4a17      	ldr	r2, [pc, #92]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 80015ea:	f043 0301 	orr.w	r3, r3, #1
 80015ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015f2:	f7ff fb8b 	bl	8000d0c <HAL_GetTick>
 80015f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015f8:	e008      	b.n	800160c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015fa:	f7ff fb87 	bl	8000d0c <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	2b02      	cmp	r3, #2
 8001606:	d901      	bls.n	800160c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	e1e7      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800160c:	4b0e      	ldr	r3, [pc, #56]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 800160e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001612:	f003 0302 	and.w	r3, r3, #2
 8001616:	2b00      	cmp	r3, #0
 8001618:	d0ef      	beq.n	80015fa <HAL_RCC_OscConfig+0x22e>
 800161a:	e020      	b.n	800165e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800161c:	4b0a      	ldr	r3, [pc, #40]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 800161e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001622:	4a09      	ldr	r2, [pc, #36]	@ (8001648 <HAL_RCC_OscConfig+0x27c>)
 8001624:	f023 0301 	bic.w	r3, r3, #1
 8001628:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800162c:	f7ff fb6e 	bl	8000d0c <HAL_GetTick>
 8001630:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001632:	e00d      	b.n	8001650 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001634:	f7ff fb6a 	bl	8000d0c <HAL_GetTick>
 8001638:	4602      	mov	r2, r0
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	2b02      	cmp	r3, #2
 8001640:	d906      	bls.n	8001650 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e1ca      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
 8001646:	bf00      	nop
 8001648:	40021000 	.word	0x40021000
 800164c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001650:	4b8c      	ldr	r3, [pc, #560]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 8001652:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d1ea      	bne.n	8001634 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0304 	and.w	r3, r3, #4
 8001666:	2b00      	cmp	r3, #0
 8001668:	f000 80a6 	beq.w	80017b8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800166c:	2300      	movs	r3, #0
 800166e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001670:	4b84      	ldr	r3, [pc, #528]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 8001672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d101      	bne.n	8001680 <HAL_RCC_OscConfig+0x2b4>
 800167c:	2301      	movs	r3, #1
 800167e:	e000      	b.n	8001682 <HAL_RCC_OscConfig+0x2b6>
 8001680:	2300      	movs	r3, #0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d00d      	beq.n	80016a2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001686:	4b7f      	ldr	r3, [pc, #508]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 8001688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800168a:	4a7e      	ldr	r2, [pc, #504]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 800168c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001690:	6593      	str	r3, [r2, #88]	@ 0x58
 8001692:	4b7c      	ldr	r3, [pc, #496]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 8001694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001696:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800169e:	2301      	movs	r3, #1
 80016a0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016a2:	4b79      	ldr	r3, [pc, #484]	@ (8001888 <HAL_RCC_OscConfig+0x4bc>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d118      	bne.n	80016e0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016ae:	4b76      	ldr	r3, [pc, #472]	@ (8001888 <HAL_RCC_OscConfig+0x4bc>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a75      	ldr	r2, [pc, #468]	@ (8001888 <HAL_RCC_OscConfig+0x4bc>)
 80016b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016ba:	f7ff fb27 	bl	8000d0c <HAL_GetTick>
 80016be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016c0:	e008      	b.n	80016d4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016c2:	f7ff fb23 	bl	8000d0c <HAL_GetTick>
 80016c6:	4602      	mov	r2, r0
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d901      	bls.n	80016d4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e183      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016d4:	4b6c      	ldr	r3, [pc, #432]	@ (8001888 <HAL_RCC_OscConfig+0x4bc>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d0f0      	beq.n	80016c2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d108      	bne.n	80016fa <HAL_RCC_OscConfig+0x32e>
 80016e8:	4b66      	ldr	r3, [pc, #408]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 80016ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016ee:	4a65      	ldr	r2, [pc, #404]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 80016f0:	f043 0301 	orr.w	r3, r3, #1
 80016f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016f8:	e024      	b.n	8001744 <HAL_RCC_OscConfig+0x378>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	2b05      	cmp	r3, #5
 8001700:	d110      	bne.n	8001724 <HAL_RCC_OscConfig+0x358>
 8001702:	4b60      	ldr	r3, [pc, #384]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 8001704:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001708:	4a5e      	ldr	r2, [pc, #376]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 800170a:	f043 0304 	orr.w	r3, r3, #4
 800170e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001712:	4b5c      	ldr	r3, [pc, #368]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 8001714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001718:	4a5a      	ldr	r2, [pc, #360]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 800171a:	f043 0301 	orr.w	r3, r3, #1
 800171e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001722:	e00f      	b.n	8001744 <HAL_RCC_OscConfig+0x378>
 8001724:	4b57      	ldr	r3, [pc, #348]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 8001726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800172a:	4a56      	ldr	r2, [pc, #344]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 800172c:	f023 0301 	bic.w	r3, r3, #1
 8001730:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001734:	4b53      	ldr	r3, [pc, #332]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 8001736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800173a:	4a52      	ldr	r2, [pc, #328]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 800173c:	f023 0304 	bic.w	r3, r3, #4
 8001740:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d016      	beq.n	800177a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800174c:	f7ff fade 	bl	8000d0c <HAL_GetTick>
 8001750:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001752:	e00a      	b.n	800176a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001754:	f7ff fada 	bl	8000d0c <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001762:	4293      	cmp	r3, r2
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e138      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800176a:	4b46      	ldr	r3, [pc, #280]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 800176c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001770:	f003 0302 	and.w	r3, r3, #2
 8001774:	2b00      	cmp	r3, #0
 8001776:	d0ed      	beq.n	8001754 <HAL_RCC_OscConfig+0x388>
 8001778:	e015      	b.n	80017a6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800177a:	f7ff fac7 	bl	8000d0c <HAL_GetTick>
 800177e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001780:	e00a      	b.n	8001798 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001782:	f7ff fac3 	bl	8000d0c <HAL_GetTick>
 8001786:	4602      	mov	r2, r0
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001790:	4293      	cmp	r3, r2
 8001792:	d901      	bls.n	8001798 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e121      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001798:	4b3a      	ldr	r3, [pc, #232]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 800179a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d1ed      	bne.n	8001782 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017a6:	7ffb      	ldrb	r3, [r7, #31]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d105      	bne.n	80017b8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017ac:	4b35      	ldr	r3, [pc, #212]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 80017ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b0:	4a34      	ldr	r2, [pc, #208]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 80017b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017b6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0320 	and.w	r3, r3, #32
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d03c      	beq.n	800183e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d01c      	beq.n	8001806 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80017cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 80017ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017d2:	4a2c      	ldr	r2, [pc, #176]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017dc:	f7ff fa96 	bl	8000d0c <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017e4:	f7ff fa92 	bl	8000d0c <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e0f2      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017f6:	4b23      	ldr	r3, [pc, #140]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 80017f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0ef      	beq.n	80017e4 <HAL_RCC_OscConfig+0x418>
 8001804:	e01b      	b.n	800183e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001806:	4b1f      	ldr	r3, [pc, #124]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 8001808:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800180c:	4a1d      	ldr	r2, [pc, #116]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 800180e:	f023 0301 	bic.w	r3, r3, #1
 8001812:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001816:	f7ff fa79 	bl	8000d0c <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800181c:	e008      	b.n	8001830 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800181e:	f7ff fa75 	bl	8000d0c <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	2b02      	cmp	r3, #2
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e0d5      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001830:	4b14      	ldr	r3, [pc, #80]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 8001832:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001836:	f003 0302 	and.w	r3, r3, #2
 800183a:	2b00      	cmp	r3, #0
 800183c:	d1ef      	bne.n	800181e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	69db      	ldr	r3, [r3, #28]
 8001842:	2b00      	cmp	r3, #0
 8001844:	f000 80c9 	beq.w	80019da <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001848:	4b0e      	ldr	r3, [pc, #56]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f003 030c 	and.w	r3, r3, #12
 8001850:	2b0c      	cmp	r3, #12
 8001852:	f000 8083 	beq.w	800195c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	2b02      	cmp	r3, #2
 800185c:	d15e      	bne.n	800191c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800185e:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a08      	ldr	r2, [pc, #32]	@ (8001884 <HAL_RCC_OscConfig+0x4b8>)
 8001864:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001868:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800186a:	f7ff fa4f 	bl	8000d0c <HAL_GetTick>
 800186e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001870:	e00c      	b.n	800188c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001872:	f7ff fa4b 	bl	8000d0c <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d905      	bls.n	800188c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e0ab      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
 8001884:	40021000 	.word	0x40021000
 8001888:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800188c:	4b55      	ldr	r3, [pc, #340]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d1ec      	bne.n	8001872 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001898:	4b52      	ldr	r3, [pc, #328]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 800189a:	68da      	ldr	r2, [r3, #12]
 800189c:	4b52      	ldr	r3, [pc, #328]	@ (80019e8 <HAL_RCC_OscConfig+0x61c>)
 800189e:	4013      	ands	r3, r2
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	6a11      	ldr	r1, [r2, #32]
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80018a8:	3a01      	subs	r2, #1
 80018aa:	0112      	lsls	r2, r2, #4
 80018ac:	4311      	orrs	r1, r2
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80018b2:	0212      	lsls	r2, r2, #8
 80018b4:	4311      	orrs	r1, r2
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80018ba:	0852      	lsrs	r2, r2, #1
 80018bc:	3a01      	subs	r2, #1
 80018be:	0552      	lsls	r2, r2, #21
 80018c0:	4311      	orrs	r1, r2
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80018c6:	0852      	lsrs	r2, r2, #1
 80018c8:	3a01      	subs	r2, #1
 80018ca:	0652      	lsls	r2, r2, #25
 80018cc:	4311      	orrs	r1, r2
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80018d2:	06d2      	lsls	r2, r2, #27
 80018d4:	430a      	orrs	r2, r1
 80018d6:	4943      	ldr	r1, [pc, #268]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 80018d8:	4313      	orrs	r3, r2
 80018da:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018dc:	4b41      	ldr	r3, [pc, #260]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a40      	ldr	r2, [pc, #256]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 80018e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018e6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018e8:	4b3e      	ldr	r3, [pc, #248]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	4a3d      	ldr	r2, [pc, #244]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 80018ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018f2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018f4:	f7ff fa0a 	bl	8000d0c <HAL_GetTick>
 80018f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018fa:	e008      	b.n	800190e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018fc:	f7ff fa06 	bl	8000d0c <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b02      	cmp	r3, #2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e066      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800190e:	4b35      	ldr	r3, [pc, #212]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0f0      	beq.n	80018fc <HAL_RCC_OscConfig+0x530>
 800191a:	e05e      	b.n	80019da <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800191c:	4b31      	ldr	r3, [pc, #196]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a30      	ldr	r2, [pc, #192]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 8001922:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001926:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001928:	f7ff f9f0 	bl	8000d0c <HAL_GetTick>
 800192c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001930:	f7ff f9ec 	bl	8000d0c <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e04c      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001942:	4b28      	ldr	r3, [pc, #160]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1f0      	bne.n	8001930 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800194e:	4b25      	ldr	r3, [pc, #148]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 8001950:	68da      	ldr	r2, [r3, #12]
 8001952:	4924      	ldr	r1, [pc, #144]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 8001954:	4b25      	ldr	r3, [pc, #148]	@ (80019ec <HAL_RCC_OscConfig+0x620>)
 8001956:	4013      	ands	r3, r2
 8001958:	60cb      	str	r3, [r1, #12]
 800195a:	e03e      	b.n	80019da <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	69db      	ldr	r3, [r3, #28]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d101      	bne.n	8001968 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e039      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001968:	4b1e      	ldr	r3, [pc, #120]	@ (80019e4 <HAL_RCC_OscConfig+0x618>)
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	f003 0203 	and.w	r2, r3, #3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6a1b      	ldr	r3, [r3, #32]
 8001978:	429a      	cmp	r2, r3
 800197a:	d12c      	bne.n	80019d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001986:	3b01      	subs	r3, #1
 8001988:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800198a:	429a      	cmp	r2, r3
 800198c:	d123      	bne.n	80019d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001998:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800199a:	429a      	cmp	r2, r3
 800199c:	d11b      	bne.n	80019d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019a8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d113      	bne.n	80019d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b8:	085b      	lsrs	r3, r3, #1
 80019ba:	3b01      	subs	r3, #1
 80019bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019be:	429a      	cmp	r2, r3
 80019c0:	d109      	bne.n	80019d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019cc:	085b      	lsrs	r3, r3, #1
 80019ce:	3b01      	subs	r3, #1
 80019d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d001      	beq.n	80019da <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e000      	b.n	80019dc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80019da:	2300      	movs	r3, #0
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3720      	adds	r7, #32
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40021000 	.word	0x40021000
 80019e8:	019f800c 	.word	0x019f800c
 80019ec:	feeefffc 	.word	0xfeeefffc

080019f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80019fa:	2300      	movs	r3, #0
 80019fc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d101      	bne.n	8001a08 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e11e      	b.n	8001c46 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a08:	4b91      	ldr	r3, [pc, #580]	@ (8001c50 <HAL_RCC_ClockConfig+0x260>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 030f 	and.w	r3, r3, #15
 8001a10:	683a      	ldr	r2, [r7, #0]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d910      	bls.n	8001a38 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a16:	4b8e      	ldr	r3, [pc, #568]	@ (8001c50 <HAL_RCC_ClockConfig+0x260>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f023 020f 	bic.w	r2, r3, #15
 8001a1e:	498c      	ldr	r1, [pc, #560]	@ (8001c50 <HAL_RCC_ClockConfig+0x260>)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a26:	4b8a      	ldr	r3, [pc, #552]	@ (8001c50 <HAL_RCC_ClockConfig+0x260>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 030f 	and.w	r3, r3, #15
 8001a2e:	683a      	ldr	r2, [r7, #0]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d001      	beq.n	8001a38 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e106      	b.n	8001c46 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0301 	and.w	r3, r3, #1
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d073      	beq.n	8001b2c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	2b03      	cmp	r3, #3
 8001a4a:	d129      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a4c:	4b81      	ldr	r3, [pc, #516]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d101      	bne.n	8001a5c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e0f4      	b.n	8001c46 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001a5c:	f000 f99e 	bl	8001d9c <RCC_GetSysClockFreqFromPLLSource>
 8001a60:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	4a7c      	ldr	r2, [pc, #496]	@ (8001c58 <HAL_RCC_ClockConfig+0x268>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d93f      	bls.n	8001aea <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001a6a:	4b7a      	ldr	r3, [pc, #488]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d009      	beq.n	8001a8a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d033      	beq.n	8001aea <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d12f      	bne.n	8001aea <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001a8a:	4b72      	ldr	r3, [pc, #456]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001a92:	4a70      	ldr	r2, [pc, #448]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001a94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a98:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001a9a:	2380      	movs	r3, #128	@ 0x80
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	e024      	b.n	8001aea <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d107      	bne.n	8001ab8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aa8:	4b6a      	ldr	r3, [pc, #424]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d109      	bne.n	8001ac8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e0c6      	b.n	8001c46 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ab8:	4b66      	ldr	r3, [pc, #408]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d101      	bne.n	8001ac8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e0be      	b.n	8001c46 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001ac8:	f000 f8ce 	bl	8001c68 <HAL_RCC_GetSysClockFreq>
 8001acc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	4a61      	ldr	r2, [pc, #388]	@ (8001c58 <HAL_RCC_ClockConfig+0x268>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d909      	bls.n	8001aea <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001ad6:	4b5f      	ldr	r3, [pc, #380]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ade:	4a5d      	ldr	r2, [pc, #372]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001ae0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ae4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001ae6:	2380      	movs	r3, #128	@ 0x80
 8001ae8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001aea:	4b5a      	ldr	r3, [pc, #360]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f023 0203 	bic.w	r2, r3, #3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	4957      	ldr	r1, [pc, #348]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001af8:	4313      	orrs	r3, r2
 8001afa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001afc:	f7ff f906 	bl	8000d0c <HAL_GetTick>
 8001b00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b02:	e00a      	b.n	8001b1a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b04:	f7ff f902 	bl	8000d0c <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e095      	b.n	8001c46 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b1a:	4b4e      	ldr	r3, [pc, #312]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f003 020c 	and.w	r2, r3, #12
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d1eb      	bne.n	8001b04 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0302 	and.w	r3, r3, #2
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d023      	beq.n	8001b80 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0304 	and.w	r3, r3, #4
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d005      	beq.n	8001b50 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b44:	4b43      	ldr	r3, [pc, #268]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	4a42      	ldr	r2, [pc, #264]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001b4a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b4e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0308 	and.w	r3, r3, #8
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d007      	beq.n	8001b6c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001b5c:	4b3d      	ldr	r3, [pc, #244]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001b64:	4a3b      	ldr	r2, [pc, #236]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001b66:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b6a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b6c:	4b39      	ldr	r3, [pc, #228]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	4936      	ldr	r1, [pc, #216]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	608b      	str	r3, [r1, #8]
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	2b80      	cmp	r3, #128	@ 0x80
 8001b84:	d105      	bne.n	8001b92 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001b86:	4b33      	ldr	r3, [pc, #204]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	4a32      	ldr	r2, [pc, #200]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001b8c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001b90:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b92:	4b2f      	ldr	r3, [pc, #188]	@ (8001c50 <HAL_RCC_ClockConfig+0x260>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 030f 	and.w	r3, r3, #15
 8001b9a:	683a      	ldr	r2, [r7, #0]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d21d      	bcs.n	8001bdc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ba0:	4b2b      	ldr	r3, [pc, #172]	@ (8001c50 <HAL_RCC_ClockConfig+0x260>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f023 020f 	bic.w	r2, r3, #15
 8001ba8:	4929      	ldr	r1, [pc, #164]	@ (8001c50 <HAL_RCC_ClockConfig+0x260>)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001bb0:	f7ff f8ac 	bl	8000d0c <HAL_GetTick>
 8001bb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bb6:	e00a      	b.n	8001bce <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bb8:	f7ff f8a8 	bl	8000d0c <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e03b      	b.n	8001c46 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bce:	4b20      	ldr	r3, [pc, #128]	@ (8001c50 <HAL_RCC_ClockConfig+0x260>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 030f 	and.w	r3, r3, #15
 8001bd6:	683a      	ldr	r2, [r7, #0]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d1ed      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d008      	beq.n	8001bfa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001be8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	4917      	ldr	r1, [pc, #92]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0308 	and.w	r3, r3, #8
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d009      	beq.n	8001c1a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c06:	4b13      	ldr	r3, [pc, #76]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	00db      	lsls	r3, r3, #3
 8001c14:	490f      	ldr	r1, [pc, #60]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001c16:	4313      	orrs	r3, r2
 8001c18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c1a:	f000 f825 	bl	8001c68 <HAL_RCC_GetSysClockFreq>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <HAL_RCC_ClockConfig+0x264>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	091b      	lsrs	r3, r3, #4
 8001c26:	f003 030f 	and.w	r3, r3, #15
 8001c2a:	490c      	ldr	r1, [pc, #48]	@ (8001c5c <HAL_RCC_ClockConfig+0x26c>)
 8001c2c:	5ccb      	ldrb	r3, [r1, r3]
 8001c2e:	f003 031f 	and.w	r3, r3, #31
 8001c32:	fa22 f303 	lsr.w	r3, r2, r3
 8001c36:	4a0a      	ldr	r2, [pc, #40]	@ (8001c60 <HAL_RCC_ClockConfig+0x270>)
 8001c38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c64 <HAL_RCC_ClockConfig+0x274>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff f818 	bl	8000c74 <HAL_InitTick>
 8001c44:	4603      	mov	r3, r0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3718      	adds	r7, #24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	40022000 	.word	0x40022000
 8001c54:	40021000 	.word	0x40021000
 8001c58:	04c4b400 	.word	0x04c4b400
 8001c5c:	0800443c 	.word	0x0800443c
 8001c60:	20000000 	.word	0x20000000
 8001c64:	20000004 	.word	0x20000004

08001c68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b087      	sub	sp, #28
 8001c6c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001c6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 030c 	and.w	r3, r3, #12
 8001c76:	2b04      	cmp	r3, #4
 8001c78:	d102      	bne.n	8001c80 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c7a:	4b2a      	ldr	r3, [pc, #168]	@ (8001d24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001c7c:	613b      	str	r3, [r7, #16]
 8001c7e:	e047      	b.n	8001d10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001c80:	4b27      	ldr	r3, [pc, #156]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	f003 030c 	and.w	r3, r3, #12
 8001c88:	2b08      	cmp	r3, #8
 8001c8a:	d102      	bne.n	8001c92 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c8c:	4b26      	ldr	r3, [pc, #152]	@ (8001d28 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c8e:	613b      	str	r3, [r7, #16]
 8001c90:	e03e      	b.n	8001d10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001c92:	4b23      	ldr	r3, [pc, #140]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f003 030c 	and.w	r3, r3, #12
 8001c9a:	2b0c      	cmp	r3, #12
 8001c9c:	d136      	bne.n	8001d0c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c9e:	4b20      	ldr	r3, [pc, #128]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ca0:	68db      	ldr	r3, [r3, #12]
 8001ca2:	f003 0303 	and.w	r3, r3, #3
 8001ca6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	091b      	lsrs	r3, r3, #4
 8001cae:	f003 030f 	and.w	r3, r3, #15
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2b03      	cmp	r3, #3
 8001cba:	d10c      	bne.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cbc:	4a1a      	ldr	r2, [pc, #104]	@ (8001d28 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc4:	4a16      	ldr	r2, [pc, #88]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cc6:	68d2      	ldr	r2, [r2, #12]
 8001cc8:	0a12      	lsrs	r2, r2, #8
 8001cca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001cce:	fb02 f303 	mul.w	r3, r2, r3
 8001cd2:	617b      	str	r3, [r7, #20]
      break;
 8001cd4:	e00c      	b.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cd6:	4a13      	ldr	r2, [pc, #76]	@ (8001d24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cde:	4a10      	ldr	r2, [pc, #64]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ce0:	68d2      	ldr	r2, [r2, #12]
 8001ce2:	0a12      	lsrs	r2, r2, #8
 8001ce4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ce8:	fb02 f303 	mul.w	r3, r2, r3
 8001cec:	617b      	str	r3, [r7, #20]
      break;
 8001cee:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	0e5b      	lsrs	r3, r3, #25
 8001cf6:	f003 0303 	and.w	r3, r3, #3
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d08:	613b      	str	r3, [r7, #16]
 8001d0a:	e001      	b.n	8001d10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001d10:	693b      	ldr	r3, [r7, #16]
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	371c      	adds	r7, #28
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	40021000 	.word	0x40021000
 8001d24:	00f42400 	.word	0x00f42400
 8001d28:	016e3600 	.word	0x016e3600

08001d2c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d30:	4b03      	ldr	r3, [pc, #12]	@ (8001d40 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d32:	681b      	ldr	r3, [r3, #0]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	20000000 	.word	0x20000000

08001d44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d48:	f7ff fff0 	bl	8001d2c <HAL_RCC_GetHCLKFreq>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	0a1b      	lsrs	r3, r3, #8
 8001d54:	f003 0307 	and.w	r3, r3, #7
 8001d58:	4904      	ldr	r1, [pc, #16]	@ (8001d6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d5a:	5ccb      	ldrb	r3, [r1, r3]
 8001d5c:	f003 031f 	and.w	r3, r3, #31
 8001d60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	0800444c 	.word	0x0800444c

08001d70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001d74:	f7ff ffda 	bl	8001d2c <HAL_RCC_GetHCLKFreq>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	0adb      	lsrs	r3, r3, #11
 8001d80:	f003 0307 	and.w	r3, r3, #7
 8001d84:	4904      	ldr	r1, [pc, #16]	@ (8001d98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d86:	5ccb      	ldrb	r3, [r1, r3]
 8001d88:	f003 031f 	and.w	r3, r3, #31
 8001d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40021000 	.word	0x40021000
 8001d98:	0800444c 	.word	0x0800444c

08001d9c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b087      	sub	sp, #28
 8001da0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001da2:	4b1e      	ldr	r3, [pc, #120]	@ (8001e1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	f003 0303 	and.w	r3, r3, #3
 8001daa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dac:	4b1b      	ldr	r3, [pc, #108]	@ (8001e1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	091b      	lsrs	r3, r3, #4
 8001db2:	f003 030f 	and.w	r3, r3, #15
 8001db6:	3301      	adds	r3, #1
 8001db8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	2b03      	cmp	r3, #3
 8001dbe:	d10c      	bne.n	8001dda <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dc0:	4a17      	ldr	r2, [pc, #92]	@ (8001e20 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc8:	4a14      	ldr	r2, [pc, #80]	@ (8001e1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001dca:	68d2      	ldr	r2, [r2, #12]
 8001dcc:	0a12      	lsrs	r2, r2, #8
 8001dce:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001dd2:	fb02 f303 	mul.w	r3, r2, r3
 8001dd6:	617b      	str	r3, [r7, #20]
    break;
 8001dd8:	e00c      	b.n	8001df4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dda:	4a12      	ldr	r2, [pc, #72]	@ (8001e24 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de2:	4a0e      	ldr	r2, [pc, #56]	@ (8001e1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001de4:	68d2      	ldr	r2, [r2, #12]
 8001de6:	0a12      	lsrs	r2, r2, #8
 8001de8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001dec:	fb02 f303 	mul.w	r3, r2, r3
 8001df0:	617b      	str	r3, [r7, #20]
    break;
 8001df2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001df4:	4b09      	ldr	r3, [pc, #36]	@ (8001e1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	0e5b      	lsrs	r3, r3, #25
 8001dfa:	f003 0303 	and.w	r3, r3, #3
 8001dfe:	3301      	adds	r3, #1
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e0c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001e0e:	687b      	ldr	r3, [r7, #4]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	371c      	adds	r7, #28
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	016e3600 	.word	0x016e3600
 8001e24:	00f42400 	.word	0x00f42400

08001e28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b086      	sub	sp, #24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001e30:	2300      	movs	r3, #0
 8001e32:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e34:	2300      	movs	r3, #0
 8001e36:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 8098 	beq.w	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e46:	2300      	movs	r3, #0
 8001e48:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e4a:	4b43      	ldr	r3, [pc, #268]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d10d      	bne.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e56:	4b40      	ldr	r3, [pc, #256]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5a:	4a3f      	ldr	r2, [pc, #252]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e60:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e62:	4b3d      	ldr	r3, [pc, #244]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e6a:	60bb      	str	r3, [r7, #8]
 8001e6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e72:	4b3a      	ldr	r3, [pc, #232]	@ (8001f5c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a39      	ldr	r2, [pc, #228]	@ (8001f5c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001e78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e7c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001e7e:	f7fe ff45 	bl	8000d0c <HAL_GetTick>
 8001e82:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e84:	e009      	b.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e86:	f7fe ff41 	bl	8000d0c <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d902      	bls.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	74fb      	strb	r3, [r7, #19]
        break;
 8001e98:	e005      	b.n	8001ea6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e9a:	4b30      	ldr	r3, [pc, #192]	@ (8001f5c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d0ef      	beq.n	8001e86 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001ea6:	7cfb      	ldrb	r3, [r7, #19]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d159      	bne.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001eac:	4b2a      	ldr	r3, [pc, #168]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001eb6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d01e      	beq.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec2:	697a      	ldr	r2, [r7, #20]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d019      	beq.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001ec8:	4b23      	ldr	r3, [pc, #140]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ece:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ed2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001ed4:	4b20      	ldr	r3, [pc, #128]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eda:	4a1f      	ldr	r2, [pc, #124]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001edc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ee0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001ee4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eea:	4a1b      	ldr	r2, [pc, #108]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001eec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ef0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001ef4:	4a18      	ldr	r2, [pc, #96]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d016      	beq.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f06:	f7fe ff01 	bl	8000d0c <HAL_GetTick>
 8001f0a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f0c:	e00b      	b.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f0e:	f7fe fefd 	bl	8000d0c <HAL_GetTick>
 8001f12:	4602      	mov	r2, r0
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d902      	bls.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001f20:	2303      	movs	r3, #3
 8001f22:	74fb      	strb	r3, [r7, #19]
            break;
 8001f24:	e006      	b.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f26:	4b0c      	ldr	r3, [pc, #48]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f2c:	f003 0302 	and.w	r3, r3, #2
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d0ec      	beq.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001f34:	7cfb      	ldrb	r3, [r7, #19]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d10b      	bne.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f3a:	4b07      	ldr	r3, [pc, #28]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f40:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f48:	4903      	ldr	r1, [pc, #12]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001f50:	e008      	b.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001f52:	7cfb      	ldrb	r3, [r7, #19]
 8001f54:	74bb      	strb	r3, [r7, #18]
 8001f56:	e005      	b.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f60:	7cfb      	ldrb	r3, [r7, #19]
 8001f62:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f64:	7c7b      	ldrb	r3, [r7, #17]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d105      	bne.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f6a:	4ba6      	ldr	r3, [pc, #664]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6e:	4aa5      	ldr	r2, [pc, #660]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f74:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d00a      	beq.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f82:	4ba0      	ldr	r3, [pc, #640]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f88:	f023 0203 	bic.w	r2, r3, #3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	499c      	ldr	r1, [pc, #624]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d00a      	beq.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fa4:	4b97      	ldr	r3, [pc, #604]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001faa:	f023 020c 	bic.w	r2, r3, #12
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	4994      	ldr	r1, [pc, #592]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0304 	and.w	r3, r3, #4
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d00a      	beq.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001fc6:	4b8f      	ldr	r3, [pc, #572]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fcc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	498b      	ldr	r1, [pc, #556]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 0308 	and.w	r3, r3, #8
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d00a      	beq.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001fe8:	4b86      	ldr	r3, [pc, #536]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	4983      	ldr	r1, [pc, #524]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0320 	and.w	r3, r3, #32
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00a      	beq.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800200a:	4b7e      	ldr	r3, [pc, #504]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800200c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002010:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	695b      	ldr	r3, [r3, #20]
 8002018:	497a      	ldr	r1, [pc, #488]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800201a:	4313      	orrs	r3, r2
 800201c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002028:	2b00      	cmp	r3, #0
 800202a:	d00a      	beq.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800202c:	4b75      	ldr	r3, [pc, #468]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800202e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002032:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	699b      	ldr	r3, [r3, #24]
 800203a:	4972      	ldr	r1, [pc, #456]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800203c:	4313      	orrs	r3, r2
 800203e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800204a:	2b00      	cmp	r3, #0
 800204c:	d00a      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800204e:	4b6d      	ldr	r3, [pc, #436]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002054:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	4969      	ldr	r1, [pc, #420]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800205e:	4313      	orrs	r3, r2
 8002060:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800206c:	2b00      	cmp	r3, #0
 800206e:	d00a      	beq.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002070:	4b64      	ldr	r3, [pc, #400]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002076:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a1b      	ldr	r3, [r3, #32]
 800207e:	4961      	ldr	r1, [pc, #388]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002080:	4313      	orrs	r3, r2
 8002082:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800208e:	2b00      	cmp	r3, #0
 8002090:	d00a      	beq.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002092:	4b5c      	ldr	r3, [pc, #368]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002094:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002098:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a0:	4958      	ldr	r1, [pc, #352]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d015      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80020b4:	4b53      	ldr	r3, [pc, #332]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020c2:	4950      	ldr	r1, [pc, #320]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020c4:	4313      	orrs	r3, r2
 80020c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80020d2:	d105      	bne.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80020d4:	4b4b      	ldr	r3, [pc, #300]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	4a4a      	ldr	r2, [pc, #296]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80020de:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d015      	beq.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80020ec:	4b45      	ldr	r3, [pc, #276]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020f2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020fa:	4942      	ldr	r1, [pc, #264]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020fc:	4313      	orrs	r3, r2
 80020fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002106:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800210a:	d105      	bne.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800210c:	4b3d      	ldr	r3, [pc, #244]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	4a3c      	ldr	r2, [pc, #240]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002112:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002116:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d015      	beq.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002124:	4b37      	ldr	r3, [pc, #220]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800212a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002132:	4934      	ldr	r1, [pc, #208]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002134:	4313      	orrs	r3, r2
 8002136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002142:	d105      	bne.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002144:	4b2f      	ldr	r3, [pc, #188]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	4a2e      	ldr	r2, [pc, #184]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800214a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800214e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d015      	beq.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800215c:	4b29      	ldr	r3, [pc, #164]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800215e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002162:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800216a:	4926      	ldr	r1, [pc, #152]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800216c:	4313      	orrs	r3, r2
 800216e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002176:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800217a:	d105      	bne.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800217c:	4b21      	ldr	r3, [pc, #132]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	4a20      	ldr	r2, [pc, #128]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002182:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002186:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d015      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002194:	4b1b      	ldr	r3, [pc, #108]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800219a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021a2:	4918      	ldr	r1, [pc, #96]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80021b2:	d105      	bne.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021b4:	4b13      	ldr	r3, [pc, #76]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	4a12      	ldr	r2, [pc, #72]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021be:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d015      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80021cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021da:	490a      	ldr	r1, [pc, #40]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80021ea:	d105      	bne.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80021ec:	4b05      	ldr	r3, [pc, #20]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	4a04      	ldr	r2, [pc, #16]	@ (8002204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80021f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3718      	adds	r7, #24
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	40021000 	.word	0x40021000

08002208 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e049      	b.n	80022ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b00      	cmp	r3, #0
 8002224:	d106      	bne.n	8002234 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f7fe fc1a 	bl	8000a68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2202      	movs	r2, #2
 8002238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	3304      	adds	r3, #4
 8002244:	4619      	mov	r1, r3
 8002246:	4610      	mov	r0, r2
 8002248:	f000 f930 	bl	80024ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2201      	movs	r2, #1
 8002260:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2201      	movs	r2, #1
 8002278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2201      	movs	r2, #1
 8002288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2201      	movs	r2, #1
 80022a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
	...

080022b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022c2:	2300      	movs	r3, #0
 80022c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d101      	bne.n	80022d4 <HAL_TIM_ConfigClockSource+0x1c>
 80022d0:	2302      	movs	r3, #2
 80022d2:	e0de      	b.n	8002492 <HAL_TIM_ConfigClockSource+0x1da>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2202      	movs	r2, #2
 80022e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80022f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80022f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80022fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68ba      	ldr	r2, [r7, #8]
 8002306:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a63      	ldr	r2, [pc, #396]	@ (800249c <HAL_TIM_ConfigClockSource+0x1e4>)
 800230e:	4293      	cmp	r3, r2
 8002310:	f000 80a9 	beq.w	8002466 <HAL_TIM_ConfigClockSource+0x1ae>
 8002314:	4a61      	ldr	r2, [pc, #388]	@ (800249c <HAL_TIM_ConfigClockSource+0x1e4>)
 8002316:	4293      	cmp	r3, r2
 8002318:	f200 80ae 	bhi.w	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 800231c:	4a60      	ldr	r2, [pc, #384]	@ (80024a0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800231e:	4293      	cmp	r3, r2
 8002320:	f000 80a1 	beq.w	8002466 <HAL_TIM_ConfigClockSource+0x1ae>
 8002324:	4a5e      	ldr	r2, [pc, #376]	@ (80024a0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8002326:	4293      	cmp	r3, r2
 8002328:	f200 80a6 	bhi.w	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 800232c:	4a5d      	ldr	r2, [pc, #372]	@ (80024a4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800232e:	4293      	cmp	r3, r2
 8002330:	f000 8099 	beq.w	8002466 <HAL_TIM_ConfigClockSource+0x1ae>
 8002334:	4a5b      	ldr	r2, [pc, #364]	@ (80024a4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002336:	4293      	cmp	r3, r2
 8002338:	f200 809e 	bhi.w	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 800233c:	4a5a      	ldr	r2, [pc, #360]	@ (80024a8 <HAL_TIM_ConfigClockSource+0x1f0>)
 800233e:	4293      	cmp	r3, r2
 8002340:	f000 8091 	beq.w	8002466 <HAL_TIM_ConfigClockSource+0x1ae>
 8002344:	4a58      	ldr	r2, [pc, #352]	@ (80024a8 <HAL_TIM_ConfigClockSource+0x1f0>)
 8002346:	4293      	cmp	r3, r2
 8002348:	f200 8096 	bhi.w	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 800234c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002350:	f000 8089 	beq.w	8002466 <HAL_TIM_ConfigClockSource+0x1ae>
 8002354:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002358:	f200 808e 	bhi.w	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 800235c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002360:	d03e      	beq.n	80023e0 <HAL_TIM_ConfigClockSource+0x128>
 8002362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002366:	f200 8087 	bhi.w	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 800236a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800236e:	f000 8086 	beq.w	800247e <HAL_TIM_ConfigClockSource+0x1c6>
 8002372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002376:	d87f      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 8002378:	2b70      	cmp	r3, #112	@ 0x70
 800237a:	d01a      	beq.n	80023b2 <HAL_TIM_ConfigClockSource+0xfa>
 800237c:	2b70      	cmp	r3, #112	@ 0x70
 800237e:	d87b      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 8002380:	2b60      	cmp	r3, #96	@ 0x60
 8002382:	d050      	beq.n	8002426 <HAL_TIM_ConfigClockSource+0x16e>
 8002384:	2b60      	cmp	r3, #96	@ 0x60
 8002386:	d877      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 8002388:	2b50      	cmp	r3, #80	@ 0x50
 800238a:	d03c      	beq.n	8002406 <HAL_TIM_ConfigClockSource+0x14e>
 800238c:	2b50      	cmp	r3, #80	@ 0x50
 800238e:	d873      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 8002390:	2b40      	cmp	r3, #64	@ 0x40
 8002392:	d058      	beq.n	8002446 <HAL_TIM_ConfigClockSource+0x18e>
 8002394:	2b40      	cmp	r3, #64	@ 0x40
 8002396:	d86f      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 8002398:	2b30      	cmp	r3, #48	@ 0x30
 800239a:	d064      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x1ae>
 800239c:	2b30      	cmp	r3, #48	@ 0x30
 800239e:	d86b      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 80023a0:	2b20      	cmp	r3, #32
 80023a2:	d060      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x1ae>
 80023a4:	2b20      	cmp	r3, #32
 80023a6:	d867      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d05c      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x1ae>
 80023ac:	2b10      	cmp	r3, #16
 80023ae:	d05a      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x1ae>
 80023b0:	e062      	b.n	8002478 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023c2:	f000 f98b 	bl	80026dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80023d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68ba      	ldr	r2, [r7, #8]
 80023dc:	609a      	str	r2, [r3, #8]
      break;
 80023de:	e04f      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023f0:	f000 f974 	bl	80026dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002402:	609a      	str	r2, [r3, #8]
      break;
 8002404:	e03c      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002412:	461a      	mov	r2, r3
 8002414:	f000 f8e6 	bl	80025e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2150      	movs	r1, #80	@ 0x50
 800241e:	4618      	mov	r0, r3
 8002420:	f000 f93f 	bl	80026a2 <TIM_ITRx_SetConfig>
      break;
 8002424:	e02c      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002432:	461a      	mov	r2, r3
 8002434:	f000 f905 	bl	8002642 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2160      	movs	r1, #96	@ 0x60
 800243e:	4618      	mov	r0, r3
 8002440:	f000 f92f 	bl	80026a2 <TIM_ITRx_SetConfig>
      break;
 8002444:	e01c      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002452:	461a      	mov	r2, r3
 8002454:	f000 f8c6 	bl	80025e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2140      	movs	r1, #64	@ 0x40
 800245e:	4618      	mov	r0, r3
 8002460:	f000 f91f 	bl	80026a2 <TIM_ITRx_SetConfig>
      break;
 8002464:	e00c      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4619      	mov	r1, r3
 8002470:	4610      	mov	r0, r2
 8002472:	f000 f916 	bl	80026a2 <TIM_ITRx_SetConfig>
      break;
 8002476:	e003      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	73fb      	strb	r3, [r7, #15]
      break;
 800247c:	e000      	b.n	8002480 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800247e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002490:	7bfb      	ldrb	r3, [r7, #15]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	00100070 	.word	0x00100070
 80024a0:	00100040 	.word	0x00100040
 80024a4:	00100030 	.word	0x00100030
 80024a8:	00100020 	.word	0x00100020

080024ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a42      	ldr	r2, [pc, #264]	@ (80025c8 <TIM_Base_SetConfig+0x11c>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d00f      	beq.n	80024e4 <TIM_Base_SetConfig+0x38>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024ca:	d00b      	beq.n	80024e4 <TIM_Base_SetConfig+0x38>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a3f      	ldr	r2, [pc, #252]	@ (80025cc <TIM_Base_SetConfig+0x120>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d007      	beq.n	80024e4 <TIM_Base_SetConfig+0x38>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4a3e      	ldr	r2, [pc, #248]	@ (80025d0 <TIM_Base_SetConfig+0x124>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d003      	beq.n	80024e4 <TIM_Base_SetConfig+0x38>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	4a3d      	ldr	r2, [pc, #244]	@ (80025d4 <TIM_Base_SetConfig+0x128>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d108      	bne.n	80024f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a33      	ldr	r2, [pc, #204]	@ (80025c8 <TIM_Base_SetConfig+0x11c>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d01b      	beq.n	8002536 <TIM_Base_SetConfig+0x8a>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002504:	d017      	beq.n	8002536 <TIM_Base_SetConfig+0x8a>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a30      	ldr	r2, [pc, #192]	@ (80025cc <TIM_Base_SetConfig+0x120>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d013      	beq.n	8002536 <TIM_Base_SetConfig+0x8a>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a2f      	ldr	r2, [pc, #188]	@ (80025d0 <TIM_Base_SetConfig+0x124>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d00f      	beq.n	8002536 <TIM_Base_SetConfig+0x8a>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a2e      	ldr	r2, [pc, #184]	@ (80025d4 <TIM_Base_SetConfig+0x128>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d00b      	beq.n	8002536 <TIM_Base_SetConfig+0x8a>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a2d      	ldr	r2, [pc, #180]	@ (80025d8 <TIM_Base_SetConfig+0x12c>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d007      	beq.n	8002536 <TIM_Base_SetConfig+0x8a>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a2c      	ldr	r2, [pc, #176]	@ (80025dc <TIM_Base_SetConfig+0x130>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d003      	beq.n	8002536 <TIM_Base_SetConfig+0x8a>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a2b      	ldr	r2, [pc, #172]	@ (80025e0 <TIM_Base_SetConfig+0x134>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d108      	bne.n	8002548 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800253c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	4313      	orrs	r3, r2
 8002546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	4313      	orrs	r3, r2
 8002554:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	68fa      	ldr	r2, [r7, #12]
 800255a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a16      	ldr	r2, [pc, #88]	@ (80025c8 <TIM_Base_SetConfig+0x11c>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d00f      	beq.n	8002594 <TIM_Base_SetConfig+0xe8>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4a17      	ldr	r2, [pc, #92]	@ (80025d4 <TIM_Base_SetConfig+0x128>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d00b      	beq.n	8002594 <TIM_Base_SetConfig+0xe8>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4a16      	ldr	r2, [pc, #88]	@ (80025d8 <TIM_Base_SetConfig+0x12c>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d007      	beq.n	8002594 <TIM_Base_SetConfig+0xe8>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a15      	ldr	r2, [pc, #84]	@ (80025dc <TIM_Base_SetConfig+0x130>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d003      	beq.n	8002594 <TIM_Base_SetConfig+0xe8>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a14      	ldr	r2, [pc, #80]	@ (80025e0 <TIM_Base_SetConfig+0x134>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d103      	bne.n	800259c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	691a      	ldr	r2, [r3, #16]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d105      	bne.n	80025ba <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	f023 0201 	bic.w	r2, r3, #1
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	611a      	str	r2, [r3, #16]
  }
}
 80025ba:	bf00      	nop
 80025bc:	3714      	adds	r7, #20
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	40012c00 	.word	0x40012c00
 80025cc:	40000400 	.word	0x40000400
 80025d0:	40000800 	.word	0x40000800
 80025d4:	40013400 	.word	0x40013400
 80025d8:	40014000 	.word	0x40014000
 80025dc:	40014400 	.word	0x40014400
 80025e0:	40014800 	.word	0x40014800

080025e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b087      	sub	sp, #28
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6a1b      	ldr	r3, [r3, #32]
 80025f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6a1b      	ldr	r3, [r3, #32]
 80025fa:	f023 0201 	bic.w	r2, r3, #1
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800260e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	011b      	lsls	r3, r3, #4
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	4313      	orrs	r3, r2
 8002618:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	f023 030a 	bic.w	r3, r3, #10
 8002620:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002622:	697a      	ldr	r2, [r7, #20]
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	4313      	orrs	r3, r2
 8002628:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	621a      	str	r2, [r3, #32]
}
 8002636:	bf00      	nop
 8002638:	371c      	adds	r7, #28
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002642:	b480      	push	{r7}
 8002644:	b087      	sub	sp, #28
 8002646:	af00      	add	r7, sp, #0
 8002648:	60f8      	str	r0, [r7, #12]
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6a1b      	ldr	r3, [r3, #32]
 8002652:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	f023 0210 	bic.w	r2, r3, #16
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800266c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	031b      	lsls	r3, r3, #12
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	4313      	orrs	r3, r2
 8002676:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800267e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	4313      	orrs	r3, r2
 8002688:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	697a      	ldr	r2, [r7, #20]
 8002694:	621a      	str	r2, [r3, #32]
}
 8002696:	bf00      	nop
 8002698:	371c      	adds	r7, #28
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr

080026a2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026a2:	b480      	push	{r7}
 80026a4:	b085      	sub	sp, #20
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
 80026aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80026b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	f043 0307 	orr.w	r3, r3, #7
 80026c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	68fa      	ldr	r2, [r7, #12]
 80026ce:	609a      	str	r2, [r3, #8]
}
 80026d0:	bf00      	nop
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026dc:	b480      	push	{r7}
 80026de:	b087      	sub	sp, #28
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
 80026e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80026f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	021a      	lsls	r2, r3, #8
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	431a      	orrs	r2, r3
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	4313      	orrs	r3, r2
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	4313      	orrs	r3, r2
 8002708:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	697a      	ldr	r2, [r7, #20]
 800270e:	609a      	str	r2, [r3, #8]
}
 8002710:	bf00      	nop
 8002712:	371c      	adds	r7, #28
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800272c:	2b01      	cmp	r3, #1
 800272e:	d101      	bne.n	8002734 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002730:	2302      	movs	r3, #2
 8002732:	e065      	b.n	8002800 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2202      	movs	r2, #2
 8002740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a2c      	ldr	r2, [pc, #176]	@ (800280c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d004      	beq.n	8002768 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a2b      	ldr	r2, [pc, #172]	@ (8002810 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d108      	bne.n	800277a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800276e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	4313      	orrs	r3, r2
 8002778:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8002780:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002784:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	4313      	orrs	r3, r2
 800278e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68fa      	ldr	r2, [r7, #12]
 8002796:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a1b      	ldr	r2, [pc, #108]	@ (800280c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d018      	beq.n	80027d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027aa:	d013      	beq.n	80027d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a18      	ldr	r2, [pc, #96]	@ (8002814 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d00e      	beq.n	80027d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a17      	ldr	r2, [pc, #92]	@ (8002818 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d009      	beq.n	80027d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a12      	ldr	r2, [pc, #72]	@ (8002810 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d004      	beq.n	80027d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a13      	ldr	r2, [pc, #76]	@ (800281c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d10c      	bne.n	80027ee <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	68ba      	ldr	r2, [r7, #8]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	68ba      	ldr	r2, [r7, #8]
 80027ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3714      	adds	r7, #20
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	40012c00 	.word	0x40012c00
 8002810:	40013400 	.word	0x40013400
 8002814:	40000400 	.word	0x40000400
 8002818:	40000800 	.word	0x40000800
 800281c:	40014000 	.word	0x40014000

08002820 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e042      	b.n	80028b8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002838:	2b00      	cmp	r3, #0
 800283a:	d106      	bne.n	800284a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f7fe f97b 	bl	8000b40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2224      	movs	r2, #36	@ 0x24
 800284e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 0201 	bic.w	r2, r2, #1
 8002860:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002866:	2b00      	cmp	r3, #0
 8002868:	d002      	beq.n	8002870 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 fb82 	bl	8002f74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f000 f8b3 	bl	80029dc <UART_SetConfig>
 8002876:	4603      	mov	r3, r0
 8002878:	2b01      	cmp	r3, #1
 800287a:	d101      	bne.n	8002880 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e01b      	b.n	80028b8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	685a      	ldr	r2, [r3, #4]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800288e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	689a      	ldr	r2, [r3, #8]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800289e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f042 0201 	orr.w	r2, r2, #1
 80028ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f000 fc01 	bl	80030b8 <UART_CheckIdleState>
 80028b6:	4603      	mov	r3, r0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3708      	adds	r7, #8
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b08a      	sub	sp, #40	@ 0x28
 80028c4:	af02      	add	r7, sp, #8
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	603b      	str	r3, [r7, #0]
 80028cc:	4613      	mov	r3, r2
 80028ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028d6:	2b20      	cmp	r3, #32
 80028d8:	d17b      	bne.n	80029d2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d002      	beq.n	80028e6 <HAL_UART_Transmit+0x26>
 80028e0:	88fb      	ldrh	r3, [r7, #6]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d101      	bne.n	80028ea <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e074      	b.n	80029d4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2221      	movs	r2, #33	@ 0x21
 80028f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028fa:	f7fe fa07 	bl	8000d0c <HAL_GetTick>
 80028fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	88fa      	ldrh	r2, [r7, #6]
 8002904:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	88fa      	ldrh	r2, [r7, #6]
 800290c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002918:	d108      	bne.n	800292c <HAL_UART_Transmit+0x6c>
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	691b      	ldr	r3, [r3, #16]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d104      	bne.n	800292c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002922:	2300      	movs	r3, #0
 8002924:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	61bb      	str	r3, [r7, #24]
 800292a:	e003      	b.n	8002934 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002930:	2300      	movs	r3, #0
 8002932:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002934:	e030      	b.n	8002998 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	2200      	movs	r2, #0
 800293e:	2180      	movs	r1, #128	@ 0x80
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f000 fc63 	bl	800320c <UART_WaitOnFlagUntilTimeout>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d005      	beq.n	8002958 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2220      	movs	r2, #32
 8002950:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e03d      	b.n	80029d4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d10b      	bne.n	8002976 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	881b      	ldrh	r3, [r3, #0]
 8002962:	461a      	mov	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800296c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	3302      	adds	r3, #2
 8002972:	61bb      	str	r3, [r7, #24]
 8002974:	e007      	b.n	8002986 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	781a      	ldrb	r2, [r3, #0]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	3301      	adds	r3, #1
 8002984:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800298c:	b29b      	uxth	r3, r3
 800298e:	3b01      	subs	r3, #1
 8002990:	b29a      	uxth	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800299e:	b29b      	uxth	r3, r3
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1c8      	bne.n	8002936 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	9300      	str	r3, [sp, #0]
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	2200      	movs	r2, #0
 80029ac:	2140      	movs	r1, #64	@ 0x40
 80029ae:	68f8      	ldr	r0, [r7, #12]
 80029b0:	f000 fc2c 	bl	800320c <UART_WaitOnFlagUntilTimeout>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d005      	beq.n	80029c6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2220      	movs	r2, #32
 80029be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e006      	b.n	80029d4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2220      	movs	r2, #32
 80029ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80029ce:	2300      	movs	r3, #0
 80029d0:	e000      	b.n	80029d4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80029d2:	2302      	movs	r3, #2
  }
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3720      	adds	r7, #32
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029e0:	b08c      	sub	sp, #48	@ 0x30
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80029e6:	2300      	movs	r3, #0
 80029e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	691b      	ldr	r3, [r3, #16]
 80029f4:	431a      	orrs	r2, r3
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	431a      	orrs	r2, r3
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	69db      	ldr	r3, [r3, #28]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	4bab      	ldr	r3, [pc, #684]	@ (8002cb8 <UART_SetConfig+0x2dc>)
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	6812      	ldr	r2, [r2, #0]
 8002a12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a14:	430b      	orrs	r3, r1
 8002a16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	68da      	ldr	r2, [r3, #12]
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4aa0      	ldr	r2, [pc, #640]	@ (8002cbc <UART_SetConfig+0x2e0>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d004      	beq.n	8002a48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	6a1b      	ldr	r3, [r3, #32]
 8002a42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a44:	4313      	orrs	r3, r2
 8002a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002a52:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002a56:	697a      	ldr	r2, [r7, #20]
 8002a58:	6812      	ldr	r2, [r2, #0]
 8002a5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a5c:	430b      	orrs	r3, r1
 8002a5e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a66:	f023 010f 	bic.w	r1, r3, #15
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	430a      	orrs	r2, r1
 8002a74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a91      	ldr	r2, [pc, #580]	@ (8002cc0 <UART_SetConfig+0x2e4>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d125      	bne.n	8002acc <UART_SetConfig+0xf0>
 8002a80:	4b90      	ldr	r3, [pc, #576]	@ (8002cc4 <UART_SetConfig+0x2e8>)
 8002a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a86:	f003 0303 	and.w	r3, r3, #3
 8002a8a:	2b03      	cmp	r3, #3
 8002a8c:	d81a      	bhi.n	8002ac4 <UART_SetConfig+0xe8>
 8002a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a94 <UART_SetConfig+0xb8>)
 8002a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a94:	08002aa5 	.word	0x08002aa5
 8002a98:	08002ab5 	.word	0x08002ab5
 8002a9c:	08002aad 	.word	0x08002aad
 8002aa0:	08002abd 	.word	0x08002abd
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002aaa:	e0d6      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002aac:	2302      	movs	r3, #2
 8002aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ab2:	e0d2      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002ab4:	2304      	movs	r3, #4
 8002ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002aba:	e0ce      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002abc:	2308      	movs	r3, #8
 8002abe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ac2:	e0ca      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002ac4:	2310      	movs	r3, #16
 8002ac6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002aca:	e0c6      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a7d      	ldr	r2, [pc, #500]	@ (8002cc8 <UART_SetConfig+0x2ec>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d138      	bne.n	8002b48 <UART_SetConfig+0x16c>
 8002ad6:	4b7b      	ldr	r3, [pc, #492]	@ (8002cc4 <UART_SetConfig+0x2e8>)
 8002ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002adc:	f003 030c 	and.w	r3, r3, #12
 8002ae0:	2b0c      	cmp	r3, #12
 8002ae2:	d82d      	bhi.n	8002b40 <UART_SetConfig+0x164>
 8002ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8002aec <UART_SetConfig+0x110>)
 8002ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aea:	bf00      	nop
 8002aec:	08002b21 	.word	0x08002b21
 8002af0:	08002b41 	.word	0x08002b41
 8002af4:	08002b41 	.word	0x08002b41
 8002af8:	08002b41 	.word	0x08002b41
 8002afc:	08002b31 	.word	0x08002b31
 8002b00:	08002b41 	.word	0x08002b41
 8002b04:	08002b41 	.word	0x08002b41
 8002b08:	08002b41 	.word	0x08002b41
 8002b0c:	08002b29 	.word	0x08002b29
 8002b10:	08002b41 	.word	0x08002b41
 8002b14:	08002b41 	.word	0x08002b41
 8002b18:	08002b41 	.word	0x08002b41
 8002b1c:	08002b39 	.word	0x08002b39
 8002b20:	2300      	movs	r3, #0
 8002b22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b26:	e098      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002b28:	2302      	movs	r3, #2
 8002b2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b2e:	e094      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002b30:	2304      	movs	r3, #4
 8002b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b36:	e090      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002b38:	2308      	movs	r3, #8
 8002b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b3e:	e08c      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002b40:	2310      	movs	r3, #16
 8002b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b46:	e088      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a5f      	ldr	r2, [pc, #380]	@ (8002ccc <UART_SetConfig+0x2f0>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d125      	bne.n	8002b9e <UART_SetConfig+0x1c2>
 8002b52:	4b5c      	ldr	r3, [pc, #368]	@ (8002cc4 <UART_SetConfig+0x2e8>)
 8002b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b58:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002b5c:	2b30      	cmp	r3, #48	@ 0x30
 8002b5e:	d016      	beq.n	8002b8e <UART_SetConfig+0x1b2>
 8002b60:	2b30      	cmp	r3, #48	@ 0x30
 8002b62:	d818      	bhi.n	8002b96 <UART_SetConfig+0x1ba>
 8002b64:	2b20      	cmp	r3, #32
 8002b66:	d00a      	beq.n	8002b7e <UART_SetConfig+0x1a2>
 8002b68:	2b20      	cmp	r3, #32
 8002b6a:	d814      	bhi.n	8002b96 <UART_SetConfig+0x1ba>
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d002      	beq.n	8002b76 <UART_SetConfig+0x19a>
 8002b70:	2b10      	cmp	r3, #16
 8002b72:	d008      	beq.n	8002b86 <UART_SetConfig+0x1aa>
 8002b74:	e00f      	b.n	8002b96 <UART_SetConfig+0x1ba>
 8002b76:	2300      	movs	r3, #0
 8002b78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b7c:	e06d      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002b7e:	2302      	movs	r3, #2
 8002b80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b84:	e069      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002b86:	2304      	movs	r3, #4
 8002b88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b8c:	e065      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002b8e:	2308      	movs	r3, #8
 8002b90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b94:	e061      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002b96:	2310      	movs	r3, #16
 8002b98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b9c:	e05d      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a4b      	ldr	r2, [pc, #300]	@ (8002cd0 <UART_SetConfig+0x2f4>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d125      	bne.n	8002bf4 <UART_SetConfig+0x218>
 8002ba8:	4b46      	ldr	r3, [pc, #280]	@ (8002cc4 <UART_SetConfig+0x2e8>)
 8002baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002bb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8002bb4:	d016      	beq.n	8002be4 <UART_SetConfig+0x208>
 8002bb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002bb8:	d818      	bhi.n	8002bec <UART_SetConfig+0x210>
 8002bba:	2b80      	cmp	r3, #128	@ 0x80
 8002bbc:	d00a      	beq.n	8002bd4 <UART_SetConfig+0x1f8>
 8002bbe:	2b80      	cmp	r3, #128	@ 0x80
 8002bc0:	d814      	bhi.n	8002bec <UART_SetConfig+0x210>
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <UART_SetConfig+0x1f0>
 8002bc6:	2b40      	cmp	r3, #64	@ 0x40
 8002bc8:	d008      	beq.n	8002bdc <UART_SetConfig+0x200>
 8002bca:	e00f      	b.n	8002bec <UART_SetConfig+0x210>
 8002bcc:	2300      	movs	r3, #0
 8002bce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bd2:	e042      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bda:	e03e      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002bdc:	2304      	movs	r3, #4
 8002bde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002be2:	e03a      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002be4:	2308      	movs	r3, #8
 8002be6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bea:	e036      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002bec:	2310      	movs	r3, #16
 8002bee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bf2:	e032      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a30      	ldr	r2, [pc, #192]	@ (8002cbc <UART_SetConfig+0x2e0>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d12a      	bne.n	8002c54 <UART_SetConfig+0x278>
 8002bfe:	4b31      	ldr	r3, [pc, #196]	@ (8002cc4 <UART_SetConfig+0x2e8>)
 8002c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c08:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002c0c:	d01a      	beq.n	8002c44 <UART_SetConfig+0x268>
 8002c0e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002c12:	d81b      	bhi.n	8002c4c <UART_SetConfig+0x270>
 8002c14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c18:	d00c      	beq.n	8002c34 <UART_SetConfig+0x258>
 8002c1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c1e:	d815      	bhi.n	8002c4c <UART_SetConfig+0x270>
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d003      	beq.n	8002c2c <UART_SetConfig+0x250>
 8002c24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c28:	d008      	beq.n	8002c3c <UART_SetConfig+0x260>
 8002c2a:	e00f      	b.n	8002c4c <UART_SetConfig+0x270>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c32:	e012      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002c34:	2302      	movs	r3, #2
 8002c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c3a:	e00e      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002c3c:	2304      	movs	r3, #4
 8002c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c42:	e00a      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002c44:	2308      	movs	r3, #8
 8002c46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c4a:	e006      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002c4c:	2310      	movs	r3, #16
 8002c4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c52:	e002      	b.n	8002c5a <UART_SetConfig+0x27e>
 8002c54:	2310      	movs	r3, #16
 8002c56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a17      	ldr	r2, [pc, #92]	@ (8002cbc <UART_SetConfig+0x2e0>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	f040 80a8 	bne.w	8002db6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002c66:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002c6a:	2b08      	cmp	r3, #8
 8002c6c:	d834      	bhi.n	8002cd8 <UART_SetConfig+0x2fc>
 8002c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002c74 <UART_SetConfig+0x298>)
 8002c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c74:	08002c99 	.word	0x08002c99
 8002c78:	08002cd9 	.word	0x08002cd9
 8002c7c:	08002ca1 	.word	0x08002ca1
 8002c80:	08002cd9 	.word	0x08002cd9
 8002c84:	08002ca7 	.word	0x08002ca7
 8002c88:	08002cd9 	.word	0x08002cd9
 8002c8c:	08002cd9 	.word	0x08002cd9
 8002c90:	08002cd9 	.word	0x08002cd9
 8002c94:	08002caf 	.word	0x08002caf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c98:	f7ff f854 	bl	8001d44 <HAL_RCC_GetPCLK1Freq>
 8002c9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002c9e:	e021      	b.n	8002ce4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd4 <UART_SetConfig+0x2f8>)
 8002ca2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002ca4:	e01e      	b.n	8002ce4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ca6:	f7fe ffdf 	bl	8001c68 <HAL_RCC_GetSysClockFreq>
 8002caa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002cac:	e01a      	b.n	8002ce4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002cae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002cb4:	e016      	b.n	8002ce4 <UART_SetConfig+0x308>
 8002cb6:	bf00      	nop
 8002cb8:	cfff69f3 	.word	0xcfff69f3
 8002cbc:	40008000 	.word	0x40008000
 8002cc0:	40013800 	.word	0x40013800
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	40004400 	.word	0x40004400
 8002ccc:	40004800 	.word	0x40004800
 8002cd0:	40004c00 	.word	0x40004c00
 8002cd4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002ce2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 812a 	beq.w	8002f40 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf0:	4a9e      	ldr	r2, [pc, #632]	@ (8002f6c <UART_SetConfig+0x590>)
 8002cf2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cfa:	fbb3 f3f2 	udiv	r3, r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	685a      	ldr	r2, [r3, #4]
 8002d04:	4613      	mov	r3, r2
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	4413      	add	r3, r2
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d305      	bcc.n	8002d1c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002d16:	69ba      	ldr	r2, [r7, #24]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d903      	bls.n	8002d24 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002d22:	e10d      	b.n	8002f40 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d26:	2200      	movs	r2, #0
 8002d28:	60bb      	str	r3, [r7, #8]
 8002d2a:	60fa      	str	r2, [r7, #12]
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d30:	4a8e      	ldr	r2, [pc, #568]	@ (8002f6c <UART_SetConfig+0x590>)
 8002d32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	2200      	movs	r2, #0
 8002d3a:	603b      	str	r3, [r7, #0]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d42:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d46:	f7fd fabb 	bl	80002c0 <__aeabi_uldivmod>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4610      	mov	r0, r2
 8002d50:	4619      	mov	r1, r3
 8002d52:	f04f 0200 	mov.w	r2, #0
 8002d56:	f04f 0300 	mov.w	r3, #0
 8002d5a:	020b      	lsls	r3, r1, #8
 8002d5c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002d60:	0202      	lsls	r2, r0, #8
 8002d62:	6979      	ldr	r1, [r7, #20]
 8002d64:	6849      	ldr	r1, [r1, #4]
 8002d66:	0849      	lsrs	r1, r1, #1
 8002d68:	2000      	movs	r0, #0
 8002d6a:	460c      	mov	r4, r1
 8002d6c:	4605      	mov	r5, r0
 8002d6e:	eb12 0804 	adds.w	r8, r2, r4
 8002d72:	eb43 0905 	adc.w	r9, r3, r5
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	469a      	mov	sl, r3
 8002d7e:	4693      	mov	fp, r2
 8002d80:	4652      	mov	r2, sl
 8002d82:	465b      	mov	r3, fp
 8002d84:	4640      	mov	r0, r8
 8002d86:	4649      	mov	r1, r9
 8002d88:	f7fd fa9a 	bl	80002c0 <__aeabi_uldivmod>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	460b      	mov	r3, r1
 8002d90:	4613      	mov	r3, r2
 8002d92:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002d94:	6a3b      	ldr	r3, [r7, #32]
 8002d96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d9a:	d308      	bcc.n	8002dae <UART_SetConfig+0x3d2>
 8002d9c:	6a3b      	ldr	r3, [r7, #32]
 8002d9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002da2:	d204      	bcs.n	8002dae <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6a3a      	ldr	r2, [r7, #32]
 8002daa:	60da      	str	r2, [r3, #12]
 8002dac:	e0c8      	b.n	8002f40 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002db4:	e0c4      	b.n	8002f40 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	69db      	ldr	r3, [r3, #28]
 8002dba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002dbe:	d167      	bne.n	8002e90 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002dc0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002dc4:	2b08      	cmp	r3, #8
 8002dc6:	d828      	bhi.n	8002e1a <UART_SetConfig+0x43e>
 8002dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8002dd0 <UART_SetConfig+0x3f4>)
 8002dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dce:	bf00      	nop
 8002dd0:	08002df5 	.word	0x08002df5
 8002dd4:	08002dfd 	.word	0x08002dfd
 8002dd8:	08002e05 	.word	0x08002e05
 8002ddc:	08002e1b 	.word	0x08002e1b
 8002de0:	08002e0b 	.word	0x08002e0b
 8002de4:	08002e1b 	.word	0x08002e1b
 8002de8:	08002e1b 	.word	0x08002e1b
 8002dec:	08002e1b 	.word	0x08002e1b
 8002df0:	08002e13 	.word	0x08002e13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002df4:	f7fe ffa6 	bl	8001d44 <HAL_RCC_GetPCLK1Freq>
 8002df8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002dfa:	e014      	b.n	8002e26 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002dfc:	f7fe ffb8 	bl	8001d70 <HAL_RCC_GetPCLK2Freq>
 8002e00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002e02:	e010      	b.n	8002e26 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e04:	4b5a      	ldr	r3, [pc, #360]	@ (8002f70 <UART_SetConfig+0x594>)
 8002e06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002e08:	e00d      	b.n	8002e26 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e0a:	f7fe ff2d 	bl	8001c68 <HAL_RCC_GetSysClockFreq>
 8002e0e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002e10:	e009      	b.n	8002e26 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002e18:	e005      	b.n	8002e26 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002e24:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 8089 	beq.w	8002f40 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e32:	4a4e      	ldr	r2, [pc, #312]	@ (8002f6c <UART_SetConfig+0x590>)
 8002e34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e38:	461a      	mov	r2, r3
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e40:	005a      	lsls	r2, r3, #1
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	085b      	lsrs	r3, r3, #1
 8002e48:	441a      	add	r2, r3
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e52:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e54:	6a3b      	ldr	r3, [r7, #32]
 8002e56:	2b0f      	cmp	r3, #15
 8002e58:	d916      	bls.n	8002e88 <UART_SetConfig+0x4ac>
 8002e5a:	6a3b      	ldr	r3, [r7, #32]
 8002e5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e60:	d212      	bcs.n	8002e88 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e62:	6a3b      	ldr	r3, [r7, #32]
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	f023 030f 	bic.w	r3, r3, #15
 8002e6a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e6c:	6a3b      	ldr	r3, [r7, #32]
 8002e6e:	085b      	lsrs	r3, r3, #1
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	f003 0307 	and.w	r3, r3, #7
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	8bfb      	ldrh	r3, [r7, #30]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	8bfa      	ldrh	r2, [r7, #30]
 8002e84:	60da      	str	r2, [r3, #12]
 8002e86:	e05b      	b.n	8002f40 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002e8e:	e057      	b.n	8002f40 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002e90:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002e94:	2b08      	cmp	r3, #8
 8002e96:	d828      	bhi.n	8002eea <UART_SetConfig+0x50e>
 8002e98:	a201      	add	r2, pc, #4	@ (adr r2, 8002ea0 <UART_SetConfig+0x4c4>)
 8002e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e9e:	bf00      	nop
 8002ea0:	08002ec5 	.word	0x08002ec5
 8002ea4:	08002ecd 	.word	0x08002ecd
 8002ea8:	08002ed5 	.word	0x08002ed5
 8002eac:	08002eeb 	.word	0x08002eeb
 8002eb0:	08002edb 	.word	0x08002edb
 8002eb4:	08002eeb 	.word	0x08002eeb
 8002eb8:	08002eeb 	.word	0x08002eeb
 8002ebc:	08002eeb 	.word	0x08002eeb
 8002ec0:	08002ee3 	.word	0x08002ee3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ec4:	f7fe ff3e 	bl	8001d44 <HAL_RCC_GetPCLK1Freq>
 8002ec8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002eca:	e014      	b.n	8002ef6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ecc:	f7fe ff50 	bl	8001d70 <HAL_RCC_GetPCLK2Freq>
 8002ed0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002ed2:	e010      	b.n	8002ef6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ed4:	4b26      	ldr	r3, [pc, #152]	@ (8002f70 <UART_SetConfig+0x594>)
 8002ed6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002ed8:	e00d      	b.n	8002ef6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002eda:	f7fe fec5 	bl	8001c68 <HAL_RCC_GetSysClockFreq>
 8002ede:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002ee0:	e009      	b.n	8002ef6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ee2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ee6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002ee8:	e005      	b.n	8002ef6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8002eea:	2300      	movs	r3, #0
 8002eec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002ef4:	bf00      	nop
    }

    if (pclk != 0U)
 8002ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d021      	beq.n	8002f40 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f00:	4a1a      	ldr	r2, [pc, #104]	@ (8002f6c <UART_SetConfig+0x590>)
 8002f02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f06:	461a      	mov	r2, r3
 8002f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0a:	fbb3 f2f2 	udiv	r2, r3, r2
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	085b      	lsrs	r3, r3, #1
 8002f14:	441a      	add	r2, r3
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f1e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f20:	6a3b      	ldr	r3, [r7, #32]
 8002f22:	2b0f      	cmp	r3, #15
 8002f24:	d909      	bls.n	8002f3a <UART_SetConfig+0x55e>
 8002f26:	6a3b      	ldr	r3, [r7, #32]
 8002f28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f2c:	d205      	bcs.n	8002f3a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002f2e:	6a3b      	ldr	r3, [r7, #32]
 8002f30:	b29a      	uxth	r2, r3
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	60da      	str	r2, [r3, #12]
 8002f38:	e002      	b.n	8002f40 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	2200      	movs	r2, #0
 8002f54:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002f5c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3730      	adds	r7, #48	@ 0x30
 8002f64:	46bd      	mov	sp, r7
 8002f66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f6a:	bf00      	nop
 8002f6c:	08004454 	.word	0x08004454
 8002f70:	00f42400 	.word	0x00f42400

08002f74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f80:	f003 0308 	and.w	r3, r3, #8
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00a      	beq.n	8002f9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00a      	beq.n	8002fc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d00a      	beq.n	8002fe2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	430a      	orrs	r2, r1
 8002fe0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe6:	f003 0304 	and.w	r3, r3, #4
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00a      	beq.n	8003004 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	430a      	orrs	r2, r1
 8003002:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003008:	f003 0310 	and.w	r3, r3, #16
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00a      	beq.n	8003026 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800302a:	f003 0320 	and.w	r3, r3, #32
 800302e:	2b00      	cmp	r3, #0
 8003030:	d00a      	beq.n	8003048 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	430a      	orrs	r2, r1
 8003046:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800304c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003050:	2b00      	cmp	r3, #0
 8003052:	d01a      	beq.n	800308a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	430a      	orrs	r2, r1
 8003068:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800306e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003072:	d10a      	bne.n	800308a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	430a      	orrs	r2, r1
 8003088:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800308e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00a      	beq.n	80030ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	605a      	str	r2, [r3, #4]
  }
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b098      	sub	sp, #96	@ 0x60
 80030bc:	af02      	add	r7, sp, #8
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80030c8:	f7fd fe20 	bl	8000d0c <HAL_GetTick>
 80030cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0308 	and.w	r3, r3, #8
 80030d8:	2b08      	cmp	r3, #8
 80030da:	d12f      	bne.n	800313c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80030e0:	9300      	str	r3, [sp, #0]
 80030e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030e4:	2200      	movs	r2, #0
 80030e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 f88e 	bl	800320c <UART_WaitOnFlagUntilTimeout>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d022      	beq.n	800313c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030fe:	e853 3f00 	ldrex	r3, [r3]
 8003102:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003106:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800310a:	653b      	str	r3, [r7, #80]	@ 0x50
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	461a      	mov	r2, r3
 8003112:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003114:	647b      	str	r3, [r7, #68]	@ 0x44
 8003116:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003118:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800311a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800311c:	e841 2300 	strex	r3, r2, [r1]
 8003120:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003122:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003124:	2b00      	cmp	r3, #0
 8003126:	d1e6      	bne.n	80030f6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2220      	movs	r2, #32
 800312c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e063      	b.n	8003204 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0304 	and.w	r3, r3, #4
 8003146:	2b04      	cmp	r3, #4
 8003148:	d149      	bne.n	80031de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800314a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800314e:	9300      	str	r3, [sp, #0]
 8003150:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003152:	2200      	movs	r2, #0
 8003154:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 f857 	bl	800320c <UART_WaitOnFlagUntilTimeout>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d03c      	beq.n	80031de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800316a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316c:	e853 3f00 	ldrex	r3, [r3]
 8003170:	623b      	str	r3, [r7, #32]
   return(result);
 8003172:	6a3b      	ldr	r3, [r7, #32]
 8003174:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003178:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	461a      	mov	r2, r3
 8003180:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003182:	633b      	str	r3, [r7, #48]	@ 0x30
 8003184:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003186:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003188:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800318a:	e841 2300 	strex	r3, r2, [r1]
 800318e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1e6      	bne.n	8003164 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	3308      	adds	r3, #8
 800319c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	e853 3f00 	ldrex	r3, [r3]
 80031a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f023 0301 	bic.w	r3, r3, #1
 80031ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	3308      	adds	r3, #8
 80031b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80031b6:	61fa      	str	r2, [r7, #28]
 80031b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ba:	69b9      	ldr	r1, [r7, #24]
 80031bc:	69fa      	ldr	r2, [r7, #28]
 80031be:	e841 2300 	strex	r3, r2, [r1]
 80031c2:	617b      	str	r3, [r7, #20]
   return(result);
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d1e5      	bne.n	8003196 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2220      	movs	r2, #32
 80031ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e012      	b.n	8003204 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2220      	movs	r2, #32
 80031e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2220      	movs	r2, #32
 80031ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003202:	2300      	movs	r3, #0
}
 8003204:	4618      	mov	r0, r3
 8003206:	3758      	adds	r7, #88	@ 0x58
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	603b      	str	r3, [r7, #0]
 8003218:	4613      	mov	r3, r2
 800321a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800321c:	e04f      	b.n	80032be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003224:	d04b      	beq.n	80032be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003226:	f7fd fd71 	bl	8000d0c <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	429a      	cmp	r2, r3
 8003234:	d302      	bcc.n	800323c <UART_WaitOnFlagUntilTimeout+0x30>
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d101      	bne.n	8003240 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e04e      	b.n	80032de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0304 	and.w	r3, r3, #4
 800324a:	2b00      	cmp	r3, #0
 800324c:	d037      	beq.n	80032be <UART_WaitOnFlagUntilTimeout+0xb2>
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	2b80      	cmp	r3, #128	@ 0x80
 8003252:	d034      	beq.n	80032be <UART_WaitOnFlagUntilTimeout+0xb2>
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	2b40      	cmp	r3, #64	@ 0x40
 8003258:	d031      	beq.n	80032be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	69db      	ldr	r3, [r3, #28]
 8003260:	f003 0308 	and.w	r3, r3, #8
 8003264:	2b08      	cmp	r3, #8
 8003266:	d110      	bne.n	800328a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2208      	movs	r2, #8
 800326e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003270:	68f8      	ldr	r0, [r7, #12]
 8003272:	f000 f838 	bl	80032e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2208      	movs	r2, #8
 800327a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e029      	b.n	80032de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	69db      	ldr	r3, [r3, #28]
 8003290:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003294:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003298:	d111      	bne.n	80032be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80032a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f000 f81e 	bl	80032e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2220      	movs	r2, #32
 80032ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e00f      	b.n	80032de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	69da      	ldr	r2, [r3, #28]
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	4013      	ands	r3, r2
 80032c8:	68ba      	ldr	r2, [r7, #8]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	bf0c      	ite	eq
 80032ce:	2301      	moveq	r3, #1
 80032d0:	2300      	movne	r3, #0
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	461a      	mov	r2, r3
 80032d6:	79fb      	ldrb	r3, [r7, #7]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d0a0      	beq.n	800321e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b095      	sub	sp, #84	@ 0x54
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032f6:	e853 3f00 	ldrex	r3, [r3]
 80032fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80032fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003302:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	461a      	mov	r2, r3
 800330a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800330c:	643b      	str	r3, [r7, #64]	@ 0x40
 800330e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003310:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003312:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003314:	e841 2300 	strex	r3, r2, [r1]
 8003318:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800331a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1e6      	bne.n	80032ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	3308      	adds	r3, #8
 8003326:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003328:	6a3b      	ldr	r3, [r7, #32]
 800332a:	e853 3f00 	ldrex	r3, [r3]
 800332e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003336:	f023 0301 	bic.w	r3, r3, #1
 800333a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	3308      	adds	r3, #8
 8003342:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003344:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003346:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003348:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800334a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800334c:	e841 2300 	strex	r3, r2, [r1]
 8003350:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1e3      	bne.n	8003320 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800335c:	2b01      	cmp	r3, #1
 800335e:	d118      	bne.n	8003392 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	e853 3f00 	ldrex	r3, [r3]
 800336c:	60bb      	str	r3, [r7, #8]
   return(result);
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	f023 0310 	bic.w	r3, r3, #16
 8003374:	647b      	str	r3, [r7, #68]	@ 0x44
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	461a      	mov	r2, r3
 800337c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800337e:	61bb      	str	r3, [r7, #24]
 8003380:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003382:	6979      	ldr	r1, [r7, #20]
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	e841 2300 	strex	r3, r2, [r1]
 800338a:	613b      	str	r3, [r7, #16]
   return(result);
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1e6      	bne.n	8003360 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2220      	movs	r2, #32
 8003396:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80033a6:	bf00      	nop
 80033a8:	3754      	adds	r7, #84	@ 0x54
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr

080033b2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80033b2:	b480      	push	{r7}
 80033b4:	b085      	sub	sp, #20
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d101      	bne.n	80033c8 <HAL_UARTEx_DisableFifoMode+0x16>
 80033c4:	2302      	movs	r3, #2
 80033c6:	e027      	b.n	8003418 <HAL_UARTEx_DisableFifoMode+0x66>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2224      	movs	r2, #36	@ 0x24
 80033d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f022 0201 	bic.w	r2, r2, #1
 80033ee:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80033f6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2220      	movs	r2, #32
 800340a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3714      	adds	r7, #20
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003434:	2b01      	cmp	r3, #1
 8003436:	d101      	bne.n	800343c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003438:	2302      	movs	r3, #2
 800343a:	e02d      	b.n	8003498 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2224      	movs	r2, #36	@ 0x24
 8003448:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f022 0201 	bic.w	r2, r2, #1
 8003462:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	683a      	ldr	r2, [r7, #0]
 8003474:	430a      	orrs	r2, r1
 8003476:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 f84f 	bl	800351c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2220      	movs	r2, #32
 800348a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d101      	bne.n	80034b8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80034b4:	2302      	movs	r3, #2
 80034b6:	e02d      	b.n	8003514 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2224      	movs	r2, #36	@ 0x24
 80034c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0201 	bic.w	r2, r2, #1
 80034de:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	430a      	orrs	r2, r1
 80034f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 f811 	bl	800351c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2220      	movs	r2, #32
 8003506:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3710      	adds	r7, #16
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003528:	2b00      	cmp	r3, #0
 800352a:	d108      	bne.n	800353e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800353c:	e031      	b.n	80035a2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800353e:	2308      	movs	r3, #8
 8003540:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003542:	2308      	movs	r3, #8
 8003544:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	0e5b      	lsrs	r3, r3, #25
 800354e:	b2db      	uxtb	r3, r3
 8003550:	f003 0307 	and.w	r3, r3, #7
 8003554:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	0f5b      	lsrs	r3, r3, #29
 800355e:	b2db      	uxtb	r3, r3
 8003560:	f003 0307 	and.w	r3, r3, #7
 8003564:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003566:	7bbb      	ldrb	r3, [r7, #14]
 8003568:	7b3a      	ldrb	r2, [r7, #12]
 800356a:	4911      	ldr	r1, [pc, #68]	@ (80035b0 <UARTEx_SetNbDataToProcess+0x94>)
 800356c:	5c8a      	ldrb	r2, [r1, r2]
 800356e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003572:	7b3a      	ldrb	r2, [r7, #12]
 8003574:	490f      	ldr	r1, [pc, #60]	@ (80035b4 <UARTEx_SetNbDataToProcess+0x98>)
 8003576:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003578:	fb93 f3f2 	sdiv	r3, r3, r2
 800357c:	b29a      	uxth	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003584:	7bfb      	ldrb	r3, [r7, #15]
 8003586:	7b7a      	ldrb	r2, [r7, #13]
 8003588:	4909      	ldr	r1, [pc, #36]	@ (80035b0 <UARTEx_SetNbDataToProcess+0x94>)
 800358a:	5c8a      	ldrb	r2, [r1, r2]
 800358c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003590:	7b7a      	ldrb	r2, [r7, #13]
 8003592:	4908      	ldr	r1, [pc, #32]	@ (80035b4 <UARTEx_SetNbDataToProcess+0x98>)
 8003594:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003596:	fb93 f3f2 	sdiv	r3, r3, r2
 800359a:	b29a      	uxth	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80035a2:	bf00      	nop
 80035a4:	3714      	adds	r7, #20
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	0800446c 	.word	0x0800446c
 80035b4:	08004474 	.word	0x08004474

080035b8 <std>:
 80035b8:	2300      	movs	r3, #0
 80035ba:	b510      	push	{r4, lr}
 80035bc:	4604      	mov	r4, r0
 80035be:	e9c0 3300 	strd	r3, r3, [r0]
 80035c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80035c6:	6083      	str	r3, [r0, #8]
 80035c8:	8181      	strh	r1, [r0, #12]
 80035ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80035cc:	81c2      	strh	r2, [r0, #14]
 80035ce:	6183      	str	r3, [r0, #24]
 80035d0:	4619      	mov	r1, r3
 80035d2:	2208      	movs	r2, #8
 80035d4:	305c      	adds	r0, #92	@ 0x5c
 80035d6:	f000 f906 	bl	80037e6 <memset>
 80035da:	4b0d      	ldr	r3, [pc, #52]	@ (8003610 <std+0x58>)
 80035dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80035de:	4b0d      	ldr	r3, [pc, #52]	@ (8003614 <std+0x5c>)
 80035e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80035e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003618 <std+0x60>)
 80035e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80035e6:	4b0d      	ldr	r3, [pc, #52]	@ (800361c <std+0x64>)
 80035e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80035ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003620 <std+0x68>)
 80035ec:	6224      	str	r4, [r4, #32]
 80035ee:	429c      	cmp	r4, r3
 80035f0:	d006      	beq.n	8003600 <std+0x48>
 80035f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80035f6:	4294      	cmp	r4, r2
 80035f8:	d002      	beq.n	8003600 <std+0x48>
 80035fa:	33d0      	adds	r3, #208	@ 0xd0
 80035fc:	429c      	cmp	r4, r3
 80035fe:	d105      	bne.n	800360c <std+0x54>
 8003600:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003608:	f000 b966 	b.w	80038d8 <__retarget_lock_init_recursive>
 800360c:	bd10      	pop	{r4, pc}
 800360e:	bf00      	nop
 8003610:	08003761 	.word	0x08003761
 8003614:	08003783 	.word	0x08003783
 8003618:	080037bb 	.word	0x080037bb
 800361c:	080037df 	.word	0x080037df
 8003620:	2000016c 	.word	0x2000016c

08003624 <stdio_exit_handler>:
 8003624:	4a02      	ldr	r2, [pc, #8]	@ (8003630 <stdio_exit_handler+0xc>)
 8003626:	4903      	ldr	r1, [pc, #12]	@ (8003634 <stdio_exit_handler+0x10>)
 8003628:	4803      	ldr	r0, [pc, #12]	@ (8003638 <stdio_exit_handler+0x14>)
 800362a:	f000 b869 	b.w	8003700 <_fwalk_sglue>
 800362e:	bf00      	nop
 8003630:	2000000c 	.word	0x2000000c
 8003634:	08004175 	.word	0x08004175
 8003638:	2000001c 	.word	0x2000001c

0800363c <cleanup_stdio>:
 800363c:	6841      	ldr	r1, [r0, #4]
 800363e:	4b0c      	ldr	r3, [pc, #48]	@ (8003670 <cleanup_stdio+0x34>)
 8003640:	4299      	cmp	r1, r3
 8003642:	b510      	push	{r4, lr}
 8003644:	4604      	mov	r4, r0
 8003646:	d001      	beq.n	800364c <cleanup_stdio+0x10>
 8003648:	f000 fd94 	bl	8004174 <_fflush_r>
 800364c:	68a1      	ldr	r1, [r4, #8]
 800364e:	4b09      	ldr	r3, [pc, #36]	@ (8003674 <cleanup_stdio+0x38>)
 8003650:	4299      	cmp	r1, r3
 8003652:	d002      	beq.n	800365a <cleanup_stdio+0x1e>
 8003654:	4620      	mov	r0, r4
 8003656:	f000 fd8d 	bl	8004174 <_fflush_r>
 800365a:	68e1      	ldr	r1, [r4, #12]
 800365c:	4b06      	ldr	r3, [pc, #24]	@ (8003678 <cleanup_stdio+0x3c>)
 800365e:	4299      	cmp	r1, r3
 8003660:	d004      	beq.n	800366c <cleanup_stdio+0x30>
 8003662:	4620      	mov	r0, r4
 8003664:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003668:	f000 bd84 	b.w	8004174 <_fflush_r>
 800366c:	bd10      	pop	{r4, pc}
 800366e:	bf00      	nop
 8003670:	2000016c 	.word	0x2000016c
 8003674:	200001d4 	.word	0x200001d4
 8003678:	2000023c 	.word	0x2000023c

0800367c <global_stdio_init.part.0>:
 800367c:	b510      	push	{r4, lr}
 800367e:	4b0b      	ldr	r3, [pc, #44]	@ (80036ac <global_stdio_init.part.0+0x30>)
 8003680:	4c0b      	ldr	r4, [pc, #44]	@ (80036b0 <global_stdio_init.part.0+0x34>)
 8003682:	4a0c      	ldr	r2, [pc, #48]	@ (80036b4 <global_stdio_init.part.0+0x38>)
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	4620      	mov	r0, r4
 8003688:	2200      	movs	r2, #0
 800368a:	2104      	movs	r1, #4
 800368c:	f7ff ff94 	bl	80035b8 <std>
 8003690:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003694:	2201      	movs	r2, #1
 8003696:	2109      	movs	r1, #9
 8003698:	f7ff ff8e 	bl	80035b8 <std>
 800369c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80036a0:	2202      	movs	r2, #2
 80036a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036a6:	2112      	movs	r1, #18
 80036a8:	f7ff bf86 	b.w	80035b8 <std>
 80036ac:	200002a4 	.word	0x200002a4
 80036b0:	2000016c 	.word	0x2000016c
 80036b4:	08003625 	.word	0x08003625

080036b8 <__sfp_lock_acquire>:
 80036b8:	4801      	ldr	r0, [pc, #4]	@ (80036c0 <__sfp_lock_acquire+0x8>)
 80036ba:	f000 b90e 	b.w	80038da <__retarget_lock_acquire_recursive>
 80036be:	bf00      	nop
 80036c0:	200002ad 	.word	0x200002ad

080036c4 <__sfp_lock_release>:
 80036c4:	4801      	ldr	r0, [pc, #4]	@ (80036cc <__sfp_lock_release+0x8>)
 80036c6:	f000 b909 	b.w	80038dc <__retarget_lock_release_recursive>
 80036ca:	bf00      	nop
 80036cc:	200002ad 	.word	0x200002ad

080036d0 <__sinit>:
 80036d0:	b510      	push	{r4, lr}
 80036d2:	4604      	mov	r4, r0
 80036d4:	f7ff fff0 	bl	80036b8 <__sfp_lock_acquire>
 80036d8:	6a23      	ldr	r3, [r4, #32]
 80036da:	b11b      	cbz	r3, 80036e4 <__sinit+0x14>
 80036dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036e0:	f7ff bff0 	b.w	80036c4 <__sfp_lock_release>
 80036e4:	4b04      	ldr	r3, [pc, #16]	@ (80036f8 <__sinit+0x28>)
 80036e6:	6223      	str	r3, [r4, #32]
 80036e8:	4b04      	ldr	r3, [pc, #16]	@ (80036fc <__sinit+0x2c>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d1f5      	bne.n	80036dc <__sinit+0xc>
 80036f0:	f7ff ffc4 	bl	800367c <global_stdio_init.part.0>
 80036f4:	e7f2      	b.n	80036dc <__sinit+0xc>
 80036f6:	bf00      	nop
 80036f8:	0800363d 	.word	0x0800363d
 80036fc:	200002a4 	.word	0x200002a4

08003700 <_fwalk_sglue>:
 8003700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003704:	4607      	mov	r7, r0
 8003706:	4688      	mov	r8, r1
 8003708:	4614      	mov	r4, r2
 800370a:	2600      	movs	r6, #0
 800370c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003710:	f1b9 0901 	subs.w	r9, r9, #1
 8003714:	d505      	bpl.n	8003722 <_fwalk_sglue+0x22>
 8003716:	6824      	ldr	r4, [r4, #0]
 8003718:	2c00      	cmp	r4, #0
 800371a:	d1f7      	bne.n	800370c <_fwalk_sglue+0xc>
 800371c:	4630      	mov	r0, r6
 800371e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003722:	89ab      	ldrh	r3, [r5, #12]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d907      	bls.n	8003738 <_fwalk_sglue+0x38>
 8003728:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800372c:	3301      	adds	r3, #1
 800372e:	d003      	beq.n	8003738 <_fwalk_sglue+0x38>
 8003730:	4629      	mov	r1, r5
 8003732:	4638      	mov	r0, r7
 8003734:	47c0      	blx	r8
 8003736:	4306      	orrs	r6, r0
 8003738:	3568      	adds	r5, #104	@ 0x68
 800373a:	e7e9      	b.n	8003710 <_fwalk_sglue+0x10>

0800373c <iprintf>:
 800373c:	b40f      	push	{r0, r1, r2, r3}
 800373e:	b507      	push	{r0, r1, r2, lr}
 8003740:	4906      	ldr	r1, [pc, #24]	@ (800375c <iprintf+0x20>)
 8003742:	ab04      	add	r3, sp, #16
 8003744:	6808      	ldr	r0, [r1, #0]
 8003746:	f853 2b04 	ldr.w	r2, [r3], #4
 800374a:	6881      	ldr	r1, [r0, #8]
 800374c:	9301      	str	r3, [sp, #4]
 800374e:	f000 f9e9 	bl	8003b24 <_vfiprintf_r>
 8003752:	b003      	add	sp, #12
 8003754:	f85d eb04 	ldr.w	lr, [sp], #4
 8003758:	b004      	add	sp, #16
 800375a:	4770      	bx	lr
 800375c:	20000018 	.word	0x20000018

08003760 <__sread>:
 8003760:	b510      	push	{r4, lr}
 8003762:	460c      	mov	r4, r1
 8003764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003768:	f000 f868 	bl	800383c <_read_r>
 800376c:	2800      	cmp	r0, #0
 800376e:	bfab      	itete	ge
 8003770:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003772:	89a3      	ldrhlt	r3, [r4, #12]
 8003774:	181b      	addge	r3, r3, r0
 8003776:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800377a:	bfac      	ite	ge
 800377c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800377e:	81a3      	strhlt	r3, [r4, #12]
 8003780:	bd10      	pop	{r4, pc}

08003782 <__swrite>:
 8003782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003786:	461f      	mov	r7, r3
 8003788:	898b      	ldrh	r3, [r1, #12]
 800378a:	05db      	lsls	r3, r3, #23
 800378c:	4605      	mov	r5, r0
 800378e:	460c      	mov	r4, r1
 8003790:	4616      	mov	r6, r2
 8003792:	d505      	bpl.n	80037a0 <__swrite+0x1e>
 8003794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003798:	2302      	movs	r3, #2
 800379a:	2200      	movs	r2, #0
 800379c:	f000 f83c 	bl	8003818 <_lseek_r>
 80037a0:	89a3      	ldrh	r3, [r4, #12]
 80037a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037aa:	81a3      	strh	r3, [r4, #12]
 80037ac:	4632      	mov	r2, r6
 80037ae:	463b      	mov	r3, r7
 80037b0:	4628      	mov	r0, r5
 80037b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037b6:	f000 b853 	b.w	8003860 <_write_r>

080037ba <__sseek>:
 80037ba:	b510      	push	{r4, lr}
 80037bc:	460c      	mov	r4, r1
 80037be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037c2:	f000 f829 	bl	8003818 <_lseek_r>
 80037c6:	1c43      	adds	r3, r0, #1
 80037c8:	89a3      	ldrh	r3, [r4, #12]
 80037ca:	bf15      	itete	ne
 80037cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80037ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80037d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80037d6:	81a3      	strheq	r3, [r4, #12]
 80037d8:	bf18      	it	ne
 80037da:	81a3      	strhne	r3, [r4, #12]
 80037dc:	bd10      	pop	{r4, pc}

080037de <__sclose>:
 80037de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037e2:	f000 b809 	b.w	80037f8 <_close_r>

080037e6 <memset>:
 80037e6:	4402      	add	r2, r0
 80037e8:	4603      	mov	r3, r0
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d100      	bne.n	80037f0 <memset+0xa>
 80037ee:	4770      	bx	lr
 80037f0:	f803 1b01 	strb.w	r1, [r3], #1
 80037f4:	e7f9      	b.n	80037ea <memset+0x4>
	...

080037f8 <_close_r>:
 80037f8:	b538      	push	{r3, r4, r5, lr}
 80037fa:	4d06      	ldr	r5, [pc, #24]	@ (8003814 <_close_r+0x1c>)
 80037fc:	2300      	movs	r3, #0
 80037fe:	4604      	mov	r4, r0
 8003800:	4608      	mov	r0, r1
 8003802:	602b      	str	r3, [r5, #0]
 8003804:	f7fd f860 	bl	80008c8 <_close>
 8003808:	1c43      	adds	r3, r0, #1
 800380a:	d102      	bne.n	8003812 <_close_r+0x1a>
 800380c:	682b      	ldr	r3, [r5, #0]
 800380e:	b103      	cbz	r3, 8003812 <_close_r+0x1a>
 8003810:	6023      	str	r3, [r4, #0]
 8003812:	bd38      	pop	{r3, r4, r5, pc}
 8003814:	200002a8 	.word	0x200002a8

08003818 <_lseek_r>:
 8003818:	b538      	push	{r3, r4, r5, lr}
 800381a:	4d07      	ldr	r5, [pc, #28]	@ (8003838 <_lseek_r+0x20>)
 800381c:	4604      	mov	r4, r0
 800381e:	4608      	mov	r0, r1
 8003820:	4611      	mov	r1, r2
 8003822:	2200      	movs	r2, #0
 8003824:	602a      	str	r2, [r5, #0]
 8003826:	461a      	mov	r2, r3
 8003828:	f7fd f875 	bl	8000916 <_lseek>
 800382c:	1c43      	adds	r3, r0, #1
 800382e:	d102      	bne.n	8003836 <_lseek_r+0x1e>
 8003830:	682b      	ldr	r3, [r5, #0]
 8003832:	b103      	cbz	r3, 8003836 <_lseek_r+0x1e>
 8003834:	6023      	str	r3, [r4, #0]
 8003836:	bd38      	pop	{r3, r4, r5, pc}
 8003838:	200002a8 	.word	0x200002a8

0800383c <_read_r>:
 800383c:	b538      	push	{r3, r4, r5, lr}
 800383e:	4d07      	ldr	r5, [pc, #28]	@ (800385c <_read_r+0x20>)
 8003840:	4604      	mov	r4, r0
 8003842:	4608      	mov	r0, r1
 8003844:	4611      	mov	r1, r2
 8003846:	2200      	movs	r2, #0
 8003848:	602a      	str	r2, [r5, #0]
 800384a:	461a      	mov	r2, r3
 800384c:	f7fd f803 	bl	8000856 <_read>
 8003850:	1c43      	adds	r3, r0, #1
 8003852:	d102      	bne.n	800385a <_read_r+0x1e>
 8003854:	682b      	ldr	r3, [r5, #0]
 8003856:	b103      	cbz	r3, 800385a <_read_r+0x1e>
 8003858:	6023      	str	r3, [r4, #0]
 800385a:	bd38      	pop	{r3, r4, r5, pc}
 800385c:	200002a8 	.word	0x200002a8

08003860 <_write_r>:
 8003860:	b538      	push	{r3, r4, r5, lr}
 8003862:	4d07      	ldr	r5, [pc, #28]	@ (8003880 <_write_r+0x20>)
 8003864:	4604      	mov	r4, r0
 8003866:	4608      	mov	r0, r1
 8003868:	4611      	mov	r1, r2
 800386a:	2200      	movs	r2, #0
 800386c:	602a      	str	r2, [r5, #0]
 800386e:	461a      	mov	r2, r3
 8003870:	f7fd f80e 	bl	8000890 <_write>
 8003874:	1c43      	adds	r3, r0, #1
 8003876:	d102      	bne.n	800387e <_write_r+0x1e>
 8003878:	682b      	ldr	r3, [r5, #0]
 800387a:	b103      	cbz	r3, 800387e <_write_r+0x1e>
 800387c:	6023      	str	r3, [r4, #0]
 800387e:	bd38      	pop	{r3, r4, r5, pc}
 8003880:	200002a8 	.word	0x200002a8

08003884 <__errno>:
 8003884:	4b01      	ldr	r3, [pc, #4]	@ (800388c <__errno+0x8>)
 8003886:	6818      	ldr	r0, [r3, #0]
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	20000018 	.word	0x20000018

08003890 <__libc_init_array>:
 8003890:	b570      	push	{r4, r5, r6, lr}
 8003892:	4d0d      	ldr	r5, [pc, #52]	@ (80038c8 <__libc_init_array+0x38>)
 8003894:	4c0d      	ldr	r4, [pc, #52]	@ (80038cc <__libc_init_array+0x3c>)
 8003896:	1b64      	subs	r4, r4, r5
 8003898:	10a4      	asrs	r4, r4, #2
 800389a:	2600      	movs	r6, #0
 800389c:	42a6      	cmp	r6, r4
 800389e:	d109      	bne.n	80038b4 <__libc_init_array+0x24>
 80038a0:	4d0b      	ldr	r5, [pc, #44]	@ (80038d0 <__libc_init_array+0x40>)
 80038a2:	4c0c      	ldr	r4, [pc, #48]	@ (80038d4 <__libc_init_array+0x44>)
 80038a4:	f000 fdb6 	bl	8004414 <_init>
 80038a8:	1b64      	subs	r4, r4, r5
 80038aa:	10a4      	asrs	r4, r4, #2
 80038ac:	2600      	movs	r6, #0
 80038ae:	42a6      	cmp	r6, r4
 80038b0:	d105      	bne.n	80038be <__libc_init_array+0x2e>
 80038b2:	bd70      	pop	{r4, r5, r6, pc}
 80038b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80038b8:	4798      	blx	r3
 80038ba:	3601      	adds	r6, #1
 80038bc:	e7ee      	b.n	800389c <__libc_init_array+0xc>
 80038be:	f855 3b04 	ldr.w	r3, [r5], #4
 80038c2:	4798      	blx	r3
 80038c4:	3601      	adds	r6, #1
 80038c6:	e7f2      	b.n	80038ae <__libc_init_array+0x1e>
 80038c8:	080044b8 	.word	0x080044b8
 80038cc:	080044b8 	.word	0x080044b8
 80038d0:	080044b8 	.word	0x080044b8
 80038d4:	080044bc 	.word	0x080044bc

080038d8 <__retarget_lock_init_recursive>:
 80038d8:	4770      	bx	lr

080038da <__retarget_lock_acquire_recursive>:
 80038da:	4770      	bx	lr

080038dc <__retarget_lock_release_recursive>:
 80038dc:	4770      	bx	lr
	...

080038e0 <_free_r>:
 80038e0:	b538      	push	{r3, r4, r5, lr}
 80038e2:	4605      	mov	r5, r0
 80038e4:	2900      	cmp	r1, #0
 80038e6:	d041      	beq.n	800396c <_free_r+0x8c>
 80038e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038ec:	1f0c      	subs	r4, r1, #4
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	bfb8      	it	lt
 80038f2:	18e4      	addlt	r4, r4, r3
 80038f4:	f000 f8e0 	bl	8003ab8 <__malloc_lock>
 80038f8:	4a1d      	ldr	r2, [pc, #116]	@ (8003970 <_free_r+0x90>)
 80038fa:	6813      	ldr	r3, [r2, #0]
 80038fc:	b933      	cbnz	r3, 800390c <_free_r+0x2c>
 80038fe:	6063      	str	r3, [r4, #4]
 8003900:	6014      	str	r4, [r2, #0]
 8003902:	4628      	mov	r0, r5
 8003904:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003908:	f000 b8dc 	b.w	8003ac4 <__malloc_unlock>
 800390c:	42a3      	cmp	r3, r4
 800390e:	d908      	bls.n	8003922 <_free_r+0x42>
 8003910:	6820      	ldr	r0, [r4, #0]
 8003912:	1821      	adds	r1, r4, r0
 8003914:	428b      	cmp	r3, r1
 8003916:	bf01      	itttt	eq
 8003918:	6819      	ldreq	r1, [r3, #0]
 800391a:	685b      	ldreq	r3, [r3, #4]
 800391c:	1809      	addeq	r1, r1, r0
 800391e:	6021      	streq	r1, [r4, #0]
 8003920:	e7ed      	b.n	80038fe <_free_r+0x1e>
 8003922:	461a      	mov	r2, r3
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	b10b      	cbz	r3, 800392c <_free_r+0x4c>
 8003928:	42a3      	cmp	r3, r4
 800392a:	d9fa      	bls.n	8003922 <_free_r+0x42>
 800392c:	6811      	ldr	r1, [r2, #0]
 800392e:	1850      	adds	r0, r2, r1
 8003930:	42a0      	cmp	r0, r4
 8003932:	d10b      	bne.n	800394c <_free_r+0x6c>
 8003934:	6820      	ldr	r0, [r4, #0]
 8003936:	4401      	add	r1, r0
 8003938:	1850      	adds	r0, r2, r1
 800393a:	4283      	cmp	r3, r0
 800393c:	6011      	str	r1, [r2, #0]
 800393e:	d1e0      	bne.n	8003902 <_free_r+0x22>
 8003940:	6818      	ldr	r0, [r3, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	6053      	str	r3, [r2, #4]
 8003946:	4408      	add	r0, r1
 8003948:	6010      	str	r0, [r2, #0]
 800394a:	e7da      	b.n	8003902 <_free_r+0x22>
 800394c:	d902      	bls.n	8003954 <_free_r+0x74>
 800394e:	230c      	movs	r3, #12
 8003950:	602b      	str	r3, [r5, #0]
 8003952:	e7d6      	b.n	8003902 <_free_r+0x22>
 8003954:	6820      	ldr	r0, [r4, #0]
 8003956:	1821      	adds	r1, r4, r0
 8003958:	428b      	cmp	r3, r1
 800395a:	bf04      	itt	eq
 800395c:	6819      	ldreq	r1, [r3, #0]
 800395e:	685b      	ldreq	r3, [r3, #4]
 8003960:	6063      	str	r3, [r4, #4]
 8003962:	bf04      	itt	eq
 8003964:	1809      	addeq	r1, r1, r0
 8003966:	6021      	streq	r1, [r4, #0]
 8003968:	6054      	str	r4, [r2, #4]
 800396a:	e7ca      	b.n	8003902 <_free_r+0x22>
 800396c:	bd38      	pop	{r3, r4, r5, pc}
 800396e:	bf00      	nop
 8003970:	200002b4 	.word	0x200002b4

08003974 <sbrk_aligned>:
 8003974:	b570      	push	{r4, r5, r6, lr}
 8003976:	4e0f      	ldr	r6, [pc, #60]	@ (80039b4 <sbrk_aligned+0x40>)
 8003978:	460c      	mov	r4, r1
 800397a:	6831      	ldr	r1, [r6, #0]
 800397c:	4605      	mov	r5, r0
 800397e:	b911      	cbnz	r1, 8003986 <sbrk_aligned+0x12>
 8003980:	f000 fcb4 	bl	80042ec <_sbrk_r>
 8003984:	6030      	str	r0, [r6, #0]
 8003986:	4621      	mov	r1, r4
 8003988:	4628      	mov	r0, r5
 800398a:	f000 fcaf 	bl	80042ec <_sbrk_r>
 800398e:	1c43      	adds	r3, r0, #1
 8003990:	d103      	bne.n	800399a <sbrk_aligned+0x26>
 8003992:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003996:	4620      	mov	r0, r4
 8003998:	bd70      	pop	{r4, r5, r6, pc}
 800399a:	1cc4      	adds	r4, r0, #3
 800399c:	f024 0403 	bic.w	r4, r4, #3
 80039a0:	42a0      	cmp	r0, r4
 80039a2:	d0f8      	beq.n	8003996 <sbrk_aligned+0x22>
 80039a4:	1a21      	subs	r1, r4, r0
 80039a6:	4628      	mov	r0, r5
 80039a8:	f000 fca0 	bl	80042ec <_sbrk_r>
 80039ac:	3001      	adds	r0, #1
 80039ae:	d1f2      	bne.n	8003996 <sbrk_aligned+0x22>
 80039b0:	e7ef      	b.n	8003992 <sbrk_aligned+0x1e>
 80039b2:	bf00      	nop
 80039b4:	200002b0 	.word	0x200002b0

080039b8 <_malloc_r>:
 80039b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039bc:	1ccd      	adds	r5, r1, #3
 80039be:	f025 0503 	bic.w	r5, r5, #3
 80039c2:	3508      	adds	r5, #8
 80039c4:	2d0c      	cmp	r5, #12
 80039c6:	bf38      	it	cc
 80039c8:	250c      	movcc	r5, #12
 80039ca:	2d00      	cmp	r5, #0
 80039cc:	4606      	mov	r6, r0
 80039ce:	db01      	blt.n	80039d4 <_malloc_r+0x1c>
 80039d0:	42a9      	cmp	r1, r5
 80039d2:	d904      	bls.n	80039de <_malloc_r+0x26>
 80039d4:	230c      	movs	r3, #12
 80039d6:	6033      	str	r3, [r6, #0]
 80039d8:	2000      	movs	r0, #0
 80039da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003ab4 <_malloc_r+0xfc>
 80039e2:	f000 f869 	bl	8003ab8 <__malloc_lock>
 80039e6:	f8d8 3000 	ldr.w	r3, [r8]
 80039ea:	461c      	mov	r4, r3
 80039ec:	bb44      	cbnz	r4, 8003a40 <_malloc_r+0x88>
 80039ee:	4629      	mov	r1, r5
 80039f0:	4630      	mov	r0, r6
 80039f2:	f7ff ffbf 	bl	8003974 <sbrk_aligned>
 80039f6:	1c43      	adds	r3, r0, #1
 80039f8:	4604      	mov	r4, r0
 80039fa:	d158      	bne.n	8003aae <_malloc_r+0xf6>
 80039fc:	f8d8 4000 	ldr.w	r4, [r8]
 8003a00:	4627      	mov	r7, r4
 8003a02:	2f00      	cmp	r7, #0
 8003a04:	d143      	bne.n	8003a8e <_malloc_r+0xd6>
 8003a06:	2c00      	cmp	r4, #0
 8003a08:	d04b      	beq.n	8003aa2 <_malloc_r+0xea>
 8003a0a:	6823      	ldr	r3, [r4, #0]
 8003a0c:	4639      	mov	r1, r7
 8003a0e:	4630      	mov	r0, r6
 8003a10:	eb04 0903 	add.w	r9, r4, r3
 8003a14:	f000 fc6a 	bl	80042ec <_sbrk_r>
 8003a18:	4581      	cmp	r9, r0
 8003a1a:	d142      	bne.n	8003aa2 <_malloc_r+0xea>
 8003a1c:	6821      	ldr	r1, [r4, #0]
 8003a1e:	1a6d      	subs	r5, r5, r1
 8003a20:	4629      	mov	r1, r5
 8003a22:	4630      	mov	r0, r6
 8003a24:	f7ff ffa6 	bl	8003974 <sbrk_aligned>
 8003a28:	3001      	adds	r0, #1
 8003a2a:	d03a      	beq.n	8003aa2 <_malloc_r+0xea>
 8003a2c:	6823      	ldr	r3, [r4, #0]
 8003a2e:	442b      	add	r3, r5
 8003a30:	6023      	str	r3, [r4, #0]
 8003a32:	f8d8 3000 	ldr.w	r3, [r8]
 8003a36:	685a      	ldr	r2, [r3, #4]
 8003a38:	bb62      	cbnz	r2, 8003a94 <_malloc_r+0xdc>
 8003a3a:	f8c8 7000 	str.w	r7, [r8]
 8003a3e:	e00f      	b.n	8003a60 <_malloc_r+0xa8>
 8003a40:	6822      	ldr	r2, [r4, #0]
 8003a42:	1b52      	subs	r2, r2, r5
 8003a44:	d420      	bmi.n	8003a88 <_malloc_r+0xd0>
 8003a46:	2a0b      	cmp	r2, #11
 8003a48:	d917      	bls.n	8003a7a <_malloc_r+0xc2>
 8003a4a:	1961      	adds	r1, r4, r5
 8003a4c:	42a3      	cmp	r3, r4
 8003a4e:	6025      	str	r5, [r4, #0]
 8003a50:	bf18      	it	ne
 8003a52:	6059      	strne	r1, [r3, #4]
 8003a54:	6863      	ldr	r3, [r4, #4]
 8003a56:	bf08      	it	eq
 8003a58:	f8c8 1000 	streq.w	r1, [r8]
 8003a5c:	5162      	str	r2, [r4, r5]
 8003a5e:	604b      	str	r3, [r1, #4]
 8003a60:	4630      	mov	r0, r6
 8003a62:	f000 f82f 	bl	8003ac4 <__malloc_unlock>
 8003a66:	f104 000b 	add.w	r0, r4, #11
 8003a6a:	1d23      	adds	r3, r4, #4
 8003a6c:	f020 0007 	bic.w	r0, r0, #7
 8003a70:	1ac2      	subs	r2, r0, r3
 8003a72:	bf1c      	itt	ne
 8003a74:	1a1b      	subne	r3, r3, r0
 8003a76:	50a3      	strne	r3, [r4, r2]
 8003a78:	e7af      	b.n	80039da <_malloc_r+0x22>
 8003a7a:	6862      	ldr	r2, [r4, #4]
 8003a7c:	42a3      	cmp	r3, r4
 8003a7e:	bf0c      	ite	eq
 8003a80:	f8c8 2000 	streq.w	r2, [r8]
 8003a84:	605a      	strne	r2, [r3, #4]
 8003a86:	e7eb      	b.n	8003a60 <_malloc_r+0xa8>
 8003a88:	4623      	mov	r3, r4
 8003a8a:	6864      	ldr	r4, [r4, #4]
 8003a8c:	e7ae      	b.n	80039ec <_malloc_r+0x34>
 8003a8e:	463c      	mov	r4, r7
 8003a90:	687f      	ldr	r7, [r7, #4]
 8003a92:	e7b6      	b.n	8003a02 <_malloc_r+0x4a>
 8003a94:	461a      	mov	r2, r3
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	42a3      	cmp	r3, r4
 8003a9a:	d1fb      	bne.n	8003a94 <_malloc_r+0xdc>
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	6053      	str	r3, [r2, #4]
 8003aa0:	e7de      	b.n	8003a60 <_malloc_r+0xa8>
 8003aa2:	230c      	movs	r3, #12
 8003aa4:	6033      	str	r3, [r6, #0]
 8003aa6:	4630      	mov	r0, r6
 8003aa8:	f000 f80c 	bl	8003ac4 <__malloc_unlock>
 8003aac:	e794      	b.n	80039d8 <_malloc_r+0x20>
 8003aae:	6005      	str	r5, [r0, #0]
 8003ab0:	e7d6      	b.n	8003a60 <_malloc_r+0xa8>
 8003ab2:	bf00      	nop
 8003ab4:	200002b4 	.word	0x200002b4

08003ab8 <__malloc_lock>:
 8003ab8:	4801      	ldr	r0, [pc, #4]	@ (8003ac0 <__malloc_lock+0x8>)
 8003aba:	f7ff bf0e 	b.w	80038da <__retarget_lock_acquire_recursive>
 8003abe:	bf00      	nop
 8003ac0:	200002ac 	.word	0x200002ac

08003ac4 <__malloc_unlock>:
 8003ac4:	4801      	ldr	r0, [pc, #4]	@ (8003acc <__malloc_unlock+0x8>)
 8003ac6:	f7ff bf09 	b.w	80038dc <__retarget_lock_release_recursive>
 8003aca:	bf00      	nop
 8003acc:	200002ac 	.word	0x200002ac

08003ad0 <__sfputc_r>:
 8003ad0:	6893      	ldr	r3, [r2, #8]
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	b410      	push	{r4}
 8003ad8:	6093      	str	r3, [r2, #8]
 8003ada:	da08      	bge.n	8003aee <__sfputc_r+0x1e>
 8003adc:	6994      	ldr	r4, [r2, #24]
 8003ade:	42a3      	cmp	r3, r4
 8003ae0:	db01      	blt.n	8003ae6 <__sfputc_r+0x16>
 8003ae2:	290a      	cmp	r1, #10
 8003ae4:	d103      	bne.n	8003aee <__sfputc_r+0x1e>
 8003ae6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003aea:	f000 bb6b 	b.w	80041c4 <__swbuf_r>
 8003aee:	6813      	ldr	r3, [r2, #0]
 8003af0:	1c58      	adds	r0, r3, #1
 8003af2:	6010      	str	r0, [r2, #0]
 8003af4:	7019      	strb	r1, [r3, #0]
 8003af6:	4608      	mov	r0, r1
 8003af8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <__sfputs_r>:
 8003afe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b00:	4606      	mov	r6, r0
 8003b02:	460f      	mov	r7, r1
 8003b04:	4614      	mov	r4, r2
 8003b06:	18d5      	adds	r5, r2, r3
 8003b08:	42ac      	cmp	r4, r5
 8003b0a:	d101      	bne.n	8003b10 <__sfputs_r+0x12>
 8003b0c:	2000      	movs	r0, #0
 8003b0e:	e007      	b.n	8003b20 <__sfputs_r+0x22>
 8003b10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b14:	463a      	mov	r2, r7
 8003b16:	4630      	mov	r0, r6
 8003b18:	f7ff ffda 	bl	8003ad0 <__sfputc_r>
 8003b1c:	1c43      	adds	r3, r0, #1
 8003b1e:	d1f3      	bne.n	8003b08 <__sfputs_r+0xa>
 8003b20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003b24 <_vfiprintf_r>:
 8003b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b28:	460d      	mov	r5, r1
 8003b2a:	b09d      	sub	sp, #116	@ 0x74
 8003b2c:	4614      	mov	r4, r2
 8003b2e:	4698      	mov	r8, r3
 8003b30:	4606      	mov	r6, r0
 8003b32:	b118      	cbz	r0, 8003b3c <_vfiprintf_r+0x18>
 8003b34:	6a03      	ldr	r3, [r0, #32]
 8003b36:	b90b      	cbnz	r3, 8003b3c <_vfiprintf_r+0x18>
 8003b38:	f7ff fdca 	bl	80036d0 <__sinit>
 8003b3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003b3e:	07d9      	lsls	r1, r3, #31
 8003b40:	d405      	bmi.n	8003b4e <_vfiprintf_r+0x2a>
 8003b42:	89ab      	ldrh	r3, [r5, #12]
 8003b44:	059a      	lsls	r2, r3, #22
 8003b46:	d402      	bmi.n	8003b4e <_vfiprintf_r+0x2a>
 8003b48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003b4a:	f7ff fec6 	bl	80038da <__retarget_lock_acquire_recursive>
 8003b4e:	89ab      	ldrh	r3, [r5, #12]
 8003b50:	071b      	lsls	r3, r3, #28
 8003b52:	d501      	bpl.n	8003b58 <_vfiprintf_r+0x34>
 8003b54:	692b      	ldr	r3, [r5, #16]
 8003b56:	b99b      	cbnz	r3, 8003b80 <_vfiprintf_r+0x5c>
 8003b58:	4629      	mov	r1, r5
 8003b5a:	4630      	mov	r0, r6
 8003b5c:	f000 fb70 	bl	8004240 <__swsetup_r>
 8003b60:	b170      	cbz	r0, 8003b80 <_vfiprintf_r+0x5c>
 8003b62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003b64:	07dc      	lsls	r4, r3, #31
 8003b66:	d504      	bpl.n	8003b72 <_vfiprintf_r+0x4e>
 8003b68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b6c:	b01d      	add	sp, #116	@ 0x74
 8003b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b72:	89ab      	ldrh	r3, [r5, #12]
 8003b74:	0598      	lsls	r0, r3, #22
 8003b76:	d4f7      	bmi.n	8003b68 <_vfiprintf_r+0x44>
 8003b78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003b7a:	f7ff feaf 	bl	80038dc <__retarget_lock_release_recursive>
 8003b7e:	e7f3      	b.n	8003b68 <_vfiprintf_r+0x44>
 8003b80:	2300      	movs	r3, #0
 8003b82:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b84:	2320      	movs	r3, #32
 8003b86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003b8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b8e:	2330      	movs	r3, #48	@ 0x30
 8003b90:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003d40 <_vfiprintf_r+0x21c>
 8003b94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003b98:	f04f 0901 	mov.w	r9, #1
 8003b9c:	4623      	mov	r3, r4
 8003b9e:	469a      	mov	sl, r3
 8003ba0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ba4:	b10a      	cbz	r2, 8003baa <_vfiprintf_r+0x86>
 8003ba6:	2a25      	cmp	r2, #37	@ 0x25
 8003ba8:	d1f9      	bne.n	8003b9e <_vfiprintf_r+0x7a>
 8003baa:	ebba 0b04 	subs.w	fp, sl, r4
 8003bae:	d00b      	beq.n	8003bc8 <_vfiprintf_r+0xa4>
 8003bb0:	465b      	mov	r3, fp
 8003bb2:	4622      	mov	r2, r4
 8003bb4:	4629      	mov	r1, r5
 8003bb6:	4630      	mov	r0, r6
 8003bb8:	f7ff ffa1 	bl	8003afe <__sfputs_r>
 8003bbc:	3001      	adds	r0, #1
 8003bbe:	f000 80a7 	beq.w	8003d10 <_vfiprintf_r+0x1ec>
 8003bc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003bc4:	445a      	add	r2, fp
 8003bc6:	9209      	str	r2, [sp, #36]	@ 0x24
 8003bc8:	f89a 3000 	ldrb.w	r3, [sl]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 809f 	beq.w	8003d10 <_vfiprintf_r+0x1ec>
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003bd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003bdc:	f10a 0a01 	add.w	sl, sl, #1
 8003be0:	9304      	str	r3, [sp, #16]
 8003be2:	9307      	str	r3, [sp, #28]
 8003be4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003be8:	931a      	str	r3, [sp, #104]	@ 0x68
 8003bea:	4654      	mov	r4, sl
 8003bec:	2205      	movs	r2, #5
 8003bee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bf2:	4853      	ldr	r0, [pc, #332]	@ (8003d40 <_vfiprintf_r+0x21c>)
 8003bf4:	f7fc fb14 	bl	8000220 <memchr>
 8003bf8:	9a04      	ldr	r2, [sp, #16]
 8003bfa:	b9d8      	cbnz	r0, 8003c34 <_vfiprintf_r+0x110>
 8003bfc:	06d1      	lsls	r1, r2, #27
 8003bfe:	bf44      	itt	mi
 8003c00:	2320      	movmi	r3, #32
 8003c02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c06:	0713      	lsls	r3, r2, #28
 8003c08:	bf44      	itt	mi
 8003c0a:	232b      	movmi	r3, #43	@ 0x2b
 8003c0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c10:	f89a 3000 	ldrb.w	r3, [sl]
 8003c14:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c16:	d015      	beq.n	8003c44 <_vfiprintf_r+0x120>
 8003c18:	9a07      	ldr	r2, [sp, #28]
 8003c1a:	4654      	mov	r4, sl
 8003c1c:	2000      	movs	r0, #0
 8003c1e:	f04f 0c0a 	mov.w	ip, #10
 8003c22:	4621      	mov	r1, r4
 8003c24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c28:	3b30      	subs	r3, #48	@ 0x30
 8003c2a:	2b09      	cmp	r3, #9
 8003c2c:	d94b      	bls.n	8003cc6 <_vfiprintf_r+0x1a2>
 8003c2e:	b1b0      	cbz	r0, 8003c5e <_vfiprintf_r+0x13a>
 8003c30:	9207      	str	r2, [sp, #28]
 8003c32:	e014      	b.n	8003c5e <_vfiprintf_r+0x13a>
 8003c34:	eba0 0308 	sub.w	r3, r0, r8
 8003c38:	fa09 f303 	lsl.w	r3, r9, r3
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	9304      	str	r3, [sp, #16]
 8003c40:	46a2      	mov	sl, r4
 8003c42:	e7d2      	b.n	8003bea <_vfiprintf_r+0xc6>
 8003c44:	9b03      	ldr	r3, [sp, #12]
 8003c46:	1d19      	adds	r1, r3, #4
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	9103      	str	r1, [sp, #12]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	bfbb      	ittet	lt
 8003c50:	425b      	neglt	r3, r3
 8003c52:	f042 0202 	orrlt.w	r2, r2, #2
 8003c56:	9307      	strge	r3, [sp, #28]
 8003c58:	9307      	strlt	r3, [sp, #28]
 8003c5a:	bfb8      	it	lt
 8003c5c:	9204      	strlt	r2, [sp, #16]
 8003c5e:	7823      	ldrb	r3, [r4, #0]
 8003c60:	2b2e      	cmp	r3, #46	@ 0x2e
 8003c62:	d10a      	bne.n	8003c7a <_vfiprintf_r+0x156>
 8003c64:	7863      	ldrb	r3, [r4, #1]
 8003c66:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c68:	d132      	bne.n	8003cd0 <_vfiprintf_r+0x1ac>
 8003c6a:	9b03      	ldr	r3, [sp, #12]
 8003c6c:	1d1a      	adds	r2, r3, #4
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	9203      	str	r2, [sp, #12]
 8003c72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003c76:	3402      	adds	r4, #2
 8003c78:	9305      	str	r3, [sp, #20]
 8003c7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003d50 <_vfiprintf_r+0x22c>
 8003c7e:	7821      	ldrb	r1, [r4, #0]
 8003c80:	2203      	movs	r2, #3
 8003c82:	4650      	mov	r0, sl
 8003c84:	f7fc facc 	bl	8000220 <memchr>
 8003c88:	b138      	cbz	r0, 8003c9a <_vfiprintf_r+0x176>
 8003c8a:	9b04      	ldr	r3, [sp, #16]
 8003c8c:	eba0 000a 	sub.w	r0, r0, sl
 8003c90:	2240      	movs	r2, #64	@ 0x40
 8003c92:	4082      	lsls	r2, r0
 8003c94:	4313      	orrs	r3, r2
 8003c96:	3401      	adds	r4, #1
 8003c98:	9304      	str	r3, [sp, #16]
 8003c9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c9e:	4829      	ldr	r0, [pc, #164]	@ (8003d44 <_vfiprintf_r+0x220>)
 8003ca0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003ca4:	2206      	movs	r2, #6
 8003ca6:	f7fc fabb 	bl	8000220 <memchr>
 8003caa:	2800      	cmp	r0, #0
 8003cac:	d03f      	beq.n	8003d2e <_vfiprintf_r+0x20a>
 8003cae:	4b26      	ldr	r3, [pc, #152]	@ (8003d48 <_vfiprintf_r+0x224>)
 8003cb0:	bb1b      	cbnz	r3, 8003cfa <_vfiprintf_r+0x1d6>
 8003cb2:	9b03      	ldr	r3, [sp, #12]
 8003cb4:	3307      	adds	r3, #7
 8003cb6:	f023 0307 	bic.w	r3, r3, #7
 8003cba:	3308      	adds	r3, #8
 8003cbc:	9303      	str	r3, [sp, #12]
 8003cbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cc0:	443b      	add	r3, r7
 8003cc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8003cc4:	e76a      	b.n	8003b9c <_vfiprintf_r+0x78>
 8003cc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8003cca:	460c      	mov	r4, r1
 8003ccc:	2001      	movs	r0, #1
 8003cce:	e7a8      	b.n	8003c22 <_vfiprintf_r+0xfe>
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	3401      	adds	r4, #1
 8003cd4:	9305      	str	r3, [sp, #20]
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	f04f 0c0a 	mov.w	ip, #10
 8003cdc:	4620      	mov	r0, r4
 8003cde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ce2:	3a30      	subs	r2, #48	@ 0x30
 8003ce4:	2a09      	cmp	r2, #9
 8003ce6:	d903      	bls.n	8003cf0 <_vfiprintf_r+0x1cc>
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d0c6      	beq.n	8003c7a <_vfiprintf_r+0x156>
 8003cec:	9105      	str	r1, [sp, #20]
 8003cee:	e7c4      	b.n	8003c7a <_vfiprintf_r+0x156>
 8003cf0:	fb0c 2101 	mla	r1, ip, r1, r2
 8003cf4:	4604      	mov	r4, r0
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e7f0      	b.n	8003cdc <_vfiprintf_r+0x1b8>
 8003cfa:	ab03      	add	r3, sp, #12
 8003cfc:	9300      	str	r3, [sp, #0]
 8003cfe:	462a      	mov	r2, r5
 8003d00:	4b12      	ldr	r3, [pc, #72]	@ (8003d4c <_vfiprintf_r+0x228>)
 8003d02:	a904      	add	r1, sp, #16
 8003d04:	4630      	mov	r0, r6
 8003d06:	f3af 8000 	nop.w
 8003d0a:	4607      	mov	r7, r0
 8003d0c:	1c78      	adds	r0, r7, #1
 8003d0e:	d1d6      	bne.n	8003cbe <_vfiprintf_r+0x19a>
 8003d10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d12:	07d9      	lsls	r1, r3, #31
 8003d14:	d405      	bmi.n	8003d22 <_vfiprintf_r+0x1fe>
 8003d16:	89ab      	ldrh	r3, [r5, #12]
 8003d18:	059a      	lsls	r2, r3, #22
 8003d1a:	d402      	bmi.n	8003d22 <_vfiprintf_r+0x1fe>
 8003d1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d1e:	f7ff fddd 	bl	80038dc <__retarget_lock_release_recursive>
 8003d22:	89ab      	ldrh	r3, [r5, #12]
 8003d24:	065b      	lsls	r3, r3, #25
 8003d26:	f53f af1f 	bmi.w	8003b68 <_vfiprintf_r+0x44>
 8003d2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d2c:	e71e      	b.n	8003b6c <_vfiprintf_r+0x48>
 8003d2e:	ab03      	add	r3, sp, #12
 8003d30:	9300      	str	r3, [sp, #0]
 8003d32:	462a      	mov	r2, r5
 8003d34:	4b05      	ldr	r3, [pc, #20]	@ (8003d4c <_vfiprintf_r+0x228>)
 8003d36:	a904      	add	r1, sp, #16
 8003d38:	4630      	mov	r0, r6
 8003d3a:	f000 f879 	bl	8003e30 <_printf_i>
 8003d3e:	e7e4      	b.n	8003d0a <_vfiprintf_r+0x1e6>
 8003d40:	0800447c 	.word	0x0800447c
 8003d44:	08004486 	.word	0x08004486
 8003d48:	00000000 	.word	0x00000000
 8003d4c:	08003aff 	.word	0x08003aff
 8003d50:	08004482 	.word	0x08004482

08003d54 <_printf_common>:
 8003d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d58:	4616      	mov	r6, r2
 8003d5a:	4698      	mov	r8, r3
 8003d5c:	688a      	ldr	r2, [r1, #8]
 8003d5e:	690b      	ldr	r3, [r1, #16]
 8003d60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003d64:	4293      	cmp	r3, r2
 8003d66:	bfb8      	it	lt
 8003d68:	4613      	movlt	r3, r2
 8003d6a:	6033      	str	r3, [r6, #0]
 8003d6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003d70:	4607      	mov	r7, r0
 8003d72:	460c      	mov	r4, r1
 8003d74:	b10a      	cbz	r2, 8003d7a <_printf_common+0x26>
 8003d76:	3301      	adds	r3, #1
 8003d78:	6033      	str	r3, [r6, #0]
 8003d7a:	6823      	ldr	r3, [r4, #0]
 8003d7c:	0699      	lsls	r1, r3, #26
 8003d7e:	bf42      	ittt	mi
 8003d80:	6833      	ldrmi	r3, [r6, #0]
 8003d82:	3302      	addmi	r3, #2
 8003d84:	6033      	strmi	r3, [r6, #0]
 8003d86:	6825      	ldr	r5, [r4, #0]
 8003d88:	f015 0506 	ands.w	r5, r5, #6
 8003d8c:	d106      	bne.n	8003d9c <_printf_common+0x48>
 8003d8e:	f104 0a19 	add.w	sl, r4, #25
 8003d92:	68e3      	ldr	r3, [r4, #12]
 8003d94:	6832      	ldr	r2, [r6, #0]
 8003d96:	1a9b      	subs	r3, r3, r2
 8003d98:	42ab      	cmp	r3, r5
 8003d9a:	dc26      	bgt.n	8003dea <_printf_common+0x96>
 8003d9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003da0:	6822      	ldr	r2, [r4, #0]
 8003da2:	3b00      	subs	r3, #0
 8003da4:	bf18      	it	ne
 8003da6:	2301      	movne	r3, #1
 8003da8:	0692      	lsls	r2, r2, #26
 8003daa:	d42b      	bmi.n	8003e04 <_printf_common+0xb0>
 8003dac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003db0:	4641      	mov	r1, r8
 8003db2:	4638      	mov	r0, r7
 8003db4:	47c8      	blx	r9
 8003db6:	3001      	adds	r0, #1
 8003db8:	d01e      	beq.n	8003df8 <_printf_common+0xa4>
 8003dba:	6823      	ldr	r3, [r4, #0]
 8003dbc:	6922      	ldr	r2, [r4, #16]
 8003dbe:	f003 0306 	and.w	r3, r3, #6
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	bf02      	ittt	eq
 8003dc6:	68e5      	ldreq	r5, [r4, #12]
 8003dc8:	6833      	ldreq	r3, [r6, #0]
 8003dca:	1aed      	subeq	r5, r5, r3
 8003dcc:	68a3      	ldr	r3, [r4, #8]
 8003dce:	bf0c      	ite	eq
 8003dd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003dd4:	2500      	movne	r5, #0
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	bfc4      	itt	gt
 8003dda:	1a9b      	subgt	r3, r3, r2
 8003ddc:	18ed      	addgt	r5, r5, r3
 8003dde:	2600      	movs	r6, #0
 8003de0:	341a      	adds	r4, #26
 8003de2:	42b5      	cmp	r5, r6
 8003de4:	d11a      	bne.n	8003e1c <_printf_common+0xc8>
 8003de6:	2000      	movs	r0, #0
 8003de8:	e008      	b.n	8003dfc <_printf_common+0xa8>
 8003dea:	2301      	movs	r3, #1
 8003dec:	4652      	mov	r2, sl
 8003dee:	4641      	mov	r1, r8
 8003df0:	4638      	mov	r0, r7
 8003df2:	47c8      	blx	r9
 8003df4:	3001      	adds	r0, #1
 8003df6:	d103      	bne.n	8003e00 <_printf_common+0xac>
 8003df8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e00:	3501      	adds	r5, #1
 8003e02:	e7c6      	b.n	8003d92 <_printf_common+0x3e>
 8003e04:	18e1      	adds	r1, r4, r3
 8003e06:	1c5a      	adds	r2, r3, #1
 8003e08:	2030      	movs	r0, #48	@ 0x30
 8003e0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003e0e:	4422      	add	r2, r4
 8003e10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003e14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003e18:	3302      	adds	r3, #2
 8003e1a:	e7c7      	b.n	8003dac <_printf_common+0x58>
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	4622      	mov	r2, r4
 8003e20:	4641      	mov	r1, r8
 8003e22:	4638      	mov	r0, r7
 8003e24:	47c8      	blx	r9
 8003e26:	3001      	adds	r0, #1
 8003e28:	d0e6      	beq.n	8003df8 <_printf_common+0xa4>
 8003e2a:	3601      	adds	r6, #1
 8003e2c:	e7d9      	b.n	8003de2 <_printf_common+0x8e>
	...

08003e30 <_printf_i>:
 8003e30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e34:	7e0f      	ldrb	r7, [r1, #24]
 8003e36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003e38:	2f78      	cmp	r7, #120	@ 0x78
 8003e3a:	4691      	mov	r9, r2
 8003e3c:	4680      	mov	r8, r0
 8003e3e:	460c      	mov	r4, r1
 8003e40:	469a      	mov	sl, r3
 8003e42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003e46:	d807      	bhi.n	8003e58 <_printf_i+0x28>
 8003e48:	2f62      	cmp	r7, #98	@ 0x62
 8003e4a:	d80a      	bhi.n	8003e62 <_printf_i+0x32>
 8003e4c:	2f00      	cmp	r7, #0
 8003e4e:	f000 80d1 	beq.w	8003ff4 <_printf_i+0x1c4>
 8003e52:	2f58      	cmp	r7, #88	@ 0x58
 8003e54:	f000 80b8 	beq.w	8003fc8 <_printf_i+0x198>
 8003e58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003e60:	e03a      	b.n	8003ed8 <_printf_i+0xa8>
 8003e62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003e66:	2b15      	cmp	r3, #21
 8003e68:	d8f6      	bhi.n	8003e58 <_printf_i+0x28>
 8003e6a:	a101      	add	r1, pc, #4	@ (adr r1, 8003e70 <_printf_i+0x40>)
 8003e6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e70:	08003ec9 	.word	0x08003ec9
 8003e74:	08003edd 	.word	0x08003edd
 8003e78:	08003e59 	.word	0x08003e59
 8003e7c:	08003e59 	.word	0x08003e59
 8003e80:	08003e59 	.word	0x08003e59
 8003e84:	08003e59 	.word	0x08003e59
 8003e88:	08003edd 	.word	0x08003edd
 8003e8c:	08003e59 	.word	0x08003e59
 8003e90:	08003e59 	.word	0x08003e59
 8003e94:	08003e59 	.word	0x08003e59
 8003e98:	08003e59 	.word	0x08003e59
 8003e9c:	08003fdb 	.word	0x08003fdb
 8003ea0:	08003f07 	.word	0x08003f07
 8003ea4:	08003f95 	.word	0x08003f95
 8003ea8:	08003e59 	.word	0x08003e59
 8003eac:	08003e59 	.word	0x08003e59
 8003eb0:	08003ffd 	.word	0x08003ffd
 8003eb4:	08003e59 	.word	0x08003e59
 8003eb8:	08003f07 	.word	0x08003f07
 8003ebc:	08003e59 	.word	0x08003e59
 8003ec0:	08003e59 	.word	0x08003e59
 8003ec4:	08003f9d 	.word	0x08003f9d
 8003ec8:	6833      	ldr	r3, [r6, #0]
 8003eca:	1d1a      	adds	r2, r3, #4
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	6032      	str	r2, [r6, #0]
 8003ed0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ed4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e09c      	b.n	8004016 <_printf_i+0x1e6>
 8003edc:	6833      	ldr	r3, [r6, #0]
 8003ede:	6820      	ldr	r0, [r4, #0]
 8003ee0:	1d19      	adds	r1, r3, #4
 8003ee2:	6031      	str	r1, [r6, #0]
 8003ee4:	0606      	lsls	r6, r0, #24
 8003ee6:	d501      	bpl.n	8003eec <_printf_i+0xbc>
 8003ee8:	681d      	ldr	r5, [r3, #0]
 8003eea:	e003      	b.n	8003ef4 <_printf_i+0xc4>
 8003eec:	0645      	lsls	r5, r0, #25
 8003eee:	d5fb      	bpl.n	8003ee8 <_printf_i+0xb8>
 8003ef0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003ef4:	2d00      	cmp	r5, #0
 8003ef6:	da03      	bge.n	8003f00 <_printf_i+0xd0>
 8003ef8:	232d      	movs	r3, #45	@ 0x2d
 8003efa:	426d      	negs	r5, r5
 8003efc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f00:	4858      	ldr	r0, [pc, #352]	@ (8004064 <_printf_i+0x234>)
 8003f02:	230a      	movs	r3, #10
 8003f04:	e011      	b.n	8003f2a <_printf_i+0xfa>
 8003f06:	6821      	ldr	r1, [r4, #0]
 8003f08:	6833      	ldr	r3, [r6, #0]
 8003f0a:	0608      	lsls	r0, r1, #24
 8003f0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003f10:	d402      	bmi.n	8003f18 <_printf_i+0xe8>
 8003f12:	0649      	lsls	r1, r1, #25
 8003f14:	bf48      	it	mi
 8003f16:	b2ad      	uxthmi	r5, r5
 8003f18:	2f6f      	cmp	r7, #111	@ 0x6f
 8003f1a:	4852      	ldr	r0, [pc, #328]	@ (8004064 <_printf_i+0x234>)
 8003f1c:	6033      	str	r3, [r6, #0]
 8003f1e:	bf14      	ite	ne
 8003f20:	230a      	movne	r3, #10
 8003f22:	2308      	moveq	r3, #8
 8003f24:	2100      	movs	r1, #0
 8003f26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003f2a:	6866      	ldr	r6, [r4, #4]
 8003f2c:	60a6      	str	r6, [r4, #8]
 8003f2e:	2e00      	cmp	r6, #0
 8003f30:	db05      	blt.n	8003f3e <_printf_i+0x10e>
 8003f32:	6821      	ldr	r1, [r4, #0]
 8003f34:	432e      	orrs	r6, r5
 8003f36:	f021 0104 	bic.w	r1, r1, #4
 8003f3a:	6021      	str	r1, [r4, #0]
 8003f3c:	d04b      	beq.n	8003fd6 <_printf_i+0x1a6>
 8003f3e:	4616      	mov	r6, r2
 8003f40:	fbb5 f1f3 	udiv	r1, r5, r3
 8003f44:	fb03 5711 	mls	r7, r3, r1, r5
 8003f48:	5dc7      	ldrb	r7, [r0, r7]
 8003f4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f4e:	462f      	mov	r7, r5
 8003f50:	42bb      	cmp	r3, r7
 8003f52:	460d      	mov	r5, r1
 8003f54:	d9f4      	bls.n	8003f40 <_printf_i+0x110>
 8003f56:	2b08      	cmp	r3, #8
 8003f58:	d10b      	bne.n	8003f72 <_printf_i+0x142>
 8003f5a:	6823      	ldr	r3, [r4, #0]
 8003f5c:	07df      	lsls	r7, r3, #31
 8003f5e:	d508      	bpl.n	8003f72 <_printf_i+0x142>
 8003f60:	6923      	ldr	r3, [r4, #16]
 8003f62:	6861      	ldr	r1, [r4, #4]
 8003f64:	4299      	cmp	r1, r3
 8003f66:	bfde      	ittt	le
 8003f68:	2330      	movle	r3, #48	@ 0x30
 8003f6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003f6e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003f72:	1b92      	subs	r2, r2, r6
 8003f74:	6122      	str	r2, [r4, #16]
 8003f76:	f8cd a000 	str.w	sl, [sp]
 8003f7a:	464b      	mov	r3, r9
 8003f7c:	aa03      	add	r2, sp, #12
 8003f7e:	4621      	mov	r1, r4
 8003f80:	4640      	mov	r0, r8
 8003f82:	f7ff fee7 	bl	8003d54 <_printf_common>
 8003f86:	3001      	adds	r0, #1
 8003f88:	d14a      	bne.n	8004020 <_printf_i+0x1f0>
 8003f8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f8e:	b004      	add	sp, #16
 8003f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f94:	6823      	ldr	r3, [r4, #0]
 8003f96:	f043 0320 	orr.w	r3, r3, #32
 8003f9a:	6023      	str	r3, [r4, #0]
 8003f9c:	4832      	ldr	r0, [pc, #200]	@ (8004068 <_printf_i+0x238>)
 8003f9e:	2778      	movs	r7, #120	@ 0x78
 8003fa0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003fa4:	6823      	ldr	r3, [r4, #0]
 8003fa6:	6831      	ldr	r1, [r6, #0]
 8003fa8:	061f      	lsls	r7, r3, #24
 8003faa:	f851 5b04 	ldr.w	r5, [r1], #4
 8003fae:	d402      	bmi.n	8003fb6 <_printf_i+0x186>
 8003fb0:	065f      	lsls	r7, r3, #25
 8003fb2:	bf48      	it	mi
 8003fb4:	b2ad      	uxthmi	r5, r5
 8003fb6:	6031      	str	r1, [r6, #0]
 8003fb8:	07d9      	lsls	r1, r3, #31
 8003fba:	bf44      	itt	mi
 8003fbc:	f043 0320 	orrmi.w	r3, r3, #32
 8003fc0:	6023      	strmi	r3, [r4, #0]
 8003fc2:	b11d      	cbz	r5, 8003fcc <_printf_i+0x19c>
 8003fc4:	2310      	movs	r3, #16
 8003fc6:	e7ad      	b.n	8003f24 <_printf_i+0xf4>
 8003fc8:	4826      	ldr	r0, [pc, #152]	@ (8004064 <_printf_i+0x234>)
 8003fca:	e7e9      	b.n	8003fa0 <_printf_i+0x170>
 8003fcc:	6823      	ldr	r3, [r4, #0]
 8003fce:	f023 0320 	bic.w	r3, r3, #32
 8003fd2:	6023      	str	r3, [r4, #0]
 8003fd4:	e7f6      	b.n	8003fc4 <_printf_i+0x194>
 8003fd6:	4616      	mov	r6, r2
 8003fd8:	e7bd      	b.n	8003f56 <_printf_i+0x126>
 8003fda:	6833      	ldr	r3, [r6, #0]
 8003fdc:	6825      	ldr	r5, [r4, #0]
 8003fde:	6961      	ldr	r1, [r4, #20]
 8003fe0:	1d18      	adds	r0, r3, #4
 8003fe2:	6030      	str	r0, [r6, #0]
 8003fe4:	062e      	lsls	r6, r5, #24
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	d501      	bpl.n	8003fee <_printf_i+0x1be>
 8003fea:	6019      	str	r1, [r3, #0]
 8003fec:	e002      	b.n	8003ff4 <_printf_i+0x1c4>
 8003fee:	0668      	lsls	r0, r5, #25
 8003ff0:	d5fb      	bpl.n	8003fea <_printf_i+0x1ba>
 8003ff2:	8019      	strh	r1, [r3, #0]
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	6123      	str	r3, [r4, #16]
 8003ff8:	4616      	mov	r6, r2
 8003ffa:	e7bc      	b.n	8003f76 <_printf_i+0x146>
 8003ffc:	6833      	ldr	r3, [r6, #0]
 8003ffe:	1d1a      	adds	r2, r3, #4
 8004000:	6032      	str	r2, [r6, #0]
 8004002:	681e      	ldr	r6, [r3, #0]
 8004004:	6862      	ldr	r2, [r4, #4]
 8004006:	2100      	movs	r1, #0
 8004008:	4630      	mov	r0, r6
 800400a:	f7fc f909 	bl	8000220 <memchr>
 800400e:	b108      	cbz	r0, 8004014 <_printf_i+0x1e4>
 8004010:	1b80      	subs	r0, r0, r6
 8004012:	6060      	str	r0, [r4, #4]
 8004014:	6863      	ldr	r3, [r4, #4]
 8004016:	6123      	str	r3, [r4, #16]
 8004018:	2300      	movs	r3, #0
 800401a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800401e:	e7aa      	b.n	8003f76 <_printf_i+0x146>
 8004020:	6923      	ldr	r3, [r4, #16]
 8004022:	4632      	mov	r2, r6
 8004024:	4649      	mov	r1, r9
 8004026:	4640      	mov	r0, r8
 8004028:	47d0      	blx	sl
 800402a:	3001      	adds	r0, #1
 800402c:	d0ad      	beq.n	8003f8a <_printf_i+0x15a>
 800402e:	6823      	ldr	r3, [r4, #0]
 8004030:	079b      	lsls	r3, r3, #30
 8004032:	d413      	bmi.n	800405c <_printf_i+0x22c>
 8004034:	68e0      	ldr	r0, [r4, #12]
 8004036:	9b03      	ldr	r3, [sp, #12]
 8004038:	4298      	cmp	r0, r3
 800403a:	bfb8      	it	lt
 800403c:	4618      	movlt	r0, r3
 800403e:	e7a6      	b.n	8003f8e <_printf_i+0x15e>
 8004040:	2301      	movs	r3, #1
 8004042:	4632      	mov	r2, r6
 8004044:	4649      	mov	r1, r9
 8004046:	4640      	mov	r0, r8
 8004048:	47d0      	blx	sl
 800404a:	3001      	adds	r0, #1
 800404c:	d09d      	beq.n	8003f8a <_printf_i+0x15a>
 800404e:	3501      	adds	r5, #1
 8004050:	68e3      	ldr	r3, [r4, #12]
 8004052:	9903      	ldr	r1, [sp, #12]
 8004054:	1a5b      	subs	r3, r3, r1
 8004056:	42ab      	cmp	r3, r5
 8004058:	dcf2      	bgt.n	8004040 <_printf_i+0x210>
 800405a:	e7eb      	b.n	8004034 <_printf_i+0x204>
 800405c:	2500      	movs	r5, #0
 800405e:	f104 0619 	add.w	r6, r4, #25
 8004062:	e7f5      	b.n	8004050 <_printf_i+0x220>
 8004064:	0800448d 	.word	0x0800448d
 8004068:	0800449e 	.word	0x0800449e

0800406c <__sflush_r>:
 800406c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004074:	0716      	lsls	r6, r2, #28
 8004076:	4605      	mov	r5, r0
 8004078:	460c      	mov	r4, r1
 800407a:	d454      	bmi.n	8004126 <__sflush_r+0xba>
 800407c:	684b      	ldr	r3, [r1, #4]
 800407e:	2b00      	cmp	r3, #0
 8004080:	dc02      	bgt.n	8004088 <__sflush_r+0x1c>
 8004082:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004084:	2b00      	cmp	r3, #0
 8004086:	dd48      	ble.n	800411a <__sflush_r+0xae>
 8004088:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800408a:	2e00      	cmp	r6, #0
 800408c:	d045      	beq.n	800411a <__sflush_r+0xae>
 800408e:	2300      	movs	r3, #0
 8004090:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004094:	682f      	ldr	r7, [r5, #0]
 8004096:	6a21      	ldr	r1, [r4, #32]
 8004098:	602b      	str	r3, [r5, #0]
 800409a:	d030      	beq.n	80040fe <__sflush_r+0x92>
 800409c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800409e:	89a3      	ldrh	r3, [r4, #12]
 80040a0:	0759      	lsls	r1, r3, #29
 80040a2:	d505      	bpl.n	80040b0 <__sflush_r+0x44>
 80040a4:	6863      	ldr	r3, [r4, #4]
 80040a6:	1ad2      	subs	r2, r2, r3
 80040a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80040aa:	b10b      	cbz	r3, 80040b0 <__sflush_r+0x44>
 80040ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80040ae:	1ad2      	subs	r2, r2, r3
 80040b0:	2300      	movs	r3, #0
 80040b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80040b4:	6a21      	ldr	r1, [r4, #32]
 80040b6:	4628      	mov	r0, r5
 80040b8:	47b0      	blx	r6
 80040ba:	1c43      	adds	r3, r0, #1
 80040bc:	89a3      	ldrh	r3, [r4, #12]
 80040be:	d106      	bne.n	80040ce <__sflush_r+0x62>
 80040c0:	6829      	ldr	r1, [r5, #0]
 80040c2:	291d      	cmp	r1, #29
 80040c4:	d82b      	bhi.n	800411e <__sflush_r+0xb2>
 80040c6:	4a2a      	ldr	r2, [pc, #168]	@ (8004170 <__sflush_r+0x104>)
 80040c8:	40ca      	lsrs	r2, r1
 80040ca:	07d6      	lsls	r6, r2, #31
 80040cc:	d527      	bpl.n	800411e <__sflush_r+0xb2>
 80040ce:	2200      	movs	r2, #0
 80040d0:	6062      	str	r2, [r4, #4]
 80040d2:	04d9      	lsls	r1, r3, #19
 80040d4:	6922      	ldr	r2, [r4, #16]
 80040d6:	6022      	str	r2, [r4, #0]
 80040d8:	d504      	bpl.n	80040e4 <__sflush_r+0x78>
 80040da:	1c42      	adds	r2, r0, #1
 80040dc:	d101      	bne.n	80040e2 <__sflush_r+0x76>
 80040de:	682b      	ldr	r3, [r5, #0]
 80040e0:	b903      	cbnz	r3, 80040e4 <__sflush_r+0x78>
 80040e2:	6560      	str	r0, [r4, #84]	@ 0x54
 80040e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80040e6:	602f      	str	r7, [r5, #0]
 80040e8:	b1b9      	cbz	r1, 800411a <__sflush_r+0xae>
 80040ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80040ee:	4299      	cmp	r1, r3
 80040f0:	d002      	beq.n	80040f8 <__sflush_r+0x8c>
 80040f2:	4628      	mov	r0, r5
 80040f4:	f7ff fbf4 	bl	80038e0 <_free_r>
 80040f8:	2300      	movs	r3, #0
 80040fa:	6363      	str	r3, [r4, #52]	@ 0x34
 80040fc:	e00d      	b.n	800411a <__sflush_r+0xae>
 80040fe:	2301      	movs	r3, #1
 8004100:	4628      	mov	r0, r5
 8004102:	47b0      	blx	r6
 8004104:	4602      	mov	r2, r0
 8004106:	1c50      	adds	r0, r2, #1
 8004108:	d1c9      	bne.n	800409e <__sflush_r+0x32>
 800410a:	682b      	ldr	r3, [r5, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d0c6      	beq.n	800409e <__sflush_r+0x32>
 8004110:	2b1d      	cmp	r3, #29
 8004112:	d001      	beq.n	8004118 <__sflush_r+0xac>
 8004114:	2b16      	cmp	r3, #22
 8004116:	d11e      	bne.n	8004156 <__sflush_r+0xea>
 8004118:	602f      	str	r7, [r5, #0]
 800411a:	2000      	movs	r0, #0
 800411c:	e022      	b.n	8004164 <__sflush_r+0xf8>
 800411e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004122:	b21b      	sxth	r3, r3
 8004124:	e01b      	b.n	800415e <__sflush_r+0xf2>
 8004126:	690f      	ldr	r7, [r1, #16]
 8004128:	2f00      	cmp	r7, #0
 800412a:	d0f6      	beq.n	800411a <__sflush_r+0xae>
 800412c:	0793      	lsls	r3, r2, #30
 800412e:	680e      	ldr	r6, [r1, #0]
 8004130:	bf08      	it	eq
 8004132:	694b      	ldreq	r3, [r1, #20]
 8004134:	600f      	str	r7, [r1, #0]
 8004136:	bf18      	it	ne
 8004138:	2300      	movne	r3, #0
 800413a:	eba6 0807 	sub.w	r8, r6, r7
 800413e:	608b      	str	r3, [r1, #8]
 8004140:	f1b8 0f00 	cmp.w	r8, #0
 8004144:	dde9      	ble.n	800411a <__sflush_r+0xae>
 8004146:	6a21      	ldr	r1, [r4, #32]
 8004148:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800414a:	4643      	mov	r3, r8
 800414c:	463a      	mov	r2, r7
 800414e:	4628      	mov	r0, r5
 8004150:	47b0      	blx	r6
 8004152:	2800      	cmp	r0, #0
 8004154:	dc08      	bgt.n	8004168 <__sflush_r+0xfc>
 8004156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800415a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800415e:	81a3      	strh	r3, [r4, #12]
 8004160:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004168:	4407      	add	r7, r0
 800416a:	eba8 0800 	sub.w	r8, r8, r0
 800416e:	e7e7      	b.n	8004140 <__sflush_r+0xd4>
 8004170:	20400001 	.word	0x20400001

08004174 <_fflush_r>:
 8004174:	b538      	push	{r3, r4, r5, lr}
 8004176:	690b      	ldr	r3, [r1, #16]
 8004178:	4605      	mov	r5, r0
 800417a:	460c      	mov	r4, r1
 800417c:	b913      	cbnz	r3, 8004184 <_fflush_r+0x10>
 800417e:	2500      	movs	r5, #0
 8004180:	4628      	mov	r0, r5
 8004182:	bd38      	pop	{r3, r4, r5, pc}
 8004184:	b118      	cbz	r0, 800418e <_fflush_r+0x1a>
 8004186:	6a03      	ldr	r3, [r0, #32]
 8004188:	b90b      	cbnz	r3, 800418e <_fflush_r+0x1a>
 800418a:	f7ff faa1 	bl	80036d0 <__sinit>
 800418e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d0f3      	beq.n	800417e <_fflush_r+0xa>
 8004196:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004198:	07d0      	lsls	r0, r2, #31
 800419a:	d404      	bmi.n	80041a6 <_fflush_r+0x32>
 800419c:	0599      	lsls	r1, r3, #22
 800419e:	d402      	bmi.n	80041a6 <_fflush_r+0x32>
 80041a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80041a2:	f7ff fb9a 	bl	80038da <__retarget_lock_acquire_recursive>
 80041a6:	4628      	mov	r0, r5
 80041a8:	4621      	mov	r1, r4
 80041aa:	f7ff ff5f 	bl	800406c <__sflush_r>
 80041ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80041b0:	07da      	lsls	r2, r3, #31
 80041b2:	4605      	mov	r5, r0
 80041b4:	d4e4      	bmi.n	8004180 <_fflush_r+0xc>
 80041b6:	89a3      	ldrh	r3, [r4, #12]
 80041b8:	059b      	lsls	r3, r3, #22
 80041ba:	d4e1      	bmi.n	8004180 <_fflush_r+0xc>
 80041bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80041be:	f7ff fb8d 	bl	80038dc <__retarget_lock_release_recursive>
 80041c2:	e7dd      	b.n	8004180 <_fflush_r+0xc>

080041c4 <__swbuf_r>:
 80041c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041c6:	460e      	mov	r6, r1
 80041c8:	4614      	mov	r4, r2
 80041ca:	4605      	mov	r5, r0
 80041cc:	b118      	cbz	r0, 80041d6 <__swbuf_r+0x12>
 80041ce:	6a03      	ldr	r3, [r0, #32]
 80041d0:	b90b      	cbnz	r3, 80041d6 <__swbuf_r+0x12>
 80041d2:	f7ff fa7d 	bl	80036d0 <__sinit>
 80041d6:	69a3      	ldr	r3, [r4, #24]
 80041d8:	60a3      	str	r3, [r4, #8]
 80041da:	89a3      	ldrh	r3, [r4, #12]
 80041dc:	071a      	lsls	r2, r3, #28
 80041de:	d501      	bpl.n	80041e4 <__swbuf_r+0x20>
 80041e0:	6923      	ldr	r3, [r4, #16]
 80041e2:	b943      	cbnz	r3, 80041f6 <__swbuf_r+0x32>
 80041e4:	4621      	mov	r1, r4
 80041e6:	4628      	mov	r0, r5
 80041e8:	f000 f82a 	bl	8004240 <__swsetup_r>
 80041ec:	b118      	cbz	r0, 80041f6 <__swbuf_r+0x32>
 80041ee:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80041f2:	4638      	mov	r0, r7
 80041f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041f6:	6823      	ldr	r3, [r4, #0]
 80041f8:	6922      	ldr	r2, [r4, #16]
 80041fa:	1a98      	subs	r0, r3, r2
 80041fc:	6963      	ldr	r3, [r4, #20]
 80041fe:	b2f6      	uxtb	r6, r6
 8004200:	4283      	cmp	r3, r0
 8004202:	4637      	mov	r7, r6
 8004204:	dc05      	bgt.n	8004212 <__swbuf_r+0x4e>
 8004206:	4621      	mov	r1, r4
 8004208:	4628      	mov	r0, r5
 800420a:	f7ff ffb3 	bl	8004174 <_fflush_r>
 800420e:	2800      	cmp	r0, #0
 8004210:	d1ed      	bne.n	80041ee <__swbuf_r+0x2a>
 8004212:	68a3      	ldr	r3, [r4, #8]
 8004214:	3b01      	subs	r3, #1
 8004216:	60a3      	str	r3, [r4, #8]
 8004218:	6823      	ldr	r3, [r4, #0]
 800421a:	1c5a      	adds	r2, r3, #1
 800421c:	6022      	str	r2, [r4, #0]
 800421e:	701e      	strb	r6, [r3, #0]
 8004220:	6962      	ldr	r2, [r4, #20]
 8004222:	1c43      	adds	r3, r0, #1
 8004224:	429a      	cmp	r2, r3
 8004226:	d004      	beq.n	8004232 <__swbuf_r+0x6e>
 8004228:	89a3      	ldrh	r3, [r4, #12]
 800422a:	07db      	lsls	r3, r3, #31
 800422c:	d5e1      	bpl.n	80041f2 <__swbuf_r+0x2e>
 800422e:	2e0a      	cmp	r6, #10
 8004230:	d1df      	bne.n	80041f2 <__swbuf_r+0x2e>
 8004232:	4621      	mov	r1, r4
 8004234:	4628      	mov	r0, r5
 8004236:	f7ff ff9d 	bl	8004174 <_fflush_r>
 800423a:	2800      	cmp	r0, #0
 800423c:	d0d9      	beq.n	80041f2 <__swbuf_r+0x2e>
 800423e:	e7d6      	b.n	80041ee <__swbuf_r+0x2a>

08004240 <__swsetup_r>:
 8004240:	b538      	push	{r3, r4, r5, lr}
 8004242:	4b29      	ldr	r3, [pc, #164]	@ (80042e8 <__swsetup_r+0xa8>)
 8004244:	4605      	mov	r5, r0
 8004246:	6818      	ldr	r0, [r3, #0]
 8004248:	460c      	mov	r4, r1
 800424a:	b118      	cbz	r0, 8004254 <__swsetup_r+0x14>
 800424c:	6a03      	ldr	r3, [r0, #32]
 800424e:	b90b      	cbnz	r3, 8004254 <__swsetup_r+0x14>
 8004250:	f7ff fa3e 	bl	80036d0 <__sinit>
 8004254:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004258:	0719      	lsls	r1, r3, #28
 800425a:	d422      	bmi.n	80042a2 <__swsetup_r+0x62>
 800425c:	06da      	lsls	r2, r3, #27
 800425e:	d407      	bmi.n	8004270 <__swsetup_r+0x30>
 8004260:	2209      	movs	r2, #9
 8004262:	602a      	str	r2, [r5, #0]
 8004264:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004268:	81a3      	strh	r3, [r4, #12]
 800426a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800426e:	e033      	b.n	80042d8 <__swsetup_r+0x98>
 8004270:	0758      	lsls	r0, r3, #29
 8004272:	d512      	bpl.n	800429a <__swsetup_r+0x5a>
 8004274:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004276:	b141      	cbz	r1, 800428a <__swsetup_r+0x4a>
 8004278:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800427c:	4299      	cmp	r1, r3
 800427e:	d002      	beq.n	8004286 <__swsetup_r+0x46>
 8004280:	4628      	mov	r0, r5
 8004282:	f7ff fb2d 	bl	80038e0 <_free_r>
 8004286:	2300      	movs	r3, #0
 8004288:	6363      	str	r3, [r4, #52]	@ 0x34
 800428a:	89a3      	ldrh	r3, [r4, #12]
 800428c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004290:	81a3      	strh	r3, [r4, #12]
 8004292:	2300      	movs	r3, #0
 8004294:	6063      	str	r3, [r4, #4]
 8004296:	6923      	ldr	r3, [r4, #16]
 8004298:	6023      	str	r3, [r4, #0]
 800429a:	89a3      	ldrh	r3, [r4, #12]
 800429c:	f043 0308 	orr.w	r3, r3, #8
 80042a0:	81a3      	strh	r3, [r4, #12]
 80042a2:	6923      	ldr	r3, [r4, #16]
 80042a4:	b94b      	cbnz	r3, 80042ba <__swsetup_r+0x7a>
 80042a6:	89a3      	ldrh	r3, [r4, #12]
 80042a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80042ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042b0:	d003      	beq.n	80042ba <__swsetup_r+0x7a>
 80042b2:	4621      	mov	r1, r4
 80042b4:	4628      	mov	r0, r5
 80042b6:	f000 f84f 	bl	8004358 <__smakebuf_r>
 80042ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042be:	f013 0201 	ands.w	r2, r3, #1
 80042c2:	d00a      	beq.n	80042da <__swsetup_r+0x9a>
 80042c4:	2200      	movs	r2, #0
 80042c6:	60a2      	str	r2, [r4, #8]
 80042c8:	6962      	ldr	r2, [r4, #20]
 80042ca:	4252      	negs	r2, r2
 80042cc:	61a2      	str	r2, [r4, #24]
 80042ce:	6922      	ldr	r2, [r4, #16]
 80042d0:	b942      	cbnz	r2, 80042e4 <__swsetup_r+0xa4>
 80042d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80042d6:	d1c5      	bne.n	8004264 <__swsetup_r+0x24>
 80042d8:	bd38      	pop	{r3, r4, r5, pc}
 80042da:	0799      	lsls	r1, r3, #30
 80042dc:	bf58      	it	pl
 80042de:	6962      	ldrpl	r2, [r4, #20]
 80042e0:	60a2      	str	r2, [r4, #8]
 80042e2:	e7f4      	b.n	80042ce <__swsetup_r+0x8e>
 80042e4:	2000      	movs	r0, #0
 80042e6:	e7f7      	b.n	80042d8 <__swsetup_r+0x98>
 80042e8:	20000018 	.word	0x20000018

080042ec <_sbrk_r>:
 80042ec:	b538      	push	{r3, r4, r5, lr}
 80042ee:	4d06      	ldr	r5, [pc, #24]	@ (8004308 <_sbrk_r+0x1c>)
 80042f0:	2300      	movs	r3, #0
 80042f2:	4604      	mov	r4, r0
 80042f4:	4608      	mov	r0, r1
 80042f6:	602b      	str	r3, [r5, #0]
 80042f8:	f7fc fb1a 	bl	8000930 <_sbrk>
 80042fc:	1c43      	adds	r3, r0, #1
 80042fe:	d102      	bne.n	8004306 <_sbrk_r+0x1a>
 8004300:	682b      	ldr	r3, [r5, #0]
 8004302:	b103      	cbz	r3, 8004306 <_sbrk_r+0x1a>
 8004304:	6023      	str	r3, [r4, #0]
 8004306:	bd38      	pop	{r3, r4, r5, pc}
 8004308:	200002a8 	.word	0x200002a8

0800430c <__swhatbuf_r>:
 800430c:	b570      	push	{r4, r5, r6, lr}
 800430e:	460c      	mov	r4, r1
 8004310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004314:	2900      	cmp	r1, #0
 8004316:	b096      	sub	sp, #88	@ 0x58
 8004318:	4615      	mov	r5, r2
 800431a:	461e      	mov	r6, r3
 800431c:	da0d      	bge.n	800433a <__swhatbuf_r+0x2e>
 800431e:	89a3      	ldrh	r3, [r4, #12]
 8004320:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004324:	f04f 0100 	mov.w	r1, #0
 8004328:	bf14      	ite	ne
 800432a:	2340      	movne	r3, #64	@ 0x40
 800432c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004330:	2000      	movs	r0, #0
 8004332:	6031      	str	r1, [r6, #0]
 8004334:	602b      	str	r3, [r5, #0]
 8004336:	b016      	add	sp, #88	@ 0x58
 8004338:	bd70      	pop	{r4, r5, r6, pc}
 800433a:	466a      	mov	r2, sp
 800433c:	f000 f848 	bl	80043d0 <_fstat_r>
 8004340:	2800      	cmp	r0, #0
 8004342:	dbec      	blt.n	800431e <__swhatbuf_r+0x12>
 8004344:	9901      	ldr	r1, [sp, #4]
 8004346:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800434a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800434e:	4259      	negs	r1, r3
 8004350:	4159      	adcs	r1, r3
 8004352:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004356:	e7eb      	b.n	8004330 <__swhatbuf_r+0x24>

08004358 <__smakebuf_r>:
 8004358:	898b      	ldrh	r3, [r1, #12]
 800435a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800435c:	079d      	lsls	r5, r3, #30
 800435e:	4606      	mov	r6, r0
 8004360:	460c      	mov	r4, r1
 8004362:	d507      	bpl.n	8004374 <__smakebuf_r+0x1c>
 8004364:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004368:	6023      	str	r3, [r4, #0]
 800436a:	6123      	str	r3, [r4, #16]
 800436c:	2301      	movs	r3, #1
 800436e:	6163      	str	r3, [r4, #20]
 8004370:	b003      	add	sp, #12
 8004372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004374:	ab01      	add	r3, sp, #4
 8004376:	466a      	mov	r2, sp
 8004378:	f7ff ffc8 	bl	800430c <__swhatbuf_r>
 800437c:	9f00      	ldr	r7, [sp, #0]
 800437e:	4605      	mov	r5, r0
 8004380:	4639      	mov	r1, r7
 8004382:	4630      	mov	r0, r6
 8004384:	f7ff fb18 	bl	80039b8 <_malloc_r>
 8004388:	b948      	cbnz	r0, 800439e <__smakebuf_r+0x46>
 800438a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800438e:	059a      	lsls	r2, r3, #22
 8004390:	d4ee      	bmi.n	8004370 <__smakebuf_r+0x18>
 8004392:	f023 0303 	bic.w	r3, r3, #3
 8004396:	f043 0302 	orr.w	r3, r3, #2
 800439a:	81a3      	strh	r3, [r4, #12]
 800439c:	e7e2      	b.n	8004364 <__smakebuf_r+0xc>
 800439e:	89a3      	ldrh	r3, [r4, #12]
 80043a0:	6020      	str	r0, [r4, #0]
 80043a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043a6:	81a3      	strh	r3, [r4, #12]
 80043a8:	9b01      	ldr	r3, [sp, #4]
 80043aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80043ae:	b15b      	cbz	r3, 80043c8 <__smakebuf_r+0x70>
 80043b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043b4:	4630      	mov	r0, r6
 80043b6:	f000 f81d 	bl	80043f4 <_isatty_r>
 80043ba:	b128      	cbz	r0, 80043c8 <__smakebuf_r+0x70>
 80043bc:	89a3      	ldrh	r3, [r4, #12]
 80043be:	f023 0303 	bic.w	r3, r3, #3
 80043c2:	f043 0301 	orr.w	r3, r3, #1
 80043c6:	81a3      	strh	r3, [r4, #12]
 80043c8:	89a3      	ldrh	r3, [r4, #12]
 80043ca:	431d      	orrs	r5, r3
 80043cc:	81a5      	strh	r5, [r4, #12]
 80043ce:	e7cf      	b.n	8004370 <__smakebuf_r+0x18>

080043d0 <_fstat_r>:
 80043d0:	b538      	push	{r3, r4, r5, lr}
 80043d2:	4d07      	ldr	r5, [pc, #28]	@ (80043f0 <_fstat_r+0x20>)
 80043d4:	2300      	movs	r3, #0
 80043d6:	4604      	mov	r4, r0
 80043d8:	4608      	mov	r0, r1
 80043da:	4611      	mov	r1, r2
 80043dc:	602b      	str	r3, [r5, #0]
 80043de:	f7fc fa7f 	bl	80008e0 <_fstat>
 80043e2:	1c43      	adds	r3, r0, #1
 80043e4:	d102      	bne.n	80043ec <_fstat_r+0x1c>
 80043e6:	682b      	ldr	r3, [r5, #0]
 80043e8:	b103      	cbz	r3, 80043ec <_fstat_r+0x1c>
 80043ea:	6023      	str	r3, [r4, #0]
 80043ec:	bd38      	pop	{r3, r4, r5, pc}
 80043ee:	bf00      	nop
 80043f0:	200002a8 	.word	0x200002a8

080043f4 <_isatty_r>:
 80043f4:	b538      	push	{r3, r4, r5, lr}
 80043f6:	4d06      	ldr	r5, [pc, #24]	@ (8004410 <_isatty_r+0x1c>)
 80043f8:	2300      	movs	r3, #0
 80043fa:	4604      	mov	r4, r0
 80043fc:	4608      	mov	r0, r1
 80043fe:	602b      	str	r3, [r5, #0]
 8004400:	f7fc fa7e 	bl	8000900 <_isatty>
 8004404:	1c43      	adds	r3, r0, #1
 8004406:	d102      	bne.n	800440e <_isatty_r+0x1a>
 8004408:	682b      	ldr	r3, [r5, #0]
 800440a:	b103      	cbz	r3, 800440e <_isatty_r+0x1a>
 800440c:	6023      	str	r3, [r4, #0]
 800440e:	bd38      	pop	{r3, r4, r5, pc}
 8004410:	200002a8 	.word	0x200002a8

08004414 <_init>:
 8004414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004416:	bf00      	nop
 8004418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800441a:	bc08      	pop	{r3}
 800441c:	469e      	mov	lr, r3
 800441e:	4770      	bx	lr

08004420 <_fini>:
 8004420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004422:	bf00      	nop
 8004424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004426:	bc08      	pop	{r3}
 8004428:	469e      	mov	lr, r3
 800442a:	4770      	bx	lr
