; ModuleID = '/home/runner/work/Test-Suite/Test-Suite/test_cases_bc/ae_assert_tests/INTERVAL_test_50-0.c.bc'
source_filename = "/home/runner/work/Test-Suite/Test-Suite/src/ae_assert_tests/INTERVAL_test_50-0.c"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline nounwind optnone uwtable
define dso_local i32 @loop(i32 noundef %a) #0 {
entry:
  %a.addr = alloca i32, align 4
  %output = alloca i32, align 4
  %i = alloca i32, align 4
  store i32 %a, ptr %a.addr, align 4
  store i32 0, ptr %output, align 4
  store i32 1, ptr %i, align 4
  br label %while.body

while.body:                                       ; preds = %if.end3, %entry
  %0 = load i32, ptr %i, align 4
  %rem = srem i32 %0, 2
  %cmp = icmp eq i32 %rem, 0
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %while.body
  %1 = load i32, ptr %output, align 4
  %inc = add nsw i32 %1, 1
  store i32 %inc, ptr %output, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %while.body
  %2 = load i32, ptr %i, align 4
  %3 = load i32, ptr %a.addr, align 4
  %cmp1 = icmp eq i32 %2, %3
  br i1 %cmp1, label %if.then2, label %if.end3

if.then2:                                         ; preds = %if.end
  br label %while.end

if.end3:                                          ; preds = %if.end
  %4 = load i32, ptr %i, align 4
  %inc4 = add nsw i32 %4, 1
  store i32 %inc4, ptr %i, align 4
  br label %while.body

while.end:                                        ; preds = %if.then2
  %5 = load i32, ptr %output, align 4
  ret i32 %5
}

; Function Attrs: noinline nounwind optnone uwtable
define dso_local i32 @main() #0 {
entry:
  %retval = alloca i32, align 4
  %a = alloca i32, align 4
  %output = alloca i32, align 4
  store i32 0, ptr %retval, align 4
  store i32 0, ptr %output, align 4
  %0 = load i32, ptr %a, align 4
  %cmp = icmp sgt i32 %0, 0
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %1 = load i32, ptr %a, align 4
  %call = call i32 @loop(i32 noundef %1)
  store i32 %call, ptr %output, align 4
  %2 = load i32, ptr %output, align 4
  %3 = load i32, ptr %a, align 4
  %div = sdiv i32 %3, 2
  %cmp1 = icmp eq i32 %2, %div
  call void @svf_assert(i1 noundef zeroext %cmp1)
  br label %if.end

if.else:                                          ; preds = %entry
  %4 = load i32, ptr %output, align 4
  %cmp2 = icmp eq i32 %4, 0
  call void @svf_assert(i1 noundef zeroext %cmp2)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %5 = load i32, ptr %retval, align 4
  ret i32 %5
}

declare void @svf_assert(i1 noundef zeroext) #1

attributes #0 = { noinline nounwind optnone uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }

!llvm.module.flags = !{!0, !1, !2, !3, !4}
!llvm.ident = !{!5}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
!5 = !{!"clang version 16.0.0"}
