/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2013 Boundary Devices
 * Copyright (C) 2021 Logos Payment Solutions A/S
 */

/* NiCore8 MT41K128M16JT-107 DDR3L */

DATA 4, MX6_MMDC_P0_MDPDC, 0x0002002D // Step 1
DATA 4, MX6_MMDC_P0_MDCFG0, 0x3F4352D3
DATA 4, MX6_MMDC_P0_MDCFG1, 0xB66D0AA4
DATA 4, MX6_MMDC_P0_MDCFG2, 0x01FF00DB
DATA 4, MX6_MMDC_P0_MDRWD, 0x000026D2
DATA 4, MX6_MMDC_P0_MDOR, 0x00431023
DATA 4, MX6_MMDC_P0_MDOTC, 0x1B444040
DATA 4, MX6_MMDC_P0_MDPDC, 0x0002556D // Step 2
DATA 4, MX6_MMDC_P0_MDASP, 0x00000017
DATA 4, MX6_MMDC_P0_MDCTL, 0x83190000
DATA 4, MX6_MMDC_P0_MDSCR, 0x04088032 // MR2 (listed in programming order)
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008033 // MR3
DATA 4, MX6_MMDC_P0_MDSCR, 0x00048031 // MR1
DATA 4, MX6_MMDC_P0_MDSCR, 0x15208030 // MR0
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008040
DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xA1390003
DATA 4, MX6_MMDC_P1_MPZQHWCTRL, 0xA1390003
DATA 4, MX6_MMDC_P0_MDREF, 0x00005800
DATA 4, MX6_MMDC_P0_MPODTCTRL, 0x00011117
DATA 4, MX6_MMDC_P1_MPODTCTRL, 0x00011117

// Values in next block are from the programming aid tool refering Freescales development board,
// should work as initial values before calibration.
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x4220021F
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x4201020C
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x0207017E
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x01660172
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x4A4D4E4D
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x4A4F5049
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3F3C3D31
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x3238372B
DATA 4, MX6_MMDC_P0_MPWLDECTRL0, 0x001F001F
DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x001F001F
DATA 4, MX6_MMDC_P1_MPWLDECTRL0, 0x001F001F
DATA 4, MX6_MMDC_P1_MPWLDECTRL1, 0x001F001F

DATA 4, MX6_MMDC_P0_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P1_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P0_MDSCR, 0x00000000 // Deassert MDSCR[CON_REQ] = 0
DATA 4, MX6_MMDC_P0_MAPSR, 0x00011006
