// Seed: 2828898048
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    output id_6
);
  assign id_6 = 1 ? 1 != id_4 : 1;
  logic id_7;
  assign id_7 = id_0;
endmodule
