cocci_test_suite() {
	bool cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 94 */;
	enum drm_connector_status cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 93 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 88 */;
	void cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 88 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 68 */;
	const struct meson_cvbs_mode *cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 67 */;
	struct meson_cvbs_mode cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 44 */[MESON_CVBS_MODES_COUNT];
	struct meson_venc_cvbs cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 37 */;
	struct meson_venc_cvbs {
		struct drm_encoder encoder;
		struct drm_connector connector;
		struct meson_drm *priv;
	} cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 31 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 246 */;
	struct meson_venc_cvbs *cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 244 */;
	struct device_node *cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 231 */;
	struct meson_drm *cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 229 */;
	const struct drm_encoder_helper_funcs cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 221 */;
	struct drm_connector_state *cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 156 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 155 */;
	const struct drm_encoder_funcs cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 150 */;
	const struct drm_connector_helper_funcs cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 137 */;
	const struct drm_connector_funcs cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 128 */;
	struct meson_cvbs_mode *cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 107 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 103 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 102 */;
	int cocci_id/* drivers/gpu/drm/meson/meson_venc_cvbs.c 100 */;
}
