#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 24 00:23:18 2025
# Process ID: 174167
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 3255.086 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.078 ; gain = 114.992 ; free physical = 277680 ; free virtual = 467520
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 174178
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.566 ; gain = 391.629 ; free physical = 277020 ; free virtual = 466860
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:381]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:382]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:383]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:384]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:385]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:386]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:387]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:388]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:389]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:390]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:391]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:392]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:393]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:394]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:395]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:396]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:397]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:398]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:399]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:400]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:401]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:402]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:403]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:404]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:405]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:406]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:407]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:408]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:409]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:410]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_6ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_6ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_6ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_6ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 225 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:561]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:562]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:563]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:564]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:565]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:566]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:567]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:568]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:569]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:570]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:571]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:572]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:573]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:574]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:575]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:576]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:577]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:578]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:579]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:580]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:581]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:582]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:583]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:584]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:585]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:586]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:587]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:588]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:589]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:590]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:591]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:592]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:593]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:594]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:595]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:596]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:597]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:598]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:599]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:600]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:601]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:602]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:603]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:604]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:605]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7s_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7s_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2995.441 ; gain = 563.504 ; free physical = 303113 ; free virtual = 466680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2995.441 ; gain = 563.504 ; free physical = 303112 ; free virtual = 466680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.383 ; gain = 577.445 ; free physical = 303112 ; free virtual = 466680
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3158.719 ; gain = 726.781 ; free physical = 302950 ; free virtual = 466519
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 5     
	   2 Input   14 Bit       Adders := 15    
	   4 Input   14 Bit       Adders := 5     
	   2 Input   13 Bit       Adders := 5     
	   3 Input    8 Bit       Adders := 100   
	   2 Input    8 Bit       Adders := 170   
	   3 Input    7 Bit       Adders := 20    
	   2 Input    6 Bit       Adders := 80    
	   3 Input    5 Bit       Adders := 140   
	   4 Input    5 Bit       Adders := 20    
	   2 Input    4 Bit       Adders := 80    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 110   
+---XORs : 
	   2 Input      1 Bit         XORs := 90    
+---Registers : 
	               12 Bit    Registers := 12    
	                8 Bit    Registers := 597   
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 92    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 55    
	                1 Bit    Registers := 253   
+---ROMs : 
	                    ROMs := 90    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 182   
	   2 Input    8 Bit        Muxes := 421   
	   2 Input    7 Bit        Muxes := 174   
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 220   
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 58    
	   2 Input    1 Bit        Muxes := 257   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q29_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q85_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2104_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U239/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x65).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U239/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U239/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U239/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U239/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U239/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U239/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2099_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q26_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q27_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q79_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2114_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7s_14ns_14_1_1_U244/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x3ffd3).
DSP Report: register mac_muladd_8s_7s_14ns_14_1_1_U244/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U244/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7s_14ns_14_1_1_U244/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U244/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7s_14ns_14_1_1_U244/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U244/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2109_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q75_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q73_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2124_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U249/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3b).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U249/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U249/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U249/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U249/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U249/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U249/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q77_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2119_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2134_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U255/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x65).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U255/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U255/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U255/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U255/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U255/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U255/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q71_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2129_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q61_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2144_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7s_14ns_14_1_1_U260/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x3ffd3).
DSP Report: register mac_muladd_8s_7s_14ns_14_1_1_U260/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U260/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7s_14ns_14_1_1_U260/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U260/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7s_14ns_14_1_1_U260/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U260/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2139_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q56_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2154_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U265/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3b).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U265/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U265/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U265/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U265/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U265/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U265/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2149_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q51_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q49_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2164_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U271/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x65).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U271/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U271/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U271/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U271/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U271/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U271/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2159_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2174_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7s_14ns_14_1_1_U276/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x3ffd3).
DSP Report: register mac_muladd_8s_7s_14ns_14_1_1_U276/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U276/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7s_14ns_14_1_1_U276/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U276/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7s_14ns_14_1_1_U276/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U276/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2169_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2184_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U281/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3b).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U281/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U281/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U281/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U281/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U281/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U281/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2179_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2194_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U287/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x65).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U287/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U287/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U287/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U287/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U287/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U287/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2189_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q26_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q27_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2204_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7s_14ns_14_1_1_U292/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x3ffd3).
DSP Report: register mac_muladd_8s_7s_14ns_14_1_1_U292/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U292/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7s_14ns_14_1_1_U292/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U292/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7s_14ns_14_1_1_U292/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U292/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q29_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2199_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_2214_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U297/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3b).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U297/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U297/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U297/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U297/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U297/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U297/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2209_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2224_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_14ns_14_1_1_U303/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x65).
DSP Report: register mac_muladd_8s_7ns_14ns_14_1_1_U303/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U303/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U303/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U303/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_14ns_14_1_1_U303/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_14ns_14_1_1_U303/hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2219_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2234_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7s_14ns_14_1_1_U308/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x3ffd3).
DSP Report: register mac_muladd_8s_7s_14ns_14_1_1_U308/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U308/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7s_14ns_14_1_1_U308/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U308/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_8s_7s_14ns_14_1_1_U308/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_7s_14ns_14_1_1_U308/hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2229_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2244_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U313/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3b).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U313/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U313/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U313/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U313/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U313/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U313/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_2239_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:47 . Memory (MB): peak = 4303.414 ; gain = 1871.477 ; free physical = 299123 ; free virtual = 465394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+--------------+---------------+----------------+
|Module Name                                                                                | RTL Object   | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+--------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom0         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom0         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom1         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom1         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom2         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom2         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom3         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom3         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom4         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom4         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom5         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom5         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom6         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom6         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom7         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom7         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom8         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom8         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom9         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom9         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom10        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom10        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom11        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom11        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom12        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom12        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom13        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom13        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom14        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom14        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom15        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom15        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom16        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom16        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom17        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom17        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom18        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom18        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom19        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom19        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom20        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom20        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom21        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom21        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom22        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom22        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom23        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom23        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom24        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom24        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom25        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom25        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom26        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom26        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom27        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom27        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom28        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom28        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom29        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb | rom29        | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                | p_0_out      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q82_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q58_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q84_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q78_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q88_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q70_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q54_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q72_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q52_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q66_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q76_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q60_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q48_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q64_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q46_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q42_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q34_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q36_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q40_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q30_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | p_0_out      | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q82_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q58_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q84_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q78_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q88_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q70_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q54_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q72_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q52_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q66_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q76_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q60_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q48_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q64_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q46_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q42_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q34_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q36_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q40_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | w4_U/q30_reg | 256x8         | Block RAM      | 
+-------------------------------------------------------------------------------------------+--------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                 | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x65)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x3ffd3) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x3b)    | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x65)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x3ffd3) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x3b)    | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x65)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x3ffd3) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x3b)    | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x65)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x3ffd3) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B2           | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x3b)    | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x65)    | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x3ffd3) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*(B:0x3b)    | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A2*B           | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:50 . Memory (MB): peak = 4303.414 ; gain = 1871.477 ; free physical = 299126 ; free virtual = 465398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q82_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q82_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q84_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q84_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q88_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q88_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q54_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q54_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q52_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q52_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q76_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q76_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q48_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q48_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q46_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q46_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q34_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q34_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q40_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q40_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:01:57 . Memory (MB): peak = 4303.414 ; gain = 1871.477 ; free physical = 299102 ; free virtual = 465374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 4303.414 ; gain = 1871.477 ; free physical = 299122 ; free virtual = 465394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 4303.414 ; gain = 1871.477 ; free physical = 299123 ; free virtual = 465395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 4303.414 ; gain = 1871.477 ; free physical = 299131 ; free virtual = 465403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 4303.414 ; gain = 1871.477 ; free physical = 299127 ; free virtual = 465399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 4303.414 ; gain = 1871.477 ; free physical = 299111 ; free virtual = 465383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 4303.414 ; gain = 1871.477 ; free physical = 299111 ; free virtual = 465383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B      | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |   955|
|3     |DSP48E2  |   135|
|4     |LUT1     |    96|
|5     |LUT2     |  3189|
|6     |LUT3     |  1463|
|7     |LUT4     |  5155|
|8     |LUT5     |  2474|
|9     |LUT6     |  8903|
|10    |MUXF7    |   853|
|11    |MUXF8    |   328|
|12    |RAMB18E2 |    10|
|13    |FDRE     |  4307|
|14    |FDSE     |   168|
|15    |IBUF     |   804|
|16    |OBUF     |   138|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                                     |Cells |
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                                           | 28979|
|2     |  Block_entry28_proc_U0                                              |hls_dummy_Block_entry28_proc                                                               |   120|
|3     |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w8_d2_S                                                                     |    98|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_503                                                        |    89|
|5     |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w8_d2_S_0                                                                   |    63|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_502                                                        |    54|
|7     |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w8_d2_S_1                                                                   |   478|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_501                                                        |   467|
|9     |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w8_d2_S_2                                                                   |   100|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_500                                                        |    88|
|11    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w8_d2_S_3                                                                   |    70|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_499                                                        |    61|
|13    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                   |    83|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_498                                                        |    74|
|15    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                   |    57|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_497                                                        |    48|
|17    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                   |   541|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_496                                                        |   529|
|19    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                   |    87|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_495                                                        |    76|
|21    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                   |    59|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_494                                                        |    50|
|23    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w8_d2_S_9                                                                   |   517|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_493                                                        |   508|
|25    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w8_d2_S_10                                                                  |    88|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_492                                                        |    77|
|27    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w8_d2_S_11                                                                  |    58|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_491                                                        |    49|
|29    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w8_d2_S_12                                                                  |   499|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_490                                                        |   488|
|31    |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w8_d2_S_13                                                                  |   559|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_489                                                        |   550|
|33    |  sparse_arr_feat_conv2_out_10_U                                     |hls_dummy_fifo_w8_d2_S_14                                                                  |    43|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_488                                                        |    33|
|35    |  sparse_arr_feat_conv2_out_11_U                                     |hls_dummy_fifo_w8_d2_S_15                                                                  |    42|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_487                                                        |    33|
|37    |  sparse_arr_feat_conv2_out_12_U                                     |hls_dummy_fifo_w8_d2_S_16                                                                  |    43|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_486                                                        |    33|
|39    |  sparse_arr_feat_conv2_out_13_U                                     |hls_dummy_fifo_w8_d2_S_17                                                                  |    45|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_485                                                        |    33|
|41    |  sparse_arr_feat_conv2_out_14_U                                     |hls_dummy_fifo_w8_d2_S_18                                                                  |    42|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_484                                                        |    33|
|43    |  sparse_arr_feat_conv2_out_1_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                  |    42|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_483                                                        |    33|
|45    |  sparse_arr_feat_conv2_out_2_U                                      |hls_dummy_fifo_w8_d2_S_20                                                                  |    42|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_482                                                        |    33|
|47    |  sparse_arr_feat_conv2_out_3_U                                      |hls_dummy_fifo_w8_d2_S_21                                                                  |    45|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_481                                                        |    33|
|49    |  sparse_arr_feat_conv2_out_4_U                                      |hls_dummy_fifo_w8_d2_S_22                                                                  |    42|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_480                                                        |    33|
|51    |  sparse_arr_feat_conv2_out_5_U                                      |hls_dummy_fifo_w8_d2_S_23                                                                  |    44|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_479                                                        |    33|
|53    |  sparse_arr_feat_conv2_out_6_U                                      |hls_dummy_fifo_w8_d2_S_24                                                                  |    42|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_478                                                        |    33|
|55    |  sparse_arr_feat_conv2_out_7_U                                      |hls_dummy_fifo_w8_d2_S_25                                                                  |    44|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_477                                                        |    33|
|57    |  sparse_arr_feat_conv2_out_8_U                                      |hls_dummy_fifo_w8_d2_S_26                                                                  |    42|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_476                                                        |    33|
|59    |  sparse_arr_feat_conv2_out_9_U                                      |hls_dummy_fifo_w8_d2_S_27                                                                  |    43|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_475                                                        |    33|
|61    |  sparse_arr_feat_conv2_out_U                                        |hls_dummy_fifo_w8_d2_S_28                                                                  |    42|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_474                                                        |    33|
|63    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w8_d2_S_29                                                                  |   420|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_473                                                        |   411|
|65    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w8_d2_S_30                                                                  |   418|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_472                                                        |   409|
|67    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w8_d2_S_31                                                                  |   398|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_471                                                        |   389|
|69    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w8_d2_S_32                                                                  |   381|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg_470                                                        |   369|
|71    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w8_d2_S_33                                                                  |   437|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   428|
|73    |  sparse_arr_hash_reduce_out_1_c13_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                     |    80|
|74    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_469                                                        |    69|
|75    |  sparse_arr_hash_reduce_out_1_c_U                                   |hls_dummy_fifo_w4_d2_S_34                                                                  |    62|
|76    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_468                                                        |    52|
|77    |  sparse_arr_hash_reduce_out_2_c14_channel_U                         |hls_dummy_fifo_w4_d2_S_35                                                                  |    38|
|78    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_467                                                        |    29|
|79    |  sparse_arr_hash_reduce_out_2_c_U                                   |hls_dummy_fifo_w4_d2_S_36                                                                  |    56|
|80    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_466                                                        |    47|
|81    |  sparse_arr_hash_reduce_out_3_c15_channel_U                         |hls_dummy_fifo_w4_d2_S_37                                                                  |    43|
|82    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_465                                                        |    33|
|83    |  sparse_arr_hash_reduce_out_3_c_U                                   |hls_dummy_fifo_w4_d2_S_38                                                                  |    55|
|84    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_464                                                        |    46|
|85    |  sparse_arr_hash_reduce_out_4_c16_channel_U                         |hls_dummy_fifo_w4_d2_S_39                                                                  |    73|
|86    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_463                                                        |    63|
|87    |  sparse_arr_hash_reduce_out_4_c_U                                   |hls_dummy_fifo_w4_d2_S_40                                                                  |    51|
|88    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_462                                                        |    41|
|89    |  sparse_arr_hash_reduce_out_5_c17_channel_U                         |hls_dummy_fifo_w4_d2_S_41                                                                  |    66|
|90    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_461                                                        |    57|
|91    |  sparse_arr_hash_reduce_out_5_c_U                                   |hls_dummy_fifo_w4_d2_S_42                                                                  |    49|
|92    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_460                                                        |    40|
|93    |  sparse_arr_hash_reduce_out_6_c18_channel_U                         |hls_dummy_fifo_w4_d2_S_43                                                                  |   107|
|94    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_459                                                        |    97|
|95    |  sparse_arr_hash_reduce_out_6_c_U                                   |hls_dummy_fifo_w4_d2_S_44                                                                  |    43|
|96    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_458                                                        |    34|
|97    |  sparse_arr_hash_reduce_out_7_c19_channel_U                         |hls_dummy_fifo_w4_d2_S_45                                                                  |    91|
|98    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_457                                                        |    81|
|99    |  sparse_arr_hash_reduce_out_7_c_U                                   |hls_dummy_fifo_w4_d2_S_46                                                                  |    41|
|100   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_456                                                        |    31|
|101   |  sparse_arr_hash_reduce_out_8_c20_channel_U                         |hls_dummy_fifo_w4_d2_S_47                                                                  |    56|
|102   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_455                                                        |    46|
|103   |  sparse_arr_hash_reduce_out_8_c_U                                   |hls_dummy_fifo_w4_d2_S_48                                                                  |    29|
|104   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_454                                                        |    20|
|105   |  sparse_arr_hash_reduce_out_9_c21_channel_U                         |hls_dummy_fifo_w4_d2_S_49                                                                  |    54|
|106   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_453                                                        |    45|
|107   |  sparse_arr_hash_reduce_out_9_c_U                                   |hls_dummy_fifo_w4_d2_S_50                                                                  |    35|
|108   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_452                                                        |    26|
|109   |  sparse_arr_hash_reduce_out_c12_channel_U                           |hls_dummy_fifo_w4_d2_S_51                                                                  |    91|
|110   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_451                                                        |    80|
|111   |  sparse_arr_hash_reduce_out_c_U                                     |hls_dummy_fifo_w4_d2_S_52                                                                  |    65|
|112   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |    56|
|113   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s                |  5809|
|114   |    mul_8s_6ns_14_1_1_U15                                            |hls_dummy_mul_8s_6ns_14_1_1                                                                |     2|
|115   |    mul_8s_6ns_14_1_1_U30                                            |hls_dummy_mul_8s_6ns_14_1_1_383                                                            |     2|
|116   |    mul_8s_6ns_14_1_1_U45                                            |hls_dummy_mul_8s_6ns_14_1_1_384                                                            |     2|
|117   |    mul_8s_6ns_14_1_1_U60                                            |hls_dummy_mul_8s_6ns_14_1_1_385                                                            |     2|
|118   |    mul_8s_6ns_14_1_1_U75                                            |hls_dummy_mul_8s_6ns_14_1_1_386                                                            |     2|
|119   |    mul_8s_7s_14_1_1_U10                                             |hls_dummy_mul_8s_7s_14_1_1                                                                 |     1|
|120   |    mul_8s_7s_14_1_1_U25                                             |hls_dummy_mul_8s_7s_14_1_1_387                                                             |     1|
|121   |    mul_8s_7s_14_1_1_U40                                             |hls_dummy_mul_8s_7s_14_1_1_388                                                             |     1|
|122   |    mul_8s_7s_14_1_1_U55                                             |hls_dummy_mul_8s_7s_14_1_1_389                                                             |     1|
|123   |    mul_8s_7s_14_1_1_U70                                             |hls_dummy_mul_8s_7s_14_1_1_390                                                             |     1|
|124   |    mul_8s_8s_14_1_1_U11                                             |hls_dummy_mul_8s_8s_14_1_1_391                                                             |    19|
|125   |    mul_8s_8s_14_1_1_U12                                             |hls_dummy_mul_8s_8s_14_1_1_392                                                             |    16|
|126   |    mul_8s_8s_14_1_1_U13                                             |hls_dummy_mul_8s_8s_14_1_1_393                                                             |    16|
|127   |    mul_8s_8s_14_1_1_U14                                             |hls_dummy_mul_8s_8s_14_1_1_394                                                             |    26|
|128   |    mul_8s_8s_14_1_1_U16                                             |hls_dummy_mul_8s_8s_14_1_1_395                                                             |    19|
|129   |    mul_8s_8s_14_1_1_U17                                             |hls_dummy_mul_8s_8s_14_1_1_396                                                             |    16|
|130   |    mul_8s_8s_14_1_1_U18                                             |hls_dummy_mul_8s_8s_14_1_1_397                                                             |    16|
|131   |    mul_8s_8s_14_1_1_U19                                             |hls_dummy_mul_8s_8s_14_1_1_398                                                             |    26|
|132   |    mul_8s_8s_14_1_1_U20                                             |hls_dummy_mul_8s_8s_14_1_1_399                                                             |    19|
|133   |    mul_8s_8s_14_1_1_U21                                             |hls_dummy_mul_8s_8s_14_1_1_400                                                             |    16|
|134   |    mul_8s_8s_14_1_1_U22                                             |hls_dummy_mul_8s_8s_14_1_1_401                                                             |    16|
|135   |    mul_8s_8s_14_1_1_U23                                             |hls_dummy_mul_8s_8s_14_1_1_402                                                             |    26|
|136   |    mul_8s_8s_14_1_1_U24                                             |hls_dummy_mul_8s_8s_14_1_1_403                                                             |    20|
|137   |    mul_8s_8s_14_1_1_U26                                             |hls_dummy_mul_8s_8s_14_1_1_404                                                             |    16|
|138   |    mul_8s_8s_14_1_1_U27                                             |hls_dummy_mul_8s_8s_14_1_1_405                                                             |    16|
|139   |    mul_8s_8s_14_1_1_U28                                             |hls_dummy_mul_8s_8s_14_1_1_406                                                             |    26|
|140   |    mul_8s_8s_14_1_1_U29                                             |hls_dummy_mul_8s_8s_14_1_1_407                                                             |    20|
|141   |    mul_8s_8s_14_1_1_U31                                             |hls_dummy_mul_8s_8s_14_1_1_408                                                             |    16|
|142   |    mul_8s_8s_14_1_1_U32                                             |hls_dummy_mul_8s_8s_14_1_1_409                                                             |    16|
|143   |    mul_8s_8s_14_1_1_U33                                             |hls_dummy_mul_8s_8s_14_1_1_410                                                             |    26|
|144   |    mul_8s_8s_14_1_1_U34                                             |hls_dummy_mul_8s_8s_14_1_1_411                                                             |    20|
|145   |    mul_8s_8s_14_1_1_U35                                             |hls_dummy_mul_8s_8s_14_1_1_412                                                             |    16|
|146   |    mul_8s_8s_14_1_1_U36                                             |hls_dummy_mul_8s_8s_14_1_1_413                                                             |    16|
|147   |    mul_8s_8s_14_1_1_U37                                             |hls_dummy_mul_8s_8s_14_1_1_414                                                             |    26|
|148   |    mul_8s_8s_14_1_1_U38                                             |hls_dummy_mul_8s_8s_14_1_1_415                                                             |    20|
|149   |    mul_8s_8s_14_1_1_U39                                             |hls_dummy_mul_8s_8s_14_1_1_416                                                             |    17|
|150   |    mul_8s_8s_14_1_1_U41                                             |hls_dummy_mul_8s_8s_14_1_1_417                                                             |    16|
|151   |    mul_8s_8s_14_1_1_U42                                             |hls_dummy_mul_8s_8s_14_1_1_418                                                             |    26|
|152   |    mul_8s_8s_14_1_1_U43                                             |hls_dummy_mul_8s_8s_14_1_1_419                                                             |    20|
|153   |    mul_8s_8s_14_1_1_U44                                             |hls_dummy_mul_8s_8s_14_1_1_420                                                             |    17|
|154   |    mul_8s_8s_14_1_1_U46                                             |hls_dummy_mul_8s_8s_14_1_1_421                                                             |    16|
|155   |    mul_8s_8s_14_1_1_U47                                             |hls_dummy_mul_8s_8s_14_1_1_422                                                             |    26|
|156   |    mul_8s_8s_14_1_1_U48                                             |hls_dummy_mul_8s_8s_14_1_1_423                                                             |    20|
|157   |    mul_8s_8s_14_1_1_U49                                             |hls_dummy_mul_8s_8s_14_1_1_424                                                             |    17|
|158   |    mul_8s_8s_14_1_1_U50                                             |hls_dummy_mul_8s_8s_14_1_1_425                                                             |    16|
|159   |    mul_8s_8s_14_1_1_U51                                             |hls_dummy_mul_8s_8s_14_1_1_426                                                             |    26|
|160   |    mul_8s_8s_14_1_1_U52                                             |hls_dummy_mul_8s_8s_14_1_1_427                                                             |    20|
|161   |    mul_8s_8s_14_1_1_U53                                             |hls_dummy_mul_8s_8s_14_1_1_428                                                             |    17|
|162   |    mul_8s_8s_14_1_1_U54                                             |hls_dummy_mul_8s_8s_14_1_1_429                                                             |    17|
|163   |    mul_8s_8s_14_1_1_U56                                             |hls_dummy_mul_8s_8s_14_1_1_430                                                             |    26|
|164   |    mul_8s_8s_14_1_1_U57                                             |hls_dummy_mul_8s_8s_14_1_1_431                                                             |    20|
|165   |    mul_8s_8s_14_1_1_U58                                             |hls_dummy_mul_8s_8s_14_1_1_432                                                             |    17|
|166   |    mul_8s_8s_14_1_1_U59                                             |hls_dummy_mul_8s_8s_14_1_1_433                                                             |    17|
|167   |    mul_8s_8s_14_1_1_U61                                             |hls_dummy_mul_8s_8s_14_1_1_434                                                             |    26|
|168   |    mul_8s_8s_14_1_1_U62                                             |hls_dummy_mul_8s_8s_14_1_1_435                                                             |    20|
|169   |    mul_8s_8s_14_1_1_U63                                             |hls_dummy_mul_8s_8s_14_1_1_436                                                             |    17|
|170   |    mul_8s_8s_14_1_1_U64                                             |hls_dummy_mul_8s_8s_14_1_1_437                                                             |    17|
|171   |    mul_8s_8s_14_1_1_U65                                             |hls_dummy_mul_8s_8s_14_1_1_438                                                             |    26|
|172   |    mul_8s_8s_14_1_1_U66                                             |hls_dummy_mul_8s_8s_14_1_1_439                                                             |    20|
|173   |    mul_8s_8s_14_1_1_U67                                             |hls_dummy_mul_8s_8s_14_1_1_440                                                             |    17|
|174   |    mul_8s_8s_14_1_1_U68                                             |hls_dummy_mul_8s_8s_14_1_1_441                                                             |    17|
|175   |    mul_8s_8s_14_1_1_U69                                             |hls_dummy_mul_8s_8s_14_1_1_442                                                             |    27|
|176   |    mul_8s_8s_14_1_1_U71                                             |hls_dummy_mul_8s_8s_14_1_1_443                                                             |    20|
|177   |    mul_8s_8s_14_1_1_U72                                             |hls_dummy_mul_8s_8s_14_1_1_444                                                             |    17|
|178   |    mul_8s_8s_14_1_1_U73                                             |hls_dummy_mul_8s_8s_14_1_1_445                                                             |    17|
|179   |    mul_8s_8s_14_1_1_U74                                             |hls_dummy_mul_8s_8s_14_1_1_446                                                             |    27|
|180   |    mul_8s_8s_14_1_1_U76                                             |hls_dummy_mul_8s_8s_14_1_1_447                                                             |    20|
|181   |    mul_8s_8s_14_1_1_U77                                             |hls_dummy_mul_8s_8s_14_1_1_448                                                             |    17|
|182   |    mul_8s_8s_14_1_1_U78                                             |hls_dummy_mul_8s_8s_14_1_1_449                                                             |    17|
|183   |    mul_8s_8s_14_1_1_U79                                             |hls_dummy_mul_8s_8s_14_1_1_450                                                             |    27|
|184   |    w2_U                                                             |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_3_s_w2_ROM_AUTObkb |  2974|
|185   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s                | 11127|
|186   |    mac_muladd_8s_6ns_14ns_14_1_1_U249                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1                                                    |     2|
|187   |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U              |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_382                                        |     2|
|188   |    mac_muladd_8s_6ns_14ns_14_1_1_U265                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_53                                                 |     2|
|189   |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U              |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_381                                        |     2|
|190   |    mac_muladd_8s_6ns_14ns_14_1_1_U281                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_54                                                 |     2|
|191   |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U              |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_380                                        |     2|
|192   |    mac_muladd_8s_6ns_14ns_14_1_1_U297                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_55                                                 |     2|
|193   |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U              |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_379                                        |     2|
|194   |    mac_muladd_8s_6ns_14ns_14_1_1_U313                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_56                                                 |     2|
|195   |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3_U              |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_3                                            |     2|
|196   |    mac_muladd_8s_7ns_14ns_14_1_1_U239                               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1                                                    |     1|
|197   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U              |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_378                                        |     1|
|198   |    mac_muladd_8s_7ns_14ns_14_1_1_U255                               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_57                                                 |     1|
|199   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U              |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_377                                        |     1|
|200   |    mac_muladd_8s_7ns_14ns_14_1_1_U271                               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_58                                                 |     1|
|201   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U              |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_376                                        |     1|
|202   |    mac_muladd_8s_7ns_14ns_14_1_1_U287                               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_59                                                 |     1|
|203   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U              |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_375                                        |     1|
|204   |    mac_muladd_8s_7ns_14ns_14_1_1_U303                               |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_60                                                 |     1|
|205   |      hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1_U              |hls_dummy_mac_muladd_8s_7ns_14ns_14_1_1_DSP48_1                                            |     1|
|206   |    mac_muladd_8s_7s_14ns_14_1_1_U244                                |hls_dummy_mac_muladd_8s_7s_14ns_14_1_1                                                     |     1|
|207   |      hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_374                                         |     1|
|208   |    mac_muladd_8s_7s_14ns_14_1_1_U260                                |hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_61                                                  |     1|
|209   |      hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_373                                         |     1|
|210   |    mac_muladd_8s_7s_14ns_14_1_1_U276                                |hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_62                                                  |     1|
|211   |      hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_372                                         |     1|
|212   |    mac_muladd_8s_7s_14ns_14_1_1_U292                                |hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_63                                                  |     1|
|213   |      hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_371                                         |     1|
|214   |    mac_muladd_8s_7s_14ns_14_1_1_U308                                |hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_64                                                  |     1|
|215   |      hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2_U               |hls_dummy_mac_muladd_8s_7s_14ns_14_1_1_DSP48_2                                             |     1|
|216   |    mac_muladd_8s_8s_14ns_14_1_1_U179                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1                                                     |    36|
|217   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_370                                         |    36|
|218   |    mac_muladd_8s_8s_14ns_14_1_1_U180                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_65                                                  |    35|
|219   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_369                                         |    35|
|220   |    mac_muladd_8s_8s_14ns_14_1_1_U181                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_66                                                  |    35|
|221   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_368                                         |    35|
|222   |    mac_muladd_8s_8s_14ns_14_1_1_U182                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_67                                                  |    36|
|223   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_367                                         |    36|
|224   |    mac_muladd_8s_8s_14ns_14_1_1_U183                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_68                                                  |    32|
|225   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_366                                         |    32|
|226   |    mac_muladd_8s_8s_14ns_14_1_1_U184                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_69                                                  |    30|
|227   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_365                                         |    30|
|228   |    mac_muladd_8s_8s_14ns_14_1_1_U185                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_70                                                  |    30|
|229   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_364                                         |    30|
|230   |    mac_muladd_8s_8s_14ns_14_1_1_U186                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_71                                                  |    32|
|231   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_363                                         |    32|
|232   |    mac_muladd_8s_8s_14ns_14_1_1_U187                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_72                                                  |    32|
|233   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_362                                         |    32|
|234   |    mac_muladd_8s_8s_14ns_14_1_1_U188                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_73                                                  |    34|
|235   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_361                                         |    34|
|236   |    mac_muladd_8s_8s_14ns_14_1_1_U189                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_74                                                  |    34|
|237   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_360                                         |    34|
|238   |    mac_muladd_8s_8s_14ns_14_1_1_U190                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_75                                                  |    32|
|239   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_359                                         |    32|
|240   |    mac_muladd_8s_8s_14ns_14_1_1_U191                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_76                                                  |    36|
|241   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_358                                         |    36|
|242   |    mac_muladd_8s_8s_14ns_14_1_1_U192                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_77                                                  |    36|
|243   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_357                                         |    36|
|244   |    mac_muladd_8s_8s_14ns_14_1_1_U193                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_78                                                  |    36|
|245   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_356                                         |    36|
|246   |    mac_muladd_8s_8s_14ns_14_1_1_U194                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_79                                                  |    37|
|247   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_355                                         |    37|
|248   |    mac_muladd_8s_8s_14ns_14_1_1_U195                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_80                                                  |    29|
|249   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_354                                         |    29|
|250   |    mac_muladd_8s_8s_14ns_14_1_1_U196                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_81                                                  |    30|
|251   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_353                                         |    30|
|252   |    mac_muladd_8s_8s_14ns_14_1_1_U197                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_82                                                  |    30|
|253   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_352                                         |    30|
|254   |    mac_muladd_8s_8s_14ns_14_1_1_U198                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_83                                                  |    30|
|255   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_351                                         |    30|
|256   |    mac_muladd_8s_8s_14ns_14_1_1_U199                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_84                                                  |    47|
|257   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_350                                         |    47|
|258   |    mac_muladd_8s_8s_14ns_14_1_1_U200                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_85                                                  |    47|
|259   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_349                                         |    47|
|260   |    mac_muladd_8s_8s_14ns_14_1_1_U201                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_86                                                  |    44|
|261   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_348                                         |    44|
|262   |    mac_muladd_8s_8s_14ns_14_1_1_U202                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_87                                                  |    51|
|263   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_347                                         |    51|
|264   |    mac_muladd_8s_8s_14ns_14_1_1_U203                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_88                                                  |    49|
|265   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_346                                         |    49|
|266   |    mac_muladd_8s_8s_14ns_14_1_1_U204                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_89                                                  |    43|
|267   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_345                                         |    43|
|268   |    mac_muladd_8s_8s_14ns_14_1_1_U205                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_90                                                  |    45|
|269   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_344                                         |    45|
|270   |    mac_muladd_8s_8s_14ns_14_1_1_U206                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_91                                                  |    46|
|271   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_343                                         |    46|
|272   |    mac_muladd_8s_8s_14ns_14_1_1_U207                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_92                                                  |    45|
|273   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_342                                         |    45|
|274   |    mac_muladd_8s_8s_14ns_14_1_1_U208                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_93                                                  |    45|
|275   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_341                                         |    45|
|276   |    mac_muladd_8s_8s_14ns_14_1_1_U209                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_94                                                  |    44|
|277   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_340                                         |    44|
|278   |    mac_muladd_8s_8s_14ns_14_1_1_U210                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_95                                                  |    45|
|279   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_339                                         |    45|
|280   |    mac_muladd_8s_8s_14ns_14_1_1_U211                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_96                                                  |    47|
|281   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_338                                         |    47|
|282   |    mac_muladd_8s_8s_14ns_14_1_1_U212                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_97                                                  |    47|
|283   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_337                                         |    47|
|284   |    mac_muladd_8s_8s_14ns_14_1_1_U213                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_98                                                  |    44|
|285   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_336                                         |    44|
|286   |    mac_muladd_8s_8s_14ns_14_1_1_U214                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_99                                                  |    48|
|287   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_335                                         |    48|
|288   |    mac_muladd_8s_8s_14ns_14_1_1_U215                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_100                                                 |    46|
|289   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_334                                         |    46|
|290   |    mac_muladd_8s_8s_14ns_14_1_1_U216                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_101                                                 |    46|
|291   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_333                                         |    46|
|292   |    mac_muladd_8s_8s_14ns_14_1_1_U217                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_102                                                 |    48|
|293   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_332                                         |    48|
|294   |    mac_muladd_8s_8s_14ns_14_1_1_U218                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_103                                                 |    46|
|295   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_331                                         |    46|
|296   |    mac_muladd_8s_8s_14ns_14_1_1_U219                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_104                                                 |    38|
|297   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_330                                         |    38|
|298   |    mac_muladd_8s_8s_14ns_14_1_1_U220                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_105                                                 |    41|
|299   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_329                                         |    41|
|300   |    mac_muladd_8s_8s_14ns_14_1_1_U221                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_106                                                 |    37|
|301   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_328                                         |    37|
|302   |    mac_muladd_8s_8s_14ns_14_1_1_U222                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_107                                                 |    52|
|303   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_327                                         |    52|
|304   |    mac_muladd_8s_8s_14ns_14_1_1_U223                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_108                                                 |    37|
|305   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_326                                         |    37|
|306   |    mac_muladd_8s_8s_14ns_14_1_1_U224                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_109                                                 |    42|
|307   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_325                                         |    42|
|308   |    mac_muladd_8s_8s_14ns_14_1_1_U225                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_110                                                 |    39|
|309   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_324                                         |    39|
|310   |    mac_muladd_8s_8s_14ns_14_1_1_U226                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_111                                                 |    57|
|311   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_323                                         |    57|
|312   |    mac_muladd_8s_8s_14ns_14_1_1_U227                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_112                                                 |    39|
|313   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_322                                         |    39|
|314   |    mac_muladd_8s_8s_14ns_14_1_1_U228                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_113                                                 |    43|
|315   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_321                                         |    43|
|316   |    mac_muladd_8s_8s_14ns_14_1_1_U229                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_114                                                 |    43|
|317   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_320                                         |    43|
|318   |    mac_muladd_8s_8s_14ns_14_1_1_U230                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_115                                                 |    53|
|319   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_319                                         |    53|
|320   |    mac_muladd_8s_8s_14ns_14_1_1_U231                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_116                                                 |    36|
|321   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_318                                         |    36|
|322   |    mac_muladd_8s_8s_14ns_14_1_1_U232                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_117                                                 |    38|
|323   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_317                                         |    38|
|324   |    mac_muladd_8s_8s_14ns_14_1_1_U233                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_118                                                 |    38|
|325   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_316                                         |    38|
|326   |    mac_muladd_8s_8s_14ns_14_1_1_U234                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_119                                                 |    51|
|327   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_315                                         |    51|
|328   |    mac_muladd_8s_8s_14ns_14_1_1_U235                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_120                                                 |    41|
|329   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_314                                         |    41|
|330   |    mac_muladd_8s_8s_14ns_14_1_1_U236                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_121                                                 |    40|
|331   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_313                                         |    40|
|332   |    mac_muladd_8s_8s_14ns_14_1_1_U237                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_122                                                 |    42|
|333   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_312                                         |    42|
|334   |    mac_muladd_8s_8s_14ns_14_1_1_U238                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_123                                                 |    54|
|335   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_311                                         |    54|
|336   |    mac_muladd_8s_8s_14ns_14_1_1_U240                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_124                                                 |     4|
|337   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_310                                         |     4|
|338   |    mac_muladd_8s_8s_14ns_14_1_1_U241                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_125                                                 |     6|
|339   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_309                                         |     6|
|340   |    mac_muladd_8s_8s_14ns_14_1_1_U242                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_126                                                 |    68|
|341   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_308                                         |    68|
|342   |    mac_muladd_8s_8s_14ns_14_1_1_U243                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_127                                                 |    16|
|343   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_307                                         |    16|
|344   |    mac_muladd_8s_8s_14ns_14_1_1_U245                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_128                                                 |     3|
|345   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_306                                         |     3|
|346   |    mac_muladd_8s_8s_14ns_14_1_1_U246                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_129                                                 |     6|
|347   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_305                                         |     6|
|348   |    mac_muladd_8s_8s_14ns_14_1_1_U247                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_130                                                 |    28|
|349   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_304                                         |    28|
|350   |    mac_muladd_8s_8s_14ns_14_1_1_U248                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_131                                                 |    16|
|351   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_303                                         |    16|
|352   |    mac_muladd_8s_8s_14ns_14_1_1_U250                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_132                                                 |     4|
|353   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_302                                         |     4|
|354   |    mac_muladd_8s_8s_14ns_14_1_1_U251                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_133                                                 |     7|
|355   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_301                                         |     7|
|356   |    mac_muladd_8s_8s_14ns_14_1_1_U252                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_134                                                 |    81|
|357   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_300                                         |    81|
|358   |    mac_muladd_8s_8s_14ns_14_1_1_U253                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_135                                                 |    15|
|359   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_299                                         |    15|
|360   |    mac_muladd_8s_8s_14ns_14_1_1_U254                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_136                                                 |     5|
|361   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_298                                         |     5|
|362   |    mac_muladd_8s_8s_14ns_14_1_1_U256                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_137                                                 |     6|
|363   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_297                                         |     6|
|364   |    mac_muladd_8s_8s_14ns_14_1_1_U257                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_138                                                 |    64|
|365   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_296                                         |    64|
|366   |    mac_muladd_8s_8s_14ns_14_1_1_U258                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_139                                                 |    16|
|367   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_295                                         |    16|
|368   |    mac_muladd_8s_8s_14ns_14_1_1_U259                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_140                                                 |     4|
|369   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_294                                         |     4|
|370   |    mac_muladd_8s_8s_14ns_14_1_1_U261                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_141                                                 |     6|
|371   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_293                                         |     6|
|372   |    mac_muladd_8s_8s_14ns_14_1_1_U262                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_142                                                 |    28|
|373   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_292                                         |    28|
|374   |    mac_muladd_8s_8s_14ns_14_1_1_U263                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_143                                                 |    16|
|375   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_291                                         |    16|
|376   |    mac_muladd_8s_8s_14ns_14_1_1_U264                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_144                                                 |     3|
|377   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_290                                         |     3|
|378   |    mac_muladd_8s_8s_14ns_14_1_1_U266                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_145                                                 |     7|
|379   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_289                                         |     7|
|380   |    mac_muladd_8s_8s_14ns_14_1_1_U267                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_146                                                 |    81|
|381   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_288                                         |    81|
|382   |    mac_muladd_8s_8s_14ns_14_1_1_U268                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_147                                                 |    16|
|383   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_287                                         |    16|
|384   |    mac_muladd_8s_8s_14ns_14_1_1_U269                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_148                                                 |     3|
|385   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_286                                         |     3|
|386   |    mac_muladd_8s_8s_14ns_14_1_1_U270                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_149                                                 |     6|
|387   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_285                                         |     6|
|388   |    mac_muladd_8s_8s_14ns_14_1_1_U272                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_150                                                 |    71|
|389   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_284                                         |    71|
|390   |    mac_muladd_8s_8s_14ns_14_1_1_U273                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_151                                                 |    15|
|391   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_283                                         |    15|
|392   |    mac_muladd_8s_8s_14ns_14_1_1_U274                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_152                                                 |     4|
|393   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_282                                         |     4|
|394   |    mac_muladd_8s_8s_14ns_14_1_1_U275                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_153                                                 |     6|
|395   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_281                                         |     6|
|396   |    mac_muladd_8s_8s_14ns_14_1_1_U277                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_154                                                 |    28|
|397   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_280                                         |    28|
|398   |    mac_muladd_8s_8s_14ns_14_1_1_U278                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_155                                                 |    16|
|399   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_279                                         |    16|
|400   |    mac_muladd_8s_8s_14ns_14_1_1_U279                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_156                                                 |     5|
|401   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_278                                         |     5|
|402   |    mac_muladd_8s_8s_14ns_14_1_1_U280                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_157                                                 |     7|
|403   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_277                                         |     7|
|404   |    mac_muladd_8s_8s_14ns_14_1_1_U282                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_158                                                 |    80|
|405   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_276                                         |    80|
|406   |    mac_muladd_8s_8s_14ns_14_1_1_U283                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_159                                                 |    17|
|407   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_275                                         |    17|
|408   |    mac_muladd_8s_8s_14ns_14_1_1_U284                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_160                                                 |     3|
|409   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_274                                         |     3|
|410   |    mac_muladd_8s_8s_14ns_14_1_1_U285                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_161                                                 |     6|
|411   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_273                                         |     6|
|412   |    mac_muladd_8s_8s_14ns_14_1_1_U286                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_162                                                 |    65|
|413   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_272                                         |    65|
|414   |    mac_muladd_8s_8s_14ns_14_1_1_U288                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_163                                                 |    15|
|415   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_271                                         |    15|
|416   |    mac_muladd_8s_8s_14ns_14_1_1_U289                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_164                                                 |     4|
|417   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_270                                         |     4|
|418   |    mac_muladd_8s_8s_14ns_14_1_1_U290                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_165                                                 |     6|
|419   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_269                                         |     6|
|420   |    mac_muladd_8s_8s_14ns_14_1_1_U291                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_166                                                 |    28|
|421   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_268                                         |    28|
|422   |    mac_muladd_8s_8s_14ns_14_1_1_U293                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_167                                                 |    15|
|423   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_267                                         |    15|
|424   |    mac_muladd_8s_8s_14ns_14_1_1_U294                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_168                                                 |     5|
|425   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_266                                         |     5|
|426   |    mac_muladd_8s_8s_14ns_14_1_1_U295                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_169                                                 |     7|
|427   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_265                                         |     7|
|428   |    mac_muladd_8s_8s_14ns_14_1_1_U296                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_170                                                 |    81|
|429   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_264                                         |    81|
|430   |    mac_muladd_8s_8s_14ns_14_1_1_U298                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_171                                                 |    17|
|431   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_263                                         |    17|
|432   |    mac_muladd_8s_8s_14ns_14_1_1_U299                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_172                                                 |     3|
|433   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_262                                         |     3|
|434   |    mac_muladd_8s_8s_14ns_14_1_1_U300                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_173                                                 |     6|
|435   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_261                                         |     6|
|436   |    mac_muladd_8s_8s_14ns_14_1_1_U301                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_174                                                 |    65|
|437   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_260                                         |    65|
|438   |    mac_muladd_8s_8s_14ns_14_1_1_U302                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_175                                                 |    15|
|439   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_259                                         |    15|
|440   |    mac_muladd_8s_8s_14ns_14_1_1_U304                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_176                                                 |     4|
|441   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_258                                         |     4|
|442   |    mac_muladd_8s_8s_14ns_14_1_1_U305                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_177                                                 |     6|
|443   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_257                                         |     6|
|444   |    mac_muladd_8s_8s_14ns_14_1_1_U306                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_178                                                 |    28|
|445   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_256                                         |    28|
|446   |    mac_muladd_8s_8s_14ns_14_1_1_U307                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_179                                                 |    16|
|447   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_255                                         |    16|
|448   |    mac_muladd_8s_8s_14ns_14_1_1_U309                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_180                                                 |     5|
|449   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_254                                         |     5|
|450   |    mac_muladd_8s_8s_14ns_14_1_1_U310                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_181                                                 |     7|
|451   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_253                                         |     7|
|452   |    mac_muladd_8s_8s_14ns_14_1_1_U311                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_182                                                 |    79|
|453   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_252                                         |    79|
|454   |    mac_muladd_8s_8s_14ns_14_1_1_U312                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_183                                                 |    17|
|455   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                             |    17|
|456   |    mul_8s_8ns_14_1_1_U118                                           |hls_dummy_mul_8s_8ns_14_1_1                                                                |     4|
|457   |    mul_8s_8ns_14_1_1_U133                                           |hls_dummy_mul_8s_8ns_14_1_1_184                                                            |     4|
|458   |    mul_8s_8ns_14_1_1_U148                                           |hls_dummy_mul_8s_8ns_14_1_1_185                                                            |     4|
|459   |    mul_8s_8ns_14_1_1_U163                                           |hls_dummy_mul_8s_8ns_14_1_1_186                                                            |     4|
|460   |    mul_8s_8ns_14_1_1_U178                                           |hls_dummy_mul_8s_8ns_14_1_1_187                                                            |     4|
|461   |    mul_8s_8s_14_1_1_U109                                            |hls_dummy_mul_8s_8s_14_1_1                                                                 |    56|
|462   |    mul_8s_8s_14_1_1_U110                                            |hls_dummy_mul_8s_8s_14_1_1_188                                                             |    56|
|463   |    mul_8s_8s_14_1_1_U111                                            |hls_dummy_mul_8s_8s_14_1_1_189                                                             |    56|
|464   |    mul_8s_8s_14_1_1_U112                                            |hls_dummy_mul_8s_8s_14_1_1_190                                                             |    56|
|465   |    mul_8s_8s_14_1_1_U113                                            |hls_dummy_mul_8s_8s_14_1_1_191                                                             |     8|
|466   |    mul_8s_8s_14_1_1_U114                                            |hls_dummy_mul_8s_8s_14_1_1_192                                                             |    56|
|467   |    mul_8s_8s_14_1_1_U115                                            |hls_dummy_mul_8s_8s_14_1_1_193                                                             |    56|
|468   |    mul_8s_8s_14_1_1_U116                                            |hls_dummy_mul_8s_8s_14_1_1_194                                                             |    56|
|469   |    mul_8s_8s_14_1_1_U117                                            |hls_dummy_mul_8s_8s_14_1_1_195                                                             |    56|
|470   |    mul_8s_8s_14_1_1_U119                                            |hls_dummy_mul_8s_8s_14_1_1_196                                                             |    56|
|471   |    mul_8s_8s_14_1_1_U120                                            |hls_dummy_mul_8s_8s_14_1_1_197                                                             |    56|
|472   |    mul_8s_8s_14_1_1_U121                                            |hls_dummy_mul_8s_8s_14_1_1_198                                                             |    56|
|473   |    mul_8s_8s_14_1_1_U122                                            |hls_dummy_mul_8s_8s_14_1_1_199                                                             |    56|
|474   |    mul_8s_8s_14_1_1_U123                                            |hls_dummy_mul_8s_8s_14_1_1_200                                                             |    50|
|475   |    mul_8s_8s_14_1_1_U124                                            |hls_dummy_mul_8s_8s_14_1_1_201                                                             |    56|
|476   |    mul_8s_8s_14_1_1_U125                                            |hls_dummy_mul_8s_8s_14_1_1_202                                                             |    56|
|477   |    mul_8s_8s_14_1_1_U126                                            |hls_dummy_mul_8s_8s_14_1_1_203                                                             |    56|
|478   |    mul_8s_8s_14_1_1_U127                                            |hls_dummy_mul_8s_8s_14_1_1_204                                                             |    50|
|479   |    mul_8s_8s_14_1_1_U128                                            |hls_dummy_mul_8s_8s_14_1_1_205                                                             |     8|
|480   |    mul_8s_8s_14_1_1_U129                                            |hls_dummy_mul_8s_8s_14_1_1_206                                                             |    56|
|481   |    mul_8s_8s_14_1_1_U130                                            |hls_dummy_mul_8s_8s_14_1_1_207                                                             |    56|
|482   |    mul_8s_8s_14_1_1_U131                                            |hls_dummy_mul_8s_8s_14_1_1_208                                                             |    56|
|483   |    mul_8s_8s_14_1_1_U132                                            |hls_dummy_mul_8s_8s_14_1_1_209                                                             |    50|
|484   |    mul_8s_8s_14_1_1_U134                                            |hls_dummy_mul_8s_8s_14_1_1_210                                                             |    56|
|485   |    mul_8s_8s_14_1_1_U135                                            |hls_dummy_mul_8s_8s_14_1_1_211                                                             |    56|
|486   |    mul_8s_8s_14_1_1_U136                                            |hls_dummy_mul_8s_8s_14_1_1_212                                                             |    56|
|487   |    mul_8s_8s_14_1_1_U137                                            |hls_dummy_mul_8s_8s_14_1_1_213                                                             |    50|
|488   |    mul_8s_8s_14_1_1_U138                                            |hls_dummy_mul_8s_8s_14_1_1_214                                                             |    50|
|489   |    mul_8s_8s_14_1_1_U139                                            |hls_dummy_mul_8s_8s_14_1_1_215                                                             |    56|
|490   |    mul_8s_8s_14_1_1_U140                                            |hls_dummy_mul_8s_8s_14_1_1_216                                                             |    56|
|491   |    mul_8s_8s_14_1_1_U141                                            |hls_dummy_mul_8s_8s_14_1_1_217                                                             |    50|
|492   |    mul_8s_8s_14_1_1_U142                                            |hls_dummy_mul_8s_8s_14_1_1_218                                                             |    50|
|493   |    mul_8s_8s_14_1_1_U143                                            |hls_dummy_mul_8s_8s_14_1_1_219                                                             |     8|
|494   |    mul_8s_8s_14_1_1_U144                                            |hls_dummy_mul_8s_8s_14_1_1_220                                                             |    56|
|495   |    mul_8s_8s_14_1_1_U145                                            |hls_dummy_mul_8s_8s_14_1_1_221                                                             |    56|
|496   |    mul_8s_8s_14_1_1_U146                                            |hls_dummy_mul_8s_8s_14_1_1_222                                                             |    50|
|497   |    mul_8s_8s_14_1_1_U147                                            |hls_dummy_mul_8s_8s_14_1_1_223                                                             |    50|
|498   |    mul_8s_8s_14_1_1_U149                                            |hls_dummy_mul_8s_8s_14_1_1_224                                                             |    56|
|499   |    mul_8s_8s_14_1_1_U150                                            |hls_dummy_mul_8s_8s_14_1_1_225                                                             |    56|
|500   |    mul_8s_8s_14_1_1_U151                                            |hls_dummy_mul_8s_8s_14_1_1_226                                                             |    50|
|501   |    mul_8s_8s_14_1_1_U152                                            |hls_dummy_mul_8s_8s_14_1_1_227                                                             |    50|
|502   |    mul_8s_8s_14_1_1_U153                                            |hls_dummy_mul_8s_8s_14_1_1_228                                                             |    50|
|503   |    mul_8s_8s_14_1_1_U154                                            |hls_dummy_mul_8s_8s_14_1_1_229                                                             |    56|
|504   |    mul_8s_8s_14_1_1_U155                                            |hls_dummy_mul_8s_8s_14_1_1_230                                                             |    50|
|505   |    mul_8s_8s_14_1_1_U156                                            |hls_dummy_mul_8s_8s_14_1_1_231                                                             |    50|
|506   |    mul_8s_8s_14_1_1_U157                                            |hls_dummy_mul_8s_8s_14_1_1_232                                                             |    50|
|507   |    mul_8s_8s_14_1_1_U158                                            |hls_dummy_mul_8s_8s_14_1_1_233                                                             |     8|
|508   |    mul_8s_8s_14_1_1_U159                                            |hls_dummy_mul_8s_8s_14_1_1_234                                                             |    56|
|509   |    mul_8s_8s_14_1_1_U160                                            |hls_dummy_mul_8s_8s_14_1_1_235                                                             |    50|
|510   |    mul_8s_8s_14_1_1_U161                                            |hls_dummy_mul_8s_8s_14_1_1_236                                                             |    50|
|511   |    mul_8s_8s_14_1_1_U162                                            |hls_dummy_mul_8s_8s_14_1_1_237                                                             |    50|
|512   |    mul_8s_8s_14_1_1_U164                                            |hls_dummy_mul_8s_8s_14_1_1_238                                                             |    56|
|513   |    mul_8s_8s_14_1_1_U165                                            |hls_dummy_mul_8s_8s_14_1_1_239                                                             |    50|
|514   |    mul_8s_8s_14_1_1_U166                                            |hls_dummy_mul_8s_8s_14_1_1_240                                                             |    50|
|515   |    mul_8s_8s_14_1_1_U167                                            |hls_dummy_mul_8s_8s_14_1_1_241                                                             |    50|
|516   |    mul_8s_8s_14_1_1_U168                                            |hls_dummy_mul_8s_8s_14_1_1_242                                                             |    50|
|517   |    mul_8s_8s_14_1_1_U169                                            |hls_dummy_mul_8s_8s_14_1_1_243                                                             |    50|
|518   |    mul_8s_8s_14_1_1_U170                                            |hls_dummy_mul_8s_8s_14_1_1_244                                                             |    50|
|519   |    mul_8s_8s_14_1_1_U171                                            |hls_dummy_mul_8s_8s_14_1_1_245                                                             |    50|
|520   |    mul_8s_8s_14_1_1_U172                                            |hls_dummy_mul_8s_8s_14_1_1_246                                                             |    50|
|521   |    mul_8s_8s_14_1_1_U173                                            |hls_dummy_mul_8s_8s_14_1_1_247                                                             |     8|
|522   |    mul_8s_8s_14_1_1_U174                                            |hls_dummy_mul_8s_8s_14_1_1_248                                                             |    50|
|523   |    mul_8s_8s_14_1_1_U175                                            |hls_dummy_mul_8s_8s_14_1_1_249                                                             |    50|
|524   |    mul_8s_8s_14_1_1_U176                                            |hls_dummy_mul_8s_8s_14_1_1_250                                                             |    50|
|525   |    mul_8s_8s_14_1_1_U177                                            |hls_dummy_mul_8s_8s_14_1_1_251                                                             |    50|
|526   |    w4_U                                                             |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_s_w4_ROM_AUTOcud |   916|
|527   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4                    |  3696|
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 4303.414 ; gain = 1871.477 ; free physical = 299111 ; free virtual = 465383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 4303.414 ; gain = 1871.477 ; free physical = 299110 ; free virtual = 465383
Synthesis Optimization Complete : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 4303.422 ; gain = 1871.477 ; free physical = 299110 ; free virtual = 465383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.4 . Memory (MB): peak = 4303.422 ; gain = 0.000 ; free physical = 299382 ; free virtual = 465655
INFO: [Netlist 29-17] Analyzing 3076 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q34_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q40_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q46_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q48_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q52_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q54_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q76_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q82_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q84_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_5_U0/w4_U/q88_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4368.348 ; gain = 0.000 ; free physical = 299401 ; free virtual = 465674
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 940 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 135 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: be8e8907
INFO: [Common 17-83] Releasing license: Synthesis
173 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:18 . Memory (MB): peak = 4368.348 ; gain = 1960.270 ; free physical = 299398 ; free virtual = 465670
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3958.941; main = 3685.688; forked = 369.743
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5270.773; main = 4368.352; forked = 967.355
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4432.379 ; gain = 64.031 ; free physical = 299376 ; free virtual = 465649

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13c98baf0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 4532.770 ; gain = 100.391 ; free physical = 299349 ; free virtual = 465621

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 519cb672

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4677.723 ; gain = 0.000 ; free physical = 299210 ; free virtual = 465482
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1090cede7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4677.723 ; gain = 0.000 ; free physical = 299207 ; free virtual = 465479
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10ad7ced5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4677.723 ; gain = 0.000 ; free physical = 299211 ; free virtual = 465483
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: b4d8c224

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4677.723 ; gain = 0.000 ; free physical = 299211 ; free virtual = 465483
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 11776ffc4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4677.723 ; gain = 0.000 ; free physical = 299211 ; free virtual = 465483
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |               6  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 164ec87d9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4677.723 ; gain = 0.000 ; free physical = 299211 ; free virtual = 465483

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 164ec87d9

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 5162.566 ; gain = 0.000 ; free physical = 298972 ; free virtual = 465244
Ending Power Optimization Task | Checksum: 164ec87d9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 5162.566 ; gain = 484.844 ; free physical = 298972 ; free virtual = 465245

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 164ec87d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5162.566 ; gain = 0.000 ; free physical = 298972 ; free virtual = 465245

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5162.566 ; gain = 0.000 ; free physical = 298972 ; free virtual = 465245
Ending Netlist Obfuscation Task | Checksum: 164ec87d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5162.566 ; gain = 0.000 ; free physical = 298972 ; free virtual = 465245
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:34 . Memory (MB): peak = 5162.566 ; gain = 794.219 ; free physical = 298972 ; free virtual = 465245
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 24 00:26:25 2025...
