/* Generated by Yosys 0.18+10 (git sha1 07c42e625, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

module primitive_example_design_6(clk, in, rst, q_p, q_n, oddr_en, ibuf_oe1, ibuf_oe2, ibuf_oe3, ibuf_oe4);
  input [1:0] in;
  output q_n;
  output q_p;
  input ibuf_oe4;
  input rst;
  input clk;
  input ibuf_oe1;
  input ibuf_oe3;
  input oddr_en;
  input ibuf_oe2;
  (* src = "./rtl/primitive_example_design_6.v:13.6-13.19" *)
  wire rst_i_buf_out;
  wire \$iopadmap$ibuf_oe2 ;
  (* src = "./rtl/primitive_example_design_6.v:15.46-15.57" *)
  wire clk_buf_out;
  (* src = "./rtl/primitive_example_design_6.v:3.13-3.15" *)
  (* src = "./rtl/primitive_example_design_6.v:3.13-3.15" *)
  wire [1:0] in;
  (* src = "./rtl/primitive_example_design_6.v:8.8-8.11" *)
  (* src = "./rtl/primitive_example_design_6.v:8.8-8.11" *)
  wire q_n;
  wire \$iopadmap$ibuf_oe4 ;
  wire \$iopadmap$q_p ;
  wire \$auto$clkbufmap.cc:262:execute$399 ;
  (* src = "./rtl/primitive_example_design_6.v:12.12-12.21" *)
  wire [1:0] i_buf_out;
  (* src = "./rtl/primitive_example_design_6.v:7.8-7.11" *)
  (* src = "./rtl/primitive_example_design_6.v:7.8-7.11" *)
  wire q_p;
  (* src = "./rtl/primitive_example_design_6.v:5.34-5.42" *)
  (* src = "./rtl/primitive_example_design_6.v:5.34-5.42" *)
  wire ibuf_oe4;
  wire \$iopadmap$ibuf_oe1 ;
  (* src = "./rtl/primitive_example_design_6.v:4.12-4.15" *)
  (* src = "./rtl/primitive_example_design_6.v:4.12-4.15" *)
  wire rst;
  wire \$iopadmap$q_n ;
  wire dffre_out;
  wire \$iopadmap$clk ;
  (* src = "./rtl/primitive_example_design_6.v:4.7-4.10" *)
  (* src = "./rtl/primitive_example_design_6.v:4.7-4.10" *)
  wire clk;
  (* src = "./rtl/primitive_example_design_6.v:5.7-5.15" *)
  (* src = "./rtl/primitive_example_design_6.v:5.7-5.15" *)
  wire ibuf_oe1;
  (* src = "./rtl/primitive_example_design_6.v:5.25-5.33" *)
  (* src = "./rtl/primitive_example_design_6.v:5.25-5.33" *)
  wire ibuf_oe3;
  wire \$iopadmap$ibuf_oe3 ;
  (* src = "./rtl/primitive_example_design_6.v:6.7-6.14" *)
  (* src = "./rtl/primitive_example_design_6.v:6.7-6.14" *)
  wire oddr_en;
  wire [1:0] \$iopadmap$in ;
  wire \$iopadmap$rst ;
  wire oddr_out;
  wire \$iopadmap$oddr_en ;
  (* src = "./rtl/primitive_example_design_6.v:5.16-5.24" *)
  (* src = "./rtl/primitive_example_design_6.v:5.16-5.24" *)
  wire ibuf_oe2;
  fabric_primitive_example_design_6 \$auto$rs_design_edit.cc:578:execute$412  (
    .dffre_out(dffre_out),
    .oddr_out(oddr_out),
    .rst_i_buf_out(rst_i_buf_out)
  );
  interface_primitive_example_design_6 \$auto$rs_design_edit.cc:580:execute$413  (
    .clk(clk),
    .ibuf_oe1(ibuf_oe1),
    .ibuf_oe2(ibuf_oe2),
    .ibuf_oe3(ibuf_oe3),
    .ibuf_oe4(ibuf_oe4),
    .in(in),
    .oddr_en(oddr_en),
    .q_n(q_n),
    .q_p(q_p),
    .rst(rst),
    .dffre_out(dffre_out),
    .oddr_out(oddr_out),
    .rst_i_buf_out(rst_i_buf_out)
  );
endmodule

module interface_primitive_example_design_6(clk, in, rst, q_p, q_n, oddr_en, ibuf_oe1, ibuf_oe2, ibuf_oe3, ibuf_oe4, oddr_out, dffre_out, rst_i_buf_out);
  output rst_i_buf_out;
  input oddr_en;
  output oddr_out;
  input ibuf_oe2;
  input ibuf_oe4;
  input ibuf_oe3;
  input dffre_out;
  input clk;
  input rst;
  input ibuf_oe1;
  input [1:0] in;
  output q_p;
  output q_n;
  (* src = "./rtl/primitive_example_design_6.v:13.6-13.19" *)
  (* src = "./rtl/primitive_example_design_6.v:13.6-13.19" *)
  wire rst_i_buf_out;
  (* src = "./rtl/primitive_example_design_6.v:6.7-6.14" *)
  (* src = "./rtl/primitive_example_design_6.v:6.7-6.14" *)
  wire oddr_en;
  (* src = "./rtl/primitive_example_design_6.v:12.12-12.21" *)
  wire [1:0] i_buf_out;
  wire \$iopadmap$rst ;
  wire \$iopadmap$q_p ;
  wire oddr_out;
  wire \$iopadmap$ibuf_oe3 ;
  (* src = "./rtl/primitive_example_design_6.v:5.16-5.24" *)
  (* src = "./rtl/primitive_example_design_6.v:5.16-5.24" *)
  wire ibuf_oe2;
  wire [1:0] \$iopadmap$in ;
  wire \$auto$clkbufmap.cc:262:execute$399 ;
  (* src = "./rtl/primitive_example_design_6.v:5.34-5.42" *)
  (* src = "./rtl/primitive_example_design_6.v:5.34-5.42" *)
  wire ibuf_oe4;
  wire \$iopadmap$clk ;
  (* src = "./rtl/primitive_example_design_6.v:5.25-5.33" *)
  (* src = "./rtl/primitive_example_design_6.v:5.25-5.33" *)
  wire ibuf_oe3;
  (* src = "./rtl/primitive_example_design_6.v:15.46-15.57" *)
  wire clk_buf_out;
  wire dffre_out;
  (* src = "./rtl/primitive_example_design_6.v:4.7-4.10" *)
  (* src = "./rtl/primitive_example_design_6.v:4.7-4.10" *)
  wire clk;
  wire \$iopadmap$ibuf_oe2 ;
  (* src = "./rtl/primitive_example_design_6.v:4.12-4.15" *)
  (* src = "./rtl/primitive_example_design_6.v:4.12-4.15" *)
  wire rst;
  (* src = "./rtl/primitive_example_design_6.v:5.7-5.15" *)
  (* src = "./rtl/primitive_example_design_6.v:5.7-5.15" *)
  wire ibuf_oe1;
  (* src = "./rtl/primitive_example_design_6.v:3.13-3.15" *)
  (* src = "./rtl/primitive_example_design_6.v:3.13-3.15" *)
  wire [1:0] in;
  (* src = "./rtl/primitive_example_design_6.v:7.8-7.11" *)
  (* src = "./rtl/primitive_example_design_6.v:7.8-7.11" *)
  wire q_p;
  (* src = "./rtl/primitive_example_design_6.v:8.8-8.11" *)
  (* src = "./rtl/primitive_example_design_6.v:8.8-8.11" *)
  wire q_n;
  wire \$iopadmap$oddr_en ;
  wire \$iopadmap$q_n ;
  wire \$iopadmap$ibuf_oe1 ;
  wire \$iopadmap$ibuf_oe4 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.clk  (
    .O(\$iopadmap$clk ),
    .EN(1'h1),
    .I(clk)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.in  (
    .O(\$iopadmap$in [0]),
    .EN(1'h1),
    .I(in[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.rst  (
    .O(\$iopadmap$rst ),
    .EN(1'h1),
    .I(rst)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.ibuf_oe1  (
    .O(\$iopadmap$ibuf_oe1 ),
    .EN(1'h1),
    .I(ibuf_oe1)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.ibuf_oe4  (
    .O(\$iopadmap$ibuf_oe4 ),
    .EN(1'h1),
    .I(ibuf_oe4)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.ibuf_oe3  (
    .O(\$iopadmap$ibuf_oe3 ),
    .EN(1'h1),
    .I(ibuf_oe3)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.oddr_en  (
    .O(\$iopadmap$oddr_en ),
    .EN(1'h1),
    .I(oddr_en)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.in_1  (
    .O(\$iopadmap$in [1]),
    .EN(1'h1),
    .I(in[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$primitive_example_design_6.q_p  (
    .O(q_p),
    .I(\$iopadmap$q_p )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$primitive_example_design_6.q_n  (
    .O(q_n),
    .I(\$iopadmap$q_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.ibuf_oe2  (
    .O(\$iopadmap$ibuf_oe2 ),
    .EN(1'h1),
    .I(ibuf_oe2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:261:execute$398  (
    .O(clk_buf_out),
    .I(\$auto$clkbufmap.cc:262:execute$399 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_6.v:15.7-15.59" *)
  I_BUF clk_buf_inst (
    .EN(\$iopadmap$ibuf_oe1 ),
    .I(\$iopadmap$clk ),
    .O(\$auto$clkbufmap.cc:262:execute$399 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_6.v:19.11-19.69" *)
  O_BUFT_DS o_buft_inst1 (
    .I(\$iopadmap$in [0]),
    .O_N(\$iopadmap$q_n ),
    .O_P(\$iopadmap$q_p ),
    .T(dffre_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_6.v:21.7-21.60" *)
  I_BUF ibuf_inst1 (
    .EN(\$iopadmap$ibuf_oe2 ),
    .I(\$iopadmap$in [0]),
    .O(i_buf_out[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_6.v:22.7-22.60" *)
  I_BUF ibuf_inst2 (
    .EN(\$iopadmap$ibuf_oe3 ),
    .I(\$iopadmap$in [1]),
    .O(i_buf_out[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_6.v:23.7-23.59" *)
  I_BUF ibuf_inst4 (
    .EN(\$iopadmap$ibuf_oe4 ),
    .I(\$iopadmap$rst ),
    .O(rst_i_buf_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_6.v:17.7-17.81" *)
  O_DDR iddr_ist1 (
    .C(clk_buf_out),
    .D(i_buf_out),
    .E(\$iopadmap$oddr_en ),
    .Q(oddr_out),
    .R(\$iopadmap$rst )
  );
endmodule
