# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-504.1.3.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {view objects; do scripts/system.do; run -all;} -onfinish stop -wlf system_tb.wlf work.system_tb 
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.multicore
# Loading work.datapath_cache_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.hazard_unit_if
# Loading work.forwarding_unit_if
# Loading work.alu_if
# Loading work.pc_if
# Loading work.pipeline_ifid_if
# Loading work.pipeline_idex_if
# Loading work.pipeline_exmem_if
# Loading work.pipeline_memwb_if
# Loading work.register_file
# Loading work.control_unit
# Loading work.hazard_unit
# Loading work.forwarding_unit
# Loading work.alu
# Loading work.pc
# Loading work.pipeline_ifid
# Loading work.pipeline_idex
# Loading work.pipeline_exmem
# Loading work.pipeline_memwb
# Loading work.caches
# Loading work.icache
# Loading work.dcache
# Loading work.memory_control
# Loading work.coherence_control_if
# Loading work.coherence_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# view objects 
# .main_pane.objects.interior.cs.body.tree
#  do scripts/system.do 
#  run -all 
# Starting Processor.
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# not halt store: 00000000  addr: 00000000 halt: 0
# Halted at 3280 time and ran for        163 cycles. halt: 1
# Starting memory dump.
# Finished memory dump.
# Break in Module test at testbench/system_tb.sv line 81
#  
# Causality operation skipped due to absence of debug database file
