# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../../lab5/lab5_gcd_tb.vhd"

# Do not sort compile order
nosort
