// Seed: 1941607461
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    assign id_2 = 1'd0;
  endgenerate
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4 = id_1[1 : 1];
  logic [7:0] module_2 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
