
hello_uart_dma_idle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000817c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  0800830c  0800830c  0001830c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008480  08008480  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08008480  08008480  00018480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008488  08008488  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008488  08008488  00018488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800848c  0800848c  0001848c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008490  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b60  20000074  08008504  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001bd4  08008504  00021bd4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000219f6  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f71  00000000  00000000  00041a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001858  00000000  00000000  00045a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016e0  00000000  00000000  00047268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029d19  00000000  00000000  00048948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019df0  00000000  00000000  00072661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010001a  00000000  00000000  0008c451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018c46b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006dc4  00000000  00000000  0018c4c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080082f4 	.word	0x080082f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080082f4 	.word	0x080082f4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <USER_UART2_IRQHandler>:
/* APPLICATION PROGRAMMER */
// UART2
UARTRingBufferHandle_t xUART2RingBuffer;

void USER_UART2_IRQHandler(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE) != RESET)
 800056c:	4b08      	ldr	r3, [pc, #32]	; (8000590 <USER_UART2_IRQHandler+0x28>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	69db      	ldr	r3, [r3, #28]
 8000572:	f003 0310 	and.w	r3, r3, #16
 8000576:	2b10      	cmp	r3, #16
 8000578:	d108      	bne.n	800058c <USER_UART2_IRQHandler+0x24>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 800057a:	4b05      	ldr	r3, [pc, #20]	; (8000590 <USER_UART2_IRQHandler+0x28>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	2210      	movs	r2, #16
 8000580:	621a      	str	r2, [r3, #32]

		printf("UART2 Idle IRQ Detected\r\n");
 8000582:	4804      	ldr	r0, [pc, #16]	; (8000594 <USER_UART2_IRQHandler+0x2c>)
 8000584:	f006 ff70 	bl	8007468 <puts>
		USER_UART2_IDLECallback();
 8000588:	f000 f806 	bl	8000598 <USER_UART2_IDLECallback>
	}
}
 800058c:	bf00      	nop
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20001ab0 	.word	0x20001ab0
 8000594:	0800830c 	.word	0x0800830c

08000598 <USER_UART2_IDLECallback>:

void USER_UART2_IDLECallback(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0

	headIndex = tailIndex;
	*/


	xUART2RingBuffer.xRXBuffer.uTailIndex = xUART2RingBuffer.xRXBuffer.uDMABufferSize - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 800059c:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <USER_UART2_IDLECallback+0x38>)
 800059e:	7a1a      	ldrb	r2, [r3, #8]
 80005a0:	4b0c      	ldr	r3, [pc, #48]	; (80005d4 <USER_UART2_IDLECallback+0x3c>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	685b      	ldr	r3, [r3, #4]
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	1ad3      	subs	r3, r2, r3
 80005aa:	b2da      	uxtb	r2, r3
 80005ac:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <USER_UART2_IDLECallback+0x38>)
 80005ae:	729a      	strb	r2, [r3, #10]
	printf("Head: %u, TailIndex: %u\r\n", xUART2RingBuffer.xRXBuffer.uHeadIndex, xUART2RingBuffer.xRXBuffer.uTailIndex);
 80005b0:	4b07      	ldr	r3, [pc, #28]	; (80005d0 <USER_UART2_IDLECallback+0x38>)
 80005b2:	7a5b      	ldrb	r3, [r3, #9]
 80005b4:	4619      	mov	r1, r3
 80005b6:	4b06      	ldr	r3, [pc, #24]	; (80005d0 <USER_UART2_IDLECallback+0x38>)
 80005b8:	7a9b      	ldrb	r3, [r3, #10]
 80005ba:	461a      	mov	r2, r3
 80005bc:	4806      	ldr	r0, [pc, #24]	; (80005d8 <USER_UART2_IDLECallback+0x40>)
 80005be:	f006 fecd 	bl	800735c <iprintf>

	xUART2RingBuffer.xRXBuffer.uHeadIndex = xUART2RingBuffer.xRXBuffer.uTailIndex;
 80005c2:	4b03      	ldr	r3, [pc, #12]	; (80005d0 <USER_UART2_IDLECallback+0x38>)
 80005c4:	7a9a      	ldrb	r2, [r3, #10]
 80005c6:	4b02      	ldr	r3, [pc, #8]	; (80005d0 <USER_UART2_IDLECallback+0x38>)
 80005c8:	725a      	strb	r2, [r3, #9]
}
 80005ca:	bf00      	nop
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	20001964 	.word	0x20001964
 80005d4:	20001988 	.word	0x20001988
 80005d8:	08008328 	.word	0x08008328

080005dc <vInitUARTRingBuffer>:
/* IMPLEMENTATION */
void vInitUARTRingBuffer(UARTRingBufferHandle_t *pxUARTRingBuffer,
		UART_HandleTypeDef *huart,
		uint8_t *dmaRX, uint32_t dmaRXSize,
		uint8_t *dmaTX, uint32_t dmaTXSize)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
 80005e8:	603b      	str	r3, [r7, #0]
	// Structure
	pxUARTRingBuffer->huart = huart;
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	68ba      	ldr	r2, [r7, #8]
 80005ee:	601a      	str	r2, [r3, #0]
	pxUARTRingBuffer->xRXBuffer.puDMABuffer = dmaRX;
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	687a      	ldr	r2, [r7, #4]
 80005f4:	605a      	str	r2, [r3, #4]
	pxUARTRingBuffer->xRXBuffer.uDMABufferSize = dmaRXSize;
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	b2da      	uxtb	r2, r3
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	721a      	strb	r2, [r3, #8]
	pxUARTRingBuffer->xRXBuffer.uHeadIndex = 0;
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	2200      	movs	r2, #0
 8000602:	725a      	strb	r2, [r3, #9]
	pxUARTRingBuffer->xRXBuffer.uTailIndex = 0;
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	2200      	movs	r2, #0
 8000608:	729a      	strb	r2, [r3, #10]
	pxUARTRingBuffer->xTXBuffer.puDMABuffer = dmaTX;
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	69ba      	ldr	r2, [r7, #24]
 800060e:	60da      	str	r2, [r3, #12]
	pxUARTRingBuffer->xTXBuffer.uDMABufferSize = dmaTXSize;
 8000610:	69fb      	ldr	r3, [r7, #28]
 8000612:	b2da      	uxtb	r2, r3
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	741a      	strb	r2, [r3, #16]
	pxUARTRingBuffer->xTXBuffer.uHeadIndex = 0;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	2200      	movs	r2, #0
 800061c:	745a      	strb	r2, [r3, #17]
	pxUARTRingBuffer->xTXBuffer.uTailIndex = 0;
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	2200      	movs	r2, #0
 8000622:	749a      	strb	r2, [r3, #18]

	// Receive DMA Buffer
  __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	681a      	ldr	r2, [r3, #0]
 800062a:	68bb      	ldr	r3, [r7, #8]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f042 0210 	orr.w	r2, r2, #16
 8000632:	601a      	str	r2, [r3, #0]
  HAL_UART_Receive_DMA(huart, pxUARTRingBuffer->xRXBuffer.puDMABuffer, pxUARTRingBuffer->xRXBuffer.uDMABufferSize);
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	6859      	ldr	r1, [r3, #4]
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	7a1b      	ldrb	r3, [r3, #8]
 800063c:	b29b      	uxth	r3, r3
 800063e:	461a      	mov	r2, r3
 8000640:	68b8      	ldr	r0, [r7, #8]
 8000642:	f003 f8c1 	bl	80037c8 <HAL_UART_Receive_DMA>

  // Transfer DMA Buffer
}
 8000646:	bf00      	nop
 8000648:	3710      	adds	r7, #16
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
	...

08000650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000656:	f000 fc6b 	bl	8000f30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065a:	f000 f82d 	bl	80006b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065e:	f000 f929 	bl	80008b4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000662:	f000 f901 	bl	8000868 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000666:	f000 f8cf 	bl	8000808 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800066a:	f000 f89d 	bl	80007a8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  vInitUARTRingBuffer(&xUART2RingBuffer,
 800066e:	2310      	movs	r3, #16
 8000670:	9301      	str	r3, [sp, #4]
 8000672:	4b0a      	ldr	r3, [pc, #40]	; (800069c <main+0x4c>)
 8000674:	9300      	str	r3, [sp, #0]
 8000676:	2310      	movs	r3, #16
 8000678:	4a09      	ldr	r2, [pc, #36]	; (80006a0 <main+0x50>)
 800067a:	490a      	ldr	r1, [pc, #40]	; (80006a4 <main+0x54>)
 800067c:	480a      	ldr	r0, [pc, #40]	; (80006a8 <main+0x58>)
 800067e:	f7ff ffad 	bl	80005dc <vInitUARTRingBuffer>
  //HAL_UART_Receive_DMA(&huart2, rx2Buffer, sizeof(rx2Buffer));

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000682:	f004 f8d7 	bl	8004834 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of uartTask */
  uartTaskHandle = osThreadNew(StartUARTTask, NULL, &uartTask_attributes);
 8000686:	4a09      	ldr	r2, [pc, #36]	; (80006ac <main+0x5c>)
 8000688:	2100      	movs	r1, #0
 800068a:	4809      	ldr	r0, [pc, #36]	; (80006b0 <main+0x60>)
 800068c:	f004 f91c 	bl	80048c8 <osThreadNew>
 8000690:	4603      	mov	r3, r0
 8000692:	4a08      	ldr	r2, [pc, #32]	; (80006b4 <main+0x64>)
 8000694:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000696:	f004 f8f1 	bl	800487c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800069a:	e7fe      	b.n	800069a <main+0x4a>
 800069c:	20001aa0 	.word	0x20001aa0
 80006a0:	20001978 	.word	0x20001978
 80006a4:	20001ab0 	.word	0x20001ab0
 80006a8:	20001964 	.word	0x20001964
 80006ac:	0800837c 	.word	0x0800837c
 80006b0:	080009a1 	.word	0x080009a1
 80006b4:	200019d0 	.word	0x200019d0

080006b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b0b8      	sub	sp, #224	; 0xe0
 80006bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006be:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80006c2:	2244      	movs	r2, #68	; 0x44
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f006 fe40 	bl	800734c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006cc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006dc:	463b      	mov	r3, r7
 80006de:	2288      	movs	r2, #136	; 0x88
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f006 fe32 	bl	800734c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e8:	2302      	movs	r3, #2
 80006ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f6:	2310      	movs	r3, #16
 80006f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006fc:	2302      	movs	r3, #2
 80006fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000702:	2302      	movs	r3, #2
 8000704:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000708:	2301      	movs	r3, #1
 800070a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800070e:	230a      	movs	r3, #10
 8000710:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000714:	2307      	movs	r3, #7
 8000716:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800071a:	2302      	movs	r3, #2
 800071c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000720:	2302      	movs	r3, #2
 8000722:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000726:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800072a:	4618      	mov	r0, r3
 800072c:	f001 f9be 	bl	8001aac <HAL_RCC_OscConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000736:	f000 f94d 	bl	80009d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073a:	230f      	movs	r3, #15
 800073c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000740:	2303      	movs	r3, #3
 8000742:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000746:	2300      	movs	r3, #0
 8000748:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000758:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800075c:	2104      	movs	r1, #4
 800075e:	4618      	mov	r0, r3
 8000760:	f001 fd8a 	bl	8002278 <HAL_RCC_ClockConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800076a:	f000 f933 	bl	80009d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 800076e:	2303      	movs	r3, #3
 8000770:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000772:	2300      	movs	r3, #0
 8000774:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000776:	2300      	movs	r3, #0
 8000778:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800077a:	463b      	mov	r3, r7
 800077c:	4618      	mov	r0, r3
 800077e:	f001 ffb3 	bl	80026e8 <HAL_RCCEx_PeriphCLKConfig>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000788:	f000 f924 	bl	80009d4 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800078c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000790:	f001 f936 	bl	8001a00 <HAL_PWREx_ControlVoltageScaling>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800079a:	f000 f91b 	bl	80009d4 <Error_Handler>
  }
}
 800079e:	bf00      	nop
 80007a0:	37e0      	adds	r7, #224	; 0xe0
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
	...

080007a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007ac:	4b14      	ldr	r3, [pc, #80]	; (8000800 <MX_USART1_UART_Init+0x58>)
 80007ae:	4a15      	ldr	r2, [pc, #84]	; (8000804 <MX_USART1_UART_Init+0x5c>)
 80007b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007b2:	4b13      	ldr	r3, [pc, #76]	; (8000800 <MX_USART1_UART_Init+0x58>)
 80007b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007ba:	4b11      	ldr	r3, [pc, #68]	; (8000800 <MX_USART1_UART_Init+0x58>)
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007c0:	4b0f      	ldr	r3, [pc, #60]	; (8000800 <MX_USART1_UART_Init+0x58>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007c6:	4b0e      	ldr	r3, [pc, #56]	; (8000800 <MX_USART1_UART_Init+0x58>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007cc:	4b0c      	ldr	r3, [pc, #48]	; (8000800 <MX_USART1_UART_Init+0x58>)
 80007ce:	220c      	movs	r2, #12
 80007d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d2:	4b0b      	ldr	r3, [pc, #44]	; (8000800 <MX_USART1_UART_Init+0x58>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d8:	4b09      	ldr	r3, [pc, #36]	; (8000800 <MX_USART1_UART_Init+0x58>)
 80007da:	2200      	movs	r2, #0
 80007dc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007de:	4b08      	ldr	r3, [pc, #32]	; (8000800 <MX_USART1_UART_Init+0x58>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007e4:	4b06      	ldr	r3, [pc, #24]	; (8000800 <MX_USART1_UART_Init+0x58>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007ea:	4805      	ldr	r0, [pc, #20]	; (8000800 <MX_USART1_UART_Init+0x58>)
 80007ec:	f002 ff0a 	bl	8003604 <HAL_UART_Init>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80007f6:	f000 f8ed 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007fa:	bf00      	nop
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	20001a1c 	.word	0x20001a1c
 8000804:	40013800 	.word	0x40013800

08000808 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800080c:	4b14      	ldr	r3, [pc, #80]	; (8000860 <MX_USART2_UART_Init+0x58>)
 800080e:	4a15      	ldr	r2, [pc, #84]	; (8000864 <MX_USART2_UART_Init+0x5c>)
 8000810:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000812:	4b13      	ldr	r3, [pc, #76]	; (8000860 <MX_USART2_UART_Init+0x58>)
 8000814:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000818:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800081a:	4b11      	ldr	r3, [pc, #68]	; (8000860 <MX_USART2_UART_Init+0x58>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000820:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <MX_USART2_UART_Init+0x58>)
 8000822:	2200      	movs	r2, #0
 8000824:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000826:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <MX_USART2_UART_Init+0x58>)
 8000828:	2200      	movs	r2, #0
 800082a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800082c:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <MX_USART2_UART_Init+0x58>)
 800082e:	220c      	movs	r2, #12
 8000830:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000832:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <MX_USART2_UART_Init+0x58>)
 8000834:	2200      	movs	r2, #0
 8000836:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000838:	4b09      	ldr	r3, [pc, #36]	; (8000860 <MX_USART2_UART_Init+0x58>)
 800083a:	2200      	movs	r2, #0
 800083c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800083e:	4b08      	ldr	r3, [pc, #32]	; (8000860 <MX_USART2_UART_Init+0x58>)
 8000840:	2200      	movs	r2, #0
 8000842:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000844:	4b06      	ldr	r3, [pc, #24]	; (8000860 <MX_USART2_UART_Init+0x58>)
 8000846:	2200      	movs	r2, #0
 8000848:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800084a:	4805      	ldr	r0, [pc, #20]	; (8000860 <MX_USART2_UART_Init+0x58>)
 800084c:	f002 feda 	bl	8003604 <HAL_UART_Init>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000856:	f000 f8bd 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20001ab0 	.word	0x20001ab0
 8000864:	40004400 	.word	0x40004400

08000868 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800086e:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <MX_DMA_Init+0x48>)
 8000870:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000872:	4a0f      	ldr	r2, [pc, #60]	; (80008b0 <MX_DMA_Init+0x48>)
 8000874:	f043 0301 	orr.w	r3, r3, #1
 8000878:	6493      	str	r3, [r2, #72]	; 0x48
 800087a:	4b0d      	ldr	r3, [pc, #52]	; (80008b0 <MX_DMA_Init+0x48>)
 800087c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800087e:	f003 0301 	and.w	r3, r3, #1
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000886:	2200      	movs	r2, #0
 8000888:	2105      	movs	r1, #5
 800088a:	2010      	movs	r0, #16
 800088c:	f000 fc48 	bl	8001120 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000890:	2010      	movs	r0, #16
 8000892:	f000 fc61 	bl	8001158 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000896:	2200      	movs	r2, #0
 8000898:	2105      	movs	r1, #5
 800089a:	2011      	movs	r0, #17
 800089c:	f000 fc40 	bl	8001120 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80008a0:	2011      	movs	r0, #17
 80008a2:	f000 fc59 	bl	8001158 <HAL_NVIC_EnableIRQ>

}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40021000 	.word	0x40021000

080008b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b08a      	sub	sp, #40	; 0x28
 80008b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ba:	f107 0314 	add.w	r3, r7, #20
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]
 80008c4:	609a      	str	r2, [r3, #8]
 80008c6:	60da      	str	r2, [r3, #12]
 80008c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ca:	4b23      	ldr	r3, [pc, #140]	; (8000958 <MX_GPIO_Init+0xa4>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ce:	4a22      	ldr	r2, [pc, #136]	; (8000958 <MX_GPIO_Init+0xa4>)
 80008d0:	f043 0304 	orr.w	r3, r3, #4
 80008d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008d6:	4b20      	ldr	r3, [pc, #128]	; (8000958 <MX_GPIO_Init+0xa4>)
 80008d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008da:	f003 0304 	and.w	r3, r3, #4
 80008de:	613b      	str	r3, [r7, #16]
 80008e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008e2:	4b1d      	ldr	r3, [pc, #116]	; (8000958 <MX_GPIO_Init+0xa4>)
 80008e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e6:	4a1c      	ldr	r2, [pc, #112]	; (8000958 <MX_GPIO_Init+0xa4>)
 80008e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ee:	4b1a      	ldr	r3, [pc, #104]	; (8000958 <MX_GPIO_Init+0xa4>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fa:	4b17      	ldr	r3, [pc, #92]	; (8000958 <MX_GPIO_Init+0xa4>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fe:	4a16      	ldr	r2, [pc, #88]	; (8000958 <MX_GPIO_Init+0xa4>)
 8000900:	f043 0301 	orr.w	r3, r3, #1
 8000904:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000906:	4b14      	ldr	r3, [pc, #80]	; (8000958 <MX_GPIO_Init+0xa4>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090a:	f003 0301 	and.w	r3, r3, #1
 800090e:	60bb      	str	r3, [r7, #8]
 8000910:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000912:	4b11      	ldr	r3, [pc, #68]	; (8000958 <MX_GPIO_Init+0xa4>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000916:	4a10      	ldr	r2, [pc, #64]	; (8000958 <MX_GPIO_Init+0xa4>)
 8000918:	f043 0302 	orr.w	r3, r3, #2
 800091c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800091e:	4b0e      	ldr	r3, [pc, #56]	; (8000958 <MX_GPIO_Init+0xa4>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800092a:	2200      	movs	r2, #0
 800092c:	2101      	movs	r1, #1
 800092e:	480b      	ldr	r0, [pc, #44]	; (800095c <MX_GPIO_Init+0xa8>)
 8000930:	f001 f840 	bl	80019b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000934:	2301      	movs	r3, #1
 8000936:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000938:	2301      	movs	r3, #1
 800093a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000940:	2300      	movs	r3, #0
 8000942:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000944:	f107 0314 	add.w	r3, r7, #20
 8000948:	4619      	mov	r1, r3
 800094a:	4804      	ldr	r0, [pc, #16]	; (800095c <MX_GPIO_Init+0xa8>)
 800094c:	f000 fe88 	bl	8001660 <HAL_GPIO_Init>

}
 8000950:	bf00      	nop
 8000952:	3728      	adds	r7, #40	; 0x28
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40021000 	.word	0x40021000
 800095c:	48000400 	.word	0x48000400

08000960 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000968:	1d39      	adds	r1, r7, #4
 800096a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800096e:	2201      	movs	r2, #1
 8000970:	4803      	ldr	r0, [pc, #12]	; (8000980 <__io_putchar+0x20>)
 8000972:	f002 fe95 	bl	80036a0 <HAL_UART_Transmit>
	return ch;
 8000976:	687b      	ldr	r3, [r7, #4]
}
 8000978:	4618      	mov	r0, r3
 800097a:	3708      	adds	r7, #8
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20001ab0 	.word	0x20001ab0

08000984 <HAL_UART_RxCpltCallback>:
}
*/


void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
	printf("COMPLETE RECEIVE\r\n");
 800098c:	4803      	ldr	r0, [pc, #12]	; (800099c <HAL_UART_RxCpltCallback+0x18>)
 800098e:	f006 fd6b 	bl	8007468 <puts>
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	08008350 	.word	0x08008350

080009a0 <StartUARTTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartUARTTask */
void StartUARTTask(void *argument)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  {
  	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);

  	//printf("Task\r\n");
  	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
    osDelay(200);
 80009a8:	20c8      	movs	r0, #200	; 0xc8
 80009aa:	f004 f81f 	bl	80049ec <osDelay>
 80009ae:	e7fb      	b.n	80009a8 <StartUARTTask+0x8>

080009b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a04      	ldr	r2, [pc, #16]	; (80009d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d101      	bne.n	80009c6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009c2:	f000 fad5 	bl	8000f70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40001000 	.word	0x40001000

080009d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d8:	b672      	cpsid	i
}
 80009da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009dc:	e7fe      	b.n	80009dc <Error_Handler+0x8>
	...

080009e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e6:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <HAL_MspInit+0x4c>)
 80009e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009ea:	4a10      	ldr	r2, [pc, #64]	; (8000a2c <HAL_MspInit+0x4c>)
 80009ec:	f043 0301 	orr.w	r3, r3, #1
 80009f0:	6613      	str	r3, [r2, #96]	; 0x60
 80009f2:	4b0e      	ldr	r3, [pc, #56]	; (8000a2c <HAL_MspInit+0x4c>)
 80009f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009fe:	4b0b      	ldr	r3, [pc, #44]	; (8000a2c <HAL_MspInit+0x4c>)
 8000a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a02:	4a0a      	ldr	r2, [pc, #40]	; (8000a2c <HAL_MspInit+0x4c>)
 8000a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a08:	6593      	str	r3, [r2, #88]	; 0x58
 8000a0a:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <HAL_MspInit+0x4c>)
 8000a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a12:	603b      	str	r3, [r7, #0]
 8000a14:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a16:	2200      	movs	r2, #0
 8000a18:	210f      	movs	r1, #15
 8000a1a:	f06f 0001 	mvn.w	r0, #1
 8000a1e:	f000 fb7f 	bl	8001120 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a22:	bf00      	nop
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	40021000 	.word	0x40021000

08000a30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08c      	sub	sp, #48	; 0x30
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 031c 	add.w	r3, r7, #28
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a61      	ldr	r2, [pc, #388]	; (8000bd4 <HAL_UART_MspInit+0x1a4>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d132      	bne.n	8000ab8 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a52:	4b61      	ldr	r3, [pc, #388]	; (8000bd8 <HAL_UART_MspInit+0x1a8>)
 8000a54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a56:	4a60      	ldr	r2, [pc, #384]	; (8000bd8 <HAL_UART_MspInit+0x1a8>)
 8000a58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a5c:	6613      	str	r3, [r2, #96]	; 0x60
 8000a5e:	4b5e      	ldr	r3, [pc, #376]	; (8000bd8 <HAL_UART_MspInit+0x1a8>)
 8000a60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a66:	61bb      	str	r3, [r7, #24]
 8000a68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	4b5b      	ldr	r3, [pc, #364]	; (8000bd8 <HAL_UART_MspInit+0x1a8>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6e:	4a5a      	ldr	r2, [pc, #360]	; (8000bd8 <HAL_UART_MspInit+0x1a8>)
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a76:	4b58      	ldr	r3, [pc, #352]	; (8000bd8 <HAL_UART_MspInit+0x1a8>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	617b      	str	r3, [r7, #20]
 8000a80:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a82:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a90:	2303      	movs	r3, #3
 8000a92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a94:	2307      	movs	r3, #7
 8000a96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a98:	f107 031c 	add.w	r3, r7, #28
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aa2:	f000 fddd 	bl	8001660 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2105      	movs	r1, #5
 8000aaa:	2025      	movs	r0, #37	; 0x25
 8000aac:	f000 fb38 	bl	8001120 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ab0:	2025      	movs	r0, #37	; 0x25
 8000ab2:	f000 fb51 	bl	8001158 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ab6:	e088      	b.n	8000bca <HAL_UART_MspInit+0x19a>
  else if(huart->Instance==USART2)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a47      	ldr	r2, [pc, #284]	; (8000bdc <HAL_UART_MspInit+0x1ac>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	f040 8083 	bne.w	8000bca <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ac4:	4b44      	ldr	r3, [pc, #272]	; (8000bd8 <HAL_UART_MspInit+0x1a8>)
 8000ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ac8:	4a43      	ldr	r2, [pc, #268]	; (8000bd8 <HAL_UART_MspInit+0x1a8>)
 8000aca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ace:	6593      	str	r3, [r2, #88]	; 0x58
 8000ad0:	4b41      	ldr	r3, [pc, #260]	; (8000bd8 <HAL_UART_MspInit+0x1a8>)
 8000ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ad4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ad8:	613b      	str	r3, [r7, #16]
 8000ada:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000adc:	4b3e      	ldr	r3, [pc, #248]	; (8000bd8 <HAL_UART_MspInit+0x1a8>)
 8000ade:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ae0:	4a3d      	ldr	r2, [pc, #244]	; (8000bd8 <HAL_UART_MspInit+0x1a8>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ae8:	4b3b      	ldr	r3, [pc, #236]	; (8000bd8 <HAL_UART_MspInit+0x1a8>)
 8000aea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000af4:	230c      	movs	r3, #12
 8000af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af8:	2302      	movs	r3, #2
 8000afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	2300      	movs	r3, #0
 8000afe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b00:	2303      	movs	r3, #3
 8000b02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b04:	2307      	movs	r3, #7
 8000b06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b08:	f107 031c 	add.w	r3, r7, #28
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b12:	f000 fda5 	bl	8001660 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000b16:	4b32      	ldr	r3, [pc, #200]	; (8000be0 <HAL_UART_MspInit+0x1b0>)
 8000b18:	4a32      	ldr	r2, [pc, #200]	; (8000be4 <HAL_UART_MspInit+0x1b4>)
 8000b1a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8000b1c:	4b30      	ldr	r3, [pc, #192]	; (8000be0 <HAL_UART_MspInit+0x1b0>)
 8000b1e:	2202      	movs	r2, #2
 8000b20:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b22:	4b2f      	ldr	r3, [pc, #188]	; (8000be0 <HAL_UART_MspInit+0x1b0>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b28:	4b2d      	ldr	r3, [pc, #180]	; (8000be0 <HAL_UART_MspInit+0x1b0>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b2e:	4b2c      	ldr	r3, [pc, #176]	; (8000be0 <HAL_UART_MspInit+0x1b0>)
 8000b30:	2280      	movs	r2, #128	; 0x80
 8000b32:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b34:	4b2a      	ldr	r3, [pc, #168]	; (8000be0 <HAL_UART_MspInit+0x1b0>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b3a:	4b29      	ldr	r3, [pc, #164]	; (8000be0 <HAL_UART_MspInit+0x1b0>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000b40:	4b27      	ldr	r3, [pc, #156]	; (8000be0 <HAL_UART_MspInit+0x1b0>)
 8000b42:	2220      	movs	r2, #32
 8000b44:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b46:	4b26      	ldr	r3, [pc, #152]	; (8000be0 <HAL_UART_MspInit+0x1b0>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000b4c:	4824      	ldr	r0, [pc, #144]	; (8000be0 <HAL_UART_MspInit+0x1b0>)
 8000b4e:	f000 fb11 	bl	8001174 <HAL_DMA_Init>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <HAL_UART_MspInit+0x12c>
      Error_Handler();
 8000b58:	f7ff ff3c 	bl	80009d4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	4a20      	ldr	r2, [pc, #128]	; (8000be0 <HAL_UART_MspInit+0x1b0>)
 8000b60:	671a      	str	r2, [r3, #112]	; 0x70
 8000b62:	4a1f      	ldr	r2, [pc, #124]	; (8000be0 <HAL_UART_MspInit+0x1b0>)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8000b68:	4b1f      	ldr	r3, [pc, #124]	; (8000be8 <HAL_UART_MspInit+0x1b8>)
 8000b6a:	4a20      	ldr	r2, [pc, #128]	; (8000bec <HAL_UART_MspInit+0x1bc>)
 8000b6c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8000b6e:	4b1e      	ldr	r3, [pc, #120]	; (8000be8 <HAL_UART_MspInit+0x1b8>)
 8000b70:	2202      	movs	r2, #2
 8000b72:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b74:	4b1c      	ldr	r3, [pc, #112]	; (8000be8 <HAL_UART_MspInit+0x1b8>)
 8000b76:	2210      	movs	r2, #16
 8000b78:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b7a:	4b1b      	ldr	r3, [pc, #108]	; (8000be8 <HAL_UART_MspInit+0x1b8>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b80:	4b19      	ldr	r3, [pc, #100]	; (8000be8 <HAL_UART_MspInit+0x1b8>)
 8000b82:	2280      	movs	r2, #128	; 0x80
 8000b84:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b86:	4b18      	ldr	r3, [pc, #96]	; (8000be8 <HAL_UART_MspInit+0x1b8>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b8c:	4b16      	ldr	r3, [pc, #88]	; (8000be8 <HAL_UART_MspInit+0x1b8>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000b92:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <HAL_UART_MspInit+0x1b8>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b98:	4b13      	ldr	r3, [pc, #76]	; (8000be8 <HAL_UART_MspInit+0x1b8>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000b9e:	4812      	ldr	r0, [pc, #72]	; (8000be8 <HAL_UART_MspInit+0x1b8>)
 8000ba0:	f000 fae8 	bl	8001174 <HAL_DMA_Init>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <HAL_UART_MspInit+0x17e>
      Error_Handler();
 8000baa:	f7ff ff13 	bl	80009d4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4a0d      	ldr	r2, [pc, #52]	; (8000be8 <HAL_UART_MspInit+0x1b8>)
 8000bb2:	66da      	str	r2, [r3, #108]	; 0x6c
 8000bb4:	4a0c      	ldr	r2, [pc, #48]	; (8000be8 <HAL_UART_MspInit+0x1b8>)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	2105      	movs	r1, #5
 8000bbe:	2026      	movs	r0, #38	; 0x26
 8000bc0:	f000 faae 	bl	8001120 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000bc4:	2026      	movs	r0, #38	; 0x26
 8000bc6:	f000 fac7 	bl	8001158 <HAL_NVIC_EnableIRQ>
}
 8000bca:	bf00      	nop
 8000bcc:	3730      	adds	r7, #48	; 0x30
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40013800 	.word	0x40013800
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	40004400 	.word	0x40004400
 8000be0:	20001988 	.word	0x20001988
 8000be4:	4002006c 	.word	0x4002006c
 8000be8:	200019d4 	.word	0x200019d4
 8000bec:	40020080 	.word	0x40020080

08000bf0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08c      	sub	sp, #48	; 0x30
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000c00:	2200      	movs	r2, #0
 8000c02:	6879      	ldr	r1, [r7, #4]
 8000c04:	2036      	movs	r0, #54	; 0x36
 8000c06:	f000 fa8b 	bl	8001120 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c0a:	2036      	movs	r0, #54	; 0x36
 8000c0c:	f000 faa4 	bl	8001158 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c10:	4b1e      	ldr	r3, [pc, #120]	; (8000c8c <HAL_InitTick+0x9c>)
 8000c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c14:	4a1d      	ldr	r2, [pc, #116]	; (8000c8c <HAL_InitTick+0x9c>)
 8000c16:	f043 0310 	orr.w	r3, r3, #16
 8000c1a:	6593      	str	r3, [r2, #88]	; 0x58
 8000c1c:	4b1b      	ldr	r3, [pc, #108]	; (8000c8c <HAL_InitTick+0x9c>)
 8000c1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c20:	f003 0310 	and.w	r3, r3, #16
 8000c24:	60fb      	str	r3, [r7, #12]
 8000c26:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c28:	f107 0210 	add.w	r2, r7, #16
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	4611      	mov	r1, r2
 8000c32:	4618      	mov	r0, r3
 8000c34:	f001 fcc6 	bl	80025c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c38:	f001 fc98 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 8000c3c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c40:	4a13      	ldr	r2, [pc, #76]	; (8000c90 <HAL_InitTick+0xa0>)
 8000c42:	fba2 2303 	umull	r2, r3, r2, r3
 8000c46:	0c9b      	lsrs	r3, r3, #18
 8000c48:	3b01      	subs	r3, #1
 8000c4a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	; (8000c94 <HAL_InitTick+0xa4>)
 8000c4e:	4a12      	ldr	r2, [pc, #72]	; (8000c98 <HAL_InitTick+0xa8>)
 8000c50:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c52:	4b10      	ldr	r3, [pc, #64]	; (8000c94 <HAL_InitTick+0xa4>)
 8000c54:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c58:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c5a:	4a0e      	ldr	r2, [pc, #56]	; (8000c94 <HAL_InitTick+0xa4>)
 8000c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c5e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c60:	4b0c      	ldr	r3, [pc, #48]	; (8000c94 <HAL_InitTick+0xa4>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c66:	4b0b      	ldr	r3, [pc, #44]	; (8000c94 <HAL_InitTick+0xa4>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000c6c:	4809      	ldr	r0, [pc, #36]	; (8000c94 <HAL_InitTick+0xa4>)
 8000c6e:	f002 f9f7 	bl	8003060 <HAL_TIM_Base_Init>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d104      	bne.n	8000c82 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000c78:	4806      	ldr	r0, [pc, #24]	; (8000c94 <HAL_InitTick+0xa4>)
 8000c7a:	f002 fa53 	bl	8003124 <HAL_TIM_Base_Start_IT>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	e000      	b.n	8000c84 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3730      	adds	r7, #48	; 0x30
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	431bde83 	.word	0x431bde83
 8000c94:	20001b34 	.word	0x20001b34
 8000c98:	40001000 	.word	0x40001000

08000c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ca0:	e7fe      	b.n	8000ca0 <NMI_Handler+0x4>

08000ca2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ca6:	e7fe      	b.n	8000ca6 <HardFault_Handler+0x4>

08000ca8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cac:	e7fe      	b.n	8000cac <MemManage_Handler+0x4>

08000cae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cb2:	e7fe      	b.n	8000cb2 <BusFault_Handler+0x4>

08000cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cb8:	e7fe      	b.n	8000cb8 <UsageFault_Handler+0x4>

08000cba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cbe:	bf00      	nop
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000ccc:	4802      	ldr	r0, [pc, #8]	; (8000cd8 <DMA1_Channel6_IRQHandler+0x10>)
 8000cce:	f000 fbe8 	bl	80014a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20001988 	.word	0x20001988

08000cdc <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000ce0:	4802      	ldr	r0, [pc, #8]	; (8000cec <DMA1_Channel7_IRQHandler+0x10>)
 8000ce2:	f000 fbde 	bl	80014a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	200019d4 	.word	0x200019d4

08000cf0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000cf4:	4802      	ldr	r0, [pc, #8]	; (8000d00 <USART1_IRQHandler+0x10>)
 8000cf6:	f002 fdab 	bl	8003850 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20001a1c 	.word	0x20001a1c

08000d04 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d08:	4803      	ldr	r0, [pc, #12]	; (8000d18 <USART2_IRQHandler+0x14>)
 8000d0a:	f002 fda1 	bl	8003850 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  USER_UART2_IRQHandler();
 8000d0e:	f7ff fc2b 	bl	8000568 <USER_UART2_IRQHandler>
	/* USER CODE END USART2_IRQn 1 */
}
 8000d12:	bf00      	nop
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	20001ab0 	.word	0x20001ab0

08000d1c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d20:	4802      	ldr	r0, [pc, #8]	; (8000d2c <TIM6_DAC_IRQHandler+0x10>)
 8000d22:	f002 fa6f 	bl	8003204 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	20001b34 	.word	0x20001b34

08000d30 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60f8      	str	r0, [r7, #12]
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	617b      	str	r3, [r7, #20]
 8000d40:	e00a      	b.n	8000d58 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d42:	f3af 8000 	nop.w
 8000d46:	4601      	mov	r1, r0
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	1c5a      	adds	r2, r3, #1
 8000d4c:	60ba      	str	r2, [r7, #8]
 8000d4e:	b2ca      	uxtb	r2, r1
 8000d50:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	3301      	adds	r3, #1
 8000d56:	617b      	str	r3, [r7, #20]
 8000d58:	697a      	ldr	r2, [r7, #20]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	dbf0      	blt.n	8000d42 <_read+0x12>
	}

return len;
 8000d60:	687b      	ldr	r3, [r7, #4]
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3718      	adds	r7, #24
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b086      	sub	sp, #24
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	60f8      	str	r0, [r7, #12]
 8000d72:	60b9      	str	r1, [r7, #8]
 8000d74:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d76:	2300      	movs	r3, #0
 8000d78:	617b      	str	r3, [r7, #20]
 8000d7a:	e009      	b.n	8000d90 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	1c5a      	adds	r2, r3, #1
 8000d80:	60ba      	str	r2, [r7, #8]
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff fdeb 	bl	8000960 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	697a      	ldr	r2, [r7, #20]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	dbf1      	blt.n	8000d7c <_write+0x12>
	}
	return len;
 8000d98:	687b      	ldr	r3, [r7, #4]
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3718      	adds	r7, #24
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <_close>:

int _close(int file)
{
 8000da2:	b480      	push	{r7}
 8000da4:	b083      	sub	sp, #12
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
	return -1;
 8000daa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	370c      	adds	r7, #12
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	b083      	sub	sp, #12
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	6078      	str	r0, [r7, #4]
 8000dc2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dca:	605a      	str	r2, [r3, #4]
	return 0;
 8000dcc:	2300      	movs	r3, #0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	370c      	adds	r7, #12
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr

08000dda <_isatty>:

int _isatty(int file)
{
 8000dda:	b480      	push	{r7}
 8000ddc:	b083      	sub	sp, #12
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	6078      	str	r0, [r7, #4]
	return 1;
 8000de2:	2301      	movs	r3, #1
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b085      	sub	sp, #20
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60f8      	str	r0, [r7, #12]
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
	return 0;
 8000dfc:	2300      	movs	r3, #0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3714      	adds	r7, #20
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
	...

08000e0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e14:	4a14      	ldr	r2, [pc, #80]	; (8000e68 <_sbrk+0x5c>)
 8000e16:	4b15      	ldr	r3, [pc, #84]	; (8000e6c <_sbrk+0x60>)
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e20:	4b13      	ldr	r3, [pc, #76]	; (8000e70 <_sbrk+0x64>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d102      	bne.n	8000e2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e28:	4b11      	ldr	r3, [pc, #68]	; (8000e70 <_sbrk+0x64>)
 8000e2a:	4a12      	ldr	r2, [pc, #72]	; (8000e74 <_sbrk+0x68>)
 8000e2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e2e:	4b10      	ldr	r3, [pc, #64]	; (8000e70 <_sbrk+0x64>)
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4413      	add	r3, r2
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d207      	bcs.n	8000e4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e3c:	f006 fa4e 	bl	80072dc <__errno>
 8000e40:	4603      	mov	r3, r0
 8000e42:	220c      	movs	r2, #12
 8000e44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e4a:	e009      	b.n	8000e60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e4c:	4b08      	ldr	r3, [pc, #32]	; (8000e70 <_sbrk+0x64>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e52:	4b07      	ldr	r3, [pc, #28]	; (8000e70 <_sbrk+0x64>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4413      	add	r3, r2
 8000e5a:	4a05      	ldr	r2, [pc, #20]	; (8000e70 <_sbrk+0x64>)
 8000e5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e5e:	68fb      	ldr	r3, [r7, #12]
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3718      	adds	r7, #24
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20018000 	.word	0x20018000
 8000e6c:	00000400 	.word	0x00000400
 8000e70:	20000090 	.word	0x20000090
 8000e74:	20001bd8 	.word	0x20001bd8

08000e78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e7c:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <SystemInit+0x5c>)
 8000e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e82:	4a14      	ldr	r2, [pc, #80]	; (8000ed4 <SystemInit+0x5c>)
 8000e84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000e8c:	4b12      	ldr	r3, [pc, #72]	; (8000ed8 <SystemInit+0x60>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a11      	ldr	r2, [pc, #68]	; (8000ed8 <SystemInit+0x60>)
 8000e92:	f043 0301 	orr.w	r3, r3, #1
 8000e96:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000e98:	4b0f      	ldr	r3, [pc, #60]	; (8000ed8 <SystemInit+0x60>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000e9e:	4b0e      	ldr	r3, [pc, #56]	; (8000ed8 <SystemInit+0x60>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a0d      	ldr	r2, [pc, #52]	; (8000ed8 <SystemInit+0x60>)
 8000ea4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000ea8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000eac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000eae:	4b0a      	ldr	r3, [pc, #40]	; (8000ed8 <SystemInit+0x60>)
 8000eb0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000eb4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000eb6:	4b08      	ldr	r3, [pc, #32]	; (8000ed8 <SystemInit+0x60>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a07      	ldr	r2, [pc, #28]	; (8000ed8 <SystemInit+0x60>)
 8000ebc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ec0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000ec2:	4b05      	ldr	r3, [pc, #20]	; (8000ed8 <SystemInit+0x60>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	619a      	str	r2, [r3, #24]
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	e000ed00 	.word	0xe000ed00
 8000ed8:	40021000 	.word	0x40021000

08000edc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000edc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f14 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ee0:	f7ff ffca 	bl	8000e78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000ee4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000ee6:	e003      	b.n	8000ef0 <LoopCopyDataInit>

08000ee8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ee8:	4b0b      	ldr	r3, [pc, #44]	; (8000f18 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000eea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000eec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000eee:	3104      	adds	r1, #4

08000ef0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000ef0:	480a      	ldr	r0, [pc, #40]	; (8000f1c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000ef2:	4b0b      	ldr	r3, [pc, #44]	; (8000f20 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000ef4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000ef6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000ef8:	d3f6      	bcc.n	8000ee8 <CopyDataInit>
	ldr	r2, =_sbss
 8000efa:	4a0a      	ldr	r2, [pc, #40]	; (8000f24 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000efc:	e002      	b.n	8000f04 <LoopFillZerobss>

08000efe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000efe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000f00:	f842 3b04 	str.w	r3, [r2], #4

08000f04 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <LoopForever+0x16>)
	cmp	r2, r3
 8000f06:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000f08:	d3f9      	bcc.n	8000efe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f0a:	f006 f9ed 	bl	80072e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f0e:	f7ff fb9f 	bl	8000650 <main>

08000f12 <LoopForever>:

LoopForever:
    b LoopForever
 8000f12:	e7fe      	b.n	8000f12 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f14:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000f18:	08008490 	.word	0x08008490
	ldr	r0, =_sdata
 8000f1c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000f20:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8000f24:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8000f28:	20001bd4 	.word	0x20001bd4

08000f2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f2c:	e7fe      	b.n	8000f2c <ADC1_2_IRQHandler>
	...

08000f30 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f36:	2300      	movs	r3, #0
 8000f38:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f3a:	4b0c      	ldr	r3, [pc, #48]	; (8000f6c <HAL_Init+0x3c>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a0b      	ldr	r2, [pc, #44]	; (8000f6c <HAL_Init+0x3c>)
 8000f40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f44:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f46:	2003      	movs	r0, #3
 8000f48:	f000 f8df 	bl	800110a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f4c:	2000      	movs	r0, #0
 8000f4e:	f7ff fe4f 	bl	8000bf0 <HAL_InitTick>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d002      	beq.n	8000f5e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	71fb      	strb	r3, [r7, #7]
 8000f5c:	e001      	b.n	8000f62 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f5e:	f7ff fd3f 	bl	80009e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f62:	79fb      	ldrb	r3, [r7, #7]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40022000 	.word	0x40022000

08000f70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f74:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <HAL_IncTick+0x20>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <HAL_IncTick+0x24>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4413      	add	r3, r2
 8000f80:	4a04      	ldr	r2, [pc, #16]	; (8000f94 <HAL_IncTick+0x24>)
 8000f82:	6013      	str	r3, [r2, #0]
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	20000008 	.word	0x20000008
 8000f94:	20001b80 	.word	0x20001b80

08000f98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f9c:	4b03      	ldr	r3, [pc, #12]	; (8000fac <HAL_GetTick+0x14>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	20001b80 	.word	0x20001b80

08000fb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	f003 0307 	and.w	r3, r3, #7
 8000fbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fc0:	4b0c      	ldr	r3, [pc, #48]	; (8000ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fc6:	68ba      	ldr	r2, [r7, #8]
 8000fc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fcc:	4013      	ands	r3, r2
 8000fce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fe0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fe2:	4a04      	ldr	r2, [pc, #16]	; (8000ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	60d3      	str	r3, [r2, #12]
}
 8000fe8:	bf00      	nop
 8000fea:	3714      	adds	r7, #20
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ffc:	4b04      	ldr	r3, [pc, #16]	; (8001010 <__NVIC_GetPriorityGrouping+0x18>)
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	0a1b      	lsrs	r3, r3, #8
 8001002:	f003 0307 	and.w	r3, r3, #7
}
 8001006:	4618      	mov	r0, r3
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	e000ed00 	.word	0xe000ed00

08001014 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800101e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001022:	2b00      	cmp	r3, #0
 8001024:	db0b      	blt.n	800103e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	f003 021f 	and.w	r2, r3, #31
 800102c:	4907      	ldr	r1, [pc, #28]	; (800104c <__NVIC_EnableIRQ+0x38>)
 800102e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001032:	095b      	lsrs	r3, r3, #5
 8001034:	2001      	movs	r0, #1
 8001036:	fa00 f202 	lsl.w	r2, r0, r2
 800103a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800103e:	bf00      	nop
 8001040:	370c      	adds	r7, #12
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	e000e100 	.word	0xe000e100

08001050 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	6039      	str	r1, [r7, #0]
 800105a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800105c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001060:	2b00      	cmp	r3, #0
 8001062:	db0a      	blt.n	800107a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	b2da      	uxtb	r2, r3
 8001068:	490c      	ldr	r1, [pc, #48]	; (800109c <__NVIC_SetPriority+0x4c>)
 800106a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106e:	0112      	lsls	r2, r2, #4
 8001070:	b2d2      	uxtb	r2, r2
 8001072:	440b      	add	r3, r1
 8001074:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001078:	e00a      	b.n	8001090 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	b2da      	uxtb	r2, r3
 800107e:	4908      	ldr	r1, [pc, #32]	; (80010a0 <__NVIC_SetPriority+0x50>)
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	f003 030f 	and.w	r3, r3, #15
 8001086:	3b04      	subs	r3, #4
 8001088:	0112      	lsls	r2, r2, #4
 800108a:	b2d2      	uxtb	r2, r2
 800108c:	440b      	add	r3, r1
 800108e:	761a      	strb	r2, [r3, #24]
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	e000e100 	.word	0xe000e100
 80010a0:	e000ed00 	.word	0xe000ed00

080010a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b089      	sub	sp, #36	; 0x24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	60f8      	str	r0, [r7, #12]
 80010ac:	60b9      	str	r1, [r7, #8]
 80010ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f003 0307 	and.w	r3, r3, #7
 80010b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	f1c3 0307 	rsb	r3, r3, #7
 80010be:	2b04      	cmp	r3, #4
 80010c0:	bf28      	it	cs
 80010c2:	2304      	movcs	r3, #4
 80010c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	3304      	adds	r3, #4
 80010ca:	2b06      	cmp	r3, #6
 80010cc:	d902      	bls.n	80010d4 <NVIC_EncodePriority+0x30>
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	3b03      	subs	r3, #3
 80010d2:	e000      	b.n	80010d6 <NVIC_EncodePriority+0x32>
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	fa02 f303 	lsl.w	r3, r2, r3
 80010e2:	43da      	mvns	r2, r3
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	401a      	ands	r2, r3
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	fa01 f303 	lsl.w	r3, r1, r3
 80010f6:	43d9      	mvns	r1, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010fc:	4313      	orrs	r3, r2
         );
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3724      	adds	r7, #36	; 0x24
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr

0800110a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	b082      	sub	sp, #8
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f7ff ff4c 	bl	8000fb0 <__NVIC_SetPriorityGrouping>
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	60b9      	str	r1, [r7, #8]
 800112a:	607a      	str	r2, [r7, #4]
 800112c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001132:	f7ff ff61 	bl	8000ff8 <__NVIC_GetPriorityGrouping>
 8001136:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	68b9      	ldr	r1, [r7, #8]
 800113c:	6978      	ldr	r0, [r7, #20]
 800113e:	f7ff ffb1 	bl	80010a4 <NVIC_EncodePriority>
 8001142:	4602      	mov	r2, r0
 8001144:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001148:	4611      	mov	r1, r2
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff ff80 	bl	8001050 <__NVIC_SetPriority>
}
 8001150:	bf00      	nop
 8001152:	3718      	adds	r7, #24
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}

08001158 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff ff54 	bl	8001014 <__NVIC_EnableIRQ>
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001174:	b480      	push	{r7}
 8001176:	b085      	sub	sp, #20
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d101      	bne.n	8001186 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e098      	b.n	80012b8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	461a      	mov	r2, r3
 800118c:	4b4d      	ldr	r3, [pc, #308]	; (80012c4 <HAL_DMA_Init+0x150>)
 800118e:	429a      	cmp	r2, r3
 8001190:	d80f      	bhi.n	80011b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	461a      	mov	r2, r3
 8001198:	4b4b      	ldr	r3, [pc, #300]	; (80012c8 <HAL_DMA_Init+0x154>)
 800119a:	4413      	add	r3, r2
 800119c:	4a4b      	ldr	r2, [pc, #300]	; (80012cc <HAL_DMA_Init+0x158>)
 800119e:	fba2 2303 	umull	r2, r3, r2, r3
 80011a2:	091b      	lsrs	r3, r3, #4
 80011a4:	009a      	lsls	r2, r3, #2
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a48      	ldr	r2, [pc, #288]	; (80012d0 <HAL_DMA_Init+0x15c>)
 80011ae:	641a      	str	r2, [r3, #64]	; 0x40
 80011b0:	e00e      	b.n	80011d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	461a      	mov	r2, r3
 80011b8:	4b46      	ldr	r3, [pc, #280]	; (80012d4 <HAL_DMA_Init+0x160>)
 80011ba:	4413      	add	r3, r2
 80011bc:	4a43      	ldr	r2, [pc, #268]	; (80012cc <HAL_DMA_Init+0x158>)
 80011be:	fba2 2303 	umull	r2, r3, r2, r3
 80011c2:	091b      	lsrs	r3, r3, #4
 80011c4:	009a      	lsls	r2, r3, #2
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a42      	ldr	r2, [pc, #264]	; (80012d8 <HAL_DMA_Init+0x164>)
 80011ce:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2202      	movs	r2, #2
 80011d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80011e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80011ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80011f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	691b      	ldr	r3, [r3, #16]
 80011fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001200:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800120c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6a1b      	ldr	r3, [r3, #32]
 8001212:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001214:	68fa      	ldr	r2, [r7, #12]
 8001216:	4313      	orrs	r3, r2
 8001218:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	68fa      	ldr	r2, [r7, #12]
 8001220:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800122a:	d039      	beq.n	80012a0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001230:	4a27      	ldr	r2, [pc, #156]	; (80012d0 <HAL_DMA_Init+0x15c>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d11a      	bne.n	800126c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001236:	4b29      	ldr	r3, [pc, #164]	; (80012dc <HAL_DMA_Init+0x168>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123e:	f003 031c 	and.w	r3, r3, #28
 8001242:	210f      	movs	r1, #15
 8001244:	fa01 f303 	lsl.w	r3, r1, r3
 8001248:	43db      	mvns	r3, r3
 800124a:	4924      	ldr	r1, [pc, #144]	; (80012dc <HAL_DMA_Init+0x168>)
 800124c:	4013      	ands	r3, r2
 800124e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001250:	4b22      	ldr	r3, [pc, #136]	; (80012dc <HAL_DMA_Init+0x168>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6859      	ldr	r1, [r3, #4]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125c:	f003 031c 	and.w	r3, r3, #28
 8001260:	fa01 f303 	lsl.w	r3, r1, r3
 8001264:	491d      	ldr	r1, [pc, #116]	; (80012dc <HAL_DMA_Init+0x168>)
 8001266:	4313      	orrs	r3, r2
 8001268:	600b      	str	r3, [r1, #0]
 800126a:	e019      	b.n	80012a0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800126c:	4b1c      	ldr	r3, [pc, #112]	; (80012e0 <HAL_DMA_Init+0x16c>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001274:	f003 031c 	and.w	r3, r3, #28
 8001278:	210f      	movs	r1, #15
 800127a:	fa01 f303 	lsl.w	r3, r1, r3
 800127e:	43db      	mvns	r3, r3
 8001280:	4917      	ldr	r1, [pc, #92]	; (80012e0 <HAL_DMA_Init+0x16c>)
 8001282:	4013      	ands	r3, r2
 8001284:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001286:	4b16      	ldr	r3, [pc, #88]	; (80012e0 <HAL_DMA_Init+0x16c>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6859      	ldr	r1, [r3, #4]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001292:	f003 031c 	and.w	r3, r3, #28
 8001296:	fa01 f303 	lsl.w	r3, r1, r3
 800129a:	4911      	ldr	r1, [pc, #68]	; (80012e0 <HAL_DMA_Init+0x16c>)
 800129c:	4313      	orrs	r3, r2
 800129e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2200      	movs	r2, #0
 80012a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2201      	movs	r2, #1
 80012aa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80012b6:	2300      	movs	r3, #0
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3714      	adds	r7, #20
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	40020407 	.word	0x40020407
 80012c8:	bffdfff8 	.word	0xbffdfff8
 80012cc:	cccccccd 	.word	0xcccccccd
 80012d0:	40020000 	.word	0x40020000
 80012d4:	bffdfbf8 	.word	0xbffdfbf8
 80012d8:	40020400 	.word	0x40020400
 80012dc:	400200a8 	.word	0x400200a8
 80012e0:	400204a8 	.word	0x400204a8

080012e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b086      	sub	sp, #24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
 80012f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80012f2:	2300      	movs	r3, #0
 80012f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d101      	bne.n	8001304 <HAL_DMA_Start_IT+0x20>
 8001300:	2302      	movs	r3, #2
 8001302:	e04b      	b.n	800139c <HAL_DMA_Start_IT+0xb8>
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	2201      	movs	r2, #1
 8001308:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001312:	b2db      	uxtb	r3, r3
 8001314:	2b01      	cmp	r3, #1
 8001316:	d13a      	bne.n	800138e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	2202      	movs	r2, #2
 800131c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2200      	movs	r2, #0
 8001324:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f022 0201 	bic.w	r2, r2, #1
 8001334:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	687a      	ldr	r2, [r7, #4]
 800133a:	68b9      	ldr	r1, [r7, #8]
 800133c:	68f8      	ldr	r0, [r7, #12]
 800133e:	f000 f95f 	bl	8001600 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	2b00      	cmp	r3, #0
 8001348:	d008      	beq.n	800135c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f042 020e 	orr.w	r2, r2, #14
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	e00f      	b.n	800137c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f022 0204 	bic.w	r2, r2, #4
 800136a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f042 020a 	orr.w	r2, r2, #10
 800137a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f042 0201 	orr.w	r2, r2, #1
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	e005      	b.n	800139a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	2200      	movs	r2, #0
 8001392:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001396:	2302      	movs	r3, #2
 8001398:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800139a:	7dfb      	ldrb	r3, [r7, #23]
}
 800139c:	4618      	mov	r0, r3
 800139e:	3718      	adds	r7, #24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013ac:	2300      	movs	r3, #0
 80013ae:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d008      	beq.n	80013ce <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2204      	movs	r2, #4
 80013c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2200      	movs	r2, #0
 80013c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e022      	b.n	8001414 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f022 020e 	bic.w	r2, r2, #14
 80013dc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f022 0201 	bic.w	r2, r2, #1
 80013ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f2:	f003 021c 	and.w	r2, r3, #28
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fa:	2101      	movs	r1, #1
 80013fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001400:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2201      	movs	r2, #1
 8001406:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2200      	movs	r2, #0
 800140e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001412:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001414:	4618      	mov	r0, r3
 8001416:	3714      	adds	r7, #20
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001428:	2300      	movs	r3, #0
 800142a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2b02      	cmp	r3, #2
 8001436:	d005      	beq.n	8001444 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2204      	movs	r2, #4
 800143c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	73fb      	strb	r3, [r7, #15]
 8001442:	e029      	b.n	8001498 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f022 020e 	bic.w	r2, r2, #14
 8001452:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f022 0201 	bic.w	r2, r2, #1
 8001462:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001468:	f003 021c 	and.w	r2, r3, #28
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001470:	2101      	movs	r1, #1
 8001472:	fa01 f202 	lsl.w	r2, r1, r2
 8001476:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2201      	movs	r2, #1
 800147c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2200      	movs	r2, #0
 8001484:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800148c:	2b00      	cmp	r3, #0
 800148e:	d003      	beq.n	8001498 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	4798      	blx	r3
    }
  }
  return status;
 8001498:	7bfb      	ldrb	r3, [r7, #15]
}
 800149a:	4618      	mov	r0, r3
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	b084      	sub	sp, #16
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014be:	f003 031c 	and.w	r3, r3, #28
 80014c2:	2204      	movs	r2, #4
 80014c4:	409a      	lsls	r2, r3
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	4013      	ands	r3, r2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d026      	beq.n	800151c <HAL_DMA_IRQHandler+0x7a>
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	f003 0304 	and.w	r3, r3, #4
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d021      	beq.n	800151c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0320 	and.w	r3, r3, #32
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d107      	bne.n	80014f6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f022 0204 	bic.w	r2, r2, #4
 80014f4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fa:	f003 021c 	and.w	r2, r3, #28
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001502:	2104      	movs	r1, #4
 8001504:	fa01 f202 	lsl.w	r2, r1, r2
 8001508:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	2b00      	cmp	r3, #0
 8001510:	d071      	beq.n	80015f6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800151a:	e06c      	b.n	80015f6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001520:	f003 031c 	and.w	r3, r3, #28
 8001524:	2202      	movs	r2, #2
 8001526:	409a      	lsls	r2, r3
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	4013      	ands	r3, r2
 800152c:	2b00      	cmp	r3, #0
 800152e:	d02e      	beq.n	800158e <HAL_DMA_IRQHandler+0xec>
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	2b00      	cmp	r3, #0
 8001538:	d029      	beq.n	800158e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0320 	and.w	r3, r3, #32
 8001544:	2b00      	cmp	r3, #0
 8001546:	d10b      	bne.n	8001560 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f022 020a 	bic.w	r2, r2, #10
 8001556:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2201      	movs	r2, #1
 800155c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001564:	f003 021c 	and.w	r2, r3, #28
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156c:	2102      	movs	r1, #2
 800156e:	fa01 f202 	lsl.w	r2, r1, r2
 8001572:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2200      	movs	r2, #0
 8001578:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001580:	2b00      	cmp	r3, #0
 8001582:	d038      	beq.n	80015f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800158c:	e033      	b.n	80015f6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001592:	f003 031c 	and.w	r3, r3, #28
 8001596:	2208      	movs	r2, #8
 8001598:	409a      	lsls	r2, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	4013      	ands	r3, r2
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d02a      	beq.n	80015f8 <HAL_DMA_IRQHandler+0x156>
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	f003 0308 	and.w	r3, r3, #8
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d025      	beq.n	80015f8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f022 020e 	bic.w	r2, r2, #14
 80015ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c0:	f003 021c 	and.w	r2, r3, #28
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c8:	2101      	movs	r1, #1
 80015ca:	fa01 f202 	lsl.w	r2, r1, r2
 80015ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2201      	movs	r2, #1
 80015d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2201      	movs	r2, #1
 80015da:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2200      	movs	r2, #0
 80015e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d004      	beq.n	80015f8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80015f6:	bf00      	nop
 80015f8:	bf00      	nop
}
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
 800160c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001612:	f003 021c 	and.w	r2, r3, #28
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161a:	2101      	movs	r1, #1
 800161c:	fa01 f202 	lsl.w	r2, r1, r2
 8001620:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	683a      	ldr	r2, [r7, #0]
 8001628:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	2b10      	cmp	r3, #16
 8001630:	d108      	bne.n	8001644 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	68ba      	ldr	r2, [r7, #8]
 8001640:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001642:	e007      	b.n	8001654 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	68ba      	ldr	r2, [r7, #8]
 800164a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	60da      	str	r2, [r3, #12]
}
 8001654:	bf00      	nop
 8001656:	3714      	adds	r7, #20
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001660:	b480      	push	{r7}
 8001662:	b087      	sub	sp, #28
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800166e:	e17f      	b.n	8001970 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	2101      	movs	r1, #1
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	fa01 f303 	lsl.w	r3, r1, r3
 800167c:	4013      	ands	r3, r2
 800167e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2b00      	cmp	r3, #0
 8001684:	f000 8171 	beq.w	800196a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d00b      	beq.n	80016a8 <HAL_GPIO_Init+0x48>
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b02      	cmp	r3, #2
 8001696:	d007      	beq.n	80016a8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800169c:	2b11      	cmp	r3, #17
 800169e:	d003      	beq.n	80016a8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	2b12      	cmp	r3, #18
 80016a6:	d130      	bne.n	800170a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	2203      	movs	r2, #3
 80016b4:	fa02 f303 	lsl.w	r3, r2, r3
 80016b8:	43db      	mvns	r3, r3
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	4013      	ands	r3, r2
 80016be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	68da      	ldr	r2, [r3, #12]
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	fa02 f303 	lsl.w	r3, r2, r3
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016de:	2201      	movs	r2, #1
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	43db      	mvns	r3, r3
 80016e8:	693a      	ldr	r2, [r7, #16]
 80016ea:	4013      	ands	r3, r2
 80016ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	091b      	lsrs	r3, r3, #4
 80016f4:	f003 0201 	and.w	r2, r3, #1
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	4313      	orrs	r3, r2
 8001702:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f003 0303 	and.w	r3, r3, #3
 8001712:	2b03      	cmp	r3, #3
 8001714:	d118      	bne.n	8001748 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800171a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800171c:	2201      	movs	r2, #1
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	43db      	mvns	r3, r3
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	4013      	ands	r3, r2
 800172a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	08db      	lsrs	r3, r3, #3
 8001732:	f003 0201 	and.w	r2, r3, #1
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	693a      	ldr	r2, [r7, #16]
 800173e:	4313      	orrs	r3, r2
 8001740:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	2203      	movs	r2, #3
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	43db      	mvns	r3, r3
 800175a:	693a      	ldr	r2, [r7, #16]
 800175c:	4013      	ands	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	689a      	ldr	r2, [r3, #8]
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	4313      	orrs	r3, r2
 8001770:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	693a      	ldr	r2, [r7, #16]
 8001776:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2b02      	cmp	r3, #2
 800177e:	d003      	beq.n	8001788 <HAL_GPIO_Init+0x128>
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	2b12      	cmp	r3, #18
 8001786:	d123      	bne.n	80017d0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	08da      	lsrs	r2, r3, #3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	3208      	adds	r2, #8
 8001790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001794:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	f003 0307 	and.w	r3, r3, #7
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	220f      	movs	r2, #15
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	43db      	mvns	r3, r3
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	4013      	ands	r3, r2
 80017aa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	691a      	ldr	r2, [r3, #16]
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	f003 0307 	and.w	r3, r3, #7
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	4313      	orrs	r3, r2
 80017c0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	08da      	lsrs	r2, r3, #3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	3208      	adds	r2, #8
 80017ca:	6939      	ldr	r1, [r7, #16]
 80017cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	2203      	movs	r2, #3
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	43db      	mvns	r3, r3
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4013      	ands	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f003 0203 	and.w	r2, r3, #3
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	693a      	ldr	r2, [r7, #16]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800180c:	2b00      	cmp	r3, #0
 800180e:	f000 80ac 	beq.w	800196a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001812:	4b5f      	ldr	r3, [pc, #380]	; (8001990 <HAL_GPIO_Init+0x330>)
 8001814:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001816:	4a5e      	ldr	r2, [pc, #376]	; (8001990 <HAL_GPIO_Init+0x330>)
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	6613      	str	r3, [r2, #96]	; 0x60
 800181e:	4b5c      	ldr	r3, [pc, #368]	; (8001990 <HAL_GPIO_Init+0x330>)
 8001820:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	60bb      	str	r3, [r7, #8]
 8001828:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800182a:	4a5a      	ldr	r2, [pc, #360]	; (8001994 <HAL_GPIO_Init+0x334>)
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	089b      	lsrs	r3, r3, #2
 8001830:	3302      	adds	r3, #2
 8001832:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001836:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	f003 0303 	and.w	r3, r3, #3
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	220f      	movs	r2, #15
 8001842:	fa02 f303 	lsl.w	r3, r2, r3
 8001846:	43db      	mvns	r3, r3
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	4013      	ands	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001854:	d025      	beq.n	80018a2 <HAL_GPIO_Init+0x242>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a4f      	ldr	r2, [pc, #316]	; (8001998 <HAL_GPIO_Init+0x338>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d01f      	beq.n	800189e <HAL_GPIO_Init+0x23e>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a4e      	ldr	r2, [pc, #312]	; (800199c <HAL_GPIO_Init+0x33c>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d019      	beq.n	800189a <HAL_GPIO_Init+0x23a>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a4d      	ldr	r2, [pc, #308]	; (80019a0 <HAL_GPIO_Init+0x340>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d013      	beq.n	8001896 <HAL_GPIO_Init+0x236>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a4c      	ldr	r2, [pc, #304]	; (80019a4 <HAL_GPIO_Init+0x344>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d00d      	beq.n	8001892 <HAL_GPIO_Init+0x232>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a4b      	ldr	r2, [pc, #300]	; (80019a8 <HAL_GPIO_Init+0x348>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d007      	beq.n	800188e <HAL_GPIO_Init+0x22e>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a4a      	ldr	r2, [pc, #296]	; (80019ac <HAL_GPIO_Init+0x34c>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d101      	bne.n	800188a <HAL_GPIO_Init+0x22a>
 8001886:	2306      	movs	r3, #6
 8001888:	e00c      	b.n	80018a4 <HAL_GPIO_Init+0x244>
 800188a:	2307      	movs	r3, #7
 800188c:	e00a      	b.n	80018a4 <HAL_GPIO_Init+0x244>
 800188e:	2305      	movs	r3, #5
 8001890:	e008      	b.n	80018a4 <HAL_GPIO_Init+0x244>
 8001892:	2304      	movs	r3, #4
 8001894:	e006      	b.n	80018a4 <HAL_GPIO_Init+0x244>
 8001896:	2303      	movs	r3, #3
 8001898:	e004      	b.n	80018a4 <HAL_GPIO_Init+0x244>
 800189a:	2302      	movs	r3, #2
 800189c:	e002      	b.n	80018a4 <HAL_GPIO_Init+0x244>
 800189e:	2301      	movs	r3, #1
 80018a0:	e000      	b.n	80018a4 <HAL_GPIO_Init+0x244>
 80018a2:	2300      	movs	r3, #0
 80018a4:	697a      	ldr	r2, [r7, #20]
 80018a6:	f002 0203 	and.w	r2, r2, #3
 80018aa:	0092      	lsls	r2, r2, #2
 80018ac:	4093      	lsls	r3, r2
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018b4:	4937      	ldr	r1, [pc, #220]	; (8001994 <HAL_GPIO_Init+0x334>)
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	089b      	lsrs	r3, r3, #2
 80018ba:	3302      	adds	r3, #2
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80018c2:	4b3b      	ldr	r3, [pc, #236]	; (80019b0 <HAL_GPIO_Init+0x350>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	43db      	mvns	r3, r3
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	4013      	ands	r3, r2
 80018d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d003      	beq.n	80018e6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80018de:	693a      	ldr	r2, [r7, #16]
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018e6:	4a32      	ldr	r2, [pc, #200]	; (80019b0 <HAL_GPIO_Init+0x350>)
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80018ec:	4b30      	ldr	r3, [pc, #192]	; (80019b0 <HAL_GPIO_Init+0x350>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	43db      	mvns	r3, r3
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	4013      	ands	r3, r2
 80018fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001904:	2b00      	cmp	r3, #0
 8001906:	d003      	beq.n	8001910 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001908:	693a      	ldr	r2, [r7, #16]
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	4313      	orrs	r3, r2
 800190e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001910:	4a27      	ldr	r2, [pc, #156]	; (80019b0 <HAL_GPIO_Init+0x350>)
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001916:	4b26      	ldr	r3, [pc, #152]	; (80019b0 <HAL_GPIO_Init+0x350>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	43db      	mvns	r3, r3
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	4013      	ands	r3, r2
 8001924:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	4313      	orrs	r3, r2
 8001938:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800193a:	4a1d      	ldr	r2, [pc, #116]	; (80019b0 <HAL_GPIO_Init+0x350>)
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001940:	4b1b      	ldr	r3, [pc, #108]	; (80019b0 <HAL_GPIO_Init+0x350>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	43db      	mvns	r3, r3
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	4013      	ands	r3, r2
 800194e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d003      	beq.n	8001964 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800195c:	693a      	ldr	r2, [r7, #16]
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	4313      	orrs	r3, r2
 8001962:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001964:	4a12      	ldr	r2, [pc, #72]	; (80019b0 <HAL_GPIO_Init+0x350>)
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	3301      	adds	r3, #1
 800196e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	fa22 f303 	lsr.w	r3, r2, r3
 800197a:	2b00      	cmp	r3, #0
 800197c:	f47f ae78 	bne.w	8001670 <HAL_GPIO_Init+0x10>
  }
}
 8001980:	bf00      	nop
 8001982:	bf00      	nop
 8001984:	371c      	adds	r7, #28
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	40021000 	.word	0x40021000
 8001994:	40010000 	.word	0x40010000
 8001998:	48000400 	.word	0x48000400
 800199c:	48000800 	.word	0x48000800
 80019a0:	48000c00 	.word	0x48000c00
 80019a4:	48001000 	.word	0x48001000
 80019a8:	48001400 	.word	0x48001400
 80019ac:	48001800 	.word	0x48001800
 80019b0:	40010400 	.word	0x40010400

080019b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	460b      	mov	r3, r1
 80019be:	807b      	strh	r3, [r7, #2]
 80019c0:	4613      	mov	r3, r2
 80019c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019c4:	787b      	ldrb	r3, [r7, #1]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d003      	beq.n	80019d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019ca:	887a      	ldrh	r2, [r7, #2]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019d0:	e002      	b.n	80019d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019d2:	887a      	ldrh	r2, [r7, #2]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019d8:	bf00      	nop
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80019e8:	4b04      	ldr	r3, [pc, #16]	; (80019fc <HAL_PWREx_GetVoltageRange+0x18>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	40007000 	.word	0x40007000

08001a00 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a0e:	d130      	bne.n	8001a72 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a10:	4b23      	ldr	r3, [pc, #140]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a1c:	d038      	beq.n	8001a90 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a1e:	4b20      	ldr	r3, [pc, #128]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a26:	4a1e      	ldr	r2, [pc, #120]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a2c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a2e:	4b1d      	ldr	r3, [pc, #116]	; (8001aa4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2232      	movs	r2, #50	; 0x32
 8001a34:	fb02 f303 	mul.w	r3, r2, r3
 8001a38:	4a1b      	ldr	r2, [pc, #108]	; (8001aa8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a3e:	0c9b      	lsrs	r3, r3, #18
 8001a40:	3301      	adds	r3, #1
 8001a42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a44:	e002      	b.n	8001a4c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a4c:	4b14      	ldr	r3, [pc, #80]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a4e:	695b      	ldr	r3, [r3, #20]
 8001a50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a58:	d102      	bne.n	8001a60 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d1f2      	bne.n	8001a46 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a60:	4b0f      	ldr	r3, [pc, #60]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a62:	695b      	ldr	r3, [r3, #20]
 8001a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a6c:	d110      	bne.n	8001a90 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e00f      	b.n	8001a92 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a72:	4b0b      	ldr	r3, [pc, #44]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a7e:	d007      	beq.n	8001a90 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a80:	4b07      	ldr	r3, [pc, #28]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a88:	4a05      	ldr	r2, [pc, #20]	; (8001aa0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a8e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3714      	adds	r7, #20
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	40007000 	.word	0x40007000
 8001aa4:	20000000 	.word	0x20000000
 8001aa8:	431bde83 	.word	0x431bde83

08001aac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b088      	sub	sp, #32
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e3d4      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001abe:	4ba1      	ldr	r3, [pc, #644]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f003 030c 	and.w	r3, r3, #12
 8001ac6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ac8:	4b9e      	ldr	r3, [pc, #632]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	f003 0303 	and.w	r3, r3, #3
 8001ad0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0310 	and.w	r3, r3, #16
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	f000 80e4 	beq.w	8001ca8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d007      	beq.n	8001af6 <HAL_RCC_OscConfig+0x4a>
 8001ae6:	69bb      	ldr	r3, [r7, #24]
 8001ae8:	2b0c      	cmp	r3, #12
 8001aea:	f040 808b 	bne.w	8001c04 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	f040 8087 	bne.w	8001c04 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001af6:	4b93      	ldr	r3, [pc, #588]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0302 	and.w	r3, r3, #2
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d005      	beq.n	8001b0e <HAL_RCC_OscConfig+0x62>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	699b      	ldr	r3, [r3, #24]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e3ac      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6a1a      	ldr	r2, [r3, #32]
 8001b12:	4b8c      	ldr	r3, [pc, #560]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0308 	and.w	r3, r3, #8
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d004      	beq.n	8001b28 <HAL_RCC_OscConfig+0x7c>
 8001b1e:	4b89      	ldr	r3, [pc, #548]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b26:	e005      	b.n	8001b34 <HAL_RCC_OscConfig+0x88>
 8001b28:	4b86      	ldr	r3, [pc, #536]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b2e:	091b      	lsrs	r3, r3, #4
 8001b30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d223      	bcs.n	8001b80 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a1b      	ldr	r3, [r3, #32]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f000 fd73 	bl	8002628 <RCC_SetFlashLatencyFromMSIRange>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e38d      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b4c:	4b7d      	ldr	r3, [pc, #500]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a7c      	ldr	r2, [pc, #496]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b52:	f043 0308 	orr.w	r3, r3, #8
 8001b56:	6013      	str	r3, [r2, #0]
 8001b58:	4b7a      	ldr	r3, [pc, #488]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a1b      	ldr	r3, [r3, #32]
 8001b64:	4977      	ldr	r1, [pc, #476]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b6a:	4b76      	ldr	r3, [pc, #472]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	021b      	lsls	r3, r3, #8
 8001b78:	4972      	ldr	r1, [pc, #456]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	604b      	str	r3, [r1, #4]
 8001b7e:	e025      	b.n	8001bcc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b80:	4b70      	ldr	r3, [pc, #448]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a6f      	ldr	r2, [pc, #444]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b86:	f043 0308 	orr.w	r3, r3, #8
 8001b8a:	6013      	str	r3, [r2, #0]
 8001b8c:	4b6d      	ldr	r3, [pc, #436]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6a1b      	ldr	r3, [r3, #32]
 8001b98:	496a      	ldr	r1, [pc, #424]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b9e:	4b69      	ldr	r3, [pc, #420]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	021b      	lsls	r3, r3, #8
 8001bac:	4965      	ldr	r1, [pc, #404]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d109      	bne.n	8001bcc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6a1b      	ldr	r3, [r3, #32]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 fd33 	bl	8002628 <RCC_SetFlashLatencyFromMSIRange>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e34d      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bcc:	f000 fc36 	bl	800243c <HAL_RCC_GetSysClockFreq>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	4b5c      	ldr	r3, [pc, #368]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	091b      	lsrs	r3, r3, #4
 8001bd8:	f003 030f 	and.w	r3, r3, #15
 8001bdc:	495a      	ldr	r1, [pc, #360]	; (8001d48 <HAL_RCC_OscConfig+0x29c>)
 8001bde:	5ccb      	ldrb	r3, [r1, r3]
 8001be0:	f003 031f 	and.w	r3, r3, #31
 8001be4:	fa22 f303 	lsr.w	r3, r2, r3
 8001be8:	4a58      	ldr	r2, [pc, #352]	; (8001d4c <HAL_RCC_OscConfig+0x2a0>)
 8001bea:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001bec:	4b58      	ldr	r3, [pc, #352]	; (8001d50 <HAL_RCC_OscConfig+0x2a4>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7fe fffd 	bl	8000bf0 <HAL_InitTick>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001bfa:	7bfb      	ldrb	r3, [r7, #15]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d052      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	e331      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d032      	beq.n	8001c72 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c0c:	4b4d      	ldr	r3, [pc, #308]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a4c      	ldr	r2, [pc, #304]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c18:	f7ff f9be 	bl	8000f98 <HAL_GetTick>
 8001c1c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c20:	f7ff f9ba 	bl	8000f98 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e31a      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c32:	4b44      	ldr	r3, [pc, #272]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d0f0      	beq.n	8001c20 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c3e:	4b41      	ldr	r3, [pc, #260]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a40      	ldr	r2, [pc, #256]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001c44:	f043 0308 	orr.w	r3, r3, #8
 8001c48:	6013      	str	r3, [r2, #0]
 8001c4a:	4b3e      	ldr	r3, [pc, #248]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6a1b      	ldr	r3, [r3, #32]
 8001c56:	493b      	ldr	r1, [pc, #236]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c5c:	4b39      	ldr	r3, [pc, #228]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	69db      	ldr	r3, [r3, #28]
 8001c68:	021b      	lsls	r3, r3, #8
 8001c6a:	4936      	ldr	r1, [pc, #216]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	604b      	str	r3, [r1, #4]
 8001c70:	e01a      	b.n	8001ca8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c72:	4b34      	ldr	r3, [pc, #208]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a33      	ldr	r2, [pc, #204]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001c78:	f023 0301 	bic.w	r3, r3, #1
 8001c7c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c7e:	f7ff f98b 	bl	8000f98 <HAL_GetTick>
 8001c82:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c84:	e008      	b.n	8001c98 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c86:	f7ff f987 	bl	8000f98 <HAL_GetTick>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d901      	bls.n	8001c98 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e2e7      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c98:	4b2a      	ldr	r3, [pc, #168]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d1f0      	bne.n	8001c86 <HAL_RCC_OscConfig+0x1da>
 8001ca4:	e000      	b.n	8001ca8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ca6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d074      	beq.n	8001d9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	2b08      	cmp	r3, #8
 8001cb8:	d005      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x21a>
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	2b0c      	cmp	r3, #12
 8001cbe:	d10e      	bne.n	8001cde <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	2b03      	cmp	r3, #3
 8001cc4:	d10b      	bne.n	8001cde <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cc6:	4b1f      	ldr	r3, [pc, #124]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d064      	beq.n	8001d9c <HAL_RCC_OscConfig+0x2f0>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d160      	bne.n	8001d9c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e2c4      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ce6:	d106      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x24a>
 8001ce8:	4b16      	ldr	r3, [pc, #88]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a15      	ldr	r2, [pc, #84]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001cee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cf2:	6013      	str	r3, [r2, #0]
 8001cf4:	e01d      	b.n	8001d32 <HAL_RCC_OscConfig+0x286>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001cfe:	d10c      	bne.n	8001d1a <HAL_RCC_OscConfig+0x26e>
 8001d00:	4b10      	ldr	r3, [pc, #64]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a0f      	ldr	r2, [pc, #60]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001d06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d0a:	6013      	str	r3, [r2, #0]
 8001d0c:	4b0d      	ldr	r3, [pc, #52]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a0c      	ldr	r2, [pc, #48]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001d12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d16:	6013      	str	r3, [r2, #0]
 8001d18:	e00b      	b.n	8001d32 <HAL_RCC_OscConfig+0x286>
 8001d1a:	4b0a      	ldr	r3, [pc, #40]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a09      	ldr	r2, [pc, #36]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001d20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	4b07      	ldr	r3, [pc, #28]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a06      	ldr	r2, [pc, #24]	; (8001d44 <HAL_RCC_OscConfig+0x298>)
 8001d2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d30:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d01c      	beq.n	8001d74 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d3a:	f7ff f92d 	bl	8000f98 <HAL_GetTick>
 8001d3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d40:	e011      	b.n	8001d66 <HAL_RCC_OscConfig+0x2ba>
 8001d42:	bf00      	nop
 8001d44:	40021000 	.word	0x40021000
 8001d48:	080083a0 	.word	0x080083a0
 8001d4c:	20000000 	.word	0x20000000
 8001d50:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d54:	f7ff f920 	bl	8000f98 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	2b64      	cmp	r3, #100	; 0x64
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e280      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d66:	4baf      	ldr	r3, [pc, #700]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d0f0      	beq.n	8001d54 <HAL_RCC_OscConfig+0x2a8>
 8001d72:	e014      	b.n	8001d9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d74:	f7ff f910 	bl	8000f98 <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d7a:	e008      	b.n	8001d8e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d7c:	f7ff f90c 	bl	8000f98 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b64      	cmp	r3, #100	; 0x64
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e26c      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d8e:	4ba5      	ldr	r3, [pc, #660]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1f0      	bne.n	8001d7c <HAL_RCC_OscConfig+0x2d0>
 8001d9a:	e000      	b.n	8001d9e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d060      	beq.n	8001e6c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	2b04      	cmp	r3, #4
 8001dae:	d005      	beq.n	8001dbc <HAL_RCC_OscConfig+0x310>
 8001db0:	69bb      	ldr	r3, [r7, #24]
 8001db2:	2b0c      	cmp	r3, #12
 8001db4:	d119      	bne.n	8001dea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d116      	bne.n	8001dea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dbc:	4b99      	ldr	r3, [pc, #612]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d005      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x328>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d101      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e249      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dd4:	4b93      	ldr	r3, [pc, #588]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	691b      	ldr	r3, [r3, #16]
 8001de0:	061b      	lsls	r3, r3, #24
 8001de2:	4990      	ldr	r1, [pc, #576]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001de8:	e040      	b.n	8001e6c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d023      	beq.n	8001e3a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001df2:	4b8c      	ldr	r3, [pc, #560]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a8b      	ldr	r2, [pc, #556]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001df8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfe:	f7ff f8cb 	bl	8000f98 <HAL_GetTick>
 8001e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e04:	e008      	b.n	8001e18 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e06:	f7ff f8c7 	bl	8000f98 <HAL_GetTick>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d901      	bls.n	8001e18 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001e14:	2303      	movs	r3, #3
 8001e16:	e227      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e18:	4b82      	ldr	r3, [pc, #520]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d0f0      	beq.n	8001e06 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e24:	4b7f      	ldr	r3, [pc, #508]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	691b      	ldr	r3, [r3, #16]
 8001e30:	061b      	lsls	r3, r3, #24
 8001e32:	497c      	ldr	r1, [pc, #496]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001e34:	4313      	orrs	r3, r2
 8001e36:	604b      	str	r3, [r1, #4]
 8001e38:	e018      	b.n	8001e6c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e3a:	4b7a      	ldr	r3, [pc, #488]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a79      	ldr	r2, [pc, #484]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001e40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e46:	f7ff f8a7 	bl	8000f98 <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e4e:	f7ff f8a3 	bl	8000f98 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e203      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e60:	4b70      	ldr	r3, [pc, #448]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d1f0      	bne.n	8001e4e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0308 	and.w	r3, r3, #8
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d03c      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	695b      	ldr	r3, [r3, #20]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d01c      	beq.n	8001eba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e80:	4b68      	ldr	r3, [pc, #416]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001e82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e86:	4a67      	ldr	r2, [pc, #412]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001e88:	f043 0301 	orr.w	r3, r3, #1
 8001e8c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e90:	f7ff f882 	bl	8000f98 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e96:	e008      	b.n	8001eaa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e98:	f7ff f87e 	bl	8000f98 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e1de      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001eaa:	4b5e      	ldr	r3, [pc, #376]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001eac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d0ef      	beq.n	8001e98 <HAL_RCC_OscConfig+0x3ec>
 8001eb8:	e01b      	b.n	8001ef2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eba:	4b5a      	ldr	r3, [pc, #360]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001ebc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ec0:	4a58      	ldr	r2, [pc, #352]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001ec2:	f023 0301 	bic.w	r3, r3, #1
 8001ec6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eca:	f7ff f865 	bl	8000f98 <HAL_GetTick>
 8001ece:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ed0:	e008      	b.n	8001ee4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ed2:	f7ff f861 	bl	8000f98 <HAL_GetTick>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e1c1      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ee4:	4b4f      	ldr	r3, [pc, #316]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001ee6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d1ef      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0304 	and.w	r3, r3, #4
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	f000 80a6 	beq.w	800204c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f00:	2300      	movs	r3, #0
 8001f02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001f04:	4b47      	ldr	r3, [pc, #284]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001f06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d10d      	bne.n	8001f2c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f10:	4b44      	ldr	r3, [pc, #272]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001f12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f14:	4a43      	ldr	r2, [pc, #268]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001f16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f1a:	6593      	str	r3, [r2, #88]	; 0x58
 8001f1c:	4b41      	ldr	r3, [pc, #260]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f24:	60bb      	str	r3, [r7, #8]
 8001f26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f2c:	4b3e      	ldr	r3, [pc, #248]	; (8002028 <HAL_RCC_OscConfig+0x57c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d118      	bne.n	8001f6a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f38:	4b3b      	ldr	r3, [pc, #236]	; (8002028 <HAL_RCC_OscConfig+0x57c>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a3a      	ldr	r2, [pc, #232]	; (8002028 <HAL_RCC_OscConfig+0x57c>)
 8001f3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f44:	f7ff f828 	bl	8000f98 <HAL_GetTick>
 8001f48:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f4a:	e008      	b.n	8001f5e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f4c:	f7ff f824 	bl	8000f98 <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d901      	bls.n	8001f5e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e184      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f5e:	4b32      	ldr	r3, [pc, #200]	; (8002028 <HAL_RCC_OscConfig+0x57c>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d0f0      	beq.n	8001f4c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d108      	bne.n	8001f84 <HAL_RCC_OscConfig+0x4d8>
 8001f72:	4b2c      	ldr	r3, [pc, #176]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f78:	4a2a      	ldr	r2, [pc, #168]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001f7a:	f043 0301 	orr.w	r3, r3, #1
 8001f7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f82:	e024      	b.n	8001fce <HAL_RCC_OscConfig+0x522>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	2b05      	cmp	r3, #5
 8001f8a:	d110      	bne.n	8001fae <HAL_RCC_OscConfig+0x502>
 8001f8c:	4b25      	ldr	r3, [pc, #148]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f92:	4a24      	ldr	r2, [pc, #144]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001f94:	f043 0304 	orr.w	r3, r3, #4
 8001f98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f9c:	4b21      	ldr	r3, [pc, #132]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fa2:	4a20      	ldr	r2, [pc, #128]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001fa4:	f043 0301 	orr.w	r3, r3, #1
 8001fa8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fac:	e00f      	b.n	8001fce <HAL_RCC_OscConfig+0x522>
 8001fae:	4b1d      	ldr	r3, [pc, #116]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fb4:	4a1b      	ldr	r2, [pc, #108]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001fb6:	f023 0301 	bic.w	r3, r3, #1
 8001fba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fbe:	4b19      	ldr	r3, [pc, #100]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fc4:	4a17      	ldr	r2, [pc, #92]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001fc6:	f023 0304 	bic.w	r3, r3, #4
 8001fca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d016      	beq.n	8002004 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd6:	f7fe ffdf 	bl	8000f98 <HAL_GetTick>
 8001fda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fdc:	e00a      	b.n	8001ff4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fde:	f7fe ffdb 	bl	8000f98 <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d901      	bls.n	8001ff4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e139      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	; (8002024 <HAL_RCC_OscConfig+0x578>)
 8001ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d0ed      	beq.n	8001fde <HAL_RCC_OscConfig+0x532>
 8002002:	e01a      	b.n	800203a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002004:	f7fe ffc8 	bl	8000f98 <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800200a:	e00f      	b.n	800202c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800200c:	f7fe ffc4 	bl	8000f98 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	f241 3288 	movw	r2, #5000	; 0x1388
 800201a:	4293      	cmp	r3, r2
 800201c:	d906      	bls.n	800202c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e122      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
 8002022:	bf00      	nop
 8002024:	40021000 	.word	0x40021000
 8002028:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800202c:	4b90      	ldr	r3, [pc, #576]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 800202e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002032:	f003 0302 	and.w	r3, r3, #2
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1e8      	bne.n	800200c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800203a:	7ffb      	ldrb	r3, [r7, #31]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d105      	bne.n	800204c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002040:	4b8b      	ldr	r3, [pc, #556]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002044:	4a8a      	ldr	r2, [pc, #552]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002046:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800204a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002050:	2b00      	cmp	r3, #0
 8002052:	f000 8108 	beq.w	8002266 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800205a:	2b02      	cmp	r3, #2
 800205c:	f040 80d0 	bne.w	8002200 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002060:	4b83      	ldr	r3, [pc, #524]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	f003 0203 	and.w	r2, r3, #3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002070:	429a      	cmp	r2, r3
 8002072:	d130      	bne.n	80020d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	3b01      	subs	r3, #1
 8002080:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002082:	429a      	cmp	r2, r3
 8002084:	d127      	bne.n	80020d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002090:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002092:	429a      	cmp	r2, r3
 8002094:	d11f      	bne.n	80020d6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80020a0:	2a07      	cmp	r2, #7
 80020a2:	bf14      	ite	ne
 80020a4:	2201      	movne	r2, #1
 80020a6:	2200      	moveq	r2, #0
 80020a8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d113      	bne.n	80020d6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020b8:	085b      	lsrs	r3, r3, #1
 80020ba:	3b01      	subs	r3, #1
 80020bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80020be:	429a      	cmp	r2, r3
 80020c0:	d109      	bne.n	80020d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020cc:	085b      	lsrs	r3, r3, #1
 80020ce:	3b01      	subs	r3, #1
 80020d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d06e      	beq.n	80021b4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	2b0c      	cmp	r3, #12
 80020da:	d069      	beq.n	80021b0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80020dc:	4b64      	ldr	r3, [pc, #400]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d105      	bne.n	80020f4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80020e8:	4b61      	ldr	r3, [pc, #388]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e0b7      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80020f8:	4b5d      	ldr	r3, [pc, #372]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a5c      	ldr	r2, [pc, #368]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 80020fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002102:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002104:	f7fe ff48 	bl	8000f98 <HAL_GetTick>
 8002108:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800210a:	e008      	b.n	800211e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800210c:	f7fe ff44 	bl	8000f98 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e0a4      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800211e:	4b54      	ldr	r3, [pc, #336]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1f0      	bne.n	800210c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800212a:	4b51      	ldr	r3, [pc, #324]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 800212c:	68da      	ldr	r2, [r3, #12]
 800212e:	4b51      	ldr	r3, [pc, #324]	; (8002274 <HAL_RCC_OscConfig+0x7c8>)
 8002130:	4013      	ands	r3, r2
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800213a:	3a01      	subs	r2, #1
 800213c:	0112      	lsls	r2, r2, #4
 800213e:	4311      	orrs	r1, r2
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002144:	0212      	lsls	r2, r2, #8
 8002146:	4311      	orrs	r1, r2
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800214c:	0852      	lsrs	r2, r2, #1
 800214e:	3a01      	subs	r2, #1
 8002150:	0552      	lsls	r2, r2, #21
 8002152:	4311      	orrs	r1, r2
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002158:	0852      	lsrs	r2, r2, #1
 800215a:	3a01      	subs	r2, #1
 800215c:	0652      	lsls	r2, r2, #25
 800215e:	4311      	orrs	r1, r2
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002164:	0912      	lsrs	r2, r2, #4
 8002166:	0452      	lsls	r2, r2, #17
 8002168:	430a      	orrs	r2, r1
 800216a:	4941      	ldr	r1, [pc, #260]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 800216c:	4313      	orrs	r3, r2
 800216e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002170:	4b3f      	ldr	r3, [pc, #252]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a3e      	ldr	r2, [pc, #248]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002176:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800217a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800217c:	4b3c      	ldr	r3, [pc, #240]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	4a3b      	ldr	r2, [pc, #236]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002182:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002186:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002188:	f7fe ff06 	bl	8000f98 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800218e:	e008      	b.n	80021a2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002190:	f7fe ff02 	bl	8000f98 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e062      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021a2:	4b33      	ldr	r3, [pc, #204]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d0f0      	beq.n	8002190 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021ae:	e05a      	b.n	8002266 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e059      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021b4:	4b2e      	ldr	r3, [pc, #184]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d152      	bne.n	8002266 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80021c0:	4b2b      	ldr	r3, [pc, #172]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a2a      	ldr	r2, [pc, #168]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 80021c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021cc:	4b28      	ldr	r3, [pc, #160]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	4a27      	ldr	r2, [pc, #156]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 80021d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80021d8:	f7fe fede 	bl	8000f98 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021e0:	f7fe feda 	bl	8000f98 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e03a      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021f2:	4b1f      	ldr	r3, [pc, #124]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d0f0      	beq.n	80021e0 <HAL_RCC_OscConfig+0x734>
 80021fe:	e032      	b.n	8002266 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	2b0c      	cmp	r3, #12
 8002204:	d02d      	beq.n	8002262 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002206:	4b1a      	ldr	r3, [pc, #104]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a19      	ldr	r2, [pc, #100]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 800220c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002210:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002212:	4b17      	ldr	r3, [pc, #92]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d105      	bne.n	800222a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800221e:	4b14      	ldr	r3, [pc, #80]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	4a13      	ldr	r2, [pc, #76]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002224:	f023 0303 	bic.w	r3, r3, #3
 8002228:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800222a:	4b11      	ldr	r3, [pc, #68]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	4a10      	ldr	r2, [pc, #64]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002230:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002234:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002238:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800223a:	f7fe fead 	bl	8000f98 <HAL_GetTick>
 800223e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002240:	e008      	b.n	8002254 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002242:	f7fe fea9 	bl	8000f98 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e009      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002254:	4b06      	ldr	r3, [pc, #24]	; (8002270 <HAL_RCC_OscConfig+0x7c4>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1f0      	bne.n	8002242 <HAL_RCC_OscConfig+0x796>
 8002260:	e001      	b.n	8002266 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e000      	b.n	8002268 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	3720      	adds	r7, #32
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40021000 	.word	0x40021000
 8002274:	f99d808c 	.word	0xf99d808c

08002278 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e0c8      	b.n	800241e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800228c:	4b66      	ldr	r3, [pc, #408]	; (8002428 <HAL_RCC_ClockConfig+0x1b0>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0307 	and.w	r3, r3, #7
 8002294:	683a      	ldr	r2, [r7, #0]
 8002296:	429a      	cmp	r2, r3
 8002298:	d910      	bls.n	80022bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800229a:	4b63      	ldr	r3, [pc, #396]	; (8002428 <HAL_RCC_ClockConfig+0x1b0>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f023 0207 	bic.w	r2, r3, #7
 80022a2:	4961      	ldr	r1, [pc, #388]	; (8002428 <HAL_RCC_ClockConfig+0x1b0>)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022aa:	4b5f      	ldr	r3, [pc, #380]	; (8002428 <HAL_RCC_ClockConfig+0x1b0>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0307 	and.w	r3, r3, #7
 80022b2:	683a      	ldr	r2, [r7, #0]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d001      	beq.n	80022bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e0b0      	b.n	800241e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d04c      	beq.n	8002362 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	2b03      	cmp	r3, #3
 80022ce:	d107      	bne.n	80022e0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022d0:	4b56      	ldr	r3, [pc, #344]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d121      	bne.n	8002320 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e09e      	b.n	800241e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d107      	bne.n	80022f8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022e8:	4b50      	ldr	r3, [pc, #320]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d115      	bne.n	8002320 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e092      	b.n	800241e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d107      	bne.n	8002310 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002300:	4b4a      	ldr	r3, [pc, #296]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0302 	and.w	r3, r3, #2
 8002308:	2b00      	cmp	r3, #0
 800230a:	d109      	bne.n	8002320 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e086      	b.n	800241e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002310:	4b46      	ldr	r3, [pc, #280]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002318:	2b00      	cmp	r3, #0
 800231a:	d101      	bne.n	8002320 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e07e      	b.n	800241e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002320:	4b42      	ldr	r3, [pc, #264]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f023 0203 	bic.w	r2, r3, #3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	493f      	ldr	r1, [pc, #252]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 800232e:	4313      	orrs	r3, r2
 8002330:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002332:	f7fe fe31 	bl	8000f98 <HAL_GetTick>
 8002336:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002338:	e00a      	b.n	8002350 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800233a:	f7fe fe2d 	bl	8000f98 <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	f241 3288 	movw	r2, #5000	; 0x1388
 8002348:	4293      	cmp	r3, r2
 800234a:	d901      	bls.n	8002350 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e066      	b.n	800241e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002350:	4b36      	ldr	r3, [pc, #216]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f003 020c 	and.w	r2, r3, #12
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	429a      	cmp	r2, r3
 8002360:	d1eb      	bne.n	800233a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d008      	beq.n	8002380 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800236e:	4b2f      	ldr	r3, [pc, #188]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	492c      	ldr	r1, [pc, #176]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 800237c:	4313      	orrs	r3, r2
 800237e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002380:	4b29      	ldr	r3, [pc, #164]	; (8002428 <HAL_RCC_ClockConfig+0x1b0>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0307 	and.w	r3, r3, #7
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	429a      	cmp	r2, r3
 800238c:	d210      	bcs.n	80023b0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800238e:	4b26      	ldr	r3, [pc, #152]	; (8002428 <HAL_RCC_ClockConfig+0x1b0>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f023 0207 	bic.w	r2, r3, #7
 8002396:	4924      	ldr	r1, [pc, #144]	; (8002428 <HAL_RCC_ClockConfig+0x1b0>)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	4313      	orrs	r3, r2
 800239c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800239e:	4b22      	ldr	r3, [pc, #136]	; (8002428 <HAL_RCC_ClockConfig+0x1b0>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0307 	and.w	r3, r3, #7
 80023a6:	683a      	ldr	r2, [r7, #0]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d001      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e036      	b.n	800241e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d008      	beq.n	80023ce <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023bc:	4b1b      	ldr	r3, [pc, #108]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	4918      	ldr	r1, [pc, #96]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 80023ca:	4313      	orrs	r3, r2
 80023cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0308 	and.w	r3, r3, #8
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d009      	beq.n	80023ee <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023da:	4b14      	ldr	r3, [pc, #80]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	4910      	ldr	r1, [pc, #64]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023ee:	f000 f825 	bl	800243c <HAL_RCC_GetSysClockFreq>
 80023f2:	4602      	mov	r2, r0
 80023f4:	4b0d      	ldr	r3, [pc, #52]	; (800242c <HAL_RCC_ClockConfig+0x1b4>)
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	091b      	lsrs	r3, r3, #4
 80023fa:	f003 030f 	and.w	r3, r3, #15
 80023fe:	490c      	ldr	r1, [pc, #48]	; (8002430 <HAL_RCC_ClockConfig+0x1b8>)
 8002400:	5ccb      	ldrb	r3, [r1, r3]
 8002402:	f003 031f 	and.w	r3, r3, #31
 8002406:	fa22 f303 	lsr.w	r3, r2, r3
 800240a:	4a0a      	ldr	r2, [pc, #40]	; (8002434 <HAL_RCC_ClockConfig+0x1bc>)
 800240c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800240e:	4b0a      	ldr	r3, [pc, #40]	; (8002438 <HAL_RCC_ClockConfig+0x1c0>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe fbec 	bl	8000bf0 <HAL_InitTick>
 8002418:	4603      	mov	r3, r0
 800241a:	72fb      	strb	r3, [r7, #11]

  return status;
 800241c:	7afb      	ldrb	r3, [r7, #11]
}
 800241e:	4618      	mov	r0, r3
 8002420:	3710      	adds	r7, #16
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40022000 	.word	0x40022000
 800242c:	40021000 	.word	0x40021000
 8002430:	080083a0 	.word	0x080083a0
 8002434:	20000000 	.word	0x20000000
 8002438:	20000004 	.word	0x20000004

0800243c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800243c:	b480      	push	{r7}
 800243e:	b089      	sub	sp, #36	; 0x24
 8002440:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002442:	2300      	movs	r3, #0
 8002444:	61fb      	str	r3, [r7, #28]
 8002446:	2300      	movs	r3, #0
 8002448:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800244a:	4b3e      	ldr	r3, [pc, #248]	; (8002544 <HAL_RCC_GetSysClockFreq+0x108>)
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	f003 030c 	and.w	r3, r3, #12
 8002452:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002454:	4b3b      	ldr	r3, [pc, #236]	; (8002544 <HAL_RCC_GetSysClockFreq+0x108>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f003 0303 	and.w	r3, r3, #3
 800245c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d005      	beq.n	8002470 <HAL_RCC_GetSysClockFreq+0x34>
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	2b0c      	cmp	r3, #12
 8002468:	d121      	bne.n	80024ae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d11e      	bne.n	80024ae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002470:	4b34      	ldr	r3, [pc, #208]	; (8002544 <HAL_RCC_GetSysClockFreq+0x108>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0308 	and.w	r3, r3, #8
 8002478:	2b00      	cmp	r3, #0
 800247a:	d107      	bne.n	800248c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800247c:	4b31      	ldr	r3, [pc, #196]	; (8002544 <HAL_RCC_GetSysClockFreq+0x108>)
 800247e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002482:	0a1b      	lsrs	r3, r3, #8
 8002484:	f003 030f 	and.w	r3, r3, #15
 8002488:	61fb      	str	r3, [r7, #28]
 800248a:	e005      	b.n	8002498 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800248c:	4b2d      	ldr	r3, [pc, #180]	; (8002544 <HAL_RCC_GetSysClockFreq+0x108>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	091b      	lsrs	r3, r3, #4
 8002492:	f003 030f 	and.w	r3, r3, #15
 8002496:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002498:	4a2b      	ldr	r2, [pc, #172]	; (8002548 <HAL_RCC_GetSysClockFreq+0x10c>)
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024a0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d10d      	bne.n	80024c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024ac:	e00a      	b.n	80024c4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	d102      	bne.n	80024ba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80024b4:	4b25      	ldr	r3, [pc, #148]	; (800254c <HAL_RCC_GetSysClockFreq+0x110>)
 80024b6:	61bb      	str	r3, [r7, #24]
 80024b8:	e004      	b.n	80024c4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	2b08      	cmp	r3, #8
 80024be:	d101      	bne.n	80024c4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80024c0:	4b23      	ldr	r3, [pc, #140]	; (8002550 <HAL_RCC_GetSysClockFreq+0x114>)
 80024c2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	2b0c      	cmp	r3, #12
 80024c8:	d134      	bne.n	8002534 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024ca:	4b1e      	ldr	r3, [pc, #120]	; (8002544 <HAL_RCC_GetSysClockFreq+0x108>)
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	f003 0303 	and.w	r3, r3, #3
 80024d2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d003      	beq.n	80024e2 <HAL_RCC_GetSysClockFreq+0xa6>
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	2b03      	cmp	r3, #3
 80024de:	d003      	beq.n	80024e8 <HAL_RCC_GetSysClockFreq+0xac>
 80024e0:	e005      	b.n	80024ee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80024e2:	4b1a      	ldr	r3, [pc, #104]	; (800254c <HAL_RCC_GetSysClockFreq+0x110>)
 80024e4:	617b      	str	r3, [r7, #20]
      break;
 80024e6:	e005      	b.n	80024f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80024e8:	4b19      	ldr	r3, [pc, #100]	; (8002550 <HAL_RCC_GetSysClockFreq+0x114>)
 80024ea:	617b      	str	r3, [r7, #20]
      break;
 80024ec:	e002      	b.n	80024f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	617b      	str	r3, [r7, #20]
      break;
 80024f2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80024f4:	4b13      	ldr	r3, [pc, #76]	; (8002544 <HAL_RCC_GetSysClockFreq+0x108>)
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	091b      	lsrs	r3, r3, #4
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	3301      	adds	r3, #1
 8002500:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002502:	4b10      	ldr	r3, [pc, #64]	; (8002544 <HAL_RCC_GetSysClockFreq+0x108>)
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	0a1b      	lsrs	r3, r3, #8
 8002508:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800250c:	697a      	ldr	r2, [r7, #20]
 800250e:	fb02 f203 	mul.w	r2, r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	fbb2 f3f3 	udiv	r3, r2, r3
 8002518:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800251a:	4b0a      	ldr	r3, [pc, #40]	; (8002544 <HAL_RCC_GetSysClockFreq+0x108>)
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	0e5b      	lsrs	r3, r3, #25
 8002520:	f003 0303 	and.w	r3, r3, #3
 8002524:	3301      	adds	r3, #1
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800252a:	697a      	ldr	r2, [r7, #20]
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002532:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002534:	69bb      	ldr	r3, [r7, #24]
}
 8002536:	4618      	mov	r0, r3
 8002538:	3724      	adds	r7, #36	; 0x24
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	40021000 	.word	0x40021000
 8002548:	080083b8 	.word	0x080083b8
 800254c:	00f42400 	.word	0x00f42400
 8002550:	007a1200 	.word	0x007a1200

08002554 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002558:	4b03      	ldr	r3, [pc, #12]	; (8002568 <HAL_RCC_GetHCLKFreq+0x14>)
 800255a:	681b      	ldr	r3, [r3, #0]
}
 800255c:	4618      	mov	r0, r3
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	20000000 	.word	0x20000000

0800256c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002570:	f7ff fff0 	bl	8002554 <HAL_RCC_GetHCLKFreq>
 8002574:	4602      	mov	r2, r0
 8002576:	4b06      	ldr	r3, [pc, #24]	; (8002590 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	0a1b      	lsrs	r3, r3, #8
 800257c:	f003 0307 	and.w	r3, r3, #7
 8002580:	4904      	ldr	r1, [pc, #16]	; (8002594 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002582:	5ccb      	ldrb	r3, [r1, r3]
 8002584:	f003 031f 	and.w	r3, r3, #31
 8002588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800258c:	4618      	mov	r0, r3
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40021000 	.word	0x40021000
 8002594:	080083b0 	.word	0x080083b0

08002598 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800259c:	f7ff ffda 	bl	8002554 <HAL_RCC_GetHCLKFreq>
 80025a0:	4602      	mov	r2, r0
 80025a2:	4b06      	ldr	r3, [pc, #24]	; (80025bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	0adb      	lsrs	r3, r3, #11
 80025a8:	f003 0307 	and.w	r3, r3, #7
 80025ac:	4904      	ldr	r1, [pc, #16]	; (80025c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80025ae:	5ccb      	ldrb	r3, [r1, r3]
 80025b0:	f003 031f 	and.w	r3, r3, #31
 80025b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40021000 	.word	0x40021000
 80025c0:	080083b0 	.word	0x080083b0

080025c4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	220f      	movs	r2, #15
 80025d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80025d4:	4b12      	ldr	r3, [pc, #72]	; (8002620 <HAL_RCC_GetClockConfig+0x5c>)
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f003 0203 	and.w	r2, r3, #3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80025e0:	4b0f      	ldr	r3, [pc, #60]	; (8002620 <HAL_RCC_GetClockConfig+0x5c>)
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80025ec:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <HAL_RCC_GetClockConfig+0x5c>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80025f8:	4b09      	ldr	r3, [pc, #36]	; (8002620 <HAL_RCC_GetClockConfig+0x5c>)
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	08db      	lsrs	r3, r3, #3
 80025fe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002606:	4b07      	ldr	r3, [pc, #28]	; (8002624 <HAL_RCC_GetClockConfig+0x60>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0207 	and.w	r2, r3, #7
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	601a      	str	r2, [r3, #0]
}
 8002612:	bf00      	nop
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	40021000 	.word	0x40021000
 8002624:	40022000 	.word	0x40022000

08002628 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002630:	2300      	movs	r3, #0
 8002632:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002634:	4b2a      	ldr	r3, [pc, #168]	; (80026e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d003      	beq.n	8002648 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002640:	f7ff f9d0 	bl	80019e4 <HAL_PWREx_GetVoltageRange>
 8002644:	6178      	str	r0, [r7, #20]
 8002646:	e014      	b.n	8002672 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002648:	4b25      	ldr	r3, [pc, #148]	; (80026e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800264a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800264c:	4a24      	ldr	r2, [pc, #144]	; (80026e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800264e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002652:	6593      	str	r3, [r2, #88]	; 0x58
 8002654:	4b22      	ldr	r3, [pc, #136]	; (80026e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002658:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800265c:	60fb      	str	r3, [r7, #12]
 800265e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002660:	f7ff f9c0 	bl	80019e4 <HAL_PWREx_GetVoltageRange>
 8002664:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002666:	4b1e      	ldr	r3, [pc, #120]	; (80026e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800266a:	4a1d      	ldr	r2, [pc, #116]	; (80026e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800266c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002670:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002678:	d10b      	bne.n	8002692 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b80      	cmp	r3, #128	; 0x80
 800267e:	d919      	bls.n	80026b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2ba0      	cmp	r3, #160	; 0xa0
 8002684:	d902      	bls.n	800268c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002686:	2302      	movs	r3, #2
 8002688:	613b      	str	r3, [r7, #16]
 800268a:	e013      	b.n	80026b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800268c:	2301      	movs	r3, #1
 800268e:	613b      	str	r3, [r7, #16]
 8002690:	e010      	b.n	80026b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b80      	cmp	r3, #128	; 0x80
 8002696:	d902      	bls.n	800269e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002698:	2303      	movs	r3, #3
 800269a:	613b      	str	r3, [r7, #16]
 800269c:	e00a      	b.n	80026b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b80      	cmp	r3, #128	; 0x80
 80026a2:	d102      	bne.n	80026aa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80026a4:	2302      	movs	r3, #2
 80026a6:	613b      	str	r3, [r7, #16]
 80026a8:	e004      	b.n	80026b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2b70      	cmp	r3, #112	; 0x70
 80026ae:	d101      	bne.n	80026b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80026b0:	2301      	movs	r3, #1
 80026b2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80026b4:	4b0b      	ldr	r3, [pc, #44]	; (80026e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f023 0207 	bic.w	r2, r3, #7
 80026bc:	4909      	ldr	r1, [pc, #36]	; (80026e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80026c4:	4b07      	ldr	r3, [pc, #28]	; (80026e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0307 	and.w	r3, r3, #7
 80026cc:	693a      	ldr	r2, [r7, #16]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d001      	beq.n	80026d6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e000      	b.n	80026d8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3718      	adds	r7, #24
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40021000 	.word	0x40021000
 80026e4:	40022000 	.word	0x40022000

080026e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80026f0:	2300      	movs	r3, #0
 80026f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026f4:	2300      	movs	r3, #0
 80026f6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002700:	2b00      	cmp	r3, #0
 8002702:	d041      	beq.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002708:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800270c:	d02a      	beq.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800270e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002712:	d824      	bhi.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002714:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002718:	d008      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800271a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800271e:	d81e      	bhi.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002720:	2b00      	cmp	r3, #0
 8002722:	d00a      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002724:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002728:	d010      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800272a:	e018      	b.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800272c:	4b86      	ldr	r3, [pc, #536]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	4a85      	ldr	r2, [pc, #532]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002732:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002736:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002738:	e015      	b.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	3304      	adds	r3, #4
 800273e:	2100      	movs	r1, #0
 8002740:	4618      	mov	r0, r3
 8002742:	f000 fabb 	bl	8002cbc <RCCEx_PLLSAI1_Config>
 8002746:	4603      	mov	r3, r0
 8002748:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800274a:	e00c      	b.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3320      	adds	r3, #32
 8002750:	2100      	movs	r1, #0
 8002752:	4618      	mov	r0, r3
 8002754:	f000 fba6 	bl	8002ea4 <RCCEx_PLLSAI2_Config>
 8002758:	4603      	mov	r3, r0
 800275a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800275c:	e003      	b.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	74fb      	strb	r3, [r7, #19]
      break;
 8002762:	e000      	b.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002764:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002766:	7cfb      	ldrb	r3, [r7, #19]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d10b      	bne.n	8002784 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800276c:	4b76      	ldr	r3, [pc, #472]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800276e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002772:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800277a:	4973      	ldr	r1, [pc, #460]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800277c:	4313      	orrs	r3, r2
 800277e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002782:	e001      	b.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002784:	7cfb      	ldrb	r3, [r7, #19]
 8002786:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d041      	beq.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002798:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800279c:	d02a      	beq.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800279e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80027a2:	d824      	bhi.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x106>
 80027a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80027a8:	d008      	beq.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80027aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80027ae:	d81e      	bhi.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x106>
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d00a      	beq.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80027b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027b8:	d010      	beq.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80027ba:	e018      	b.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80027bc:	4b62      	ldr	r3, [pc, #392]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	4a61      	ldr	r2, [pc, #388]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027c6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027c8:	e015      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	3304      	adds	r3, #4
 80027ce:	2100      	movs	r1, #0
 80027d0:	4618      	mov	r0, r3
 80027d2:	f000 fa73 	bl	8002cbc <RCCEx_PLLSAI1_Config>
 80027d6:	4603      	mov	r3, r0
 80027d8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027da:	e00c      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3320      	adds	r3, #32
 80027e0:	2100      	movs	r1, #0
 80027e2:	4618      	mov	r0, r3
 80027e4:	f000 fb5e 	bl	8002ea4 <RCCEx_PLLSAI2_Config>
 80027e8:	4603      	mov	r3, r0
 80027ea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027ec:	e003      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	74fb      	strb	r3, [r7, #19]
      break;
 80027f2:	e000      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80027f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027f6:	7cfb      	ldrb	r3, [r7, #19]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d10b      	bne.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80027fc:	4b52      	ldr	r3, [pc, #328]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002802:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800280a:	494f      	ldr	r1, [pc, #316]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800280c:	4313      	orrs	r3, r2
 800280e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002812:	e001      	b.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002814:	7cfb      	ldrb	r3, [r7, #19]
 8002816:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 80a0 	beq.w	8002966 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002826:	2300      	movs	r3, #0
 8002828:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800282a:	4b47      	ldr	r3, [pc, #284]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800282c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800282e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002836:	2301      	movs	r3, #1
 8002838:	e000      	b.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800283a:	2300      	movs	r3, #0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00d      	beq.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002840:	4b41      	ldr	r3, [pc, #260]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002844:	4a40      	ldr	r2, [pc, #256]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002846:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800284a:	6593      	str	r3, [r2, #88]	; 0x58
 800284c:	4b3e      	ldr	r3, [pc, #248]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800284e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002850:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002854:	60bb      	str	r3, [r7, #8]
 8002856:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002858:	2301      	movs	r3, #1
 800285a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800285c:	4b3b      	ldr	r3, [pc, #236]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a3a      	ldr	r2, [pc, #232]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002862:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002866:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002868:	f7fe fb96 	bl	8000f98 <HAL_GetTick>
 800286c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800286e:	e009      	b.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002870:	f7fe fb92 	bl	8000f98 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d902      	bls.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	74fb      	strb	r3, [r7, #19]
        break;
 8002882:	e005      	b.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002884:	4b31      	ldr	r3, [pc, #196]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800288c:	2b00      	cmp	r3, #0
 800288e:	d0ef      	beq.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002890:	7cfb      	ldrb	r3, [r7, #19]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d15c      	bne.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002896:	4b2c      	ldr	r3, [pc, #176]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002898:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800289c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028a0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d01f      	beq.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028ae:	697a      	ldr	r2, [r7, #20]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d019      	beq.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80028b4:	4b24      	ldr	r3, [pc, #144]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80028c0:	4b21      	ldr	r3, [pc, #132]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028c6:	4a20      	ldr	r2, [pc, #128]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80028d0:	4b1d      	ldr	r3, [pc, #116]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028d6:	4a1c      	ldr	r2, [pc, #112]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80028e0:	4a19      	ldr	r2, [pc, #100]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d016      	beq.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f2:	f7fe fb51 	bl	8000f98 <HAL_GetTick>
 80028f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028f8:	e00b      	b.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028fa:	f7fe fb4d 	bl	8000f98 <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	f241 3288 	movw	r2, #5000	; 0x1388
 8002908:	4293      	cmp	r3, r2
 800290a:	d902      	bls.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	74fb      	strb	r3, [r7, #19]
            break;
 8002910:	e006      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002912:	4b0d      	ldr	r3, [pc, #52]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002914:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002918:	f003 0302 	and.w	r3, r3, #2
 800291c:	2b00      	cmp	r3, #0
 800291e:	d0ec      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002920:	7cfb      	ldrb	r3, [r7, #19]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d10c      	bne.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002926:	4b08      	ldr	r3, [pc, #32]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002928:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800292c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002936:	4904      	ldr	r1, [pc, #16]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002938:	4313      	orrs	r3, r2
 800293a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800293e:	e009      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002940:	7cfb      	ldrb	r3, [r7, #19]
 8002942:	74bb      	strb	r3, [r7, #18]
 8002944:	e006      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002946:	bf00      	nop
 8002948:	40021000 	.word	0x40021000
 800294c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002950:	7cfb      	ldrb	r3, [r7, #19]
 8002952:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002954:	7c7b      	ldrb	r3, [r7, #17]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d105      	bne.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800295a:	4b9e      	ldr	r3, [pc, #632]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800295c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800295e:	4a9d      	ldr	r2, [pc, #628]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002960:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002964:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00a      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002972:	4b98      	ldr	r3, [pc, #608]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002974:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002978:	f023 0203 	bic.w	r2, r3, #3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002980:	4994      	ldr	r1, [pc, #592]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002982:	4313      	orrs	r3, r2
 8002984:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0302 	and.w	r3, r3, #2
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00a      	beq.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002994:	4b8f      	ldr	r3, [pc, #572]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800299a:	f023 020c 	bic.w	r2, r3, #12
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029a2:	498c      	ldr	r1, [pc, #560]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0304 	and.w	r3, r3, #4
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d00a      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80029b6:	4b87      	ldr	r3, [pc, #540]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	4983      	ldr	r1, [pc, #524]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0308 	and.w	r3, r3, #8
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d00a      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029d8:	4b7e      	ldr	r3, [pc, #504]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e6:	497b      	ldr	r1, [pc, #492]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0310 	and.w	r3, r3, #16
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d00a      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029fa:	4b76      	ldr	r3, [pc, #472]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a08:	4972      	ldr	r1, [pc, #456]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0320 	and.w	r3, r3, #32
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00a      	beq.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a1c:	4b6d      	ldr	r3, [pc, #436]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a22:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a2a:	496a      	ldr	r1, [pc, #424]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d00a      	beq.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a3e:	4b65      	ldr	r3, [pc, #404]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a44:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a4c:	4961      	ldr	r1, [pc, #388]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d00a      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a60:	4b5c      	ldr	r3, [pc, #368]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a66:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a6e:	4959      	ldr	r1, [pc, #356]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a70:	4313      	orrs	r3, r2
 8002a72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d00a      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a82:	4b54      	ldr	r3, [pc, #336]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a88:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a90:	4950      	ldr	r1, [pc, #320]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d00a      	beq.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002aa4:	4b4b      	ldr	r3, [pc, #300]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aaa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ab2:	4948      	ldr	r1, [pc, #288]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00a      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ac6:	4b43      	ldr	r3, [pc, #268]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002acc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad4:	493f      	ldr	r1, [pc, #252]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d028      	beq.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ae8:	4b3a      	ldr	r3, [pc, #232]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002af6:	4937      	ldr	r1, [pc, #220]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b06:	d106      	bne.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b08:	4b32      	ldr	r3, [pc, #200]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	4a31      	ldr	r2, [pc, #196]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b12:	60d3      	str	r3, [r2, #12]
 8002b14:	e011      	b.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b1a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b1e:	d10c      	bne.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	3304      	adds	r3, #4
 8002b24:	2101      	movs	r1, #1
 8002b26:	4618      	mov	r0, r3
 8002b28:	f000 f8c8 	bl	8002cbc <RCCEx_PLLSAI1_Config>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002b30:	7cfb      	ldrb	r3, [r7, #19]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d001      	beq.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002b36:	7cfb      	ldrb	r3, [r7, #19]
 8002b38:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d028      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002b46:	4b23      	ldr	r3, [pc, #140]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b4c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b54:	491f      	ldr	r1, [pc, #124]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b56:	4313      	orrs	r3, r2
 8002b58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b60:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b64:	d106      	bne.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b66:	4b1b      	ldr	r3, [pc, #108]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	4a1a      	ldr	r2, [pc, #104]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b70:	60d3      	str	r3, [r2, #12]
 8002b72:	e011      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b7c:	d10c      	bne.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	3304      	adds	r3, #4
 8002b82:	2101      	movs	r1, #1
 8002b84:	4618      	mov	r0, r3
 8002b86:	f000 f899 	bl	8002cbc <RCCEx_PLLSAI1_Config>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b8e:	7cfb      	ldrb	r3, [r7, #19]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d001      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002b94:	7cfb      	ldrb	r3, [r7, #19]
 8002b96:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d02b      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ba4:	4b0b      	ldr	r3, [pc, #44]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002baa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bb2:	4908      	ldr	r1, [pc, #32]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002bc2:	d109      	bne.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bc4:	4b03      	ldr	r3, [pc, #12]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	4a02      	ldr	r2, [pc, #8]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002bce:	60d3      	str	r3, [r2, #12]
 8002bd0:	e014      	b.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002bd2:	bf00      	nop
 8002bd4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bdc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002be0:	d10c      	bne.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	3304      	adds	r3, #4
 8002be6:	2101      	movs	r1, #1
 8002be8:	4618      	mov	r0, r3
 8002bea:	f000 f867 	bl	8002cbc <RCCEx_PLLSAI1_Config>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bf2:	7cfb      	ldrb	r3, [r7, #19]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d001      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002bf8:	7cfb      	ldrb	r3, [r7, #19]
 8002bfa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d02f      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c08:	4b2b      	ldr	r3, [pc, #172]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c0e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c16:	4928      	ldr	r1, [pc, #160]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002c26:	d10d      	bne.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	3304      	adds	r3, #4
 8002c2c:	2102      	movs	r1, #2
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f000 f844 	bl	8002cbc <RCCEx_PLLSAI1_Config>
 8002c34:	4603      	mov	r3, r0
 8002c36:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c38:	7cfb      	ldrb	r3, [r7, #19]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d014      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c3e:	7cfb      	ldrb	r3, [r7, #19]
 8002c40:	74bb      	strb	r3, [r7, #18]
 8002c42:	e011      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c4c:	d10c      	bne.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	3320      	adds	r3, #32
 8002c52:	2102      	movs	r1, #2
 8002c54:	4618      	mov	r0, r3
 8002c56:	f000 f925 	bl	8002ea4 <RCCEx_PLLSAI2_Config>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c5e:	7cfb      	ldrb	r3, [r7, #19]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d001      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c64:	7cfb      	ldrb	r3, [r7, #19]
 8002c66:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d00a      	beq.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002c74:	4b10      	ldr	r3, [pc, #64]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c7a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c82:	490d      	ldr	r1, [pc, #52]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d00b      	beq.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c96:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c9c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ca6:	4904      	ldr	r1, [pc, #16]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002cae:	7cbb      	ldrb	r3, [r7, #18]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3718      	adds	r7, #24
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40021000 	.word	0x40021000

08002cbc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002cca:	4b75      	ldr	r3, [pc, #468]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d018      	beq.n	8002d08 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002cd6:	4b72      	ldr	r3, [pc, #456]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	f003 0203 	and.w	r2, r3, #3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d10d      	bne.n	8002d02 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
       ||
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d009      	beq.n	8002d02 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002cee:	4b6c      	ldr	r3, [pc, #432]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	091b      	lsrs	r3, r3, #4
 8002cf4:	f003 0307 	and.w	r3, r3, #7
 8002cf8:	1c5a      	adds	r2, r3, #1
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
       ||
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d047      	beq.n	8002d92 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	73fb      	strb	r3, [r7, #15]
 8002d06:	e044      	b.n	8002d92 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2b03      	cmp	r3, #3
 8002d0e:	d018      	beq.n	8002d42 <RCCEx_PLLSAI1_Config+0x86>
 8002d10:	2b03      	cmp	r3, #3
 8002d12:	d825      	bhi.n	8002d60 <RCCEx_PLLSAI1_Config+0xa4>
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d002      	beq.n	8002d1e <RCCEx_PLLSAI1_Config+0x62>
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d009      	beq.n	8002d30 <RCCEx_PLLSAI1_Config+0x74>
 8002d1c:	e020      	b.n	8002d60 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002d1e:	4b60      	ldr	r3, [pc, #384]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0302 	and.w	r3, r3, #2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d11d      	bne.n	8002d66 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d2e:	e01a      	b.n	8002d66 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002d30:	4b5b      	ldr	r3, [pc, #364]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d116      	bne.n	8002d6a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d40:	e013      	b.n	8002d6a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002d42:	4b57      	ldr	r3, [pc, #348]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10f      	bne.n	8002d6e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d4e:	4b54      	ldr	r3, [pc, #336]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d109      	bne.n	8002d6e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d5e:	e006      	b.n	8002d6e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	73fb      	strb	r3, [r7, #15]
      break;
 8002d64:	e004      	b.n	8002d70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d66:	bf00      	nop
 8002d68:	e002      	b.n	8002d70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d6a:	bf00      	nop
 8002d6c:	e000      	b.n	8002d70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d70:	7bfb      	ldrb	r3, [r7, #15]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10d      	bne.n	8002d92 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d76:	4b4a      	ldr	r3, [pc, #296]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6819      	ldr	r1, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	3b01      	subs	r3, #1
 8002d88:	011b      	lsls	r3, r3, #4
 8002d8a:	430b      	orrs	r3, r1
 8002d8c:	4944      	ldr	r1, [pc, #272]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002d92:	7bfb      	ldrb	r3, [r7, #15]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d17d      	bne.n	8002e94 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002d98:	4b41      	ldr	r3, [pc, #260]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a40      	ldr	r2, [pc, #256]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d9e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002da2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002da4:	f7fe f8f8 	bl	8000f98 <HAL_GetTick>
 8002da8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002daa:	e009      	b.n	8002dc0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002dac:	f7fe f8f4 	bl	8000f98 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d902      	bls.n	8002dc0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	73fb      	strb	r3, [r7, #15]
        break;
 8002dbe:	e005      	b.n	8002dcc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002dc0:	4b37      	ldr	r3, [pc, #220]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d1ef      	bne.n	8002dac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002dcc:	7bfb      	ldrb	r3, [r7, #15]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d160      	bne.n	8002e94 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d111      	bne.n	8002dfc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002dd8:	4b31      	ldr	r3, [pc, #196]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002de0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6892      	ldr	r2, [r2, #8]
 8002de8:	0211      	lsls	r1, r2, #8
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	68d2      	ldr	r2, [r2, #12]
 8002dee:	0912      	lsrs	r2, r2, #4
 8002df0:	0452      	lsls	r2, r2, #17
 8002df2:	430a      	orrs	r2, r1
 8002df4:	492a      	ldr	r1, [pc, #168]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	610b      	str	r3, [r1, #16]
 8002dfa:	e027      	b.n	8002e4c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d112      	bne.n	8002e28 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e02:	4b27      	ldr	r3, [pc, #156]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002e0a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	6892      	ldr	r2, [r2, #8]
 8002e12:	0211      	lsls	r1, r2, #8
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6912      	ldr	r2, [r2, #16]
 8002e18:	0852      	lsrs	r2, r2, #1
 8002e1a:	3a01      	subs	r2, #1
 8002e1c:	0552      	lsls	r2, r2, #21
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	491f      	ldr	r1, [pc, #124]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	610b      	str	r3, [r1, #16]
 8002e26:	e011      	b.n	8002e4c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e28:	4b1d      	ldr	r3, [pc, #116]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002e30:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	6892      	ldr	r2, [r2, #8]
 8002e38:	0211      	lsls	r1, r2, #8
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6952      	ldr	r2, [r2, #20]
 8002e3e:	0852      	lsrs	r2, r2, #1
 8002e40:	3a01      	subs	r2, #1
 8002e42:	0652      	lsls	r2, r2, #25
 8002e44:	430a      	orrs	r2, r1
 8002e46:	4916      	ldr	r1, [pc, #88]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002e4c:	4b14      	ldr	r3, [pc, #80]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a13      	ldr	r2, [pc, #76]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e52:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002e56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e58:	f7fe f89e 	bl	8000f98 <HAL_GetTick>
 8002e5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e5e:	e009      	b.n	8002e74 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e60:	f7fe f89a 	bl	8000f98 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d902      	bls.n	8002e74 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	73fb      	strb	r3, [r7, #15]
          break;
 8002e72:	e005      	b.n	8002e80 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e74:	4b0a      	ldr	r3, [pc, #40]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d0ef      	beq.n	8002e60 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002e80:	7bfb      	ldrb	r3, [r7, #15]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d106      	bne.n	8002e94 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002e86:	4b06      	ldr	r3, [pc, #24]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e88:	691a      	ldr	r2, [r3, #16]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	4904      	ldr	r1, [pc, #16]	; (8002ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40021000 	.word	0x40021000

08002ea4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002eb2:	4b6a      	ldr	r3, [pc, #424]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	f003 0303 	and.w	r3, r3, #3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d018      	beq.n	8002ef0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002ebe:	4b67      	ldr	r3, [pc, #412]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	f003 0203 	and.w	r2, r3, #3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d10d      	bne.n	8002eea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
       ||
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d009      	beq.n	8002eea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002ed6:	4b61      	ldr	r3, [pc, #388]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	091b      	lsrs	r3, r3, #4
 8002edc:	f003 0307 	and.w	r3, r3, #7
 8002ee0:	1c5a      	adds	r2, r3, #1
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
       ||
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d047      	beq.n	8002f7a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	73fb      	strb	r3, [r7, #15]
 8002eee:	e044      	b.n	8002f7a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2b03      	cmp	r3, #3
 8002ef6:	d018      	beq.n	8002f2a <RCCEx_PLLSAI2_Config+0x86>
 8002ef8:	2b03      	cmp	r3, #3
 8002efa:	d825      	bhi.n	8002f48 <RCCEx_PLLSAI2_Config+0xa4>
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d002      	beq.n	8002f06 <RCCEx_PLLSAI2_Config+0x62>
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d009      	beq.n	8002f18 <RCCEx_PLLSAI2_Config+0x74>
 8002f04:	e020      	b.n	8002f48 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f06:	4b55      	ldr	r3, [pc, #340]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0302 	and.w	r3, r3, #2
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d11d      	bne.n	8002f4e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f16:	e01a      	b.n	8002f4e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f18:	4b50      	ldr	r3, [pc, #320]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d116      	bne.n	8002f52 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f28:	e013      	b.n	8002f52 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f2a:	4b4c      	ldr	r3, [pc, #304]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10f      	bne.n	8002f56 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f36:	4b49      	ldr	r3, [pc, #292]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d109      	bne.n	8002f56 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f46:	e006      	b.n	8002f56 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f4c:	e004      	b.n	8002f58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f4e:	bf00      	nop
 8002f50:	e002      	b.n	8002f58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f52:	bf00      	nop
 8002f54:	e000      	b.n	8002f58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f56:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f58:	7bfb      	ldrb	r3, [r7, #15]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10d      	bne.n	8002f7a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f5e:	4b3f      	ldr	r3, [pc, #252]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6819      	ldr	r1, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	011b      	lsls	r3, r3, #4
 8002f72:	430b      	orrs	r3, r1
 8002f74:	4939      	ldr	r1, [pc, #228]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f7a:	7bfb      	ldrb	r3, [r7, #15]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d167      	bne.n	8003050 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002f80:	4b36      	ldr	r3, [pc, #216]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a35      	ldr	r2, [pc, #212]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f8c:	f7fe f804 	bl	8000f98 <HAL_GetTick>
 8002f90:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f92:	e009      	b.n	8002fa8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f94:	f7fe f800 	bl	8000f98 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d902      	bls.n	8002fa8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	73fb      	strb	r3, [r7, #15]
        break;
 8002fa6:	e005      	b.n	8002fb4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002fa8:	4b2c      	ldr	r3, [pc, #176]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1ef      	bne.n	8002f94 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002fb4:	7bfb      	ldrb	r3, [r7, #15]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d14a      	bne.n	8003050 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d111      	bne.n	8002fe4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002fc0:	4b26      	ldr	r3, [pc, #152]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fc2:	695b      	ldr	r3, [r3, #20]
 8002fc4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002fc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	6892      	ldr	r2, [r2, #8]
 8002fd0:	0211      	lsls	r1, r2, #8
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	68d2      	ldr	r2, [r2, #12]
 8002fd6:	0912      	lsrs	r2, r2, #4
 8002fd8:	0452      	lsls	r2, r2, #17
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	491f      	ldr	r1, [pc, #124]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	614b      	str	r3, [r1, #20]
 8002fe2:	e011      	b.n	8003008 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002fe4:	4b1d      	ldr	r3, [pc, #116]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002fec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	6892      	ldr	r2, [r2, #8]
 8002ff4:	0211      	lsls	r1, r2, #8
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	6912      	ldr	r2, [r2, #16]
 8002ffa:	0852      	lsrs	r2, r2, #1
 8002ffc:	3a01      	subs	r2, #1
 8002ffe:	0652      	lsls	r2, r2, #25
 8003000:	430a      	orrs	r2, r1
 8003002:	4916      	ldr	r1, [pc, #88]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003004:	4313      	orrs	r3, r2
 8003006:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003008:	4b14      	ldr	r3, [pc, #80]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a13      	ldr	r2, [pc, #76]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 800300e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003012:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003014:	f7fd ffc0 	bl	8000f98 <HAL_GetTick>
 8003018:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800301a:	e009      	b.n	8003030 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800301c:	f7fd ffbc 	bl	8000f98 <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	2b02      	cmp	r3, #2
 8003028:	d902      	bls.n	8003030 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	73fb      	strb	r3, [r7, #15]
          break;
 800302e:	e005      	b.n	800303c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003030:	4b0a      	ldr	r3, [pc, #40]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d0ef      	beq.n	800301c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800303c:	7bfb      	ldrb	r3, [r7, #15]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d106      	bne.n	8003050 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003042:	4b06      	ldr	r3, [pc, #24]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003044:	695a      	ldr	r2, [r3, #20]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	4904      	ldr	r1, [pc, #16]	; (800305c <RCCEx_PLLSAI2_Config+0x1b8>)
 800304c:	4313      	orrs	r3, r2
 800304e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003050:	7bfb      	ldrb	r3, [r7, #15]
}
 8003052:	4618      	mov	r0, r3
 8003054:	3710      	adds	r7, #16
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	40021000 	.word	0x40021000

08003060 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e049      	b.n	8003106 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d106      	bne.n	800308c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 f841 	bl	800310e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2202      	movs	r2, #2
 8003090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	3304      	adds	r3, #4
 800309c:	4619      	mov	r1, r3
 800309e:	4610      	mov	r0, r2
 80030a0:	f000 f9f8 	bl	8003494 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800310e:	b480      	push	{r7}
 8003110:	b083      	sub	sp, #12
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
	...

08003124 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003132:	b2db      	uxtb	r3, r3
 8003134:	2b01      	cmp	r3, #1
 8003136:	d001      	beq.n	800313c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e04f      	b.n	80031dc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2202      	movs	r2, #2
 8003140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68da      	ldr	r2, [r3, #12]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f042 0201 	orr.w	r2, r2, #1
 8003152:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a23      	ldr	r2, [pc, #140]	; (80031e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d01d      	beq.n	800319a <HAL_TIM_Base_Start_IT+0x76>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003166:	d018      	beq.n	800319a <HAL_TIM_Base_Start_IT+0x76>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a1f      	ldr	r2, [pc, #124]	; (80031ec <HAL_TIM_Base_Start_IT+0xc8>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d013      	beq.n	800319a <HAL_TIM_Base_Start_IT+0x76>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a1e      	ldr	r2, [pc, #120]	; (80031f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d00e      	beq.n	800319a <HAL_TIM_Base_Start_IT+0x76>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a1c      	ldr	r2, [pc, #112]	; (80031f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d009      	beq.n	800319a <HAL_TIM_Base_Start_IT+0x76>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a1b      	ldr	r2, [pc, #108]	; (80031f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d004      	beq.n	800319a <HAL_TIM_Base_Start_IT+0x76>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a19      	ldr	r2, [pc, #100]	; (80031fc <HAL_TIM_Base_Start_IT+0xd8>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d115      	bne.n	80031c6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689a      	ldr	r2, [r3, #8]
 80031a0:	4b17      	ldr	r3, [pc, #92]	; (8003200 <HAL_TIM_Base_Start_IT+0xdc>)
 80031a2:	4013      	ands	r3, r2
 80031a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2b06      	cmp	r3, #6
 80031aa:	d015      	beq.n	80031d8 <HAL_TIM_Base_Start_IT+0xb4>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031b2:	d011      	beq.n	80031d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f042 0201 	orr.w	r2, r2, #1
 80031c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031c4:	e008      	b.n	80031d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f042 0201 	orr.w	r2, r2, #1
 80031d4:	601a      	str	r2, [r3, #0]
 80031d6:	e000      	b.n	80031da <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3714      	adds	r7, #20
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr
 80031e8:	40012c00 	.word	0x40012c00
 80031ec:	40000400 	.word	0x40000400
 80031f0:	40000800 	.word	0x40000800
 80031f4:	40000c00 	.word	0x40000c00
 80031f8:	40013400 	.word	0x40013400
 80031fc:	40014000 	.word	0x40014000
 8003200:	00010007 	.word	0x00010007

08003204 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b02      	cmp	r3, #2
 8003218:	d122      	bne.n	8003260 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b02      	cmp	r3, #2
 8003226:	d11b      	bne.n	8003260 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f06f 0202 	mvn.w	r2, #2
 8003230:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2201      	movs	r2, #1
 8003236:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	f003 0303 	and.w	r3, r3, #3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 f905 	bl	8003456 <HAL_TIM_IC_CaptureCallback>
 800324c:	e005      	b.n	800325a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 f8f7 	bl	8003442 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 f908 	bl	800346a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	f003 0304 	and.w	r3, r3, #4
 800326a:	2b04      	cmp	r3, #4
 800326c:	d122      	bne.n	80032b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b04      	cmp	r3, #4
 800327a:	d11b      	bne.n	80032b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f06f 0204 	mvn.w	r2, #4
 8003284:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2202      	movs	r2, #2
 800328a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	699b      	ldr	r3, [r3, #24]
 8003292:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003296:	2b00      	cmp	r3, #0
 8003298:	d003      	beq.n	80032a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 f8db 	bl	8003456 <HAL_TIM_IC_CaptureCallback>
 80032a0:	e005      	b.n	80032ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 f8cd 	bl	8003442 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 f8de 	bl	800346a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	f003 0308 	and.w	r3, r3, #8
 80032be:	2b08      	cmp	r3, #8
 80032c0:	d122      	bne.n	8003308 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	f003 0308 	and.w	r3, r3, #8
 80032cc:	2b08      	cmp	r3, #8
 80032ce:	d11b      	bne.n	8003308 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f06f 0208 	mvn.w	r2, #8
 80032d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2204      	movs	r2, #4
 80032de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	69db      	ldr	r3, [r3, #28]
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d003      	beq.n	80032f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 f8b1 	bl	8003456 <HAL_TIM_IC_CaptureCallback>
 80032f4:	e005      	b.n	8003302 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 f8a3 	bl	8003442 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 f8b4 	bl	800346a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	f003 0310 	and.w	r3, r3, #16
 8003312:	2b10      	cmp	r3, #16
 8003314:	d122      	bne.n	800335c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	f003 0310 	and.w	r3, r3, #16
 8003320:	2b10      	cmp	r3, #16
 8003322:	d11b      	bne.n	800335c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f06f 0210 	mvn.w	r2, #16
 800332c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2208      	movs	r2, #8
 8003332:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800333e:	2b00      	cmp	r3, #0
 8003340:	d003      	beq.n	800334a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 f887 	bl	8003456 <HAL_TIM_IC_CaptureCallback>
 8003348:	e005      	b.n	8003356 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 f879 	bl	8003442 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f000 f88a 	bl	800346a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	2b01      	cmp	r3, #1
 8003368:	d10e      	bne.n	8003388 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	f003 0301 	and.w	r3, r3, #1
 8003374:	2b01      	cmp	r3, #1
 8003376:	d107      	bne.n	8003388 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f06f 0201 	mvn.w	r2, #1
 8003380:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f7fd fb14 	bl	80009b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	691b      	ldr	r3, [r3, #16]
 800338e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003392:	2b80      	cmp	r3, #128	; 0x80
 8003394:	d10e      	bne.n	80033b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033a0:	2b80      	cmp	r3, #128	; 0x80
 80033a2:	d107      	bne.n	80033b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 f914 	bl	80035dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033c2:	d10e      	bne.n	80033e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ce:	2b80      	cmp	r3, #128	; 0x80
 80033d0:	d107      	bne.n	80033e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80033da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 f907 	bl	80035f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ec:	2b40      	cmp	r3, #64	; 0x40
 80033ee:	d10e      	bne.n	800340e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033fa:	2b40      	cmp	r3, #64	; 0x40
 80033fc:	d107      	bne.n	800340e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003406:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f000 f838 	bl	800347e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	f003 0320 	and.w	r3, r3, #32
 8003418:	2b20      	cmp	r3, #32
 800341a:	d10e      	bne.n	800343a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	f003 0320 	and.w	r3, r3, #32
 8003426:	2b20      	cmp	r3, #32
 8003428:	d107      	bne.n	800343a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f06f 0220 	mvn.w	r2, #32
 8003432:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f000 f8c7 	bl	80035c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800343a:	bf00      	nop
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003442:	b480      	push	{r7}
 8003444:	b083      	sub	sp, #12
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800344a:	bf00      	nop
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr

08003456 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003456:	b480      	push	{r7}
 8003458:	b083      	sub	sp, #12
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800345e:	bf00      	nop
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr

0800346a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800346a:	b480      	push	{r7}
 800346c:	b083      	sub	sp, #12
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003472:	bf00      	nop
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr

0800347e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800347e:	b480      	push	{r7}
 8003480:	b083      	sub	sp, #12
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
	...

08003494 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003494:	b480      	push	{r7}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	4a40      	ldr	r2, [pc, #256]	; (80035a8 <TIM_Base_SetConfig+0x114>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d013      	beq.n	80034d4 <TIM_Base_SetConfig+0x40>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034b2:	d00f      	beq.n	80034d4 <TIM_Base_SetConfig+0x40>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a3d      	ldr	r2, [pc, #244]	; (80035ac <TIM_Base_SetConfig+0x118>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d00b      	beq.n	80034d4 <TIM_Base_SetConfig+0x40>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a3c      	ldr	r2, [pc, #240]	; (80035b0 <TIM_Base_SetConfig+0x11c>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d007      	beq.n	80034d4 <TIM_Base_SetConfig+0x40>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a3b      	ldr	r2, [pc, #236]	; (80035b4 <TIM_Base_SetConfig+0x120>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d003      	beq.n	80034d4 <TIM_Base_SetConfig+0x40>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a3a      	ldr	r2, [pc, #232]	; (80035b8 <TIM_Base_SetConfig+0x124>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d108      	bne.n	80034e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	68fa      	ldr	r2, [r7, #12]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a2f      	ldr	r2, [pc, #188]	; (80035a8 <TIM_Base_SetConfig+0x114>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d01f      	beq.n	800352e <TIM_Base_SetConfig+0x9a>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034f4:	d01b      	beq.n	800352e <TIM_Base_SetConfig+0x9a>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a2c      	ldr	r2, [pc, #176]	; (80035ac <TIM_Base_SetConfig+0x118>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d017      	beq.n	800352e <TIM_Base_SetConfig+0x9a>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a2b      	ldr	r2, [pc, #172]	; (80035b0 <TIM_Base_SetConfig+0x11c>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d013      	beq.n	800352e <TIM_Base_SetConfig+0x9a>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a2a      	ldr	r2, [pc, #168]	; (80035b4 <TIM_Base_SetConfig+0x120>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d00f      	beq.n	800352e <TIM_Base_SetConfig+0x9a>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a29      	ldr	r2, [pc, #164]	; (80035b8 <TIM_Base_SetConfig+0x124>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d00b      	beq.n	800352e <TIM_Base_SetConfig+0x9a>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a28      	ldr	r2, [pc, #160]	; (80035bc <TIM_Base_SetConfig+0x128>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d007      	beq.n	800352e <TIM_Base_SetConfig+0x9a>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a27      	ldr	r2, [pc, #156]	; (80035c0 <TIM_Base_SetConfig+0x12c>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d003      	beq.n	800352e <TIM_Base_SetConfig+0x9a>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a26      	ldr	r2, [pc, #152]	; (80035c4 <TIM_Base_SetConfig+0x130>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d108      	bne.n	8003540 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003534:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	4313      	orrs	r3, r2
 800353e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	4313      	orrs	r3, r2
 800354c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	68fa      	ldr	r2, [r7, #12]
 8003552:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	689a      	ldr	r2, [r3, #8]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4a10      	ldr	r2, [pc, #64]	; (80035a8 <TIM_Base_SetConfig+0x114>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d00f      	beq.n	800358c <TIM_Base_SetConfig+0xf8>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a12      	ldr	r2, [pc, #72]	; (80035b8 <TIM_Base_SetConfig+0x124>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d00b      	beq.n	800358c <TIM_Base_SetConfig+0xf8>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a11      	ldr	r2, [pc, #68]	; (80035bc <TIM_Base_SetConfig+0x128>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d007      	beq.n	800358c <TIM_Base_SetConfig+0xf8>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a10      	ldr	r2, [pc, #64]	; (80035c0 <TIM_Base_SetConfig+0x12c>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d003      	beq.n	800358c <TIM_Base_SetConfig+0xf8>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a0f      	ldr	r2, [pc, #60]	; (80035c4 <TIM_Base_SetConfig+0x130>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d103      	bne.n	8003594 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	691a      	ldr	r2, [r3, #16]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	615a      	str	r2, [r3, #20]
}
 800359a:	bf00      	nop
 800359c:	3714      	adds	r7, #20
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	40012c00 	.word	0x40012c00
 80035ac:	40000400 	.word	0x40000400
 80035b0:	40000800 	.word	0x40000800
 80035b4:	40000c00 	.word	0x40000c00
 80035b8:	40013400 	.word	0x40013400
 80035bc:	40014000 	.word	0x40014000
 80035c0:	40014400 	.word	0x40014400
 80035c4:	40014800 	.word	0x40014800

080035c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d101      	bne.n	8003616 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e040      	b.n	8003698 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800361a:	2b00      	cmp	r3, #0
 800361c:	d106      	bne.n	800362c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7fd fa02 	bl	8000a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2224      	movs	r2, #36	; 0x24
 8003630:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f022 0201 	bic.w	r2, r2, #1
 8003640:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f000 fb30 	bl	8003ca8 <UART_SetConfig>
 8003648:	4603      	mov	r3, r0
 800364a:	2b01      	cmp	r3, #1
 800364c:	d101      	bne.n	8003652 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e022      	b.n	8003698 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003656:	2b00      	cmp	r3, #0
 8003658:	d002      	beq.n	8003660 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 fdae 	bl	80041bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685a      	ldr	r2, [r3, #4]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800366e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800367e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f042 0201 	orr.w	r2, r2, #1
 800368e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 fe35 	bl	8004300 <UART_CheckIdleState>
 8003696:	4603      	mov	r3, r0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3708      	adds	r7, #8
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b08a      	sub	sp, #40	; 0x28
 80036a4:	af02      	add	r7, sp, #8
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	603b      	str	r3, [r7, #0]
 80036ac:	4613      	mov	r3, r2
 80036ae:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036b4:	2b20      	cmp	r3, #32
 80036b6:	f040 8082 	bne.w	80037be <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d002      	beq.n	80036c6 <HAL_UART_Transmit+0x26>
 80036c0:	88fb      	ldrh	r3, [r7, #6]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e07a      	b.n	80037c0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d101      	bne.n	80036d8 <HAL_UART_Transmit+0x38>
 80036d4:	2302      	movs	r3, #2
 80036d6:	e073      	b.n	80037c0 <HAL_UART_Transmit+0x120>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2221      	movs	r2, #33	; 0x21
 80036ec:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036ee:	f7fd fc53 	bl	8000f98 <HAL_GetTick>
 80036f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	88fa      	ldrh	r2, [r7, #6]
 80036f8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	88fa      	ldrh	r2, [r7, #6]
 8003700:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800370c:	d108      	bne.n	8003720 <HAL_UART_Transmit+0x80>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d104      	bne.n	8003720 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003716:	2300      	movs	r3, #0
 8003718:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	61bb      	str	r3, [r7, #24]
 800371e:	e003      	b.n	8003728 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003724:	2300      	movs	r3, #0
 8003726:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003730:	e02d      	b.n	800378e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	9300      	str	r3, [sp, #0]
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	2200      	movs	r2, #0
 800373a:	2180      	movs	r1, #128	; 0x80
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f000 fe28 	bl	8004392 <UART_WaitOnFlagUntilTimeout>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e039      	b.n	80037c0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10b      	bne.n	800376a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	881a      	ldrh	r2, [r3, #0]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800375e:	b292      	uxth	r2, r2
 8003760:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	3302      	adds	r3, #2
 8003766:	61bb      	str	r3, [r7, #24]
 8003768:	e008      	b.n	800377c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	781a      	ldrb	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	b292      	uxth	r2, r2
 8003774:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	3301      	adds	r3, #1
 800377a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003782:	b29b      	uxth	r3, r3
 8003784:	3b01      	subs	r3, #1
 8003786:	b29a      	uxth	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003794:	b29b      	uxth	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1cb      	bne.n	8003732 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	2200      	movs	r2, #0
 80037a2:	2140      	movs	r1, #64	; 0x40
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f000 fdf4 	bl	8004392 <UART_WaitOnFlagUntilTimeout>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d001      	beq.n	80037b4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e005      	b.n	80037c0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2220      	movs	r2, #32
 80037b8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80037ba:	2300      	movs	r3, #0
 80037bc:	e000      	b.n	80037c0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80037be:	2302      	movs	r3, #2
  }
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3720      	adds	r7, #32
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	4613      	mov	r3, r2
 80037d4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037da:	2b20      	cmp	r3, #32
 80037dc:	d131      	bne.n	8003842 <HAL_UART_Receive_DMA+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d002      	beq.n	80037ea <HAL_UART_Receive_DMA+0x22>
 80037e4:	88fb      	ldrh	r3, [r7, #6]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e02a      	b.n	8003844 <HAL_UART_Receive_DMA+0x7c>
    }

    __HAL_LOCK(huart);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d101      	bne.n	80037fc <HAL_UART_Receive_DMA+0x34>
 80037f8:	2302      	movs	r3, #2
 80037fa:	e023      	b.n	8003844 <HAL_UART_Receive_DMA+0x7c>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a0f      	ldr	r2, [pc, #60]	; (800384c <HAL_UART_Receive_DMA+0x84>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d00e      	beq.n	8003832 <HAL_UART_Receive_DMA+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d007      	beq.n	8003832 <HAL_UART_Receive_DMA+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003830:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8003832:	88fb      	ldrh	r3, [r7, #6]
 8003834:	461a      	mov	r2, r3
 8003836:	68b9      	ldr	r1, [r7, #8]
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 fe27 	bl	800448c <UART_Start_Receive_DMA>
 800383e:	4603      	mov	r3, r0
 8003840:	e000      	b.n	8003844 <HAL_UART_Receive_DMA+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8003842:	2302      	movs	r3, #2
  }
}
 8003844:	4618      	mov	r0, r3
 8003846:	3710      	adds	r7, #16
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	40008000 	.word	0x40008000

08003850 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b088      	sub	sp, #32
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	69db      	ldr	r3, [r3, #28]
 800385e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003870:	69fa      	ldr	r2, [r7, #28]
 8003872:	f640 030f 	movw	r3, #2063	; 0x80f
 8003876:	4013      	ands	r3, r2
 8003878:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d113      	bne.n	80038a8 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	f003 0320 	and.w	r3, r3, #32
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00e      	beq.n	80038a8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	f003 0320 	and.w	r3, r3, #32
 8003890:	2b00      	cmp	r3, #0
 8003892:	d009      	beq.n	80038a8 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003898:	2b00      	cmp	r3, #0
 800389a:	f000 81ce 	beq.w	8003c3a <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	4798      	blx	r3
      }
      return;
 80038a6:	e1c8      	b.n	8003c3a <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 80e3 	beq.w	8003a76 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d105      	bne.n	80038c6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80038ba:	69ba      	ldr	r2, [r7, #24]
 80038bc:	4ba6      	ldr	r3, [pc, #664]	; (8003b58 <HAL_UART_IRQHandler+0x308>)
 80038be:	4013      	ands	r3, r2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f000 80d8 	beq.w	8003a76 <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	f003 0301 	and.w	r3, r3, #1
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d010      	beq.n	80038f2 <HAL_UART_IRQHandler+0xa2>
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00b      	beq.n	80038f2 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2201      	movs	r2, #1
 80038e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038e8:	f043 0201 	orr.w	r2, r3, #1
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	f003 0302 	and.w	r3, r3, #2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d010      	beq.n	800391e <HAL_UART_IRQHandler+0xce>
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b00      	cmp	r3, #0
 8003904:	d00b      	beq.n	800391e <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2202      	movs	r2, #2
 800390c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003914:	f043 0204 	orr.w	r2, r3, #4
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	f003 0304 	and.w	r3, r3, #4
 8003924:	2b00      	cmp	r3, #0
 8003926:	d010      	beq.n	800394a <HAL_UART_IRQHandler+0xfa>
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00b      	beq.n	800394a <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2204      	movs	r2, #4
 8003938:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003940:	f043 0202 	orr.w	r2, r3, #2
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	f003 0308 	and.w	r3, r3, #8
 8003950:	2b00      	cmp	r3, #0
 8003952:	d015      	beq.n	8003980 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	f003 0320 	and.w	r3, r3, #32
 800395a:	2b00      	cmp	r3, #0
 800395c:	d104      	bne.n	8003968 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00b      	beq.n	8003980 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2208      	movs	r2, #8
 800396e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003976:	f043 0208 	orr.w	r2, r3, #8
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003986:	2b00      	cmp	r3, #0
 8003988:	d011      	beq.n	80039ae <HAL_UART_IRQHandler+0x15e>
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00c      	beq.n	80039ae <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800399c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039a4:	f043 0220 	orr.w	r2, r3, #32
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 8142 	beq.w	8003c3e <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	f003 0320 	and.w	r3, r3, #32
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d00c      	beq.n	80039de <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80039c4:	69bb      	ldr	r3, [r7, #24]
 80039c6:	f003 0320 	and.w	r3, r3, #32
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d007      	beq.n	80039de <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039e4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f0:	2b40      	cmp	r3, #64	; 0x40
 80039f2:	d004      	beq.n	80039fe <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d031      	beq.n	8003a62 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f000 fdc5 	bl	800458e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a0e:	2b40      	cmp	r3, #64	; 0x40
 8003a10:	d123      	bne.n	8003a5a <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689a      	ldr	r2, [r3, #8]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a20:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d013      	beq.n	8003a52 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a2e:	4a4b      	ldr	r2, [pc, #300]	; (8003b5c <HAL_UART_IRQHandler+0x30c>)
 8003a30:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fd fcf2 	bl	8001420 <HAL_DMA_Abort_IT>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d017      	beq.n	8003a72 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003a4c:	4610      	mov	r0, r2
 8003a4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a50:	e00f      	b.n	8003a72 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 f912 	bl	8003c7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a58:	e00b      	b.n	8003a72 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 f90e 	bl	8003c7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a60:	e007      	b.n	8003a72 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 f90a 	bl	8003c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003a70:	e0e5      	b.n	8003c3e <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a72:	bf00      	nop
    return;
 8003a74:	e0e3      	b.n	8003c3e <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	f040 80a9 	bne.w	8003bd2 <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	f003 0310 	and.w	r3, r3, #16
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	f000 80a3 	beq.w	8003bd2 <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8003a8c:	69bb      	ldr	r3, [r7, #24]
 8003a8e:	f003 0310 	and.w	r3, r3, #16
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	f000 809d 	beq.w	8003bd2 <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2210      	movs	r2, #16
 8003a9e:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aaa:	2b40      	cmp	r3, #64	; 0x40
 8003aac:	d158      	bne.n	8003b60 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8003ab8:	893b      	ldrh	r3, [r7, #8]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	f000 80c1 	beq.w	8003c42 <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003ac6:	893a      	ldrh	r2, [r7, #8]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	f080 80ba 	bcs.w	8003c42 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	893a      	ldrh	r2, [r7, #8]
 8003ad2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0320 	and.w	r3, r3, #32
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d12a      	bne.n	8003b3c <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003af4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f022 0201 	bic.w	r2, r2, #1
 8003b04:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b14:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 0210 	bic.w	r2, r2, #16
 8003b30:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7fd fc34 	bl	80013a4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	4619      	mov	r1, r3
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 f89d 	bl	8003c90 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003b56:	e074      	b.n	8003c42 <HAL_UART_IRQHandler+0x3f2>
 8003b58:	04000120 	.word	0x04000120
 8003b5c:	08004739 	.word	0x08004739
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d063      	beq.n	8003c46 <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 8003b7e:	897b      	ldrh	r3, [r7, #10]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d060      	beq.n	8003c46 <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003b92:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	689a      	ldr	r2, [r3, #8]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f022 0201 	bic.w	r2, r2, #1
 8003ba2:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f022 0210 	bic.w	r2, r2, #16
 8003bc4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003bc6:	897b      	ldrh	r3, [r7, #10]
 8003bc8:	4619      	mov	r1, r3
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f860 	bl	8003c90 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003bd0:	e039      	b.n	8003c46 <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00d      	beq.n	8003bf8 <HAL_UART_IRQHandler+0x3a8>
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d008      	beq.n	8003bf8 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003bee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 fdd0 	bl	8004796 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003bf6:	e029      	b.n	8003c4c <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00d      	beq.n	8003c1e <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d008      	beq.n	8003c1e <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d01a      	beq.n	8003c4a <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	4798      	blx	r3
    }
    return;
 8003c1c:	e015      	b.n	8003c4a <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d011      	beq.n	8003c4c <HAL_UART_IRQHandler+0x3fc>
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00c      	beq.n	8003c4c <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f000 fd96 	bl	8004764 <UART_EndTransmit_IT>
    return;
 8003c38:	e008      	b.n	8003c4c <HAL_UART_IRQHandler+0x3fc>
      return;
 8003c3a:	bf00      	nop
 8003c3c:	e006      	b.n	8003c4c <HAL_UART_IRQHandler+0x3fc>
    return;
 8003c3e:	bf00      	nop
 8003c40:	e004      	b.n	8003c4c <HAL_UART_IRQHandler+0x3fc>
      return;
 8003c42:	bf00      	nop
 8003c44:	e002      	b.n	8003c4c <HAL_UART_IRQHandler+0x3fc>
      return;
 8003c46:	bf00      	nop
 8003c48:	e000      	b.n	8003c4c <HAL_UART_IRQHandler+0x3fc>
    return;
 8003c4a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003c4c:	3720      	adds	r7, #32
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop

08003c54 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003c5c:	bf00      	nop
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003c70:	bf00      	nop
 8003c72:	370c      	adds	r7, #12
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr

08003c7c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003c84:	bf00      	nop
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr

08003c90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	460b      	mov	r3, r1
 8003c9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ca8:	b5b0      	push	{r4, r5, r7, lr}
 8003caa:	b088      	sub	sp, #32
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689a      	ldr	r2, [r3, #8]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	691b      	ldr	r3, [r3, #16]
 8003cbc:	431a      	orrs	r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	4bad      	ldr	r3, [pc, #692]	; (8003f88 <UART_SetConfig+0x2e0>)
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	6812      	ldr	r2, [r2, #0]
 8003cda:	69f9      	ldr	r1, [r7, #28]
 8003cdc:	430b      	orrs	r3, r1
 8003cde:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68da      	ldr	r2, [r3, #12]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4aa2      	ldr	r2, [pc, #648]	; (8003f8c <UART_SetConfig+0x2e4>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d004      	beq.n	8003d10 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a1b      	ldr	r3, [r3, #32]
 8003d0a:	69fa      	ldr	r2, [r7, #28]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	69fa      	ldr	r2, [r7, #28]
 8003d20:	430a      	orrs	r2, r1
 8003d22:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a99      	ldr	r2, [pc, #612]	; (8003f90 <UART_SetConfig+0x2e8>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d121      	bne.n	8003d72 <UART_SetConfig+0xca>
 8003d2e:	4b99      	ldr	r3, [pc, #612]	; (8003f94 <UART_SetConfig+0x2ec>)
 8003d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d34:	f003 0303 	and.w	r3, r3, #3
 8003d38:	2b03      	cmp	r3, #3
 8003d3a:	d817      	bhi.n	8003d6c <UART_SetConfig+0xc4>
 8003d3c:	a201      	add	r2, pc, #4	; (adr r2, 8003d44 <UART_SetConfig+0x9c>)
 8003d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d42:	bf00      	nop
 8003d44:	08003d55 	.word	0x08003d55
 8003d48:	08003d61 	.word	0x08003d61
 8003d4c:	08003d5b 	.word	0x08003d5b
 8003d50:	08003d67 	.word	0x08003d67
 8003d54:	2301      	movs	r3, #1
 8003d56:	76fb      	strb	r3, [r7, #27]
 8003d58:	e0e7      	b.n	8003f2a <UART_SetConfig+0x282>
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	76fb      	strb	r3, [r7, #27]
 8003d5e:	e0e4      	b.n	8003f2a <UART_SetConfig+0x282>
 8003d60:	2304      	movs	r3, #4
 8003d62:	76fb      	strb	r3, [r7, #27]
 8003d64:	e0e1      	b.n	8003f2a <UART_SetConfig+0x282>
 8003d66:	2308      	movs	r3, #8
 8003d68:	76fb      	strb	r3, [r7, #27]
 8003d6a:	e0de      	b.n	8003f2a <UART_SetConfig+0x282>
 8003d6c:	2310      	movs	r3, #16
 8003d6e:	76fb      	strb	r3, [r7, #27]
 8003d70:	e0db      	b.n	8003f2a <UART_SetConfig+0x282>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a88      	ldr	r2, [pc, #544]	; (8003f98 <UART_SetConfig+0x2f0>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d132      	bne.n	8003de2 <UART_SetConfig+0x13a>
 8003d7c:	4b85      	ldr	r3, [pc, #532]	; (8003f94 <UART_SetConfig+0x2ec>)
 8003d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d82:	f003 030c 	and.w	r3, r3, #12
 8003d86:	2b0c      	cmp	r3, #12
 8003d88:	d828      	bhi.n	8003ddc <UART_SetConfig+0x134>
 8003d8a:	a201      	add	r2, pc, #4	; (adr r2, 8003d90 <UART_SetConfig+0xe8>)
 8003d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d90:	08003dc5 	.word	0x08003dc5
 8003d94:	08003ddd 	.word	0x08003ddd
 8003d98:	08003ddd 	.word	0x08003ddd
 8003d9c:	08003ddd 	.word	0x08003ddd
 8003da0:	08003dd1 	.word	0x08003dd1
 8003da4:	08003ddd 	.word	0x08003ddd
 8003da8:	08003ddd 	.word	0x08003ddd
 8003dac:	08003ddd 	.word	0x08003ddd
 8003db0:	08003dcb 	.word	0x08003dcb
 8003db4:	08003ddd 	.word	0x08003ddd
 8003db8:	08003ddd 	.word	0x08003ddd
 8003dbc:	08003ddd 	.word	0x08003ddd
 8003dc0:	08003dd7 	.word	0x08003dd7
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	76fb      	strb	r3, [r7, #27]
 8003dc8:	e0af      	b.n	8003f2a <UART_SetConfig+0x282>
 8003dca:	2302      	movs	r3, #2
 8003dcc:	76fb      	strb	r3, [r7, #27]
 8003dce:	e0ac      	b.n	8003f2a <UART_SetConfig+0x282>
 8003dd0:	2304      	movs	r3, #4
 8003dd2:	76fb      	strb	r3, [r7, #27]
 8003dd4:	e0a9      	b.n	8003f2a <UART_SetConfig+0x282>
 8003dd6:	2308      	movs	r3, #8
 8003dd8:	76fb      	strb	r3, [r7, #27]
 8003dda:	e0a6      	b.n	8003f2a <UART_SetConfig+0x282>
 8003ddc:	2310      	movs	r3, #16
 8003dde:	76fb      	strb	r3, [r7, #27]
 8003de0:	e0a3      	b.n	8003f2a <UART_SetConfig+0x282>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a6d      	ldr	r2, [pc, #436]	; (8003f9c <UART_SetConfig+0x2f4>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d120      	bne.n	8003e2e <UART_SetConfig+0x186>
 8003dec:	4b69      	ldr	r3, [pc, #420]	; (8003f94 <UART_SetConfig+0x2ec>)
 8003dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003df2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003df6:	2b30      	cmp	r3, #48	; 0x30
 8003df8:	d013      	beq.n	8003e22 <UART_SetConfig+0x17a>
 8003dfa:	2b30      	cmp	r3, #48	; 0x30
 8003dfc:	d814      	bhi.n	8003e28 <UART_SetConfig+0x180>
 8003dfe:	2b20      	cmp	r3, #32
 8003e00:	d009      	beq.n	8003e16 <UART_SetConfig+0x16e>
 8003e02:	2b20      	cmp	r3, #32
 8003e04:	d810      	bhi.n	8003e28 <UART_SetConfig+0x180>
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d002      	beq.n	8003e10 <UART_SetConfig+0x168>
 8003e0a:	2b10      	cmp	r3, #16
 8003e0c:	d006      	beq.n	8003e1c <UART_SetConfig+0x174>
 8003e0e:	e00b      	b.n	8003e28 <UART_SetConfig+0x180>
 8003e10:	2300      	movs	r3, #0
 8003e12:	76fb      	strb	r3, [r7, #27]
 8003e14:	e089      	b.n	8003f2a <UART_SetConfig+0x282>
 8003e16:	2302      	movs	r3, #2
 8003e18:	76fb      	strb	r3, [r7, #27]
 8003e1a:	e086      	b.n	8003f2a <UART_SetConfig+0x282>
 8003e1c:	2304      	movs	r3, #4
 8003e1e:	76fb      	strb	r3, [r7, #27]
 8003e20:	e083      	b.n	8003f2a <UART_SetConfig+0x282>
 8003e22:	2308      	movs	r3, #8
 8003e24:	76fb      	strb	r3, [r7, #27]
 8003e26:	e080      	b.n	8003f2a <UART_SetConfig+0x282>
 8003e28:	2310      	movs	r3, #16
 8003e2a:	76fb      	strb	r3, [r7, #27]
 8003e2c:	e07d      	b.n	8003f2a <UART_SetConfig+0x282>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a5b      	ldr	r2, [pc, #364]	; (8003fa0 <UART_SetConfig+0x2f8>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d120      	bne.n	8003e7a <UART_SetConfig+0x1d2>
 8003e38:	4b56      	ldr	r3, [pc, #344]	; (8003f94 <UART_SetConfig+0x2ec>)
 8003e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e3e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003e42:	2bc0      	cmp	r3, #192	; 0xc0
 8003e44:	d013      	beq.n	8003e6e <UART_SetConfig+0x1c6>
 8003e46:	2bc0      	cmp	r3, #192	; 0xc0
 8003e48:	d814      	bhi.n	8003e74 <UART_SetConfig+0x1cc>
 8003e4a:	2b80      	cmp	r3, #128	; 0x80
 8003e4c:	d009      	beq.n	8003e62 <UART_SetConfig+0x1ba>
 8003e4e:	2b80      	cmp	r3, #128	; 0x80
 8003e50:	d810      	bhi.n	8003e74 <UART_SetConfig+0x1cc>
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <UART_SetConfig+0x1b4>
 8003e56:	2b40      	cmp	r3, #64	; 0x40
 8003e58:	d006      	beq.n	8003e68 <UART_SetConfig+0x1c0>
 8003e5a:	e00b      	b.n	8003e74 <UART_SetConfig+0x1cc>
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	76fb      	strb	r3, [r7, #27]
 8003e60:	e063      	b.n	8003f2a <UART_SetConfig+0x282>
 8003e62:	2302      	movs	r3, #2
 8003e64:	76fb      	strb	r3, [r7, #27]
 8003e66:	e060      	b.n	8003f2a <UART_SetConfig+0x282>
 8003e68:	2304      	movs	r3, #4
 8003e6a:	76fb      	strb	r3, [r7, #27]
 8003e6c:	e05d      	b.n	8003f2a <UART_SetConfig+0x282>
 8003e6e:	2308      	movs	r3, #8
 8003e70:	76fb      	strb	r3, [r7, #27]
 8003e72:	e05a      	b.n	8003f2a <UART_SetConfig+0x282>
 8003e74:	2310      	movs	r3, #16
 8003e76:	76fb      	strb	r3, [r7, #27]
 8003e78:	e057      	b.n	8003f2a <UART_SetConfig+0x282>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a49      	ldr	r2, [pc, #292]	; (8003fa4 <UART_SetConfig+0x2fc>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d125      	bne.n	8003ed0 <UART_SetConfig+0x228>
 8003e84:	4b43      	ldr	r3, [pc, #268]	; (8003f94 <UART_SetConfig+0x2ec>)
 8003e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e92:	d017      	beq.n	8003ec4 <UART_SetConfig+0x21c>
 8003e94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e98:	d817      	bhi.n	8003eca <UART_SetConfig+0x222>
 8003e9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e9e:	d00b      	beq.n	8003eb8 <UART_SetConfig+0x210>
 8003ea0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ea4:	d811      	bhi.n	8003eca <UART_SetConfig+0x222>
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d003      	beq.n	8003eb2 <UART_SetConfig+0x20a>
 8003eaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eae:	d006      	beq.n	8003ebe <UART_SetConfig+0x216>
 8003eb0:	e00b      	b.n	8003eca <UART_SetConfig+0x222>
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	76fb      	strb	r3, [r7, #27]
 8003eb6:	e038      	b.n	8003f2a <UART_SetConfig+0x282>
 8003eb8:	2302      	movs	r3, #2
 8003eba:	76fb      	strb	r3, [r7, #27]
 8003ebc:	e035      	b.n	8003f2a <UART_SetConfig+0x282>
 8003ebe:	2304      	movs	r3, #4
 8003ec0:	76fb      	strb	r3, [r7, #27]
 8003ec2:	e032      	b.n	8003f2a <UART_SetConfig+0x282>
 8003ec4:	2308      	movs	r3, #8
 8003ec6:	76fb      	strb	r3, [r7, #27]
 8003ec8:	e02f      	b.n	8003f2a <UART_SetConfig+0x282>
 8003eca:	2310      	movs	r3, #16
 8003ecc:	76fb      	strb	r3, [r7, #27]
 8003ece:	e02c      	b.n	8003f2a <UART_SetConfig+0x282>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a2d      	ldr	r2, [pc, #180]	; (8003f8c <UART_SetConfig+0x2e4>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d125      	bne.n	8003f26 <UART_SetConfig+0x27e>
 8003eda:	4b2e      	ldr	r3, [pc, #184]	; (8003f94 <UART_SetConfig+0x2ec>)
 8003edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ee0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003ee4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003ee8:	d017      	beq.n	8003f1a <UART_SetConfig+0x272>
 8003eea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003eee:	d817      	bhi.n	8003f20 <UART_SetConfig+0x278>
 8003ef0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ef4:	d00b      	beq.n	8003f0e <UART_SetConfig+0x266>
 8003ef6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003efa:	d811      	bhi.n	8003f20 <UART_SetConfig+0x278>
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d003      	beq.n	8003f08 <UART_SetConfig+0x260>
 8003f00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f04:	d006      	beq.n	8003f14 <UART_SetConfig+0x26c>
 8003f06:	e00b      	b.n	8003f20 <UART_SetConfig+0x278>
 8003f08:	2300      	movs	r3, #0
 8003f0a:	76fb      	strb	r3, [r7, #27]
 8003f0c:	e00d      	b.n	8003f2a <UART_SetConfig+0x282>
 8003f0e:	2302      	movs	r3, #2
 8003f10:	76fb      	strb	r3, [r7, #27]
 8003f12:	e00a      	b.n	8003f2a <UART_SetConfig+0x282>
 8003f14:	2304      	movs	r3, #4
 8003f16:	76fb      	strb	r3, [r7, #27]
 8003f18:	e007      	b.n	8003f2a <UART_SetConfig+0x282>
 8003f1a:	2308      	movs	r3, #8
 8003f1c:	76fb      	strb	r3, [r7, #27]
 8003f1e:	e004      	b.n	8003f2a <UART_SetConfig+0x282>
 8003f20:	2310      	movs	r3, #16
 8003f22:	76fb      	strb	r3, [r7, #27]
 8003f24:	e001      	b.n	8003f2a <UART_SetConfig+0x282>
 8003f26:	2310      	movs	r3, #16
 8003f28:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a17      	ldr	r2, [pc, #92]	; (8003f8c <UART_SetConfig+0x2e4>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	f040 8087 	bne.w	8004044 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f36:	7efb      	ldrb	r3, [r7, #27]
 8003f38:	2b08      	cmp	r3, #8
 8003f3a:	d837      	bhi.n	8003fac <UART_SetConfig+0x304>
 8003f3c:	a201      	add	r2, pc, #4	; (adr r2, 8003f44 <UART_SetConfig+0x29c>)
 8003f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f42:	bf00      	nop
 8003f44:	08003f69 	.word	0x08003f69
 8003f48:	08003fad 	.word	0x08003fad
 8003f4c:	08003f71 	.word	0x08003f71
 8003f50:	08003fad 	.word	0x08003fad
 8003f54:	08003f77 	.word	0x08003f77
 8003f58:	08003fad 	.word	0x08003fad
 8003f5c:	08003fad 	.word	0x08003fad
 8003f60:	08003fad 	.word	0x08003fad
 8003f64:	08003f7f 	.word	0x08003f7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f68:	f7fe fb00 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 8003f6c:	6178      	str	r0, [r7, #20]
        break;
 8003f6e:	e022      	b.n	8003fb6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f70:	4b0d      	ldr	r3, [pc, #52]	; (8003fa8 <UART_SetConfig+0x300>)
 8003f72:	617b      	str	r3, [r7, #20]
        break;
 8003f74:	e01f      	b.n	8003fb6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f76:	f7fe fa61 	bl	800243c <HAL_RCC_GetSysClockFreq>
 8003f7a:	6178      	str	r0, [r7, #20]
        break;
 8003f7c:	e01b      	b.n	8003fb6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f82:	617b      	str	r3, [r7, #20]
        break;
 8003f84:	e017      	b.n	8003fb6 <UART_SetConfig+0x30e>
 8003f86:	bf00      	nop
 8003f88:	efff69f3 	.word	0xefff69f3
 8003f8c:	40008000 	.word	0x40008000
 8003f90:	40013800 	.word	0x40013800
 8003f94:	40021000 	.word	0x40021000
 8003f98:	40004400 	.word	0x40004400
 8003f9c:	40004800 	.word	0x40004800
 8003fa0:	40004c00 	.word	0x40004c00
 8003fa4:	40005000 	.word	0x40005000
 8003fa8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003fac:	2300      	movs	r3, #0
 8003fae:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	76bb      	strb	r3, [r7, #26]
        break;
 8003fb4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f000 80f1 	beq.w	80041a0 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685a      	ldr	r2, [r3, #4]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	005b      	lsls	r3, r3, #1
 8003fc6:	4413      	add	r3, r2
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d305      	bcc.n	8003fda <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003fd4:	697a      	ldr	r2, [r7, #20]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d902      	bls.n	8003fe0 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	76bb      	strb	r3, [r7, #26]
 8003fde:	e0df      	b.n	80041a0 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f04f 0100 	mov.w	r1, #0
 8003fe8:	f04f 0200 	mov.w	r2, #0
 8003fec:	f04f 0300 	mov.w	r3, #0
 8003ff0:	020b      	lsls	r3, r1, #8
 8003ff2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003ff6:	0202      	lsls	r2, r0, #8
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	6849      	ldr	r1, [r1, #4]
 8003ffc:	0849      	lsrs	r1, r1, #1
 8003ffe:	4608      	mov	r0, r1
 8004000:	f04f 0100 	mov.w	r1, #0
 8004004:	1814      	adds	r4, r2, r0
 8004006:	eb43 0501 	adc.w	r5, r3, r1
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	461a      	mov	r2, r3
 8004010:	f04f 0300 	mov.w	r3, #0
 8004014:	4620      	mov	r0, r4
 8004016:	4629      	mov	r1, r5
 8004018:	f7fc f92a 	bl	8000270 <__aeabi_uldivmod>
 800401c:	4602      	mov	r2, r0
 800401e:	460b      	mov	r3, r1
 8004020:	4613      	mov	r3, r2
 8004022:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800402a:	d308      	bcc.n	800403e <UART_SetConfig+0x396>
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004032:	d204      	bcs.n	800403e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	693a      	ldr	r2, [r7, #16]
 800403a:	60da      	str	r2, [r3, #12]
 800403c:	e0b0      	b.n	80041a0 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	76bb      	strb	r3, [r7, #26]
 8004042:	e0ad      	b.n	80041a0 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	69db      	ldr	r3, [r3, #28]
 8004048:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800404c:	d15c      	bne.n	8004108 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800404e:	7efb      	ldrb	r3, [r7, #27]
 8004050:	2b08      	cmp	r3, #8
 8004052:	d828      	bhi.n	80040a6 <UART_SetConfig+0x3fe>
 8004054:	a201      	add	r2, pc, #4	; (adr r2, 800405c <UART_SetConfig+0x3b4>)
 8004056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800405a:	bf00      	nop
 800405c:	08004081 	.word	0x08004081
 8004060:	08004089 	.word	0x08004089
 8004064:	08004091 	.word	0x08004091
 8004068:	080040a7 	.word	0x080040a7
 800406c:	08004097 	.word	0x08004097
 8004070:	080040a7 	.word	0x080040a7
 8004074:	080040a7 	.word	0x080040a7
 8004078:	080040a7 	.word	0x080040a7
 800407c:	0800409f 	.word	0x0800409f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004080:	f7fe fa74 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 8004084:	6178      	str	r0, [r7, #20]
        break;
 8004086:	e013      	b.n	80040b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004088:	f7fe fa86 	bl	8002598 <HAL_RCC_GetPCLK2Freq>
 800408c:	6178      	str	r0, [r7, #20]
        break;
 800408e:	e00f      	b.n	80040b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004090:	4b49      	ldr	r3, [pc, #292]	; (80041b8 <UART_SetConfig+0x510>)
 8004092:	617b      	str	r3, [r7, #20]
        break;
 8004094:	e00c      	b.n	80040b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004096:	f7fe f9d1 	bl	800243c <HAL_RCC_GetSysClockFreq>
 800409a:	6178      	str	r0, [r7, #20]
        break;
 800409c:	e008      	b.n	80040b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800409e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040a2:	617b      	str	r3, [r7, #20]
        break;
 80040a4:	e004      	b.n	80040b0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80040a6:	2300      	movs	r3, #0
 80040a8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	76bb      	strb	r3, [r7, #26]
        break;
 80040ae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d074      	beq.n	80041a0 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	005a      	lsls	r2, r3, #1
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	085b      	lsrs	r3, r3, #1
 80040c0:	441a      	add	r2, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	2b0f      	cmp	r3, #15
 80040d2:	d916      	bls.n	8004102 <UART_SetConfig+0x45a>
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040da:	d212      	bcs.n	8004102 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	b29b      	uxth	r3, r3
 80040e0:	f023 030f 	bic.w	r3, r3, #15
 80040e4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	085b      	lsrs	r3, r3, #1
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	f003 0307 	and.w	r3, r3, #7
 80040f0:	b29a      	uxth	r2, r3
 80040f2:	89fb      	ldrh	r3, [r7, #14]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	89fa      	ldrh	r2, [r7, #14]
 80040fe:	60da      	str	r2, [r3, #12]
 8004100:	e04e      	b.n	80041a0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	76bb      	strb	r3, [r7, #26]
 8004106:	e04b      	b.n	80041a0 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004108:	7efb      	ldrb	r3, [r7, #27]
 800410a:	2b08      	cmp	r3, #8
 800410c:	d827      	bhi.n	800415e <UART_SetConfig+0x4b6>
 800410e:	a201      	add	r2, pc, #4	; (adr r2, 8004114 <UART_SetConfig+0x46c>)
 8004110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004114:	08004139 	.word	0x08004139
 8004118:	08004141 	.word	0x08004141
 800411c:	08004149 	.word	0x08004149
 8004120:	0800415f 	.word	0x0800415f
 8004124:	0800414f 	.word	0x0800414f
 8004128:	0800415f 	.word	0x0800415f
 800412c:	0800415f 	.word	0x0800415f
 8004130:	0800415f 	.word	0x0800415f
 8004134:	08004157 	.word	0x08004157
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004138:	f7fe fa18 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 800413c:	6178      	str	r0, [r7, #20]
        break;
 800413e:	e013      	b.n	8004168 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004140:	f7fe fa2a 	bl	8002598 <HAL_RCC_GetPCLK2Freq>
 8004144:	6178      	str	r0, [r7, #20]
        break;
 8004146:	e00f      	b.n	8004168 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004148:	4b1b      	ldr	r3, [pc, #108]	; (80041b8 <UART_SetConfig+0x510>)
 800414a:	617b      	str	r3, [r7, #20]
        break;
 800414c:	e00c      	b.n	8004168 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800414e:	f7fe f975 	bl	800243c <HAL_RCC_GetSysClockFreq>
 8004152:	6178      	str	r0, [r7, #20]
        break;
 8004154:	e008      	b.n	8004168 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004156:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800415a:	617b      	str	r3, [r7, #20]
        break;
 800415c:	e004      	b.n	8004168 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800415e:	2300      	movs	r3, #0
 8004160:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	76bb      	strb	r3, [r7, #26]
        break;
 8004166:	bf00      	nop
    }

    if (pclk != 0U)
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d018      	beq.n	80041a0 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	085a      	lsrs	r2, r3, #1
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	441a      	add	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004180:	b29b      	uxth	r3, r3
 8004182:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	2b0f      	cmp	r3, #15
 8004188:	d908      	bls.n	800419c <UART_SetConfig+0x4f4>
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004190:	d204      	bcs.n	800419c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	693a      	ldr	r2, [r7, #16]
 8004198:	60da      	str	r2, [r3, #12]
 800419a:	e001      	b.n	80041a0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80041ac:	7ebb      	ldrb	r3, [r7, #26]
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3720      	adds	r7, #32
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bdb0      	pop	{r4, r5, r7, pc}
 80041b6:	bf00      	nop
 80041b8:	00f42400 	.word	0x00f42400

080041bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c8:	f003 0301 	and.w	r3, r3, #1
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d00a      	beq.n	80041e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d00a      	beq.n	8004208 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00a      	beq.n	800422a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422e:	f003 0308 	and.w	r3, r3, #8
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00a      	beq.n	800424c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004250:	f003 0310 	and.w	r3, r3, #16
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00a      	beq.n	800426e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004272:	f003 0320 	and.w	r3, r3, #32
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00a      	beq.n	8004290 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004298:	2b00      	cmp	r3, #0
 800429a:	d01a      	beq.n	80042d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042ba:	d10a      	bne.n	80042d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	430a      	orrs	r2, r1
 80042d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00a      	beq.n	80042f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	430a      	orrs	r2, r1
 80042f2:	605a      	str	r2, [r3, #4]
  }
}
 80042f4:	bf00      	nop
 80042f6:	370c      	adds	r7, #12
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af02      	add	r7, sp, #8
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004310:	f7fc fe42 	bl	8000f98 <HAL_GetTick>
 8004314:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0308 	and.w	r3, r3, #8
 8004320:	2b08      	cmp	r3, #8
 8004322:	d10e      	bne.n	8004342 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004324:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004328:	9300      	str	r3, [sp, #0]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 f82d 	bl	8004392 <UART_WaitOnFlagUntilTimeout>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d001      	beq.n	8004342 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e023      	b.n	800438a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0304 	and.w	r3, r3, #4
 800434c:	2b04      	cmp	r3, #4
 800434e:	d10e      	bne.n	800436e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004350:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004354:	9300      	str	r3, [sp, #0]
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 f817 	bl	8004392 <UART_WaitOnFlagUntilTimeout>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e00d      	b.n	800438a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2220      	movs	r2, #32
 8004372:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2220      	movs	r2, #32
 8004378:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3710      	adds	r7, #16
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}

08004392 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004392:	b580      	push	{r7, lr}
 8004394:	b084      	sub	sp, #16
 8004396:	af00      	add	r7, sp, #0
 8004398:	60f8      	str	r0, [r7, #12]
 800439a:	60b9      	str	r1, [r7, #8]
 800439c:	603b      	str	r3, [r7, #0]
 800439e:	4613      	mov	r3, r2
 80043a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043a2:	e05e      	b.n	8004462 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043a4:	69bb      	ldr	r3, [r7, #24]
 80043a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043aa:	d05a      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ac:	f7fc fdf4 	bl	8000f98 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	69ba      	ldr	r2, [r7, #24]
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d302      	bcc.n	80043c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d11b      	bne.n	80043fa <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80043d0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	689a      	ldr	r2, [r3, #8]
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f022 0201 	bic.w	r2, r2, #1
 80043e0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2220      	movs	r2, #32
 80043e6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2220      	movs	r2, #32
 80043ec:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e043      	b.n	8004482 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0304 	and.w	r3, r3, #4
 8004404:	2b00      	cmp	r3, #0
 8004406:	d02c      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	69db      	ldr	r3, [r3, #28]
 800440e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004412:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004416:	d124      	bne.n	8004462 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004420:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004430:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f022 0201 	bic.w	r2, r2, #1
 8004440:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2220      	movs	r2, #32
 8004446:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2220      	movs	r2, #32
 800444c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2220      	movs	r2, #32
 8004452:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e00f      	b.n	8004482 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69da      	ldr	r2, [r3, #28]
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	4013      	ands	r3, r2
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	429a      	cmp	r2, r3
 8004470:	bf0c      	ite	eq
 8004472:	2301      	moveq	r3, #1
 8004474:	2300      	movne	r3, #0
 8004476:	b2db      	uxtb	r3, r3
 8004478:	461a      	mov	r2, r3
 800447a:	79fb      	ldrb	r3, [r7, #7]
 800447c:	429a      	cmp	r2, r3
 800447e:	d091      	beq.n	80043a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
	...

0800448c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	4613      	mov	r3, r2
 8004498:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	88fa      	ldrh	r2, [r7, #6]
 80044a4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2222      	movs	r2, #34	; 0x22
 80044b4:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d02b      	beq.n	8004516 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044c2:	4a25      	ldr	r2, [pc, #148]	; (8004558 <UART_Start_Receive_DMA+0xcc>)
 80044c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ca:	4a24      	ldr	r2, [pc, #144]	; (800455c <UART_Start_Receive_DMA+0xd0>)
 80044cc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044d2:	4a23      	ldr	r2, [pc, #140]	; (8004560 <UART_Start_Receive_DMA+0xd4>)
 80044d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044da:	2200      	movs	r2, #0
 80044dc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	3324      	adds	r3, #36	; 0x24
 80044e8:	4619      	mov	r1, r3
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ee:	461a      	mov	r2, r3
 80044f0:	88fb      	ldrh	r3, [r7, #6]
 80044f2:	f7fc fef7 	bl	80012e4 <HAL_DMA_Start_IT>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d00c      	beq.n	8004516 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2210      	movs	r2, #16
 8004500:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2220      	movs	r2, #32
 8004510:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e01c      	b.n	8004550 <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800452c:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689a      	ldr	r2, [r3, #8]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f042 0201 	orr.w	r2, r2, #1
 800453c:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689a      	ldr	r2, [r3, #8]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800454c:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	080045ed 	.word	0x080045ed
 800455c:	08004685 	.word	0x08004685
 8004560:	080046bd 	.word	0x080046bd

08004564 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800457a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2220      	movs	r2, #32
 8004580:	679a      	str	r2, [r3, #120]	; 0x78
}
 8004582:	bf00      	nop
 8004584:	370c      	adds	r7, #12
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr

0800458e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800458e:	b480      	push	{r7}
 8004590:	b083      	sub	sp, #12
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80045a4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	689a      	ldr	r2, [r3, #8]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f022 0201 	bic.w	r2, r2, #1
 80045b4:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d107      	bne.n	80045ce <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 0210 	bic.w	r2, r2, #16
 80045cc:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2220      	movs	r2, #32
 80045d2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	665a      	str	r2, [r3, #100]	; 0x64
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0320 	and.w	r3, r3, #32
 8004604:	2b00      	cmp	r3, #0
 8004606:	d12a      	bne.n	800465e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2200      	movs	r2, #0
 800460c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800461e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	689a      	ldr	r2, [r3, #8]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f022 0201 	bic.w	r2, r2, #1
 800462e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689a      	ldr	r2, [r3, #8]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800463e:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2220      	movs	r2, #32
 8004644:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800464a:	2b01      	cmp	r3, #1
 800464c:	d107      	bne.n	800465e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f022 0210 	bic.w	r2, r2, #16
 800465c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004662:	2b01      	cmp	r3, #1
 8004664:	d107      	bne.n	8004676 <UART_DMAReceiveCplt+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800466c:	4619      	mov	r1, r3
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f7ff fb0e 	bl	8003c90 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004674:	e002      	b.n	800467c <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f7fc f984 	bl	8000984 <HAL_UART_RxCpltCallback>
}
 800467c:	bf00      	nop
 800467e:	3710      	adds	r7, #16
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}

08004684 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004690:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004696:	2b01      	cmp	r3, #1
 8004698:	d109      	bne.n	80046ae <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80046a0:	085b      	lsrs	r3, r3, #1
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	4619      	mov	r1, r3
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f7ff faf2 	bl	8003c90 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80046ac:	e002      	b.n	80046b4 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f7ff fada 	bl	8003c68 <HAL_UART_RxHalfCpltCallback>
}
 80046b4:	bf00      	nop
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b086      	sub	sp, #24
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046c8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046ce:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046d4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046e0:	2b80      	cmp	r3, #128	; 0x80
 80046e2:	d109      	bne.n	80046f8 <UART_DMAError+0x3c>
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	2b21      	cmp	r3, #33	; 0x21
 80046e8:	d106      	bne.n	80046f8 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80046f2:	6978      	ldr	r0, [r7, #20]
 80046f4:	f7ff ff36 	bl	8004564 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004702:	2b40      	cmp	r3, #64	; 0x40
 8004704:	d109      	bne.n	800471a <UART_DMAError+0x5e>
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2b22      	cmp	r3, #34	; 0x22
 800470a:	d106      	bne.n	800471a <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	2200      	movs	r2, #0
 8004710:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8004714:	6978      	ldr	r0, [r7, #20]
 8004716:	f7ff ff3a 	bl	800458e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004720:	f043 0210 	orr.w	r2, r3, #16
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800472a:	6978      	ldr	r0, [r7, #20]
 800472c:	f7ff faa6 	bl	8003c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004730:	bf00      	nop
 8004732:	3718      	adds	r7, #24
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004744:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2200      	movs	r2, #0
 8004752:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f7ff fa90 	bl	8003c7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800475c:	bf00      	nop
 800475e:	3710      	adds	r7, #16
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}

08004764 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800477a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2220      	movs	r2, #32
 8004780:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f7ff fa63 	bl	8003c54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800478e:	bf00      	nop
 8004790:	3708      	adds	r7, #8
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}

08004796 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004796:	b480      	push	{r7}
 8004798:	b083      	sub	sp, #12
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800479e:	bf00      	nop
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
	...

080047ac <__NVIC_SetPriority>:
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	4603      	mov	r3, r0
 80047b4:	6039      	str	r1, [r7, #0]
 80047b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	db0a      	blt.n	80047d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	b2da      	uxtb	r2, r3
 80047c4:	490c      	ldr	r1, [pc, #48]	; (80047f8 <__NVIC_SetPriority+0x4c>)
 80047c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ca:	0112      	lsls	r2, r2, #4
 80047cc:	b2d2      	uxtb	r2, r2
 80047ce:	440b      	add	r3, r1
 80047d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80047d4:	e00a      	b.n	80047ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	b2da      	uxtb	r2, r3
 80047da:	4908      	ldr	r1, [pc, #32]	; (80047fc <__NVIC_SetPriority+0x50>)
 80047dc:	79fb      	ldrb	r3, [r7, #7]
 80047de:	f003 030f 	and.w	r3, r3, #15
 80047e2:	3b04      	subs	r3, #4
 80047e4:	0112      	lsls	r2, r2, #4
 80047e6:	b2d2      	uxtb	r2, r2
 80047e8:	440b      	add	r3, r1
 80047ea:	761a      	strb	r2, [r3, #24]
}
 80047ec:	bf00      	nop
 80047ee:	370c      	adds	r7, #12
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr
 80047f8:	e000e100 	.word	0xe000e100
 80047fc:	e000ed00 	.word	0xe000ed00

08004800 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004800:	b580      	push	{r7, lr}
 8004802:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004804:	4b05      	ldr	r3, [pc, #20]	; (800481c <SysTick_Handler+0x1c>)
 8004806:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004808:	f001 fcfe 	bl	8006208 <xTaskGetSchedulerState>
 800480c:	4603      	mov	r3, r0
 800480e:	2b01      	cmp	r3, #1
 8004810:	d001      	beq.n	8004816 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004812:	f002 fae9 	bl	8006de8 <xPortSysTickHandler>
  }
}
 8004816:	bf00      	nop
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	e000e010 	.word	0xe000e010

08004820 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004820:	b580      	push	{r7, lr}
 8004822:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004824:	2100      	movs	r1, #0
 8004826:	f06f 0004 	mvn.w	r0, #4
 800482a:	f7ff ffbf 	bl	80047ac <__NVIC_SetPriority>
#endif
}
 800482e:	bf00      	nop
 8004830:	bd80      	pop	{r7, pc}
	...

08004834 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800483a:	f3ef 8305 	mrs	r3, IPSR
 800483e:	603b      	str	r3, [r7, #0]
  return(result);
 8004840:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004846:	f06f 0305 	mvn.w	r3, #5
 800484a:	607b      	str	r3, [r7, #4]
 800484c:	e00c      	b.n	8004868 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800484e:	4b0a      	ldr	r3, [pc, #40]	; (8004878 <osKernelInitialize+0x44>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d105      	bne.n	8004862 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004856:	4b08      	ldr	r3, [pc, #32]	; (8004878 <osKernelInitialize+0x44>)
 8004858:	2201      	movs	r2, #1
 800485a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800485c:	2300      	movs	r3, #0
 800485e:	607b      	str	r3, [r7, #4]
 8004860:	e002      	b.n	8004868 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004862:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004866:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004868:	687b      	ldr	r3, [r7, #4]
}
 800486a:	4618      	mov	r0, r3
 800486c:	370c      	adds	r7, #12
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	20000094 	.word	0x20000094

0800487c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004882:	f3ef 8305 	mrs	r3, IPSR
 8004886:	603b      	str	r3, [r7, #0]
  return(result);
 8004888:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <osKernelStart+0x1a>
    stat = osErrorISR;
 800488e:	f06f 0305 	mvn.w	r3, #5
 8004892:	607b      	str	r3, [r7, #4]
 8004894:	e010      	b.n	80048b8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004896:	4b0b      	ldr	r3, [pc, #44]	; (80048c4 <osKernelStart+0x48>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d109      	bne.n	80048b2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800489e:	f7ff ffbf 	bl	8004820 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80048a2:	4b08      	ldr	r3, [pc, #32]	; (80048c4 <osKernelStart+0x48>)
 80048a4:	2202      	movs	r2, #2
 80048a6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80048a8:	f001 f866 	bl	8005978 <vTaskStartScheduler>
      stat = osOK;
 80048ac:	2300      	movs	r3, #0
 80048ae:	607b      	str	r3, [r7, #4]
 80048b0:	e002      	b.n	80048b8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80048b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80048b6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80048b8:	687b      	ldr	r3, [r7, #4]
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	20000094 	.word	0x20000094

080048c8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b08e      	sub	sp, #56	; 0x38
 80048cc:	af04      	add	r7, sp, #16
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80048d4:	2300      	movs	r3, #0
 80048d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048d8:	f3ef 8305 	mrs	r3, IPSR
 80048dc:	617b      	str	r3, [r7, #20]
  return(result);
 80048de:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d17e      	bne.n	80049e2 <osThreadNew+0x11a>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d07b      	beq.n	80049e2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80048ea:	2380      	movs	r3, #128	; 0x80
 80048ec:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80048ee:	2318      	movs	r3, #24
 80048f0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80048f2:	2300      	movs	r3, #0
 80048f4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80048f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80048fa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d045      	beq.n	800498e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d002      	beq.n	8004910 <osThreadNew+0x48>
        name = attr->name;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d002      	beq.n	800491e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	699b      	ldr	r3, [r3, #24]
 800491c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d008      	beq.n	8004936 <osThreadNew+0x6e>
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	2b38      	cmp	r3, #56	; 0x38
 8004928:	d805      	bhi.n	8004936 <osThreadNew+0x6e>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <osThreadNew+0x72>
        return (NULL);
 8004936:	2300      	movs	r3, #0
 8004938:	e054      	b.n	80049e4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d003      	beq.n	800494a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	695b      	ldr	r3, [r3, #20]
 8004946:	089b      	lsrs	r3, r3, #2
 8004948:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00e      	beq.n	8004970 <osThreadNew+0xa8>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	2b5b      	cmp	r3, #91	; 0x5b
 8004958:	d90a      	bls.n	8004970 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800495e:	2b00      	cmp	r3, #0
 8004960:	d006      	beq.n	8004970 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d002      	beq.n	8004970 <osThreadNew+0xa8>
        mem = 1;
 800496a:	2301      	movs	r3, #1
 800496c:	61bb      	str	r3, [r7, #24]
 800496e:	e010      	b.n	8004992 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d10c      	bne.n	8004992 <osThreadNew+0xca>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d108      	bne.n	8004992 <osThreadNew+0xca>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d104      	bne.n	8004992 <osThreadNew+0xca>
          mem = 0;
 8004988:	2300      	movs	r3, #0
 800498a:	61bb      	str	r3, [r7, #24]
 800498c:	e001      	b.n	8004992 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800498e:	2300      	movs	r3, #0
 8004990:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d110      	bne.n	80049ba <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80049a0:	9202      	str	r2, [sp, #8]
 80049a2:	9301      	str	r3, [sp, #4]
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	6a3a      	ldr	r2, [r7, #32]
 80049ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f000 fe0c 	bl	80055cc <xTaskCreateStatic>
 80049b4:	4603      	mov	r3, r0
 80049b6:	613b      	str	r3, [r7, #16]
 80049b8:	e013      	b.n	80049e2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d110      	bne.n	80049e2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80049c0:	6a3b      	ldr	r3, [r7, #32]
 80049c2:	b29a      	uxth	r2, r3
 80049c4:	f107 0310 	add.w	r3, r7, #16
 80049c8:	9301      	str	r3, [sp, #4]
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	9300      	str	r3, [sp, #0]
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	f000 fe57 	bl	8005686 <xTaskCreate>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d001      	beq.n	80049e2 <osThreadNew+0x11a>
            hTask = NULL;
 80049de:	2300      	movs	r3, #0
 80049e0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80049e2:	693b      	ldr	r3, [r7, #16]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3728      	adds	r7, #40	; 0x28
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049f4:	f3ef 8305 	mrs	r3, IPSR
 80049f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80049fa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d003      	beq.n	8004a08 <osDelay+0x1c>
    stat = osErrorISR;
 8004a00:	f06f 0305 	mvn.w	r3, #5
 8004a04:	60fb      	str	r3, [r7, #12]
 8004a06:	e007      	b.n	8004a18 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d002      	beq.n	8004a18 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 ff7c 	bl	8005910 <vTaskDelay>
    }
  }

  return (stat);
 8004a18:	68fb      	ldr	r3, [r7, #12]
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3710      	adds	r7, #16
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
	...

08004a24 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	4a07      	ldr	r2, [pc, #28]	; (8004a50 <vApplicationGetIdleTaskMemory+0x2c>)
 8004a34:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	4a06      	ldr	r2, [pc, #24]	; (8004a54 <vApplicationGetIdleTaskMemory+0x30>)
 8004a3a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2280      	movs	r2, #128	; 0x80
 8004a40:	601a      	str	r2, [r3, #0]
}
 8004a42:	bf00      	nop
 8004a44:	3714      	adds	r7, #20
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	20000098 	.word	0x20000098
 8004a54:	200000f4 	.word	0x200000f4

08004a58 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004a58:	b480      	push	{r7}
 8004a5a:	b085      	sub	sp, #20
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	4a07      	ldr	r2, [pc, #28]	; (8004a84 <vApplicationGetTimerTaskMemory+0x2c>)
 8004a68:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	4a06      	ldr	r2, [pc, #24]	; (8004a88 <vApplicationGetTimerTaskMemory+0x30>)
 8004a6e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a76:	601a      	str	r2, [r3, #0]
}
 8004a78:	bf00      	nop
 8004a7a:	3714      	adds	r7, #20
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr
 8004a84:	200002f4 	.word	0x200002f4
 8004a88:	20000350 	.word	0x20000350

08004a8c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f103 0208 	add.w	r2, r3, #8
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004aa4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f103 0208 	add.w	r2, r3, #8
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f103 0208 	add.w	r2, r3, #8
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ada:	bf00      	nop
 8004adc:	370c      	adds	r7, #12
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b085      	sub	sp, #20
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
 8004aee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	689a      	ldr	r2, [r3, #8]
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	683a      	ldr	r2, [r7, #0]
 8004b0a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	683a      	ldr	r2, [r7, #0]
 8004b10:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	1c5a      	adds	r2, r3, #1
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	601a      	str	r2, [r3, #0]
}
 8004b22:	bf00      	nop
 8004b24:	3714      	adds	r7, #20
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr

08004b2e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b085      	sub	sp, #20
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
 8004b36:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b44:	d103      	bne.n	8004b4e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	60fb      	str	r3, [r7, #12]
 8004b4c:	e00c      	b.n	8004b68 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	3308      	adds	r3, #8
 8004b52:	60fb      	str	r3, [r7, #12]
 8004b54:	e002      	b.n	8004b5c <vListInsert+0x2e>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	60fb      	str	r3, [r7, #12]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68ba      	ldr	r2, [r7, #8]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d2f6      	bcs.n	8004b56 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	683a      	ldr	r2, [r7, #0]
 8004b76:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	683a      	ldr	r2, [r7, #0]
 8004b82:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	1c5a      	adds	r2, r3, #1
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	601a      	str	r2, [r3, #0]
}
 8004b94:	bf00      	nop
 8004b96:	3714      	adds	r7, #20
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	691b      	ldr	r3, [r3, #16]
 8004bac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	6892      	ldr	r2, [r2, #8]
 8004bb6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	6852      	ldr	r2, [r2, #4]
 8004bc0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d103      	bne.n	8004bd4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	689a      	ldr	r2, [r3, #8]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	1e5a      	subs	r2, r3, #1
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3714      	adds	r7, #20
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d10a      	bne.n	8004c1e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c0c:	f383 8811 	msr	BASEPRI, r3
 8004c10:	f3bf 8f6f 	isb	sy
 8004c14:	f3bf 8f4f 	dsb	sy
 8004c18:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004c1a:	bf00      	nop
 8004c1c:	e7fe      	b.n	8004c1c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004c1e:	f002 f851 	bl	8006cc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c2a:	68f9      	ldr	r1, [r7, #12]
 8004c2c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004c2e:	fb01 f303 	mul.w	r3, r1, r3
 8004c32:	441a      	add	r2, r3
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	68f9      	ldr	r1, [r7, #12]
 8004c52:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004c54:	fb01 f303 	mul.w	r3, r1, r3
 8004c58:	441a      	add	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	22ff      	movs	r2, #255	; 0xff
 8004c62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	22ff      	movs	r2, #255	; 0xff
 8004c6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d114      	bne.n	8004c9e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	691b      	ldr	r3, [r3, #16]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d01a      	beq.n	8004cb2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	3310      	adds	r3, #16
 8004c80:	4618      	mov	r0, r3
 8004c82:	f001 f903 	bl	8005e8c <xTaskRemoveFromEventList>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d012      	beq.n	8004cb2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004c8c:	4b0c      	ldr	r3, [pc, #48]	; (8004cc0 <xQueueGenericReset+0xcc>)
 8004c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	f3bf 8f4f 	dsb	sy
 8004c98:	f3bf 8f6f 	isb	sy
 8004c9c:	e009      	b.n	8004cb2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	3310      	adds	r3, #16
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f7ff fef2 	bl	8004a8c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	3324      	adds	r3, #36	; 0x24
 8004cac:	4618      	mov	r0, r3
 8004cae:	f7ff feed 	bl	8004a8c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004cb2:	f002 f837 	bl	8006d24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004cb6:	2301      	movs	r3, #1
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3710      	adds	r7, #16
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	e000ed04 	.word	0xe000ed04

08004cc4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b08e      	sub	sp, #56	; 0x38
 8004cc8:	af02      	add	r7, sp, #8
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
 8004cd0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d10a      	bne.n	8004cee <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cdc:	f383 8811 	msr	BASEPRI, r3
 8004ce0:	f3bf 8f6f 	isb	sy
 8004ce4:	f3bf 8f4f 	dsb	sy
 8004ce8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004cea:	bf00      	nop
 8004cec:	e7fe      	b.n	8004cec <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d10a      	bne.n	8004d0a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cf8:	f383 8811 	msr	BASEPRI, r3
 8004cfc:	f3bf 8f6f 	isb	sy
 8004d00:	f3bf 8f4f 	dsb	sy
 8004d04:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004d06:	bf00      	nop
 8004d08:	e7fe      	b.n	8004d08 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d002      	beq.n	8004d16 <xQueueGenericCreateStatic+0x52>
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d001      	beq.n	8004d1a <xQueueGenericCreateStatic+0x56>
 8004d16:	2301      	movs	r3, #1
 8004d18:	e000      	b.n	8004d1c <xQueueGenericCreateStatic+0x58>
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d10a      	bne.n	8004d36 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d24:	f383 8811 	msr	BASEPRI, r3
 8004d28:	f3bf 8f6f 	isb	sy
 8004d2c:	f3bf 8f4f 	dsb	sy
 8004d30:	623b      	str	r3, [r7, #32]
}
 8004d32:	bf00      	nop
 8004d34:	e7fe      	b.n	8004d34 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d102      	bne.n	8004d42 <xQueueGenericCreateStatic+0x7e>
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d101      	bne.n	8004d46 <xQueueGenericCreateStatic+0x82>
 8004d42:	2301      	movs	r3, #1
 8004d44:	e000      	b.n	8004d48 <xQueueGenericCreateStatic+0x84>
 8004d46:	2300      	movs	r3, #0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d10a      	bne.n	8004d62 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d50:	f383 8811 	msr	BASEPRI, r3
 8004d54:	f3bf 8f6f 	isb	sy
 8004d58:	f3bf 8f4f 	dsb	sy
 8004d5c:	61fb      	str	r3, [r7, #28]
}
 8004d5e:	bf00      	nop
 8004d60:	e7fe      	b.n	8004d60 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004d62:	2350      	movs	r3, #80	; 0x50
 8004d64:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	2b50      	cmp	r3, #80	; 0x50
 8004d6a:	d00a      	beq.n	8004d82 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d70:	f383 8811 	msr	BASEPRI, r3
 8004d74:	f3bf 8f6f 	isb	sy
 8004d78:	f3bf 8f4f 	dsb	sy
 8004d7c:	61bb      	str	r3, [r7, #24]
}
 8004d7e:	bf00      	nop
 8004d80:	e7fe      	b.n	8004d80 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004d82:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00d      	beq.n	8004daa <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d90:	2201      	movs	r2, #1
 8004d92:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d96:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	68b9      	ldr	r1, [r7, #8]
 8004da4:	68f8      	ldr	r0, [r7, #12]
 8004da6:	f000 f805 	bl	8004db4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3730      	adds	r7, #48	; 0x30
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
 8004dc0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d103      	bne.n	8004dd0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	601a      	str	r2, [r3, #0]
 8004dce:	e002      	b.n	8004dd6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	68fa      	ldr	r2, [r7, #12]
 8004dda:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	68ba      	ldr	r2, [r7, #8]
 8004de0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004de2:	2101      	movs	r1, #1
 8004de4:	69b8      	ldr	r0, [r7, #24]
 8004de6:	f7ff ff05 	bl	8004bf4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	78fa      	ldrb	r2, [r7, #3]
 8004dee:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004df2:	bf00      	nop
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
	...

08004dfc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b08e      	sub	sp, #56	; 0x38
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
 8004e08:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d10a      	bne.n	8004e2e <xQueueGenericSend+0x32>
	__asm volatile
 8004e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e1c:	f383 8811 	msr	BASEPRI, r3
 8004e20:	f3bf 8f6f 	isb	sy
 8004e24:	f3bf 8f4f 	dsb	sy
 8004e28:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004e2a:	bf00      	nop
 8004e2c:	e7fe      	b.n	8004e2c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d103      	bne.n	8004e3c <xQueueGenericSend+0x40>
 8004e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d101      	bne.n	8004e40 <xQueueGenericSend+0x44>
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e000      	b.n	8004e42 <xQueueGenericSend+0x46>
 8004e40:	2300      	movs	r3, #0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10a      	bne.n	8004e5c <xQueueGenericSend+0x60>
	__asm volatile
 8004e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e4a:	f383 8811 	msr	BASEPRI, r3
 8004e4e:	f3bf 8f6f 	isb	sy
 8004e52:	f3bf 8f4f 	dsb	sy
 8004e56:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004e58:	bf00      	nop
 8004e5a:	e7fe      	b.n	8004e5a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d103      	bne.n	8004e6a <xQueueGenericSend+0x6e>
 8004e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d101      	bne.n	8004e6e <xQueueGenericSend+0x72>
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e000      	b.n	8004e70 <xQueueGenericSend+0x74>
 8004e6e:	2300      	movs	r3, #0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d10a      	bne.n	8004e8a <xQueueGenericSend+0x8e>
	__asm volatile
 8004e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e78:	f383 8811 	msr	BASEPRI, r3
 8004e7c:	f3bf 8f6f 	isb	sy
 8004e80:	f3bf 8f4f 	dsb	sy
 8004e84:	623b      	str	r3, [r7, #32]
}
 8004e86:	bf00      	nop
 8004e88:	e7fe      	b.n	8004e88 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e8a:	f001 f9bd 	bl	8006208 <xTaskGetSchedulerState>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d102      	bne.n	8004e9a <xQueueGenericSend+0x9e>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <xQueueGenericSend+0xa2>
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e000      	b.n	8004ea0 <xQueueGenericSend+0xa4>
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10a      	bne.n	8004eba <xQueueGenericSend+0xbe>
	__asm volatile
 8004ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea8:	f383 8811 	msr	BASEPRI, r3
 8004eac:	f3bf 8f6f 	isb	sy
 8004eb0:	f3bf 8f4f 	dsb	sy
 8004eb4:	61fb      	str	r3, [r7, #28]
}
 8004eb6:	bf00      	nop
 8004eb8:	e7fe      	b.n	8004eb8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004eba:	f001 ff03 	bl	8006cc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d302      	bcc.n	8004ed0 <xQueueGenericSend+0xd4>
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d129      	bne.n	8004f24 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	68b9      	ldr	r1, [r7, #8]
 8004ed4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ed6:	f000 fa0b 	bl	80052f0 <prvCopyDataToQueue>
 8004eda:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d010      	beq.n	8004f06 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ee6:	3324      	adds	r3, #36	; 0x24
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f000 ffcf 	bl	8005e8c <xTaskRemoveFromEventList>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d013      	beq.n	8004f1c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004ef4:	4b3f      	ldr	r3, [pc, #252]	; (8004ff4 <xQueueGenericSend+0x1f8>)
 8004ef6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004efa:	601a      	str	r2, [r3, #0]
 8004efc:	f3bf 8f4f 	dsb	sy
 8004f00:	f3bf 8f6f 	isb	sy
 8004f04:	e00a      	b.n	8004f1c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d007      	beq.n	8004f1c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004f0c:	4b39      	ldr	r3, [pc, #228]	; (8004ff4 <xQueueGenericSend+0x1f8>)
 8004f0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f12:	601a      	str	r2, [r3, #0]
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004f1c:	f001 ff02 	bl	8006d24 <vPortExitCritical>
				return pdPASS;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e063      	b.n	8004fec <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d103      	bne.n	8004f32 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f2a:	f001 fefb 	bl	8006d24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	e05c      	b.n	8004fec <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d106      	bne.n	8004f46 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f38:	f107 0314 	add.w	r3, r7, #20
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f001 f809 	bl	8005f54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f42:	2301      	movs	r3, #1
 8004f44:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f46:	f001 feed 	bl	8006d24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f4a:	f000 fd7b 	bl	8005a44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f4e:	f001 feb9 	bl	8006cc4 <vPortEnterCritical>
 8004f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f58:	b25b      	sxtb	r3, r3
 8004f5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f5e:	d103      	bne.n	8004f68 <xQueueGenericSend+0x16c>
 8004f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f6a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f6e:	b25b      	sxtb	r3, r3
 8004f70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f74:	d103      	bne.n	8004f7e <xQueueGenericSend+0x182>
 8004f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f7e:	f001 fed1 	bl	8006d24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f82:	1d3a      	adds	r2, r7, #4
 8004f84:	f107 0314 	add.w	r3, r7, #20
 8004f88:	4611      	mov	r1, r2
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f000 fff8 	bl	8005f80 <xTaskCheckForTimeOut>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d124      	bne.n	8004fe0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004f96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f98:	f000 faa2 	bl	80054e0 <prvIsQueueFull>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d018      	beq.n	8004fd4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa4:	3310      	adds	r3, #16
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	4611      	mov	r1, r2
 8004faa:	4618      	mov	r0, r3
 8004fac:	f000 ff1e 	bl	8005dec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004fb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004fb2:	f000 fa2d 	bl	8005410 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004fb6:	f000 fd53 	bl	8005a60 <xTaskResumeAll>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f47f af7c 	bne.w	8004eba <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004fc2:	4b0c      	ldr	r3, [pc, #48]	; (8004ff4 <xQueueGenericSend+0x1f8>)
 8004fc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fc8:	601a      	str	r2, [r3, #0]
 8004fca:	f3bf 8f4f 	dsb	sy
 8004fce:	f3bf 8f6f 	isb	sy
 8004fd2:	e772      	b.n	8004eba <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004fd4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004fd6:	f000 fa1b 	bl	8005410 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004fda:	f000 fd41 	bl	8005a60 <xTaskResumeAll>
 8004fde:	e76c      	b.n	8004eba <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004fe0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004fe2:	f000 fa15 	bl	8005410 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004fe6:	f000 fd3b 	bl	8005a60 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004fea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3738      	adds	r7, #56	; 0x38
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	e000ed04 	.word	0xe000ed04

08004ff8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b090      	sub	sp, #64	; 0x40
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800500a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800500c:	2b00      	cmp	r3, #0
 800500e:	d10a      	bne.n	8005026 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005014:	f383 8811 	msr	BASEPRI, r3
 8005018:	f3bf 8f6f 	isb	sy
 800501c:	f3bf 8f4f 	dsb	sy
 8005020:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005022:	bf00      	nop
 8005024:	e7fe      	b.n	8005024 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d103      	bne.n	8005034 <xQueueGenericSendFromISR+0x3c>
 800502c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800502e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005030:	2b00      	cmp	r3, #0
 8005032:	d101      	bne.n	8005038 <xQueueGenericSendFromISR+0x40>
 8005034:	2301      	movs	r3, #1
 8005036:	e000      	b.n	800503a <xQueueGenericSendFromISR+0x42>
 8005038:	2300      	movs	r3, #0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10a      	bne.n	8005054 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800503e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005042:	f383 8811 	msr	BASEPRI, r3
 8005046:	f3bf 8f6f 	isb	sy
 800504a:	f3bf 8f4f 	dsb	sy
 800504e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005050:	bf00      	nop
 8005052:	e7fe      	b.n	8005052 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	2b02      	cmp	r3, #2
 8005058:	d103      	bne.n	8005062 <xQueueGenericSendFromISR+0x6a>
 800505a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800505c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800505e:	2b01      	cmp	r3, #1
 8005060:	d101      	bne.n	8005066 <xQueueGenericSendFromISR+0x6e>
 8005062:	2301      	movs	r3, #1
 8005064:	e000      	b.n	8005068 <xQueueGenericSendFromISR+0x70>
 8005066:	2300      	movs	r3, #0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10a      	bne.n	8005082 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800506c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005070:	f383 8811 	msr	BASEPRI, r3
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	623b      	str	r3, [r7, #32]
}
 800507e:	bf00      	nop
 8005080:	e7fe      	b.n	8005080 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005082:	f001 ff01 	bl	8006e88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005086:	f3ef 8211 	mrs	r2, BASEPRI
 800508a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800508e:	f383 8811 	msr	BASEPRI, r3
 8005092:	f3bf 8f6f 	isb	sy
 8005096:	f3bf 8f4f 	dsb	sy
 800509a:	61fa      	str	r2, [r7, #28]
 800509c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800509e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80050a0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d302      	bcc.n	80050b4 <xQueueGenericSendFromISR+0xbc>
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d12f      	bne.n	8005114 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80050b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80050ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80050be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80050c4:	683a      	ldr	r2, [r7, #0]
 80050c6:	68b9      	ldr	r1, [r7, #8]
 80050c8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80050ca:	f000 f911 	bl	80052f0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80050ce:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80050d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050d6:	d112      	bne.n	80050fe <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d016      	beq.n	800510e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050e2:	3324      	adds	r3, #36	; 0x24
 80050e4:	4618      	mov	r0, r3
 80050e6:	f000 fed1 	bl	8005e8c <xTaskRemoveFromEventList>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00e      	beq.n	800510e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00b      	beq.n	800510e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2201      	movs	r2, #1
 80050fa:	601a      	str	r2, [r3, #0]
 80050fc:	e007      	b.n	800510e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80050fe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005102:	3301      	adds	r3, #1
 8005104:	b2db      	uxtb	r3, r3
 8005106:	b25a      	sxtb	r2, r3
 8005108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800510a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800510e:	2301      	movs	r3, #1
 8005110:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005112:	e001      	b.n	8005118 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005114:	2300      	movs	r3, #0
 8005116:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800511a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005122:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005126:	4618      	mov	r0, r3
 8005128:	3740      	adds	r7, #64	; 0x40
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
	...

08005130 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b08c      	sub	sp, #48	; 0x30
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800513c:	2300      	movs	r3, #0
 800513e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005146:	2b00      	cmp	r3, #0
 8005148:	d10a      	bne.n	8005160 <xQueueReceive+0x30>
	__asm volatile
 800514a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800514e:	f383 8811 	msr	BASEPRI, r3
 8005152:	f3bf 8f6f 	isb	sy
 8005156:	f3bf 8f4f 	dsb	sy
 800515a:	623b      	str	r3, [r7, #32]
}
 800515c:	bf00      	nop
 800515e:	e7fe      	b.n	800515e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d103      	bne.n	800516e <xQueueReceive+0x3e>
 8005166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516a:	2b00      	cmp	r3, #0
 800516c:	d101      	bne.n	8005172 <xQueueReceive+0x42>
 800516e:	2301      	movs	r3, #1
 8005170:	e000      	b.n	8005174 <xQueueReceive+0x44>
 8005172:	2300      	movs	r3, #0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d10a      	bne.n	800518e <xQueueReceive+0x5e>
	__asm volatile
 8005178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800517c:	f383 8811 	msr	BASEPRI, r3
 8005180:	f3bf 8f6f 	isb	sy
 8005184:	f3bf 8f4f 	dsb	sy
 8005188:	61fb      	str	r3, [r7, #28]
}
 800518a:	bf00      	nop
 800518c:	e7fe      	b.n	800518c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800518e:	f001 f83b 	bl	8006208 <xTaskGetSchedulerState>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d102      	bne.n	800519e <xQueueReceive+0x6e>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d101      	bne.n	80051a2 <xQueueReceive+0x72>
 800519e:	2301      	movs	r3, #1
 80051a0:	e000      	b.n	80051a4 <xQueueReceive+0x74>
 80051a2:	2300      	movs	r3, #0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d10a      	bne.n	80051be <xQueueReceive+0x8e>
	__asm volatile
 80051a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ac:	f383 8811 	msr	BASEPRI, r3
 80051b0:	f3bf 8f6f 	isb	sy
 80051b4:	f3bf 8f4f 	dsb	sy
 80051b8:	61bb      	str	r3, [r7, #24]
}
 80051ba:	bf00      	nop
 80051bc:	e7fe      	b.n	80051bc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80051be:	f001 fd81 	bl	8006cc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80051c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d01f      	beq.n	800520e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80051ce:	68b9      	ldr	r1, [r7, #8]
 80051d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80051d2:	f000 f8f7 	bl	80053c4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80051d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d8:	1e5a      	subs	r2, r3, #1
 80051da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051dc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e0:	691b      	ldr	r3, [r3, #16]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d00f      	beq.n	8005206 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e8:	3310      	adds	r3, #16
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 fe4e 	bl	8005e8c <xTaskRemoveFromEventList>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d007      	beq.n	8005206 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80051f6:	4b3d      	ldr	r3, [pc, #244]	; (80052ec <xQueueReceive+0x1bc>)
 80051f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051fc:	601a      	str	r2, [r3, #0]
 80051fe:	f3bf 8f4f 	dsb	sy
 8005202:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005206:	f001 fd8d 	bl	8006d24 <vPortExitCritical>
				return pdPASS;
 800520a:	2301      	movs	r3, #1
 800520c:	e069      	b.n	80052e2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d103      	bne.n	800521c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005214:	f001 fd86 	bl	8006d24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005218:	2300      	movs	r3, #0
 800521a:	e062      	b.n	80052e2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800521c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800521e:	2b00      	cmp	r3, #0
 8005220:	d106      	bne.n	8005230 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005222:	f107 0310 	add.w	r3, r7, #16
 8005226:	4618      	mov	r0, r3
 8005228:	f000 fe94 	bl	8005f54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800522c:	2301      	movs	r3, #1
 800522e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005230:	f001 fd78 	bl	8006d24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005234:	f000 fc06 	bl	8005a44 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005238:	f001 fd44 	bl	8006cc4 <vPortEnterCritical>
 800523c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800523e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005242:	b25b      	sxtb	r3, r3
 8005244:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005248:	d103      	bne.n	8005252 <xQueueReceive+0x122>
 800524a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800524c:	2200      	movs	r2, #0
 800524e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005254:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005258:	b25b      	sxtb	r3, r3
 800525a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800525e:	d103      	bne.n	8005268 <xQueueReceive+0x138>
 8005260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005262:	2200      	movs	r2, #0
 8005264:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005268:	f001 fd5c 	bl	8006d24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800526c:	1d3a      	adds	r2, r7, #4
 800526e:	f107 0310 	add.w	r3, r7, #16
 8005272:	4611      	mov	r1, r2
 8005274:	4618      	mov	r0, r3
 8005276:	f000 fe83 	bl	8005f80 <xTaskCheckForTimeOut>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d123      	bne.n	80052c8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005280:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005282:	f000 f917 	bl	80054b4 <prvIsQueueEmpty>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d017      	beq.n	80052bc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800528c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800528e:	3324      	adds	r3, #36	; 0x24
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	4611      	mov	r1, r2
 8005294:	4618      	mov	r0, r3
 8005296:	f000 fda9 	bl	8005dec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800529a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800529c:	f000 f8b8 	bl	8005410 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80052a0:	f000 fbde 	bl	8005a60 <xTaskResumeAll>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d189      	bne.n	80051be <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80052aa:	4b10      	ldr	r3, [pc, #64]	; (80052ec <xQueueReceive+0x1bc>)
 80052ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052b0:	601a      	str	r2, [r3, #0]
 80052b2:	f3bf 8f4f 	dsb	sy
 80052b6:	f3bf 8f6f 	isb	sy
 80052ba:	e780      	b.n	80051be <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80052bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052be:	f000 f8a7 	bl	8005410 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80052c2:	f000 fbcd 	bl	8005a60 <xTaskResumeAll>
 80052c6:	e77a      	b.n	80051be <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80052c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052ca:	f000 f8a1 	bl	8005410 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80052ce:	f000 fbc7 	bl	8005a60 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052d4:	f000 f8ee 	bl	80054b4 <prvIsQueueEmpty>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f43f af6f 	beq.w	80051be <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80052e0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3730      	adds	r7, #48	; 0x30
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	e000ed04 	.word	0xe000ed04

080052f0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b086      	sub	sp, #24
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80052fc:	2300      	movs	r3, #0
 80052fe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005304:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10d      	bne.n	800532a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d14d      	bne.n	80053b2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	4618      	mov	r0, r3
 800531c:	f000 ff92 	bl	8006244 <xTaskPriorityDisinherit>
 8005320:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2200      	movs	r2, #0
 8005326:	609a      	str	r2, [r3, #8]
 8005328:	e043      	b.n	80053b2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d119      	bne.n	8005364 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6858      	ldr	r0, [r3, #4]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005338:	461a      	mov	r2, r3
 800533a:	68b9      	ldr	r1, [r7, #8]
 800533c:	f001 fff8 	bl	8007330 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	685a      	ldr	r2, [r3, #4]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005348:	441a      	add	r2, r3
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	685a      	ldr	r2, [r3, #4]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	429a      	cmp	r2, r3
 8005358:	d32b      	bcc.n	80053b2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	605a      	str	r2, [r3, #4]
 8005362:	e026      	b.n	80053b2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	68d8      	ldr	r0, [r3, #12]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536c:	461a      	mov	r2, r3
 800536e:	68b9      	ldr	r1, [r7, #8]
 8005370:	f001 ffde 	bl	8007330 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	68da      	ldr	r2, [r3, #12]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537c:	425b      	negs	r3, r3
 800537e:	441a      	add	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	68da      	ldr	r2, [r3, #12]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	429a      	cmp	r2, r3
 800538e:	d207      	bcs.n	80053a0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	689a      	ldr	r2, [r3, #8]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005398:	425b      	negs	r3, r3
 800539a:	441a      	add	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d105      	bne.n	80053b2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d002      	beq.n	80053b2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	3b01      	subs	r3, #1
 80053b0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80053ba:	697b      	ldr	r3, [r7, #20]
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3718      	adds	r7, #24
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d018      	beq.n	8005408 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	68da      	ldr	r2, [r3, #12]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053de:	441a      	add	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68da      	ldr	r2, [r3, #12]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d303      	bcc.n	80053f8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	68d9      	ldr	r1, [r3, #12]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005400:	461a      	mov	r2, r3
 8005402:	6838      	ldr	r0, [r7, #0]
 8005404:	f001 ff94 	bl	8007330 <memcpy>
	}
}
 8005408:	bf00      	nop
 800540a:	3708      	adds	r7, #8
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005418:	f001 fc54 	bl	8006cc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005422:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005424:	e011      	b.n	800544a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542a:	2b00      	cmp	r3, #0
 800542c:	d012      	beq.n	8005454 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	3324      	adds	r3, #36	; 0x24
 8005432:	4618      	mov	r0, r3
 8005434:	f000 fd2a 	bl	8005e8c <xTaskRemoveFromEventList>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d001      	beq.n	8005442 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800543e:	f000 fe01 	bl	8006044 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005442:	7bfb      	ldrb	r3, [r7, #15]
 8005444:	3b01      	subs	r3, #1
 8005446:	b2db      	uxtb	r3, r3
 8005448:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800544a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800544e:	2b00      	cmp	r3, #0
 8005450:	dce9      	bgt.n	8005426 <prvUnlockQueue+0x16>
 8005452:	e000      	b.n	8005456 <prvUnlockQueue+0x46>
					break;
 8005454:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	22ff      	movs	r2, #255	; 0xff
 800545a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800545e:	f001 fc61 	bl	8006d24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005462:	f001 fc2f 	bl	8006cc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800546c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800546e:	e011      	b.n	8005494 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	691b      	ldr	r3, [r3, #16]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d012      	beq.n	800549e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	3310      	adds	r3, #16
 800547c:	4618      	mov	r0, r3
 800547e:	f000 fd05 	bl	8005e8c <xTaskRemoveFromEventList>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d001      	beq.n	800548c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005488:	f000 fddc 	bl	8006044 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800548c:	7bbb      	ldrb	r3, [r7, #14]
 800548e:	3b01      	subs	r3, #1
 8005490:	b2db      	uxtb	r3, r3
 8005492:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005494:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005498:	2b00      	cmp	r3, #0
 800549a:	dce9      	bgt.n	8005470 <prvUnlockQueue+0x60>
 800549c:	e000      	b.n	80054a0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800549e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	22ff      	movs	r2, #255	; 0xff
 80054a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80054a8:	f001 fc3c 	bl	8006d24 <vPortExitCritical>
}
 80054ac:	bf00      	nop
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054bc:	f001 fc02 	bl	8006cc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d102      	bne.n	80054ce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80054c8:	2301      	movs	r3, #1
 80054ca:	60fb      	str	r3, [r7, #12]
 80054cc:	e001      	b.n	80054d2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80054ce:	2300      	movs	r3, #0
 80054d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054d2:	f001 fc27 	bl	8006d24 <vPortExitCritical>

	return xReturn;
 80054d6:	68fb      	ldr	r3, [r7, #12]
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3710      	adds	r7, #16
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054e8:	f001 fbec 	bl	8006cc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d102      	bne.n	80054fe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80054f8:	2301      	movs	r3, #1
 80054fa:	60fb      	str	r3, [r7, #12]
 80054fc:	e001      	b.n	8005502 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80054fe:	2300      	movs	r3, #0
 8005500:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005502:	f001 fc0f 	bl	8006d24 <vPortExitCritical>

	return xReturn;
 8005506:	68fb      	ldr	r3, [r7, #12]
}
 8005508:	4618      	mov	r0, r3
 800550a:	3710      	adds	r7, #16
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}

08005510 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800551a:	2300      	movs	r3, #0
 800551c:	60fb      	str	r3, [r7, #12]
 800551e:	e014      	b.n	800554a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005520:	4a0f      	ldr	r2, [pc, #60]	; (8005560 <vQueueAddToRegistry+0x50>)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d10b      	bne.n	8005544 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800552c:	490c      	ldr	r1, [pc, #48]	; (8005560 <vQueueAddToRegistry+0x50>)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	683a      	ldr	r2, [r7, #0]
 8005532:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005536:	4a0a      	ldr	r2, [pc, #40]	; (8005560 <vQueueAddToRegistry+0x50>)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	00db      	lsls	r3, r3, #3
 800553c:	4413      	add	r3, r2
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005542:	e006      	b.n	8005552 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	3301      	adds	r3, #1
 8005548:	60fb      	str	r3, [r7, #12]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2b07      	cmp	r3, #7
 800554e:	d9e7      	bls.n	8005520 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005550:	bf00      	nop
 8005552:	bf00      	nop
 8005554:	3714      	adds	r7, #20
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	20001b84 	.word	0x20001b84

08005564 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005564:	b580      	push	{r7, lr}
 8005566:	b086      	sub	sp, #24
 8005568:	af00      	add	r7, sp, #0
 800556a:	60f8      	str	r0, [r7, #12]
 800556c:	60b9      	str	r1, [r7, #8]
 800556e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005574:	f001 fba6 	bl	8006cc4 <vPortEnterCritical>
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800557e:	b25b      	sxtb	r3, r3
 8005580:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005584:	d103      	bne.n	800558e <vQueueWaitForMessageRestricted+0x2a>
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005594:	b25b      	sxtb	r3, r3
 8005596:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800559a:	d103      	bne.n	80055a4 <vQueueWaitForMessageRestricted+0x40>
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	2200      	movs	r2, #0
 80055a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80055a4:	f001 fbbe 	bl	8006d24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d106      	bne.n	80055be <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	3324      	adds	r3, #36	; 0x24
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	68b9      	ldr	r1, [r7, #8]
 80055b8:	4618      	mov	r0, r3
 80055ba:	f000 fc3b 	bl	8005e34 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80055be:	6978      	ldr	r0, [r7, #20]
 80055c0:	f7ff ff26 	bl	8005410 <prvUnlockQueue>
	}
 80055c4:	bf00      	nop
 80055c6:	3718      	adds	r7, #24
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b08e      	sub	sp, #56	; 0x38
 80055d0:	af04      	add	r7, sp, #16
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]
 80055d8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80055da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d10a      	bne.n	80055f6 <xTaskCreateStatic+0x2a>
	__asm volatile
 80055e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e4:	f383 8811 	msr	BASEPRI, r3
 80055e8:	f3bf 8f6f 	isb	sy
 80055ec:	f3bf 8f4f 	dsb	sy
 80055f0:	623b      	str	r3, [r7, #32]
}
 80055f2:	bf00      	nop
 80055f4:	e7fe      	b.n	80055f4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80055f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d10a      	bne.n	8005612 <xTaskCreateStatic+0x46>
	__asm volatile
 80055fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005600:	f383 8811 	msr	BASEPRI, r3
 8005604:	f3bf 8f6f 	isb	sy
 8005608:	f3bf 8f4f 	dsb	sy
 800560c:	61fb      	str	r3, [r7, #28]
}
 800560e:	bf00      	nop
 8005610:	e7fe      	b.n	8005610 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005612:	235c      	movs	r3, #92	; 0x5c
 8005614:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	2b5c      	cmp	r3, #92	; 0x5c
 800561a:	d00a      	beq.n	8005632 <xTaskCreateStatic+0x66>
	__asm volatile
 800561c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005620:	f383 8811 	msr	BASEPRI, r3
 8005624:	f3bf 8f6f 	isb	sy
 8005628:	f3bf 8f4f 	dsb	sy
 800562c:	61bb      	str	r3, [r7, #24]
}
 800562e:	bf00      	nop
 8005630:	e7fe      	b.n	8005630 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005632:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005636:	2b00      	cmp	r3, #0
 8005638:	d01e      	beq.n	8005678 <xTaskCreateStatic+0xac>
 800563a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800563c:	2b00      	cmp	r3, #0
 800563e:	d01b      	beq.n	8005678 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005642:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005646:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005648:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800564a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800564c:	2202      	movs	r2, #2
 800564e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005652:	2300      	movs	r3, #0
 8005654:	9303      	str	r3, [sp, #12]
 8005656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005658:	9302      	str	r3, [sp, #8]
 800565a:	f107 0314 	add.w	r3, r7, #20
 800565e:	9301      	str	r3, [sp, #4]
 8005660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005662:	9300      	str	r3, [sp, #0]
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	68b9      	ldr	r1, [r7, #8]
 800566a:	68f8      	ldr	r0, [r7, #12]
 800566c:	f000 f850 	bl	8005710 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005670:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005672:	f000 f8dd 	bl	8005830 <prvAddNewTaskToReadyList>
 8005676:	e001      	b.n	800567c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005678:	2300      	movs	r3, #0
 800567a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800567c:	697b      	ldr	r3, [r7, #20]
	}
 800567e:	4618      	mov	r0, r3
 8005680:	3728      	adds	r7, #40	; 0x28
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}

08005686 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005686:	b580      	push	{r7, lr}
 8005688:	b08c      	sub	sp, #48	; 0x30
 800568a:	af04      	add	r7, sp, #16
 800568c:	60f8      	str	r0, [r7, #12]
 800568e:	60b9      	str	r1, [r7, #8]
 8005690:	603b      	str	r3, [r7, #0]
 8005692:	4613      	mov	r3, r2
 8005694:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005696:	88fb      	ldrh	r3, [r7, #6]
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	4618      	mov	r0, r3
 800569c:	f001 fc34 	bl	8006f08 <pvPortMalloc>
 80056a0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d00e      	beq.n	80056c6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80056a8:	205c      	movs	r0, #92	; 0x5c
 80056aa:	f001 fc2d 	bl	8006f08 <pvPortMalloc>
 80056ae:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80056b0:	69fb      	ldr	r3, [r7, #28]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d003      	beq.n	80056be <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80056b6:	69fb      	ldr	r3, [r7, #28]
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	631a      	str	r2, [r3, #48]	; 0x30
 80056bc:	e005      	b.n	80056ca <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80056be:	6978      	ldr	r0, [r7, #20]
 80056c0:	f001 fcee 	bl	80070a0 <vPortFree>
 80056c4:	e001      	b.n	80056ca <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80056c6:	2300      	movs	r3, #0
 80056c8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d017      	beq.n	8005700 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80056d8:	88fa      	ldrh	r2, [r7, #6]
 80056da:	2300      	movs	r3, #0
 80056dc:	9303      	str	r3, [sp, #12]
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	9302      	str	r3, [sp, #8]
 80056e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056e4:	9301      	str	r3, [sp, #4]
 80056e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e8:	9300      	str	r3, [sp, #0]
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	68b9      	ldr	r1, [r7, #8]
 80056ee:	68f8      	ldr	r0, [r7, #12]
 80056f0:	f000 f80e 	bl	8005710 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80056f4:	69f8      	ldr	r0, [r7, #28]
 80056f6:	f000 f89b 	bl	8005830 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80056fa:	2301      	movs	r3, #1
 80056fc:	61bb      	str	r3, [r7, #24]
 80056fe:	e002      	b.n	8005706 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005700:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005704:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005706:	69bb      	ldr	r3, [r7, #24]
	}
 8005708:	4618      	mov	r0, r3
 800570a:	3720      	adds	r7, #32
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}

08005710 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b088      	sub	sp, #32
 8005714:	af00      	add	r7, sp, #0
 8005716:	60f8      	str	r0, [r7, #12]
 8005718:	60b9      	str	r1, [r7, #8]
 800571a:	607a      	str	r2, [r7, #4]
 800571c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800571e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005720:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	461a      	mov	r2, r3
 8005728:	21a5      	movs	r1, #165	; 0xa5
 800572a:	f001 fe0f 	bl	800734c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800572e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005730:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005738:	3b01      	subs	r3, #1
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	4413      	add	r3, r2
 800573e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	f023 0307 	bic.w	r3, r3, #7
 8005746:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	f003 0307 	and.w	r3, r3, #7
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00a      	beq.n	8005768 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005756:	f383 8811 	msr	BASEPRI, r3
 800575a:	f3bf 8f6f 	isb	sy
 800575e:	f3bf 8f4f 	dsb	sy
 8005762:	617b      	str	r3, [r7, #20]
}
 8005764:	bf00      	nop
 8005766:	e7fe      	b.n	8005766 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d01f      	beq.n	80057ae <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800576e:	2300      	movs	r3, #0
 8005770:	61fb      	str	r3, [r7, #28]
 8005772:	e012      	b.n	800579a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	4413      	add	r3, r2
 800577a:	7819      	ldrb	r1, [r3, #0]
 800577c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	4413      	add	r3, r2
 8005782:	3334      	adds	r3, #52	; 0x34
 8005784:	460a      	mov	r2, r1
 8005786:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	4413      	add	r3, r2
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d006      	beq.n	80057a2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	3301      	adds	r3, #1
 8005798:	61fb      	str	r3, [r7, #28]
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	2b0f      	cmp	r3, #15
 800579e:	d9e9      	bls.n	8005774 <prvInitialiseNewTask+0x64>
 80057a0:	e000      	b.n	80057a4 <prvInitialiseNewTask+0x94>
			{
				break;
 80057a2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80057a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80057ac:	e003      	b.n	80057b6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80057ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80057b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b8:	2b37      	cmp	r3, #55	; 0x37
 80057ba:	d901      	bls.n	80057c0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80057bc:	2337      	movs	r3, #55	; 0x37
 80057be:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80057c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057c4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80057c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057ca:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80057cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ce:	2200      	movs	r2, #0
 80057d0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80057d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057d4:	3304      	adds	r3, #4
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7ff f978 	bl	8004acc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80057dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057de:	3318      	adds	r3, #24
 80057e0:	4618      	mov	r0, r3
 80057e2:	f7ff f973 	bl	8004acc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80057e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057ea:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ee:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80057f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057f4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80057f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057fa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80057fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057fe:	2200      	movs	r2, #0
 8005800:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005804:	2200      	movs	r2, #0
 8005806:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	68f9      	ldr	r1, [r7, #12]
 800580e:	69b8      	ldr	r0, [r7, #24]
 8005810:	f001 f928 	bl	8006a64 <pxPortInitialiseStack>
 8005814:	4602      	mov	r2, r0
 8005816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005818:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800581a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800581c:	2b00      	cmp	r3, #0
 800581e:	d002      	beq.n	8005826 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005822:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005824:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005826:	bf00      	nop
 8005828:	3720      	adds	r7, #32
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}
	...

08005830 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005838:	f001 fa44 	bl	8006cc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800583c:	4b2d      	ldr	r3, [pc, #180]	; (80058f4 <prvAddNewTaskToReadyList+0xc4>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	3301      	adds	r3, #1
 8005842:	4a2c      	ldr	r2, [pc, #176]	; (80058f4 <prvAddNewTaskToReadyList+0xc4>)
 8005844:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005846:	4b2c      	ldr	r3, [pc, #176]	; (80058f8 <prvAddNewTaskToReadyList+0xc8>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d109      	bne.n	8005862 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800584e:	4a2a      	ldr	r2, [pc, #168]	; (80058f8 <prvAddNewTaskToReadyList+0xc8>)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005854:	4b27      	ldr	r3, [pc, #156]	; (80058f4 <prvAddNewTaskToReadyList+0xc4>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d110      	bne.n	800587e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800585c:	f000 fc16 	bl	800608c <prvInitialiseTaskLists>
 8005860:	e00d      	b.n	800587e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005862:	4b26      	ldr	r3, [pc, #152]	; (80058fc <prvAddNewTaskToReadyList+0xcc>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d109      	bne.n	800587e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800586a:	4b23      	ldr	r3, [pc, #140]	; (80058f8 <prvAddNewTaskToReadyList+0xc8>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005874:	429a      	cmp	r2, r3
 8005876:	d802      	bhi.n	800587e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005878:	4a1f      	ldr	r2, [pc, #124]	; (80058f8 <prvAddNewTaskToReadyList+0xc8>)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800587e:	4b20      	ldr	r3, [pc, #128]	; (8005900 <prvAddNewTaskToReadyList+0xd0>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	3301      	adds	r3, #1
 8005884:	4a1e      	ldr	r2, [pc, #120]	; (8005900 <prvAddNewTaskToReadyList+0xd0>)
 8005886:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005888:	4b1d      	ldr	r3, [pc, #116]	; (8005900 <prvAddNewTaskToReadyList+0xd0>)
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005894:	4b1b      	ldr	r3, [pc, #108]	; (8005904 <prvAddNewTaskToReadyList+0xd4>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	429a      	cmp	r2, r3
 800589a:	d903      	bls.n	80058a4 <prvAddNewTaskToReadyList+0x74>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058a0:	4a18      	ldr	r2, [pc, #96]	; (8005904 <prvAddNewTaskToReadyList+0xd4>)
 80058a2:	6013      	str	r3, [r2, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058a8:	4613      	mov	r3, r2
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	4413      	add	r3, r2
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	4a15      	ldr	r2, [pc, #84]	; (8005908 <prvAddNewTaskToReadyList+0xd8>)
 80058b2:	441a      	add	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	3304      	adds	r3, #4
 80058b8:	4619      	mov	r1, r3
 80058ba:	4610      	mov	r0, r2
 80058bc:	f7ff f913 	bl	8004ae6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80058c0:	f001 fa30 	bl	8006d24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80058c4:	4b0d      	ldr	r3, [pc, #52]	; (80058fc <prvAddNewTaskToReadyList+0xcc>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00e      	beq.n	80058ea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80058cc:	4b0a      	ldr	r3, [pc, #40]	; (80058f8 <prvAddNewTaskToReadyList+0xc8>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d207      	bcs.n	80058ea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80058da:	4b0c      	ldr	r3, [pc, #48]	; (800590c <prvAddNewTaskToReadyList+0xdc>)
 80058dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058e0:	601a      	str	r2, [r3, #0]
 80058e2:	f3bf 8f4f 	dsb	sy
 80058e6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80058ea:	bf00      	nop
 80058ec:	3708      	adds	r7, #8
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	20000c24 	.word	0x20000c24
 80058f8:	20000750 	.word	0x20000750
 80058fc:	20000c30 	.word	0x20000c30
 8005900:	20000c40 	.word	0x20000c40
 8005904:	20000c2c 	.word	0x20000c2c
 8005908:	20000754 	.word	0x20000754
 800590c:	e000ed04 	.word	0xe000ed04

08005910 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005918:	2300      	movs	r3, #0
 800591a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d017      	beq.n	8005952 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005922:	4b13      	ldr	r3, [pc, #76]	; (8005970 <vTaskDelay+0x60>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d00a      	beq.n	8005940 <vTaskDelay+0x30>
	__asm volatile
 800592a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800592e:	f383 8811 	msr	BASEPRI, r3
 8005932:	f3bf 8f6f 	isb	sy
 8005936:	f3bf 8f4f 	dsb	sy
 800593a:	60bb      	str	r3, [r7, #8]
}
 800593c:	bf00      	nop
 800593e:	e7fe      	b.n	800593e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005940:	f000 f880 	bl	8005a44 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005944:	2100      	movs	r1, #0
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 fcea 	bl	8006320 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800594c:	f000 f888 	bl	8005a60 <xTaskResumeAll>
 8005950:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d107      	bne.n	8005968 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005958:	4b06      	ldr	r3, [pc, #24]	; (8005974 <vTaskDelay+0x64>)
 800595a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800595e:	601a      	str	r2, [r3, #0]
 8005960:	f3bf 8f4f 	dsb	sy
 8005964:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005968:	bf00      	nop
 800596a:	3710      	adds	r7, #16
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	20000c4c 	.word	0x20000c4c
 8005974:	e000ed04 	.word	0xe000ed04

08005978 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b08a      	sub	sp, #40	; 0x28
 800597c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800597e:	2300      	movs	r3, #0
 8005980:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005982:	2300      	movs	r3, #0
 8005984:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005986:	463a      	mov	r2, r7
 8005988:	1d39      	adds	r1, r7, #4
 800598a:	f107 0308 	add.w	r3, r7, #8
 800598e:	4618      	mov	r0, r3
 8005990:	f7ff f848 	bl	8004a24 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005994:	6839      	ldr	r1, [r7, #0]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	68ba      	ldr	r2, [r7, #8]
 800599a:	9202      	str	r2, [sp, #8]
 800599c:	9301      	str	r3, [sp, #4]
 800599e:	2300      	movs	r3, #0
 80059a0:	9300      	str	r3, [sp, #0]
 80059a2:	2300      	movs	r3, #0
 80059a4:	460a      	mov	r2, r1
 80059a6:	4921      	ldr	r1, [pc, #132]	; (8005a2c <vTaskStartScheduler+0xb4>)
 80059a8:	4821      	ldr	r0, [pc, #132]	; (8005a30 <vTaskStartScheduler+0xb8>)
 80059aa:	f7ff fe0f 	bl	80055cc <xTaskCreateStatic>
 80059ae:	4603      	mov	r3, r0
 80059b0:	4a20      	ldr	r2, [pc, #128]	; (8005a34 <vTaskStartScheduler+0xbc>)
 80059b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80059b4:	4b1f      	ldr	r3, [pc, #124]	; (8005a34 <vTaskStartScheduler+0xbc>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d002      	beq.n	80059c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80059bc:	2301      	movs	r3, #1
 80059be:	617b      	str	r3, [r7, #20]
 80059c0:	e001      	b.n	80059c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80059c2:	2300      	movs	r3, #0
 80059c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d102      	bne.n	80059d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80059cc:	f000 fcfc 	bl	80063c8 <xTimerCreateTimerTask>
 80059d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d116      	bne.n	8005a06 <vTaskStartScheduler+0x8e>
	__asm volatile
 80059d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059dc:	f383 8811 	msr	BASEPRI, r3
 80059e0:	f3bf 8f6f 	isb	sy
 80059e4:	f3bf 8f4f 	dsb	sy
 80059e8:	613b      	str	r3, [r7, #16]
}
 80059ea:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80059ec:	4b12      	ldr	r3, [pc, #72]	; (8005a38 <vTaskStartScheduler+0xc0>)
 80059ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80059f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80059f4:	4b11      	ldr	r3, [pc, #68]	; (8005a3c <vTaskStartScheduler+0xc4>)
 80059f6:	2201      	movs	r2, #1
 80059f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80059fa:	4b11      	ldr	r3, [pc, #68]	; (8005a40 <vTaskStartScheduler+0xc8>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005a00:	f001 f8be 	bl	8006b80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005a04:	e00e      	b.n	8005a24 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a0c:	d10a      	bne.n	8005a24 <vTaskStartScheduler+0xac>
	__asm volatile
 8005a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a12:	f383 8811 	msr	BASEPRI, r3
 8005a16:	f3bf 8f6f 	isb	sy
 8005a1a:	f3bf 8f4f 	dsb	sy
 8005a1e:	60fb      	str	r3, [r7, #12]
}
 8005a20:	bf00      	nop
 8005a22:	e7fe      	b.n	8005a22 <vTaskStartScheduler+0xaa>
}
 8005a24:	bf00      	nop
 8005a26:	3718      	adds	r7, #24
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	08008364 	.word	0x08008364
 8005a30:	0800605d 	.word	0x0800605d
 8005a34:	20000c48 	.word	0x20000c48
 8005a38:	20000c44 	.word	0x20000c44
 8005a3c:	20000c30 	.word	0x20000c30
 8005a40:	20000c28 	.word	0x20000c28

08005a44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005a44:	b480      	push	{r7}
 8005a46:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005a48:	4b04      	ldr	r3, [pc, #16]	; (8005a5c <vTaskSuspendAll+0x18>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	4a03      	ldr	r2, [pc, #12]	; (8005a5c <vTaskSuspendAll+0x18>)
 8005a50:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005a52:	bf00      	nop
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr
 8005a5c:	20000c4c 	.word	0x20000c4c

08005a60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005a66:	2300      	movs	r3, #0
 8005a68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005a6e:	4b42      	ldr	r3, [pc, #264]	; (8005b78 <xTaskResumeAll+0x118>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d10a      	bne.n	8005a8c <xTaskResumeAll+0x2c>
	__asm volatile
 8005a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a7a:	f383 8811 	msr	BASEPRI, r3
 8005a7e:	f3bf 8f6f 	isb	sy
 8005a82:	f3bf 8f4f 	dsb	sy
 8005a86:	603b      	str	r3, [r7, #0]
}
 8005a88:	bf00      	nop
 8005a8a:	e7fe      	b.n	8005a8a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005a8c:	f001 f91a 	bl	8006cc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005a90:	4b39      	ldr	r3, [pc, #228]	; (8005b78 <xTaskResumeAll+0x118>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	3b01      	subs	r3, #1
 8005a96:	4a38      	ldr	r2, [pc, #224]	; (8005b78 <xTaskResumeAll+0x118>)
 8005a98:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a9a:	4b37      	ldr	r3, [pc, #220]	; (8005b78 <xTaskResumeAll+0x118>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d162      	bne.n	8005b68 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005aa2:	4b36      	ldr	r3, [pc, #216]	; (8005b7c <xTaskResumeAll+0x11c>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d05e      	beq.n	8005b68 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005aaa:	e02f      	b.n	8005b0c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005aac:	4b34      	ldr	r3, [pc, #208]	; (8005b80 <xTaskResumeAll+0x120>)
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	3318      	adds	r3, #24
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f7ff f871 	bl	8004ba0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	3304      	adds	r3, #4
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7ff f86c 	bl	8004ba0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005acc:	4b2d      	ldr	r3, [pc, #180]	; (8005b84 <xTaskResumeAll+0x124>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d903      	bls.n	8005adc <xTaskResumeAll+0x7c>
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad8:	4a2a      	ldr	r2, [pc, #168]	; (8005b84 <xTaskResumeAll+0x124>)
 8005ada:	6013      	str	r3, [r2, #0]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ae0:	4613      	mov	r3, r2
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	4413      	add	r3, r2
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	4a27      	ldr	r2, [pc, #156]	; (8005b88 <xTaskResumeAll+0x128>)
 8005aea:	441a      	add	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	3304      	adds	r3, #4
 8005af0:	4619      	mov	r1, r3
 8005af2:	4610      	mov	r0, r2
 8005af4:	f7fe fff7 	bl	8004ae6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005afc:	4b23      	ldr	r3, [pc, #140]	; (8005b8c <xTaskResumeAll+0x12c>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d302      	bcc.n	8005b0c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005b06:	4b22      	ldr	r3, [pc, #136]	; (8005b90 <xTaskResumeAll+0x130>)
 8005b08:	2201      	movs	r2, #1
 8005b0a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b0c:	4b1c      	ldr	r3, [pc, #112]	; (8005b80 <xTaskResumeAll+0x120>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1cb      	bne.n	8005aac <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d001      	beq.n	8005b1e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005b1a:	f000 fb55 	bl	80061c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005b1e:	4b1d      	ldr	r3, [pc, #116]	; (8005b94 <xTaskResumeAll+0x134>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d010      	beq.n	8005b4c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005b2a:	f000 f847 	bl	8005bbc <xTaskIncrementTick>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d002      	beq.n	8005b3a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005b34:	4b16      	ldr	r3, [pc, #88]	; (8005b90 <xTaskResumeAll+0x130>)
 8005b36:	2201      	movs	r2, #1
 8005b38:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	3b01      	subs	r3, #1
 8005b3e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d1f1      	bne.n	8005b2a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005b46:	4b13      	ldr	r3, [pc, #76]	; (8005b94 <xTaskResumeAll+0x134>)
 8005b48:	2200      	movs	r2, #0
 8005b4a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005b4c:	4b10      	ldr	r3, [pc, #64]	; (8005b90 <xTaskResumeAll+0x130>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d009      	beq.n	8005b68 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005b54:	2301      	movs	r3, #1
 8005b56:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005b58:	4b0f      	ldr	r3, [pc, #60]	; (8005b98 <xTaskResumeAll+0x138>)
 8005b5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b5e:	601a      	str	r2, [r3, #0]
 8005b60:	f3bf 8f4f 	dsb	sy
 8005b64:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005b68:	f001 f8dc 	bl	8006d24 <vPortExitCritical>

	return xAlreadyYielded;
 8005b6c:	68bb      	ldr	r3, [r7, #8]
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	20000c4c 	.word	0x20000c4c
 8005b7c:	20000c24 	.word	0x20000c24
 8005b80:	20000be4 	.word	0x20000be4
 8005b84:	20000c2c 	.word	0x20000c2c
 8005b88:	20000754 	.word	0x20000754
 8005b8c:	20000750 	.word	0x20000750
 8005b90:	20000c38 	.word	0x20000c38
 8005b94:	20000c34 	.word	0x20000c34
 8005b98:	e000ed04 	.word	0xe000ed04

08005b9c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005ba2:	4b05      	ldr	r3, [pc, #20]	; (8005bb8 <xTaskGetTickCount+0x1c>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005ba8:	687b      	ldr	r3, [r7, #4]
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	370c      	adds	r7, #12
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop
 8005bb8:	20000c28 	.word	0x20000c28

08005bbc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b086      	sub	sp, #24
 8005bc0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bc6:	4b4f      	ldr	r3, [pc, #316]	; (8005d04 <xTaskIncrementTick+0x148>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	f040 808f 	bne.w	8005cee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005bd0:	4b4d      	ldr	r3, [pc, #308]	; (8005d08 <xTaskIncrementTick+0x14c>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005bd8:	4a4b      	ldr	r2, [pc, #300]	; (8005d08 <xTaskIncrementTick+0x14c>)
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d120      	bne.n	8005c26 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005be4:	4b49      	ldr	r3, [pc, #292]	; (8005d0c <xTaskIncrementTick+0x150>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00a      	beq.n	8005c04 <xTaskIncrementTick+0x48>
	__asm volatile
 8005bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bf2:	f383 8811 	msr	BASEPRI, r3
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	603b      	str	r3, [r7, #0]
}
 8005c00:	bf00      	nop
 8005c02:	e7fe      	b.n	8005c02 <xTaskIncrementTick+0x46>
 8005c04:	4b41      	ldr	r3, [pc, #260]	; (8005d0c <xTaskIncrementTick+0x150>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	60fb      	str	r3, [r7, #12]
 8005c0a:	4b41      	ldr	r3, [pc, #260]	; (8005d10 <xTaskIncrementTick+0x154>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a3f      	ldr	r2, [pc, #252]	; (8005d0c <xTaskIncrementTick+0x150>)
 8005c10:	6013      	str	r3, [r2, #0]
 8005c12:	4a3f      	ldr	r2, [pc, #252]	; (8005d10 <xTaskIncrementTick+0x154>)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6013      	str	r3, [r2, #0]
 8005c18:	4b3e      	ldr	r3, [pc, #248]	; (8005d14 <xTaskIncrementTick+0x158>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	4a3d      	ldr	r2, [pc, #244]	; (8005d14 <xTaskIncrementTick+0x158>)
 8005c20:	6013      	str	r3, [r2, #0]
 8005c22:	f000 fad1 	bl	80061c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005c26:	4b3c      	ldr	r3, [pc, #240]	; (8005d18 <xTaskIncrementTick+0x15c>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	693a      	ldr	r2, [r7, #16]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d349      	bcc.n	8005cc4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c30:	4b36      	ldr	r3, [pc, #216]	; (8005d0c <xTaskIncrementTick+0x150>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d104      	bne.n	8005c44 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c3a:	4b37      	ldr	r3, [pc, #220]	; (8005d18 <xTaskIncrementTick+0x15c>)
 8005c3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c40:	601a      	str	r2, [r3, #0]
					break;
 8005c42:	e03f      	b.n	8005cc4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c44:	4b31      	ldr	r3, [pc, #196]	; (8005d0c <xTaskIncrementTick+0x150>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005c54:	693a      	ldr	r2, [r7, #16]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d203      	bcs.n	8005c64 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005c5c:	4a2e      	ldr	r2, [pc, #184]	; (8005d18 <xTaskIncrementTick+0x15c>)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005c62:	e02f      	b.n	8005cc4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	3304      	adds	r3, #4
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7fe ff99 	bl	8004ba0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d004      	beq.n	8005c80 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	3318      	adds	r3, #24
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f7fe ff90 	bl	8004ba0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c84:	4b25      	ldr	r3, [pc, #148]	; (8005d1c <xTaskIncrementTick+0x160>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d903      	bls.n	8005c94 <xTaskIncrementTick+0xd8>
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c90:	4a22      	ldr	r2, [pc, #136]	; (8005d1c <xTaskIncrementTick+0x160>)
 8005c92:	6013      	str	r3, [r2, #0]
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c98:	4613      	mov	r3, r2
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	4413      	add	r3, r2
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	4a1f      	ldr	r2, [pc, #124]	; (8005d20 <xTaskIncrementTick+0x164>)
 8005ca2:	441a      	add	r2, r3
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	3304      	adds	r3, #4
 8005ca8:	4619      	mov	r1, r3
 8005caa:	4610      	mov	r0, r2
 8005cac:	f7fe ff1b 	bl	8004ae6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cb4:	4b1b      	ldr	r3, [pc, #108]	; (8005d24 <xTaskIncrementTick+0x168>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d3b8      	bcc.n	8005c30 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005cc2:	e7b5      	b.n	8005c30 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005cc4:	4b17      	ldr	r3, [pc, #92]	; (8005d24 <xTaskIncrementTick+0x168>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cca:	4915      	ldr	r1, [pc, #84]	; (8005d20 <xTaskIncrementTick+0x164>)
 8005ccc:	4613      	mov	r3, r2
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	4413      	add	r3, r2
 8005cd2:	009b      	lsls	r3, r3, #2
 8005cd4:	440b      	add	r3, r1
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d901      	bls.n	8005ce0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005ce0:	4b11      	ldr	r3, [pc, #68]	; (8005d28 <xTaskIncrementTick+0x16c>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d007      	beq.n	8005cf8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	617b      	str	r3, [r7, #20]
 8005cec:	e004      	b.n	8005cf8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005cee:	4b0f      	ldr	r3, [pc, #60]	; (8005d2c <xTaskIncrementTick+0x170>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	3301      	adds	r3, #1
 8005cf4:	4a0d      	ldr	r2, [pc, #52]	; (8005d2c <xTaskIncrementTick+0x170>)
 8005cf6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005cf8:	697b      	ldr	r3, [r7, #20]
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3718      	adds	r7, #24
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	20000c4c 	.word	0x20000c4c
 8005d08:	20000c28 	.word	0x20000c28
 8005d0c:	20000bdc 	.word	0x20000bdc
 8005d10:	20000be0 	.word	0x20000be0
 8005d14:	20000c3c 	.word	0x20000c3c
 8005d18:	20000c44 	.word	0x20000c44
 8005d1c:	20000c2c 	.word	0x20000c2c
 8005d20:	20000754 	.word	0x20000754
 8005d24:	20000750 	.word	0x20000750
 8005d28:	20000c38 	.word	0x20000c38
 8005d2c:	20000c34 	.word	0x20000c34

08005d30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005d30:	b480      	push	{r7}
 8005d32:	b085      	sub	sp, #20
 8005d34:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005d36:	4b28      	ldr	r3, [pc, #160]	; (8005dd8 <vTaskSwitchContext+0xa8>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d003      	beq.n	8005d46 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005d3e:	4b27      	ldr	r3, [pc, #156]	; (8005ddc <vTaskSwitchContext+0xac>)
 8005d40:	2201      	movs	r2, #1
 8005d42:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005d44:	e041      	b.n	8005dca <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8005d46:	4b25      	ldr	r3, [pc, #148]	; (8005ddc <vTaskSwitchContext+0xac>)
 8005d48:	2200      	movs	r2, #0
 8005d4a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d4c:	4b24      	ldr	r3, [pc, #144]	; (8005de0 <vTaskSwitchContext+0xb0>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	60fb      	str	r3, [r7, #12]
 8005d52:	e010      	b.n	8005d76 <vTaskSwitchContext+0x46>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d10a      	bne.n	8005d70 <vTaskSwitchContext+0x40>
	__asm volatile
 8005d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d5e:	f383 8811 	msr	BASEPRI, r3
 8005d62:	f3bf 8f6f 	isb	sy
 8005d66:	f3bf 8f4f 	dsb	sy
 8005d6a:	607b      	str	r3, [r7, #4]
}
 8005d6c:	bf00      	nop
 8005d6e:	e7fe      	b.n	8005d6e <vTaskSwitchContext+0x3e>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	3b01      	subs	r3, #1
 8005d74:	60fb      	str	r3, [r7, #12]
 8005d76:	491b      	ldr	r1, [pc, #108]	; (8005de4 <vTaskSwitchContext+0xb4>)
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	4413      	add	r3, r2
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	440b      	add	r3, r1
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d0e4      	beq.n	8005d54 <vTaskSwitchContext+0x24>
 8005d8a:	68fa      	ldr	r2, [r7, #12]
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	4413      	add	r3, r2
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	4a13      	ldr	r2, [pc, #76]	; (8005de4 <vTaskSwitchContext+0xb4>)
 8005d96:	4413      	add	r3, r2
 8005d98:	60bb      	str	r3, [r7, #8]
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	685a      	ldr	r2, [r3, #4]
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	605a      	str	r2, [r3, #4]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	685a      	ldr	r2, [r3, #4]
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	3308      	adds	r3, #8
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d104      	bne.n	8005dba <vTaskSwitchContext+0x8a>
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	685a      	ldr	r2, [r3, #4]
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	605a      	str	r2, [r3, #4]
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	4a09      	ldr	r2, [pc, #36]	; (8005de8 <vTaskSwitchContext+0xb8>)
 8005dc2:	6013      	str	r3, [r2, #0]
 8005dc4:	4a06      	ldr	r2, [pc, #24]	; (8005de0 <vTaskSwitchContext+0xb0>)
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6013      	str	r3, [r2, #0]
}
 8005dca:	bf00      	nop
 8005dcc:	3714      	adds	r7, #20
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	20000c4c 	.word	0x20000c4c
 8005ddc:	20000c38 	.word	0x20000c38
 8005de0:	20000c2c 	.word	0x20000c2c
 8005de4:	20000754 	.word	0x20000754
 8005de8:	20000750 	.word	0x20000750

08005dec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d10a      	bne.n	8005e12 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e00:	f383 8811 	msr	BASEPRI, r3
 8005e04:	f3bf 8f6f 	isb	sy
 8005e08:	f3bf 8f4f 	dsb	sy
 8005e0c:	60fb      	str	r3, [r7, #12]
}
 8005e0e:	bf00      	nop
 8005e10:	e7fe      	b.n	8005e10 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e12:	4b07      	ldr	r3, [pc, #28]	; (8005e30 <vTaskPlaceOnEventList+0x44>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	3318      	adds	r3, #24
 8005e18:	4619      	mov	r1, r3
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7fe fe87 	bl	8004b2e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005e20:	2101      	movs	r1, #1
 8005e22:	6838      	ldr	r0, [r7, #0]
 8005e24:	f000 fa7c 	bl	8006320 <prvAddCurrentTaskToDelayedList>
}
 8005e28:	bf00      	nop
 8005e2a:	3710      	adds	r7, #16
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	20000750 	.word	0x20000750

08005e34 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b086      	sub	sp, #24
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d10a      	bne.n	8005e5c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e4a:	f383 8811 	msr	BASEPRI, r3
 8005e4e:	f3bf 8f6f 	isb	sy
 8005e52:	f3bf 8f4f 	dsb	sy
 8005e56:	617b      	str	r3, [r7, #20]
}
 8005e58:	bf00      	nop
 8005e5a:	e7fe      	b.n	8005e5a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e5c:	4b0a      	ldr	r3, [pc, #40]	; (8005e88 <vTaskPlaceOnEventListRestricted+0x54>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	3318      	adds	r3, #24
 8005e62:	4619      	mov	r1, r3
 8005e64:	68f8      	ldr	r0, [r7, #12]
 8005e66:	f7fe fe3e 	bl	8004ae6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d002      	beq.n	8005e76 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005e70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005e74:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005e76:	6879      	ldr	r1, [r7, #4]
 8005e78:	68b8      	ldr	r0, [r7, #8]
 8005e7a:	f000 fa51 	bl	8006320 <prvAddCurrentTaskToDelayedList>
	}
 8005e7e:	bf00      	nop
 8005e80:	3718      	adds	r7, #24
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	20000750 	.word	0x20000750

08005e8c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b086      	sub	sp, #24
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10a      	bne.n	8005eb8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea6:	f383 8811 	msr	BASEPRI, r3
 8005eaa:	f3bf 8f6f 	isb	sy
 8005eae:	f3bf 8f4f 	dsb	sy
 8005eb2:	60fb      	str	r3, [r7, #12]
}
 8005eb4:	bf00      	nop
 8005eb6:	e7fe      	b.n	8005eb6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	3318      	adds	r3, #24
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7fe fe6f 	bl	8004ba0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ec2:	4b1e      	ldr	r3, [pc, #120]	; (8005f3c <xTaskRemoveFromEventList+0xb0>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d11d      	bne.n	8005f06 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	3304      	adds	r3, #4
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f7fe fe66 	bl	8004ba0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ed8:	4b19      	ldr	r3, [pc, #100]	; (8005f40 <xTaskRemoveFromEventList+0xb4>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d903      	bls.n	8005ee8 <xTaskRemoveFromEventList+0x5c>
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee4:	4a16      	ldr	r2, [pc, #88]	; (8005f40 <xTaskRemoveFromEventList+0xb4>)
 8005ee6:	6013      	str	r3, [r2, #0]
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005eec:	4613      	mov	r3, r2
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	4413      	add	r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	4a13      	ldr	r2, [pc, #76]	; (8005f44 <xTaskRemoveFromEventList+0xb8>)
 8005ef6:	441a      	add	r2, r3
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	3304      	adds	r3, #4
 8005efc:	4619      	mov	r1, r3
 8005efe:	4610      	mov	r0, r2
 8005f00:	f7fe fdf1 	bl	8004ae6 <vListInsertEnd>
 8005f04:	e005      	b.n	8005f12 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	3318      	adds	r3, #24
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	480e      	ldr	r0, [pc, #56]	; (8005f48 <xTaskRemoveFromEventList+0xbc>)
 8005f0e:	f7fe fdea 	bl	8004ae6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f16:	4b0d      	ldr	r3, [pc, #52]	; (8005f4c <xTaskRemoveFromEventList+0xc0>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d905      	bls.n	8005f2c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005f20:	2301      	movs	r3, #1
 8005f22:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005f24:	4b0a      	ldr	r3, [pc, #40]	; (8005f50 <xTaskRemoveFromEventList+0xc4>)
 8005f26:	2201      	movs	r2, #1
 8005f28:	601a      	str	r2, [r3, #0]
 8005f2a:	e001      	b.n	8005f30 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005f30:	697b      	ldr	r3, [r7, #20]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3718      	adds	r7, #24
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}
 8005f3a:	bf00      	nop
 8005f3c:	20000c4c 	.word	0x20000c4c
 8005f40:	20000c2c 	.word	0x20000c2c
 8005f44:	20000754 	.word	0x20000754
 8005f48:	20000be4 	.word	0x20000be4
 8005f4c:	20000750 	.word	0x20000750
 8005f50:	20000c38 	.word	0x20000c38

08005f54 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005f5c:	4b06      	ldr	r3, [pc, #24]	; (8005f78 <vTaskInternalSetTimeOutState+0x24>)
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005f64:	4b05      	ldr	r3, [pc, #20]	; (8005f7c <vTaskInternalSetTimeOutState+0x28>)
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	605a      	str	r2, [r3, #4]
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr
 8005f78:	20000c3c 	.word	0x20000c3c
 8005f7c:	20000c28 	.word	0x20000c28

08005f80 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b088      	sub	sp, #32
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d10a      	bne.n	8005fa6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f94:	f383 8811 	msr	BASEPRI, r3
 8005f98:	f3bf 8f6f 	isb	sy
 8005f9c:	f3bf 8f4f 	dsb	sy
 8005fa0:	613b      	str	r3, [r7, #16]
}
 8005fa2:	bf00      	nop
 8005fa4:	e7fe      	b.n	8005fa4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d10a      	bne.n	8005fc2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb0:	f383 8811 	msr	BASEPRI, r3
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	60fb      	str	r3, [r7, #12]
}
 8005fbe:	bf00      	nop
 8005fc0:	e7fe      	b.n	8005fc0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005fc2:	f000 fe7f 	bl	8006cc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005fc6:	4b1d      	ldr	r3, [pc, #116]	; (800603c <xTaskCheckForTimeOut+0xbc>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	69ba      	ldr	r2, [r7, #24]
 8005fd2:	1ad3      	subs	r3, r2, r3
 8005fd4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005fde:	d102      	bne.n	8005fe6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	61fb      	str	r3, [r7, #28]
 8005fe4:	e023      	b.n	800602e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	4b15      	ldr	r3, [pc, #84]	; (8006040 <xTaskCheckForTimeOut+0xc0>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d007      	beq.n	8006002 <xTaskCheckForTimeOut+0x82>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	69ba      	ldr	r2, [r7, #24]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d302      	bcc.n	8006002 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	61fb      	str	r3, [r7, #28]
 8006000:	e015      	b.n	800602e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	429a      	cmp	r2, r3
 800600a:	d20b      	bcs.n	8006024 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	1ad2      	subs	r2, r2, r3
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f7ff ff9b 	bl	8005f54 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800601e:	2300      	movs	r3, #0
 8006020:	61fb      	str	r3, [r7, #28]
 8006022:	e004      	b.n	800602e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	2200      	movs	r2, #0
 8006028:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800602a:	2301      	movs	r3, #1
 800602c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800602e:	f000 fe79 	bl	8006d24 <vPortExitCritical>

	return xReturn;
 8006032:	69fb      	ldr	r3, [r7, #28]
}
 8006034:	4618      	mov	r0, r3
 8006036:	3720      	adds	r7, #32
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}
 800603c:	20000c28 	.word	0x20000c28
 8006040:	20000c3c 	.word	0x20000c3c

08006044 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006044:	b480      	push	{r7}
 8006046:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006048:	4b03      	ldr	r3, [pc, #12]	; (8006058 <vTaskMissedYield+0x14>)
 800604a:	2201      	movs	r2, #1
 800604c:	601a      	str	r2, [r3, #0]
}
 800604e:	bf00      	nop
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr
 8006058:	20000c38 	.word	0x20000c38

0800605c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006064:	f000 f852 	bl	800610c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006068:	4b06      	ldr	r3, [pc, #24]	; (8006084 <prvIdleTask+0x28>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2b01      	cmp	r3, #1
 800606e:	d9f9      	bls.n	8006064 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006070:	4b05      	ldr	r3, [pc, #20]	; (8006088 <prvIdleTask+0x2c>)
 8006072:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006076:	601a      	str	r2, [r3, #0]
 8006078:	f3bf 8f4f 	dsb	sy
 800607c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006080:	e7f0      	b.n	8006064 <prvIdleTask+0x8>
 8006082:	bf00      	nop
 8006084:	20000754 	.word	0x20000754
 8006088:	e000ed04 	.word	0xe000ed04

0800608c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b082      	sub	sp, #8
 8006090:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006092:	2300      	movs	r3, #0
 8006094:	607b      	str	r3, [r7, #4]
 8006096:	e00c      	b.n	80060b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006098:	687a      	ldr	r2, [r7, #4]
 800609a:	4613      	mov	r3, r2
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	4413      	add	r3, r2
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	4a12      	ldr	r2, [pc, #72]	; (80060ec <prvInitialiseTaskLists+0x60>)
 80060a4:	4413      	add	r3, r2
 80060a6:	4618      	mov	r0, r3
 80060a8:	f7fe fcf0 	bl	8004a8c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	3301      	adds	r3, #1
 80060b0:	607b      	str	r3, [r7, #4]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2b37      	cmp	r3, #55	; 0x37
 80060b6:	d9ef      	bls.n	8006098 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80060b8:	480d      	ldr	r0, [pc, #52]	; (80060f0 <prvInitialiseTaskLists+0x64>)
 80060ba:	f7fe fce7 	bl	8004a8c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80060be:	480d      	ldr	r0, [pc, #52]	; (80060f4 <prvInitialiseTaskLists+0x68>)
 80060c0:	f7fe fce4 	bl	8004a8c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80060c4:	480c      	ldr	r0, [pc, #48]	; (80060f8 <prvInitialiseTaskLists+0x6c>)
 80060c6:	f7fe fce1 	bl	8004a8c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80060ca:	480c      	ldr	r0, [pc, #48]	; (80060fc <prvInitialiseTaskLists+0x70>)
 80060cc:	f7fe fcde 	bl	8004a8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80060d0:	480b      	ldr	r0, [pc, #44]	; (8006100 <prvInitialiseTaskLists+0x74>)
 80060d2:	f7fe fcdb 	bl	8004a8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80060d6:	4b0b      	ldr	r3, [pc, #44]	; (8006104 <prvInitialiseTaskLists+0x78>)
 80060d8:	4a05      	ldr	r2, [pc, #20]	; (80060f0 <prvInitialiseTaskLists+0x64>)
 80060da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80060dc:	4b0a      	ldr	r3, [pc, #40]	; (8006108 <prvInitialiseTaskLists+0x7c>)
 80060de:	4a05      	ldr	r2, [pc, #20]	; (80060f4 <prvInitialiseTaskLists+0x68>)
 80060e0:	601a      	str	r2, [r3, #0]
}
 80060e2:	bf00      	nop
 80060e4:	3708      	adds	r7, #8
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	20000754 	.word	0x20000754
 80060f0:	20000bb4 	.word	0x20000bb4
 80060f4:	20000bc8 	.word	0x20000bc8
 80060f8:	20000be4 	.word	0x20000be4
 80060fc:	20000bf8 	.word	0x20000bf8
 8006100:	20000c10 	.word	0x20000c10
 8006104:	20000bdc 	.word	0x20000bdc
 8006108:	20000be0 	.word	0x20000be0

0800610c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006112:	e019      	b.n	8006148 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006114:	f000 fdd6 	bl	8006cc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006118:	4b10      	ldr	r3, [pc, #64]	; (800615c <prvCheckTasksWaitingTermination+0x50>)
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	68db      	ldr	r3, [r3, #12]
 800611e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	3304      	adds	r3, #4
 8006124:	4618      	mov	r0, r3
 8006126:	f7fe fd3b 	bl	8004ba0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800612a:	4b0d      	ldr	r3, [pc, #52]	; (8006160 <prvCheckTasksWaitingTermination+0x54>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	3b01      	subs	r3, #1
 8006130:	4a0b      	ldr	r2, [pc, #44]	; (8006160 <prvCheckTasksWaitingTermination+0x54>)
 8006132:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006134:	4b0b      	ldr	r3, [pc, #44]	; (8006164 <prvCheckTasksWaitingTermination+0x58>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	3b01      	subs	r3, #1
 800613a:	4a0a      	ldr	r2, [pc, #40]	; (8006164 <prvCheckTasksWaitingTermination+0x58>)
 800613c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800613e:	f000 fdf1 	bl	8006d24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 f810 	bl	8006168 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006148:	4b06      	ldr	r3, [pc, #24]	; (8006164 <prvCheckTasksWaitingTermination+0x58>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d1e1      	bne.n	8006114 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006150:	bf00      	nop
 8006152:	bf00      	nop
 8006154:	3708      	adds	r7, #8
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	20000bf8 	.word	0x20000bf8
 8006160:	20000c24 	.word	0x20000c24
 8006164:	20000c0c 	.word	0x20000c0c

08006168 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006176:	2b00      	cmp	r3, #0
 8006178:	d108      	bne.n	800618c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800617e:	4618      	mov	r0, r3
 8006180:	f000 ff8e 	bl	80070a0 <vPortFree>
				vPortFree( pxTCB );
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 ff8b 	bl	80070a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800618a:	e018      	b.n	80061be <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006192:	2b01      	cmp	r3, #1
 8006194:	d103      	bne.n	800619e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 ff82 	bl	80070a0 <vPortFree>
	}
 800619c:	e00f      	b.n	80061be <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	d00a      	beq.n	80061be <prvDeleteTCB+0x56>
	__asm volatile
 80061a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ac:	f383 8811 	msr	BASEPRI, r3
 80061b0:	f3bf 8f6f 	isb	sy
 80061b4:	f3bf 8f4f 	dsb	sy
 80061b8:	60fb      	str	r3, [r7, #12]
}
 80061ba:	bf00      	nop
 80061bc:	e7fe      	b.n	80061bc <prvDeleteTCB+0x54>
	}
 80061be:	bf00      	nop
 80061c0:	3710      	adds	r7, #16
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
	...

080061c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061ce:	4b0c      	ldr	r3, [pc, #48]	; (8006200 <prvResetNextTaskUnblockTime+0x38>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d104      	bne.n	80061e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80061d8:	4b0a      	ldr	r3, [pc, #40]	; (8006204 <prvResetNextTaskUnblockTime+0x3c>)
 80061da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80061de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80061e0:	e008      	b.n	80061f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061e2:	4b07      	ldr	r3, [pc, #28]	; (8006200 <prvResetNextTaskUnblockTime+0x38>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	4a04      	ldr	r2, [pc, #16]	; (8006204 <prvResetNextTaskUnblockTime+0x3c>)
 80061f2:	6013      	str	r3, [r2, #0]
}
 80061f4:	bf00      	nop
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr
 8006200:	20000bdc 	.word	0x20000bdc
 8006204:	20000c44 	.word	0x20000c44

08006208 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800620e:	4b0b      	ldr	r3, [pc, #44]	; (800623c <xTaskGetSchedulerState+0x34>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d102      	bne.n	800621c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006216:	2301      	movs	r3, #1
 8006218:	607b      	str	r3, [r7, #4]
 800621a:	e008      	b.n	800622e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800621c:	4b08      	ldr	r3, [pc, #32]	; (8006240 <xTaskGetSchedulerState+0x38>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d102      	bne.n	800622a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006224:	2302      	movs	r3, #2
 8006226:	607b      	str	r3, [r7, #4]
 8006228:	e001      	b.n	800622e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800622a:	2300      	movs	r3, #0
 800622c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800622e:	687b      	ldr	r3, [r7, #4]
	}
 8006230:	4618      	mov	r0, r3
 8006232:	370c      	adds	r7, #12
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr
 800623c:	20000c30 	.word	0x20000c30
 8006240:	20000c4c 	.word	0x20000c4c

08006244 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006244:	b580      	push	{r7, lr}
 8006246:	b086      	sub	sp, #24
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006250:	2300      	movs	r3, #0
 8006252:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d056      	beq.n	8006308 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800625a:	4b2e      	ldr	r3, [pc, #184]	; (8006314 <xTaskPriorityDisinherit+0xd0>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	429a      	cmp	r2, r3
 8006262:	d00a      	beq.n	800627a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006268:	f383 8811 	msr	BASEPRI, r3
 800626c:	f3bf 8f6f 	isb	sy
 8006270:	f3bf 8f4f 	dsb	sy
 8006274:	60fb      	str	r3, [r7, #12]
}
 8006276:	bf00      	nop
 8006278:	e7fe      	b.n	8006278 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800627e:	2b00      	cmp	r3, #0
 8006280:	d10a      	bne.n	8006298 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006286:	f383 8811 	msr	BASEPRI, r3
 800628a:	f3bf 8f6f 	isb	sy
 800628e:	f3bf 8f4f 	dsb	sy
 8006292:	60bb      	str	r3, [r7, #8]
}
 8006294:	bf00      	nop
 8006296:	e7fe      	b.n	8006296 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800629c:	1e5a      	subs	r2, r3, #1
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d02c      	beq.n	8006308 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d128      	bne.n	8006308 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	3304      	adds	r3, #4
 80062ba:	4618      	mov	r0, r3
 80062bc:	f7fe fc70 	bl	8004ba0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062cc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062d8:	4b0f      	ldr	r3, [pc, #60]	; (8006318 <xTaskPriorityDisinherit+0xd4>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d903      	bls.n	80062e8 <xTaskPriorityDisinherit+0xa4>
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062e4:	4a0c      	ldr	r2, [pc, #48]	; (8006318 <xTaskPriorityDisinherit+0xd4>)
 80062e6:	6013      	str	r3, [r2, #0]
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062ec:	4613      	mov	r3, r2
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	4413      	add	r3, r2
 80062f2:	009b      	lsls	r3, r3, #2
 80062f4:	4a09      	ldr	r2, [pc, #36]	; (800631c <xTaskPriorityDisinherit+0xd8>)
 80062f6:	441a      	add	r2, r3
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	3304      	adds	r3, #4
 80062fc:	4619      	mov	r1, r3
 80062fe:	4610      	mov	r0, r2
 8006300:	f7fe fbf1 	bl	8004ae6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006304:	2301      	movs	r3, #1
 8006306:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006308:	697b      	ldr	r3, [r7, #20]
	}
 800630a:	4618      	mov	r0, r3
 800630c:	3718      	adds	r7, #24
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	20000750 	.word	0x20000750
 8006318:	20000c2c 	.word	0x20000c2c
 800631c:	20000754 	.word	0x20000754

08006320 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b084      	sub	sp, #16
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800632a:	4b21      	ldr	r3, [pc, #132]	; (80063b0 <prvAddCurrentTaskToDelayedList+0x90>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006330:	4b20      	ldr	r3, [pc, #128]	; (80063b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	3304      	adds	r3, #4
 8006336:	4618      	mov	r0, r3
 8006338:	f7fe fc32 	bl	8004ba0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006342:	d10a      	bne.n	800635a <prvAddCurrentTaskToDelayedList+0x3a>
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d007      	beq.n	800635a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800634a:	4b1a      	ldr	r3, [pc, #104]	; (80063b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	3304      	adds	r3, #4
 8006350:	4619      	mov	r1, r3
 8006352:	4819      	ldr	r0, [pc, #100]	; (80063b8 <prvAddCurrentTaskToDelayedList+0x98>)
 8006354:	f7fe fbc7 	bl	8004ae6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006358:	e026      	b.n	80063a8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	4413      	add	r3, r2
 8006360:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006362:	4b14      	ldr	r3, [pc, #80]	; (80063b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	68ba      	ldr	r2, [r7, #8]
 8006368:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800636a:	68ba      	ldr	r2, [r7, #8]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	429a      	cmp	r2, r3
 8006370:	d209      	bcs.n	8006386 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006372:	4b12      	ldr	r3, [pc, #72]	; (80063bc <prvAddCurrentTaskToDelayedList+0x9c>)
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	4b0f      	ldr	r3, [pc, #60]	; (80063b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	3304      	adds	r3, #4
 800637c:	4619      	mov	r1, r3
 800637e:	4610      	mov	r0, r2
 8006380:	f7fe fbd5 	bl	8004b2e <vListInsert>
}
 8006384:	e010      	b.n	80063a8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006386:	4b0e      	ldr	r3, [pc, #56]	; (80063c0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	4b0a      	ldr	r3, [pc, #40]	; (80063b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	3304      	adds	r3, #4
 8006390:	4619      	mov	r1, r3
 8006392:	4610      	mov	r0, r2
 8006394:	f7fe fbcb 	bl	8004b2e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006398:	4b0a      	ldr	r3, [pc, #40]	; (80063c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68ba      	ldr	r2, [r7, #8]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d202      	bcs.n	80063a8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80063a2:	4a08      	ldr	r2, [pc, #32]	; (80063c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	6013      	str	r3, [r2, #0]
}
 80063a8:	bf00      	nop
 80063aa:	3710      	adds	r7, #16
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}
 80063b0:	20000c28 	.word	0x20000c28
 80063b4:	20000750 	.word	0x20000750
 80063b8:	20000c10 	.word	0x20000c10
 80063bc:	20000be0 	.word	0x20000be0
 80063c0:	20000bdc 	.word	0x20000bdc
 80063c4:	20000c44 	.word	0x20000c44

080063c8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b08a      	sub	sp, #40	; 0x28
 80063cc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80063ce:	2300      	movs	r3, #0
 80063d0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80063d2:	f000 fb07 	bl	80069e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80063d6:	4b1c      	ldr	r3, [pc, #112]	; (8006448 <xTimerCreateTimerTask+0x80>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d021      	beq.n	8006422 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80063de:	2300      	movs	r3, #0
 80063e0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80063e2:	2300      	movs	r3, #0
 80063e4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80063e6:	1d3a      	adds	r2, r7, #4
 80063e8:	f107 0108 	add.w	r1, r7, #8
 80063ec:	f107 030c 	add.w	r3, r7, #12
 80063f0:	4618      	mov	r0, r3
 80063f2:	f7fe fb31 	bl	8004a58 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80063f6:	6879      	ldr	r1, [r7, #4]
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	68fa      	ldr	r2, [r7, #12]
 80063fc:	9202      	str	r2, [sp, #8]
 80063fe:	9301      	str	r3, [sp, #4]
 8006400:	2302      	movs	r3, #2
 8006402:	9300      	str	r3, [sp, #0]
 8006404:	2300      	movs	r3, #0
 8006406:	460a      	mov	r2, r1
 8006408:	4910      	ldr	r1, [pc, #64]	; (800644c <xTimerCreateTimerTask+0x84>)
 800640a:	4811      	ldr	r0, [pc, #68]	; (8006450 <xTimerCreateTimerTask+0x88>)
 800640c:	f7ff f8de 	bl	80055cc <xTaskCreateStatic>
 8006410:	4603      	mov	r3, r0
 8006412:	4a10      	ldr	r2, [pc, #64]	; (8006454 <xTimerCreateTimerTask+0x8c>)
 8006414:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006416:	4b0f      	ldr	r3, [pc, #60]	; (8006454 <xTimerCreateTimerTask+0x8c>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d001      	beq.n	8006422 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800641e:	2301      	movs	r3, #1
 8006420:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10a      	bne.n	800643e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642c:	f383 8811 	msr	BASEPRI, r3
 8006430:	f3bf 8f6f 	isb	sy
 8006434:	f3bf 8f4f 	dsb	sy
 8006438:	613b      	str	r3, [r7, #16]
}
 800643a:	bf00      	nop
 800643c:	e7fe      	b.n	800643c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800643e:	697b      	ldr	r3, [r7, #20]
}
 8006440:	4618      	mov	r0, r3
 8006442:	3718      	adds	r7, #24
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}
 8006448:	20000c80 	.word	0x20000c80
 800644c:	0800836c 	.word	0x0800836c
 8006450:	0800658d 	.word	0x0800658d
 8006454:	20000c84 	.word	0x20000c84

08006458 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b08a      	sub	sp, #40	; 0x28
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	60b9      	str	r1, [r7, #8]
 8006462:	607a      	str	r2, [r7, #4]
 8006464:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006466:	2300      	movs	r3, #0
 8006468:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d10a      	bne.n	8006486 <xTimerGenericCommand+0x2e>
	__asm volatile
 8006470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006474:	f383 8811 	msr	BASEPRI, r3
 8006478:	f3bf 8f6f 	isb	sy
 800647c:	f3bf 8f4f 	dsb	sy
 8006480:	623b      	str	r3, [r7, #32]
}
 8006482:	bf00      	nop
 8006484:	e7fe      	b.n	8006484 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006486:	4b1a      	ldr	r3, [pc, #104]	; (80064f0 <xTimerGenericCommand+0x98>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d02a      	beq.n	80064e4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	2b05      	cmp	r3, #5
 800649e:	dc18      	bgt.n	80064d2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80064a0:	f7ff feb2 	bl	8006208 <xTaskGetSchedulerState>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b02      	cmp	r3, #2
 80064a8:	d109      	bne.n	80064be <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80064aa:	4b11      	ldr	r3, [pc, #68]	; (80064f0 <xTimerGenericCommand+0x98>)
 80064ac:	6818      	ldr	r0, [r3, #0]
 80064ae:	f107 0110 	add.w	r1, r7, #16
 80064b2:	2300      	movs	r3, #0
 80064b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064b6:	f7fe fca1 	bl	8004dfc <xQueueGenericSend>
 80064ba:	6278      	str	r0, [r7, #36]	; 0x24
 80064bc:	e012      	b.n	80064e4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80064be:	4b0c      	ldr	r3, [pc, #48]	; (80064f0 <xTimerGenericCommand+0x98>)
 80064c0:	6818      	ldr	r0, [r3, #0]
 80064c2:	f107 0110 	add.w	r1, r7, #16
 80064c6:	2300      	movs	r3, #0
 80064c8:	2200      	movs	r2, #0
 80064ca:	f7fe fc97 	bl	8004dfc <xQueueGenericSend>
 80064ce:	6278      	str	r0, [r7, #36]	; 0x24
 80064d0:	e008      	b.n	80064e4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80064d2:	4b07      	ldr	r3, [pc, #28]	; (80064f0 <xTimerGenericCommand+0x98>)
 80064d4:	6818      	ldr	r0, [r3, #0]
 80064d6:	f107 0110 	add.w	r1, r7, #16
 80064da:	2300      	movs	r3, #0
 80064dc:	683a      	ldr	r2, [r7, #0]
 80064de:	f7fe fd8b 	bl	8004ff8 <xQueueGenericSendFromISR>
 80064e2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80064e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3728      	adds	r7, #40	; 0x28
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop
 80064f0:	20000c80 	.word	0x20000c80

080064f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b088      	sub	sp, #32
 80064f8:	af02      	add	r7, sp, #8
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064fe:	4b22      	ldr	r3, [pc, #136]	; (8006588 <prvProcessExpiredTimer+0x94>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	3304      	adds	r3, #4
 800650c:	4618      	mov	r0, r3
 800650e:	f7fe fb47 	bl	8004ba0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006518:	f003 0304 	and.w	r3, r3, #4
 800651c:	2b00      	cmp	r3, #0
 800651e:	d022      	beq.n	8006566 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	699a      	ldr	r2, [r3, #24]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	18d1      	adds	r1, r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	683a      	ldr	r2, [r7, #0]
 800652c:	6978      	ldr	r0, [r7, #20]
 800652e:	f000 f8d1 	bl	80066d4 <prvInsertTimerInActiveList>
 8006532:	4603      	mov	r3, r0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d01f      	beq.n	8006578 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006538:	2300      	movs	r3, #0
 800653a:	9300      	str	r3, [sp, #0]
 800653c:	2300      	movs	r3, #0
 800653e:	687a      	ldr	r2, [r7, #4]
 8006540:	2100      	movs	r1, #0
 8006542:	6978      	ldr	r0, [r7, #20]
 8006544:	f7ff ff88 	bl	8006458 <xTimerGenericCommand>
 8006548:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d113      	bne.n	8006578 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006554:	f383 8811 	msr	BASEPRI, r3
 8006558:	f3bf 8f6f 	isb	sy
 800655c:	f3bf 8f4f 	dsb	sy
 8006560:	60fb      	str	r3, [r7, #12]
}
 8006562:	bf00      	nop
 8006564:	e7fe      	b.n	8006564 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800656c:	f023 0301 	bic.w	r3, r3, #1
 8006570:	b2da      	uxtb	r2, r3
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	6a1b      	ldr	r3, [r3, #32]
 800657c:	6978      	ldr	r0, [r7, #20]
 800657e:	4798      	blx	r3
}
 8006580:	bf00      	nop
 8006582:	3718      	adds	r7, #24
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	20000c78 	.word	0x20000c78

0800658c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b084      	sub	sp, #16
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006594:	f107 0308 	add.w	r3, r7, #8
 8006598:	4618      	mov	r0, r3
 800659a:	f000 f857 	bl	800664c <prvGetNextExpireTime>
 800659e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	4619      	mov	r1, r3
 80065a4:	68f8      	ldr	r0, [r7, #12]
 80065a6:	f000 f803 	bl	80065b0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80065aa:	f000 f8d5 	bl	8006758 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80065ae:	e7f1      	b.n	8006594 <prvTimerTask+0x8>

080065b0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80065ba:	f7ff fa43 	bl	8005a44 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80065be:	f107 0308 	add.w	r3, r7, #8
 80065c2:	4618      	mov	r0, r3
 80065c4:	f000 f866 	bl	8006694 <prvSampleTimeNow>
 80065c8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d130      	bne.n	8006632 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d10a      	bne.n	80065ec <prvProcessTimerOrBlockTask+0x3c>
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	429a      	cmp	r2, r3
 80065dc:	d806      	bhi.n	80065ec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80065de:	f7ff fa3f 	bl	8005a60 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80065e2:	68f9      	ldr	r1, [r7, #12]
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f7ff ff85 	bl	80064f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80065ea:	e024      	b.n	8006636 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d008      	beq.n	8006604 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80065f2:	4b13      	ldr	r3, [pc, #76]	; (8006640 <prvProcessTimerOrBlockTask+0x90>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d101      	bne.n	8006600 <prvProcessTimerOrBlockTask+0x50>
 80065fc:	2301      	movs	r3, #1
 80065fe:	e000      	b.n	8006602 <prvProcessTimerOrBlockTask+0x52>
 8006600:	2300      	movs	r3, #0
 8006602:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006604:	4b0f      	ldr	r3, [pc, #60]	; (8006644 <prvProcessTimerOrBlockTask+0x94>)
 8006606:	6818      	ldr	r0, [r3, #0]
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	683a      	ldr	r2, [r7, #0]
 8006610:	4619      	mov	r1, r3
 8006612:	f7fe ffa7 	bl	8005564 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006616:	f7ff fa23 	bl	8005a60 <xTaskResumeAll>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d10a      	bne.n	8006636 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006620:	4b09      	ldr	r3, [pc, #36]	; (8006648 <prvProcessTimerOrBlockTask+0x98>)
 8006622:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006626:	601a      	str	r2, [r3, #0]
 8006628:	f3bf 8f4f 	dsb	sy
 800662c:	f3bf 8f6f 	isb	sy
}
 8006630:	e001      	b.n	8006636 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006632:	f7ff fa15 	bl	8005a60 <xTaskResumeAll>
}
 8006636:	bf00      	nop
 8006638:	3710      	adds	r7, #16
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	20000c7c 	.word	0x20000c7c
 8006644:	20000c80 	.word	0x20000c80
 8006648:	e000ed04 	.word	0xe000ed04

0800664c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800664c:	b480      	push	{r7}
 800664e:	b085      	sub	sp, #20
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006654:	4b0e      	ldr	r3, [pc, #56]	; (8006690 <prvGetNextExpireTime+0x44>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d101      	bne.n	8006662 <prvGetNextExpireTime+0x16>
 800665e:	2201      	movs	r2, #1
 8006660:	e000      	b.n	8006664 <prvGetNextExpireTime+0x18>
 8006662:	2200      	movs	r2, #0
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d105      	bne.n	800667c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006670:	4b07      	ldr	r3, [pc, #28]	; (8006690 <prvGetNextExpireTime+0x44>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	68db      	ldr	r3, [r3, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	60fb      	str	r3, [r7, #12]
 800667a:	e001      	b.n	8006680 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800667c:	2300      	movs	r3, #0
 800667e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006680:	68fb      	ldr	r3, [r7, #12]
}
 8006682:	4618      	mov	r0, r3
 8006684:	3714      	adds	r7, #20
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop
 8006690:	20000c78 	.word	0x20000c78

08006694 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800669c:	f7ff fa7e 	bl	8005b9c <xTaskGetTickCount>
 80066a0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80066a2:	4b0b      	ldr	r3, [pc, #44]	; (80066d0 <prvSampleTimeNow+0x3c>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d205      	bcs.n	80066b8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80066ac:	f000 f936 	bl	800691c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	601a      	str	r2, [r3, #0]
 80066b6:	e002      	b.n	80066be <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80066be:	4a04      	ldr	r2, [pc, #16]	; (80066d0 <prvSampleTimeNow+0x3c>)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80066c4:	68fb      	ldr	r3, [r7, #12]
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	20000c88 	.word	0x20000c88

080066d4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b086      	sub	sp, #24
 80066d8:	af00      	add	r7, sp, #0
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	60b9      	str	r1, [r7, #8]
 80066de:	607a      	str	r2, [r7, #4]
 80066e0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80066e2:	2300      	movs	r3, #0
 80066e4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	68ba      	ldr	r2, [r7, #8]
 80066ea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80066f2:	68ba      	ldr	r2, [r7, #8]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d812      	bhi.n	8006720 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	1ad2      	subs	r2, r2, r3
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	699b      	ldr	r3, [r3, #24]
 8006704:	429a      	cmp	r2, r3
 8006706:	d302      	bcc.n	800670e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006708:	2301      	movs	r3, #1
 800670a:	617b      	str	r3, [r7, #20]
 800670c:	e01b      	b.n	8006746 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800670e:	4b10      	ldr	r3, [pc, #64]	; (8006750 <prvInsertTimerInActiveList+0x7c>)
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	3304      	adds	r3, #4
 8006716:	4619      	mov	r1, r3
 8006718:	4610      	mov	r0, r2
 800671a:	f7fe fa08 	bl	8004b2e <vListInsert>
 800671e:	e012      	b.n	8006746 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	429a      	cmp	r2, r3
 8006726:	d206      	bcs.n	8006736 <prvInsertTimerInActiveList+0x62>
 8006728:	68ba      	ldr	r2, [r7, #8]
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	429a      	cmp	r2, r3
 800672e:	d302      	bcc.n	8006736 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006730:	2301      	movs	r3, #1
 8006732:	617b      	str	r3, [r7, #20]
 8006734:	e007      	b.n	8006746 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006736:	4b07      	ldr	r3, [pc, #28]	; (8006754 <prvInsertTimerInActiveList+0x80>)
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	3304      	adds	r3, #4
 800673e:	4619      	mov	r1, r3
 8006740:	4610      	mov	r0, r2
 8006742:	f7fe f9f4 	bl	8004b2e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006746:	697b      	ldr	r3, [r7, #20]
}
 8006748:	4618      	mov	r0, r3
 800674a:	3718      	adds	r7, #24
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}
 8006750:	20000c7c 	.word	0x20000c7c
 8006754:	20000c78 	.word	0x20000c78

08006758 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b08e      	sub	sp, #56	; 0x38
 800675c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800675e:	e0ca      	b.n	80068f6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2b00      	cmp	r3, #0
 8006764:	da18      	bge.n	8006798 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006766:	1d3b      	adds	r3, r7, #4
 8006768:	3304      	adds	r3, #4
 800676a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800676c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800676e:	2b00      	cmp	r3, #0
 8006770:	d10a      	bne.n	8006788 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006776:	f383 8811 	msr	BASEPRI, r3
 800677a:	f3bf 8f6f 	isb	sy
 800677e:	f3bf 8f4f 	dsb	sy
 8006782:	61fb      	str	r3, [r7, #28]
}
 8006784:	bf00      	nop
 8006786:	e7fe      	b.n	8006786 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800678e:	6850      	ldr	r0, [r2, #4]
 8006790:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006792:	6892      	ldr	r2, [r2, #8]
 8006794:	4611      	mov	r1, r2
 8006796:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2b00      	cmp	r3, #0
 800679c:	f2c0 80aa 	blt.w	80068f4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80067a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067a6:	695b      	ldr	r3, [r3, #20]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d004      	beq.n	80067b6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80067ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ae:	3304      	adds	r3, #4
 80067b0:	4618      	mov	r0, r3
 80067b2:	f7fe f9f5 	bl	8004ba0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80067b6:	463b      	mov	r3, r7
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7ff ff6b 	bl	8006694 <prvSampleTimeNow>
 80067be:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2b09      	cmp	r3, #9
 80067c4:	f200 8097 	bhi.w	80068f6 <prvProcessReceivedCommands+0x19e>
 80067c8:	a201      	add	r2, pc, #4	; (adr r2, 80067d0 <prvProcessReceivedCommands+0x78>)
 80067ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ce:	bf00      	nop
 80067d0:	080067f9 	.word	0x080067f9
 80067d4:	080067f9 	.word	0x080067f9
 80067d8:	080067f9 	.word	0x080067f9
 80067dc:	0800686d 	.word	0x0800686d
 80067e0:	08006881 	.word	0x08006881
 80067e4:	080068cb 	.word	0x080068cb
 80067e8:	080067f9 	.word	0x080067f9
 80067ec:	080067f9 	.word	0x080067f9
 80067f0:	0800686d 	.word	0x0800686d
 80067f4:	08006881 	.word	0x08006881
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80067f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80067fe:	f043 0301 	orr.w	r3, r3, #1
 8006802:	b2da      	uxtb	r2, r3
 8006804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006806:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800680a:	68ba      	ldr	r2, [r7, #8]
 800680c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800680e:	699b      	ldr	r3, [r3, #24]
 8006810:	18d1      	adds	r1, r2, r3
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006816:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006818:	f7ff ff5c 	bl	80066d4 <prvInsertTimerInActiveList>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d069      	beq.n	80068f6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006824:	6a1b      	ldr	r3, [r3, #32]
 8006826:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006828:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800682a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800682c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006830:	f003 0304 	and.w	r3, r3, #4
 8006834:	2b00      	cmp	r3, #0
 8006836:	d05e      	beq.n	80068f6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006838:	68ba      	ldr	r2, [r7, #8]
 800683a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	441a      	add	r2, r3
 8006840:	2300      	movs	r3, #0
 8006842:	9300      	str	r3, [sp, #0]
 8006844:	2300      	movs	r3, #0
 8006846:	2100      	movs	r1, #0
 8006848:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800684a:	f7ff fe05 	bl	8006458 <xTimerGenericCommand>
 800684e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006850:	6a3b      	ldr	r3, [r7, #32]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d14f      	bne.n	80068f6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800685a:	f383 8811 	msr	BASEPRI, r3
 800685e:	f3bf 8f6f 	isb	sy
 8006862:	f3bf 8f4f 	dsb	sy
 8006866:	61bb      	str	r3, [r7, #24]
}
 8006868:	bf00      	nop
 800686a:	e7fe      	b.n	800686a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800686c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800686e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006872:	f023 0301 	bic.w	r3, r3, #1
 8006876:	b2da      	uxtb	r2, r3
 8006878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800687a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800687e:	e03a      	b.n	80068f6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006882:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006886:	f043 0301 	orr.w	r3, r3, #1
 800688a:	b2da      	uxtb	r2, r3
 800688c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800688e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006892:	68ba      	ldr	r2, [r7, #8]
 8006894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006896:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689a:	699b      	ldr	r3, [r3, #24]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d10a      	bne.n	80068b6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80068a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a4:	f383 8811 	msr	BASEPRI, r3
 80068a8:	f3bf 8f6f 	isb	sy
 80068ac:	f3bf 8f4f 	dsb	sy
 80068b0:	617b      	str	r3, [r7, #20]
}
 80068b2:	bf00      	nop
 80068b4:	e7fe      	b.n	80068b4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80068b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068b8:	699a      	ldr	r2, [r3, #24]
 80068ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068bc:	18d1      	adds	r1, r2, r3
 80068be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068c4:	f7ff ff06 	bl	80066d4 <prvInsertTimerInActiveList>
					break;
 80068c8:	e015      	b.n	80068f6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80068ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80068d0:	f003 0302 	and.w	r3, r3, #2
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d103      	bne.n	80068e0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80068d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068da:	f000 fbe1 	bl	80070a0 <vPortFree>
 80068de:	e00a      	b.n	80068f6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80068e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80068e6:	f023 0301 	bic.w	r3, r3, #1
 80068ea:	b2da      	uxtb	r2, r3
 80068ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80068f2:	e000      	b.n	80068f6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80068f4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80068f6:	4b08      	ldr	r3, [pc, #32]	; (8006918 <prvProcessReceivedCommands+0x1c0>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	1d39      	adds	r1, r7, #4
 80068fc:	2200      	movs	r2, #0
 80068fe:	4618      	mov	r0, r3
 8006900:	f7fe fc16 	bl	8005130 <xQueueReceive>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	f47f af2a 	bne.w	8006760 <prvProcessReceivedCommands+0x8>
	}
}
 800690c:	bf00      	nop
 800690e:	bf00      	nop
 8006910:	3730      	adds	r7, #48	; 0x30
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	20000c80 	.word	0x20000c80

0800691c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b088      	sub	sp, #32
 8006920:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006922:	e048      	b.n	80069b6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006924:	4b2d      	ldr	r3, [pc, #180]	; (80069dc <prvSwitchTimerLists+0xc0>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800692e:	4b2b      	ldr	r3, [pc, #172]	; (80069dc <prvSwitchTimerLists+0xc0>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	3304      	adds	r3, #4
 800693c:	4618      	mov	r0, r3
 800693e:	f7fe f92f 	bl	8004ba0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	68f8      	ldr	r0, [r7, #12]
 8006948:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006950:	f003 0304 	and.w	r3, r3, #4
 8006954:	2b00      	cmp	r3, #0
 8006956:	d02e      	beq.n	80069b6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	699b      	ldr	r3, [r3, #24]
 800695c:	693a      	ldr	r2, [r7, #16]
 800695e:	4413      	add	r3, r2
 8006960:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006962:	68ba      	ldr	r2, [r7, #8]
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	429a      	cmp	r2, r3
 8006968:	d90e      	bls.n	8006988 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	68ba      	ldr	r2, [r7, #8]
 800696e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	68fa      	ldr	r2, [r7, #12]
 8006974:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006976:	4b19      	ldr	r3, [pc, #100]	; (80069dc <prvSwitchTimerLists+0xc0>)
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	3304      	adds	r3, #4
 800697e:	4619      	mov	r1, r3
 8006980:	4610      	mov	r0, r2
 8006982:	f7fe f8d4 	bl	8004b2e <vListInsert>
 8006986:	e016      	b.n	80069b6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006988:	2300      	movs	r3, #0
 800698a:	9300      	str	r3, [sp, #0]
 800698c:	2300      	movs	r3, #0
 800698e:	693a      	ldr	r2, [r7, #16]
 8006990:	2100      	movs	r1, #0
 8006992:	68f8      	ldr	r0, [r7, #12]
 8006994:	f7ff fd60 	bl	8006458 <xTimerGenericCommand>
 8006998:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d10a      	bne.n	80069b6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80069a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069a4:	f383 8811 	msr	BASEPRI, r3
 80069a8:	f3bf 8f6f 	isb	sy
 80069ac:	f3bf 8f4f 	dsb	sy
 80069b0:	603b      	str	r3, [r7, #0]
}
 80069b2:	bf00      	nop
 80069b4:	e7fe      	b.n	80069b4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80069b6:	4b09      	ldr	r3, [pc, #36]	; (80069dc <prvSwitchTimerLists+0xc0>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d1b1      	bne.n	8006924 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80069c0:	4b06      	ldr	r3, [pc, #24]	; (80069dc <prvSwitchTimerLists+0xc0>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80069c6:	4b06      	ldr	r3, [pc, #24]	; (80069e0 <prvSwitchTimerLists+0xc4>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a04      	ldr	r2, [pc, #16]	; (80069dc <prvSwitchTimerLists+0xc0>)
 80069cc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80069ce:	4a04      	ldr	r2, [pc, #16]	; (80069e0 <prvSwitchTimerLists+0xc4>)
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	6013      	str	r3, [r2, #0]
}
 80069d4:	bf00      	nop
 80069d6:	3718      	adds	r7, #24
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}
 80069dc:	20000c78 	.word	0x20000c78
 80069e0:	20000c7c 	.word	0x20000c7c

080069e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b082      	sub	sp, #8
 80069e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80069ea:	f000 f96b 	bl	8006cc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80069ee:	4b15      	ldr	r3, [pc, #84]	; (8006a44 <prvCheckForValidListAndQueue+0x60>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d120      	bne.n	8006a38 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80069f6:	4814      	ldr	r0, [pc, #80]	; (8006a48 <prvCheckForValidListAndQueue+0x64>)
 80069f8:	f7fe f848 	bl	8004a8c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80069fc:	4813      	ldr	r0, [pc, #76]	; (8006a4c <prvCheckForValidListAndQueue+0x68>)
 80069fe:	f7fe f845 	bl	8004a8c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006a02:	4b13      	ldr	r3, [pc, #76]	; (8006a50 <prvCheckForValidListAndQueue+0x6c>)
 8006a04:	4a10      	ldr	r2, [pc, #64]	; (8006a48 <prvCheckForValidListAndQueue+0x64>)
 8006a06:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006a08:	4b12      	ldr	r3, [pc, #72]	; (8006a54 <prvCheckForValidListAndQueue+0x70>)
 8006a0a:	4a10      	ldr	r2, [pc, #64]	; (8006a4c <prvCheckForValidListAndQueue+0x68>)
 8006a0c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006a0e:	2300      	movs	r3, #0
 8006a10:	9300      	str	r3, [sp, #0]
 8006a12:	4b11      	ldr	r3, [pc, #68]	; (8006a58 <prvCheckForValidListAndQueue+0x74>)
 8006a14:	4a11      	ldr	r2, [pc, #68]	; (8006a5c <prvCheckForValidListAndQueue+0x78>)
 8006a16:	2110      	movs	r1, #16
 8006a18:	200a      	movs	r0, #10
 8006a1a:	f7fe f953 	bl	8004cc4 <xQueueGenericCreateStatic>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	4a08      	ldr	r2, [pc, #32]	; (8006a44 <prvCheckForValidListAndQueue+0x60>)
 8006a22:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006a24:	4b07      	ldr	r3, [pc, #28]	; (8006a44 <prvCheckForValidListAndQueue+0x60>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d005      	beq.n	8006a38 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006a2c:	4b05      	ldr	r3, [pc, #20]	; (8006a44 <prvCheckForValidListAndQueue+0x60>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	490b      	ldr	r1, [pc, #44]	; (8006a60 <prvCheckForValidListAndQueue+0x7c>)
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7fe fd6c 	bl	8005510 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a38:	f000 f974 	bl	8006d24 <vPortExitCritical>
}
 8006a3c:	bf00      	nop
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	20000c80 	.word	0x20000c80
 8006a48:	20000c50 	.word	0x20000c50
 8006a4c:	20000c64 	.word	0x20000c64
 8006a50:	20000c78 	.word	0x20000c78
 8006a54:	20000c7c 	.word	0x20000c7c
 8006a58:	20000d2c 	.word	0x20000d2c
 8006a5c:	20000c8c 	.word	0x20000c8c
 8006a60:	08008374 	.word	0x08008374

08006a64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	3b04      	subs	r3, #4
 8006a74:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006a7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	3b04      	subs	r3, #4
 8006a82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	f023 0201 	bic.w	r2, r3, #1
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	3b04      	subs	r3, #4
 8006a92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006a94:	4a0c      	ldr	r2, [pc, #48]	; (8006ac8 <pxPortInitialiseStack+0x64>)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	3b14      	subs	r3, #20
 8006a9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	3b04      	subs	r3, #4
 8006aaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f06f 0202 	mvn.w	r2, #2
 8006ab2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	3b20      	subs	r3, #32
 8006ab8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006aba:	68fb      	ldr	r3, [r7, #12]
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3714      	adds	r7, #20
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr
 8006ac8:	08006acd 	.word	0x08006acd

08006acc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006acc:	b480      	push	{r7}
 8006ace:	b085      	sub	sp, #20
 8006ad0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006ad6:	4b12      	ldr	r3, [pc, #72]	; (8006b20 <prvTaskExitError+0x54>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ade:	d00a      	beq.n	8006af6 <prvTaskExitError+0x2a>
	__asm volatile
 8006ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ae4:	f383 8811 	msr	BASEPRI, r3
 8006ae8:	f3bf 8f6f 	isb	sy
 8006aec:	f3bf 8f4f 	dsb	sy
 8006af0:	60fb      	str	r3, [r7, #12]
}
 8006af2:	bf00      	nop
 8006af4:	e7fe      	b.n	8006af4 <prvTaskExitError+0x28>
	__asm volatile
 8006af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006afa:	f383 8811 	msr	BASEPRI, r3
 8006afe:	f3bf 8f6f 	isb	sy
 8006b02:	f3bf 8f4f 	dsb	sy
 8006b06:	60bb      	str	r3, [r7, #8]
}
 8006b08:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006b0a:	bf00      	nop
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d0fc      	beq.n	8006b0c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006b12:	bf00      	nop
 8006b14:	bf00      	nop
 8006b16:	3714      	adds	r7, #20
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr
 8006b20:	2000000c 	.word	0x2000000c
	...

08006b30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006b30:	4b07      	ldr	r3, [pc, #28]	; (8006b50 <pxCurrentTCBConst2>)
 8006b32:	6819      	ldr	r1, [r3, #0]
 8006b34:	6808      	ldr	r0, [r1, #0]
 8006b36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b3a:	f380 8809 	msr	PSP, r0
 8006b3e:	f3bf 8f6f 	isb	sy
 8006b42:	f04f 0000 	mov.w	r0, #0
 8006b46:	f380 8811 	msr	BASEPRI, r0
 8006b4a:	4770      	bx	lr
 8006b4c:	f3af 8000 	nop.w

08006b50 <pxCurrentTCBConst2>:
 8006b50:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006b54:	bf00      	nop
 8006b56:	bf00      	nop

08006b58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006b58:	4808      	ldr	r0, [pc, #32]	; (8006b7c <prvPortStartFirstTask+0x24>)
 8006b5a:	6800      	ldr	r0, [r0, #0]
 8006b5c:	6800      	ldr	r0, [r0, #0]
 8006b5e:	f380 8808 	msr	MSP, r0
 8006b62:	f04f 0000 	mov.w	r0, #0
 8006b66:	f380 8814 	msr	CONTROL, r0
 8006b6a:	b662      	cpsie	i
 8006b6c:	b661      	cpsie	f
 8006b6e:	f3bf 8f4f 	dsb	sy
 8006b72:	f3bf 8f6f 	isb	sy
 8006b76:	df00      	svc	0
 8006b78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006b7a:	bf00      	nop
 8006b7c:	e000ed08 	.word	0xe000ed08

08006b80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b086      	sub	sp, #24
 8006b84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006b86:	4b46      	ldr	r3, [pc, #280]	; (8006ca0 <xPortStartScheduler+0x120>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a46      	ldr	r2, [pc, #280]	; (8006ca4 <xPortStartScheduler+0x124>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d10a      	bne.n	8006ba6 <xPortStartScheduler+0x26>
	__asm volatile
 8006b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b94:	f383 8811 	msr	BASEPRI, r3
 8006b98:	f3bf 8f6f 	isb	sy
 8006b9c:	f3bf 8f4f 	dsb	sy
 8006ba0:	613b      	str	r3, [r7, #16]
}
 8006ba2:	bf00      	nop
 8006ba4:	e7fe      	b.n	8006ba4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006ba6:	4b3e      	ldr	r3, [pc, #248]	; (8006ca0 <xPortStartScheduler+0x120>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a3f      	ldr	r2, [pc, #252]	; (8006ca8 <xPortStartScheduler+0x128>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d10a      	bne.n	8006bc6 <xPortStartScheduler+0x46>
	__asm volatile
 8006bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bb4:	f383 8811 	msr	BASEPRI, r3
 8006bb8:	f3bf 8f6f 	isb	sy
 8006bbc:	f3bf 8f4f 	dsb	sy
 8006bc0:	60fb      	str	r3, [r7, #12]
}
 8006bc2:	bf00      	nop
 8006bc4:	e7fe      	b.n	8006bc4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006bc6:	4b39      	ldr	r3, [pc, #228]	; (8006cac <xPortStartScheduler+0x12c>)
 8006bc8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	22ff      	movs	r2, #255	; 0xff
 8006bd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006be0:	78fb      	ldrb	r3, [r7, #3]
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006be8:	b2da      	uxtb	r2, r3
 8006bea:	4b31      	ldr	r3, [pc, #196]	; (8006cb0 <xPortStartScheduler+0x130>)
 8006bec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006bee:	4b31      	ldr	r3, [pc, #196]	; (8006cb4 <xPortStartScheduler+0x134>)
 8006bf0:	2207      	movs	r2, #7
 8006bf2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006bf4:	e009      	b.n	8006c0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006bf6:	4b2f      	ldr	r3, [pc, #188]	; (8006cb4 <xPortStartScheduler+0x134>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	3b01      	subs	r3, #1
 8006bfc:	4a2d      	ldr	r2, [pc, #180]	; (8006cb4 <xPortStartScheduler+0x134>)
 8006bfe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006c00:	78fb      	ldrb	r3, [r7, #3]
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	005b      	lsls	r3, r3, #1
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006c0a:	78fb      	ldrb	r3, [r7, #3]
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c12:	2b80      	cmp	r3, #128	; 0x80
 8006c14:	d0ef      	beq.n	8006bf6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006c16:	4b27      	ldr	r3, [pc, #156]	; (8006cb4 <xPortStartScheduler+0x134>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f1c3 0307 	rsb	r3, r3, #7
 8006c1e:	2b04      	cmp	r3, #4
 8006c20:	d00a      	beq.n	8006c38 <xPortStartScheduler+0xb8>
	__asm volatile
 8006c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c26:	f383 8811 	msr	BASEPRI, r3
 8006c2a:	f3bf 8f6f 	isb	sy
 8006c2e:	f3bf 8f4f 	dsb	sy
 8006c32:	60bb      	str	r3, [r7, #8]
}
 8006c34:	bf00      	nop
 8006c36:	e7fe      	b.n	8006c36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006c38:	4b1e      	ldr	r3, [pc, #120]	; (8006cb4 <xPortStartScheduler+0x134>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	021b      	lsls	r3, r3, #8
 8006c3e:	4a1d      	ldr	r2, [pc, #116]	; (8006cb4 <xPortStartScheduler+0x134>)
 8006c40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006c42:	4b1c      	ldr	r3, [pc, #112]	; (8006cb4 <xPortStartScheduler+0x134>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006c4a:	4a1a      	ldr	r2, [pc, #104]	; (8006cb4 <xPortStartScheduler+0x134>)
 8006c4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	b2da      	uxtb	r2, r3
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006c56:	4b18      	ldr	r3, [pc, #96]	; (8006cb8 <xPortStartScheduler+0x138>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a17      	ldr	r2, [pc, #92]	; (8006cb8 <xPortStartScheduler+0x138>)
 8006c5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006c60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006c62:	4b15      	ldr	r3, [pc, #84]	; (8006cb8 <xPortStartScheduler+0x138>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a14      	ldr	r2, [pc, #80]	; (8006cb8 <xPortStartScheduler+0x138>)
 8006c68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006c6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006c6e:	f000 f8dd 	bl	8006e2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006c72:	4b12      	ldr	r3, [pc, #72]	; (8006cbc <xPortStartScheduler+0x13c>)
 8006c74:	2200      	movs	r2, #0
 8006c76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006c78:	f000 f8fc 	bl	8006e74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006c7c:	4b10      	ldr	r3, [pc, #64]	; (8006cc0 <xPortStartScheduler+0x140>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a0f      	ldr	r2, [pc, #60]	; (8006cc0 <xPortStartScheduler+0x140>)
 8006c82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006c86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006c88:	f7ff ff66 	bl	8006b58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006c8c:	f7ff f850 	bl	8005d30 <vTaskSwitchContext>
	prvTaskExitError();
 8006c90:	f7ff ff1c 	bl	8006acc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3718      	adds	r7, #24
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
 8006c9e:	bf00      	nop
 8006ca0:	e000ed00 	.word	0xe000ed00
 8006ca4:	410fc271 	.word	0x410fc271
 8006ca8:	410fc270 	.word	0x410fc270
 8006cac:	e000e400 	.word	0xe000e400
 8006cb0:	20000d7c 	.word	0x20000d7c
 8006cb4:	20000d80 	.word	0x20000d80
 8006cb8:	e000ed20 	.word	0xe000ed20
 8006cbc:	2000000c 	.word	0x2000000c
 8006cc0:	e000ef34 	.word	0xe000ef34

08006cc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
	__asm volatile
 8006cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cce:	f383 8811 	msr	BASEPRI, r3
 8006cd2:	f3bf 8f6f 	isb	sy
 8006cd6:	f3bf 8f4f 	dsb	sy
 8006cda:	607b      	str	r3, [r7, #4]
}
 8006cdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006cde:	4b0f      	ldr	r3, [pc, #60]	; (8006d1c <vPortEnterCritical+0x58>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	4a0d      	ldr	r2, [pc, #52]	; (8006d1c <vPortEnterCritical+0x58>)
 8006ce6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006ce8:	4b0c      	ldr	r3, [pc, #48]	; (8006d1c <vPortEnterCritical+0x58>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d10f      	bne.n	8006d10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006cf0:	4b0b      	ldr	r3, [pc, #44]	; (8006d20 <vPortEnterCritical+0x5c>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00a      	beq.n	8006d10 <vPortEnterCritical+0x4c>
	__asm volatile
 8006cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cfe:	f383 8811 	msr	BASEPRI, r3
 8006d02:	f3bf 8f6f 	isb	sy
 8006d06:	f3bf 8f4f 	dsb	sy
 8006d0a:	603b      	str	r3, [r7, #0]
}
 8006d0c:	bf00      	nop
 8006d0e:	e7fe      	b.n	8006d0e <vPortEnterCritical+0x4a>
	}
}
 8006d10:	bf00      	nop
 8006d12:	370c      	adds	r7, #12
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr
 8006d1c:	2000000c 	.word	0x2000000c
 8006d20:	e000ed04 	.word	0xe000ed04

08006d24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006d2a:	4b12      	ldr	r3, [pc, #72]	; (8006d74 <vPortExitCritical+0x50>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d10a      	bne.n	8006d48 <vPortExitCritical+0x24>
	__asm volatile
 8006d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d36:	f383 8811 	msr	BASEPRI, r3
 8006d3a:	f3bf 8f6f 	isb	sy
 8006d3e:	f3bf 8f4f 	dsb	sy
 8006d42:	607b      	str	r3, [r7, #4]
}
 8006d44:	bf00      	nop
 8006d46:	e7fe      	b.n	8006d46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006d48:	4b0a      	ldr	r3, [pc, #40]	; (8006d74 <vPortExitCritical+0x50>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	4a09      	ldr	r2, [pc, #36]	; (8006d74 <vPortExitCritical+0x50>)
 8006d50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006d52:	4b08      	ldr	r3, [pc, #32]	; (8006d74 <vPortExitCritical+0x50>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d105      	bne.n	8006d66 <vPortExitCritical+0x42>
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	f383 8811 	msr	BASEPRI, r3
}
 8006d64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006d66:	bf00      	nop
 8006d68:	370c      	adds	r7, #12
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	2000000c 	.word	0x2000000c
	...

08006d80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006d80:	f3ef 8009 	mrs	r0, PSP
 8006d84:	f3bf 8f6f 	isb	sy
 8006d88:	4b15      	ldr	r3, [pc, #84]	; (8006de0 <pxCurrentTCBConst>)
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	f01e 0f10 	tst.w	lr, #16
 8006d90:	bf08      	it	eq
 8006d92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006d96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d9a:	6010      	str	r0, [r2, #0]
 8006d9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006da0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006da4:	f380 8811 	msr	BASEPRI, r0
 8006da8:	f3bf 8f4f 	dsb	sy
 8006dac:	f3bf 8f6f 	isb	sy
 8006db0:	f7fe ffbe 	bl	8005d30 <vTaskSwitchContext>
 8006db4:	f04f 0000 	mov.w	r0, #0
 8006db8:	f380 8811 	msr	BASEPRI, r0
 8006dbc:	bc09      	pop	{r0, r3}
 8006dbe:	6819      	ldr	r1, [r3, #0]
 8006dc0:	6808      	ldr	r0, [r1, #0]
 8006dc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc6:	f01e 0f10 	tst.w	lr, #16
 8006dca:	bf08      	it	eq
 8006dcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006dd0:	f380 8809 	msr	PSP, r0
 8006dd4:	f3bf 8f6f 	isb	sy
 8006dd8:	4770      	bx	lr
 8006dda:	bf00      	nop
 8006ddc:	f3af 8000 	nop.w

08006de0 <pxCurrentTCBConst>:
 8006de0:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006de4:	bf00      	nop
 8006de6:	bf00      	nop

08006de8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b082      	sub	sp, #8
 8006dec:	af00      	add	r7, sp, #0
	__asm volatile
 8006dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006df2:	f383 8811 	msr	BASEPRI, r3
 8006df6:	f3bf 8f6f 	isb	sy
 8006dfa:	f3bf 8f4f 	dsb	sy
 8006dfe:	607b      	str	r3, [r7, #4]
}
 8006e00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006e02:	f7fe fedb 	bl	8005bbc <xTaskIncrementTick>
 8006e06:	4603      	mov	r3, r0
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d003      	beq.n	8006e14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006e0c:	4b06      	ldr	r3, [pc, #24]	; (8006e28 <xPortSysTickHandler+0x40>)
 8006e0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	2300      	movs	r3, #0
 8006e16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	f383 8811 	msr	BASEPRI, r3
}
 8006e1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006e20:	bf00      	nop
 8006e22:	3708      	adds	r7, #8
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}
 8006e28:	e000ed04 	.word	0xe000ed04

08006e2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006e30:	4b0b      	ldr	r3, [pc, #44]	; (8006e60 <vPortSetupTimerInterrupt+0x34>)
 8006e32:	2200      	movs	r2, #0
 8006e34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006e36:	4b0b      	ldr	r3, [pc, #44]	; (8006e64 <vPortSetupTimerInterrupt+0x38>)
 8006e38:	2200      	movs	r2, #0
 8006e3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006e3c:	4b0a      	ldr	r3, [pc, #40]	; (8006e68 <vPortSetupTimerInterrupt+0x3c>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a0a      	ldr	r2, [pc, #40]	; (8006e6c <vPortSetupTimerInterrupt+0x40>)
 8006e42:	fba2 2303 	umull	r2, r3, r2, r3
 8006e46:	099b      	lsrs	r3, r3, #6
 8006e48:	4a09      	ldr	r2, [pc, #36]	; (8006e70 <vPortSetupTimerInterrupt+0x44>)
 8006e4a:	3b01      	subs	r3, #1
 8006e4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006e4e:	4b04      	ldr	r3, [pc, #16]	; (8006e60 <vPortSetupTimerInterrupt+0x34>)
 8006e50:	2207      	movs	r2, #7
 8006e52:	601a      	str	r2, [r3, #0]
}
 8006e54:	bf00      	nop
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop
 8006e60:	e000e010 	.word	0xe000e010
 8006e64:	e000e018 	.word	0xe000e018
 8006e68:	20000000 	.word	0x20000000
 8006e6c:	10624dd3 	.word	0x10624dd3
 8006e70:	e000e014 	.word	0xe000e014

08006e74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006e74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006e84 <vPortEnableVFP+0x10>
 8006e78:	6801      	ldr	r1, [r0, #0]
 8006e7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006e7e:	6001      	str	r1, [r0, #0]
 8006e80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006e82:	bf00      	nop
 8006e84:	e000ed88 	.word	0xe000ed88

08006e88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006e88:	b480      	push	{r7}
 8006e8a:	b085      	sub	sp, #20
 8006e8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006e8e:	f3ef 8305 	mrs	r3, IPSR
 8006e92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2b0f      	cmp	r3, #15
 8006e98:	d914      	bls.n	8006ec4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006e9a:	4a17      	ldr	r2, [pc, #92]	; (8006ef8 <vPortValidateInterruptPriority+0x70>)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	4413      	add	r3, r2
 8006ea0:	781b      	ldrb	r3, [r3, #0]
 8006ea2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006ea4:	4b15      	ldr	r3, [pc, #84]	; (8006efc <vPortValidateInterruptPriority+0x74>)
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	7afa      	ldrb	r2, [r7, #11]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d20a      	bcs.n	8006ec4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eb2:	f383 8811 	msr	BASEPRI, r3
 8006eb6:	f3bf 8f6f 	isb	sy
 8006eba:	f3bf 8f4f 	dsb	sy
 8006ebe:	607b      	str	r3, [r7, #4]
}
 8006ec0:	bf00      	nop
 8006ec2:	e7fe      	b.n	8006ec2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006ec4:	4b0e      	ldr	r3, [pc, #56]	; (8006f00 <vPortValidateInterruptPriority+0x78>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006ecc:	4b0d      	ldr	r3, [pc, #52]	; (8006f04 <vPortValidateInterruptPriority+0x7c>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d90a      	bls.n	8006eea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed8:	f383 8811 	msr	BASEPRI, r3
 8006edc:	f3bf 8f6f 	isb	sy
 8006ee0:	f3bf 8f4f 	dsb	sy
 8006ee4:	603b      	str	r3, [r7, #0]
}
 8006ee6:	bf00      	nop
 8006ee8:	e7fe      	b.n	8006ee8 <vPortValidateInterruptPriority+0x60>
	}
 8006eea:	bf00      	nop
 8006eec:	3714      	adds	r7, #20
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef4:	4770      	bx	lr
 8006ef6:	bf00      	nop
 8006ef8:	e000e3f0 	.word	0xe000e3f0
 8006efc:	20000d7c 	.word	0x20000d7c
 8006f00:	e000ed0c 	.word	0xe000ed0c
 8006f04:	20000d80 	.word	0x20000d80

08006f08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b08a      	sub	sp, #40	; 0x28
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006f10:	2300      	movs	r3, #0
 8006f12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006f14:	f7fe fd96 	bl	8005a44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006f18:	4b5b      	ldr	r3, [pc, #364]	; (8007088 <pvPortMalloc+0x180>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d101      	bne.n	8006f24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006f20:	f000 f920 	bl	8007164 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006f24:	4b59      	ldr	r3, [pc, #356]	; (800708c <pvPortMalloc+0x184>)
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	4013      	ands	r3, r2
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f040 8093 	bne.w	8007058 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d01d      	beq.n	8006f74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006f38:	2208      	movs	r2, #8
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f003 0307 	and.w	r3, r3, #7
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d014      	beq.n	8006f74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f023 0307 	bic.w	r3, r3, #7
 8006f50:	3308      	adds	r3, #8
 8006f52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f003 0307 	and.w	r3, r3, #7
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00a      	beq.n	8006f74 <pvPortMalloc+0x6c>
	__asm volatile
 8006f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f62:	f383 8811 	msr	BASEPRI, r3
 8006f66:	f3bf 8f6f 	isb	sy
 8006f6a:	f3bf 8f4f 	dsb	sy
 8006f6e:	617b      	str	r3, [r7, #20]
}
 8006f70:	bf00      	nop
 8006f72:	e7fe      	b.n	8006f72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d06e      	beq.n	8007058 <pvPortMalloc+0x150>
 8006f7a:	4b45      	ldr	r3, [pc, #276]	; (8007090 <pvPortMalloc+0x188>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d869      	bhi.n	8007058 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006f84:	4b43      	ldr	r3, [pc, #268]	; (8007094 <pvPortMalloc+0x18c>)
 8006f86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006f88:	4b42      	ldr	r3, [pc, #264]	; (8007094 <pvPortMalloc+0x18c>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006f8e:	e004      	b.n	8006f9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	687a      	ldr	r2, [r7, #4]
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d903      	bls.n	8006fac <pvPortMalloc+0xa4>
 8006fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d1f1      	bne.n	8006f90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006fac:	4b36      	ldr	r3, [pc, #216]	; (8007088 <pvPortMalloc+0x180>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d050      	beq.n	8007058 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006fb6:	6a3b      	ldr	r3, [r7, #32]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	2208      	movs	r2, #8
 8006fbc:	4413      	add	r3, r2
 8006fbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	6a3b      	ldr	r3, [r7, #32]
 8006fc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fca:	685a      	ldr	r2, [r3, #4]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	1ad2      	subs	r2, r2, r3
 8006fd0:	2308      	movs	r3, #8
 8006fd2:	005b      	lsls	r3, r3, #1
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d91f      	bls.n	8007018 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006fd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	4413      	add	r3, r2
 8006fde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	f003 0307 	and.w	r3, r3, #7
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00a      	beq.n	8007000 <pvPortMalloc+0xf8>
	__asm volatile
 8006fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fee:	f383 8811 	msr	BASEPRI, r3
 8006ff2:	f3bf 8f6f 	isb	sy
 8006ff6:	f3bf 8f4f 	dsb	sy
 8006ffa:	613b      	str	r3, [r7, #16]
}
 8006ffc:	bf00      	nop
 8006ffe:	e7fe      	b.n	8006ffe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007002:	685a      	ldr	r2, [r3, #4]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	1ad2      	subs	r2, r2, r3
 8007008:	69bb      	ldr	r3, [r7, #24]
 800700a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800700c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007012:	69b8      	ldr	r0, [r7, #24]
 8007014:	f000 f908 	bl	8007228 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007018:	4b1d      	ldr	r3, [pc, #116]	; (8007090 <pvPortMalloc+0x188>)
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	1ad3      	subs	r3, r2, r3
 8007022:	4a1b      	ldr	r2, [pc, #108]	; (8007090 <pvPortMalloc+0x188>)
 8007024:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007026:	4b1a      	ldr	r3, [pc, #104]	; (8007090 <pvPortMalloc+0x188>)
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	4b1b      	ldr	r3, [pc, #108]	; (8007098 <pvPortMalloc+0x190>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	429a      	cmp	r2, r3
 8007030:	d203      	bcs.n	800703a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007032:	4b17      	ldr	r3, [pc, #92]	; (8007090 <pvPortMalloc+0x188>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a18      	ldr	r2, [pc, #96]	; (8007098 <pvPortMalloc+0x190>)
 8007038:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800703a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800703c:	685a      	ldr	r2, [r3, #4]
 800703e:	4b13      	ldr	r3, [pc, #76]	; (800708c <pvPortMalloc+0x184>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	431a      	orrs	r2, r3
 8007044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007046:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800704a:	2200      	movs	r2, #0
 800704c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800704e:	4b13      	ldr	r3, [pc, #76]	; (800709c <pvPortMalloc+0x194>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	3301      	adds	r3, #1
 8007054:	4a11      	ldr	r2, [pc, #68]	; (800709c <pvPortMalloc+0x194>)
 8007056:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007058:	f7fe fd02 	bl	8005a60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	f003 0307 	and.w	r3, r3, #7
 8007062:	2b00      	cmp	r3, #0
 8007064:	d00a      	beq.n	800707c <pvPortMalloc+0x174>
	__asm volatile
 8007066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800706a:	f383 8811 	msr	BASEPRI, r3
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	f3bf 8f4f 	dsb	sy
 8007076:	60fb      	str	r3, [r7, #12]
}
 8007078:	bf00      	nop
 800707a:	e7fe      	b.n	800707a <pvPortMalloc+0x172>
	return pvReturn;
 800707c:	69fb      	ldr	r3, [r7, #28]
}
 800707e:	4618      	mov	r0, r3
 8007080:	3728      	adds	r7, #40	; 0x28
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	20001944 	.word	0x20001944
 800708c:	20001958 	.word	0x20001958
 8007090:	20001948 	.word	0x20001948
 8007094:	2000193c 	.word	0x2000193c
 8007098:	2000194c 	.word	0x2000194c
 800709c:	20001950 	.word	0x20001950

080070a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b086      	sub	sp, #24
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d04d      	beq.n	800714e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80070b2:	2308      	movs	r3, #8
 80070b4:	425b      	negs	r3, r3
 80070b6:	697a      	ldr	r2, [r7, #20]
 80070b8:	4413      	add	r3, r2
 80070ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	685a      	ldr	r2, [r3, #4]
 80070c4:	4b24      	ldr	r3, [pc, #144]	; (8007158 <vPortFree+0xb8>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4013      	ands	r3, r2
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d10a      	bne.n	80070e4 <vPortFree+0x44>
	__asm volatile
 80070ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d2:	f383 8811 	msr	BASEPRI, r3
 80070d6:	f3bf 8f6f 	isb	sy
 80070da:	f3bf 8f4f 	dsb	sy
 80070de:	60fb      	str	r3, [r7, #12]
}
 80070e0:	bf00      	nop
 80070e2:	e7fe      	b.n	80070e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00a      	beq.n	8007102 <vPortFree+0x62>
	__asm volatile
 80070ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f0:	f383 8811 	msr	BASEPRI, r3
 80070f4:	f3bf 8f6f 	isb	sy
 80070f8:	f3bf 8f4f 	dsb	sy
 80070fc:	60bb      	str	r3, [r7, #8]
}
 80070fe:	bf00      	nop
 8007100:	e7fe      	b.n	8007100 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	685a      	ldr	r2, [r3, #4]
 8007106:	4b14      	ldr	r3, [pc, #80]	; (8007158 <vPortFree+0xb8>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4013      	ands	r3, r2
 800710c:	2b00      	cmp	r3, #0
 800710e:	d01e      	beq.n	800714e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d11a      	bne.n	800714e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	685a      	ldr	r2, [r3, #4]
 800711c:	4b0e      	ldr	r3, [pc, #56]	; (8007158 <vPortFree+0xb8>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	43db      	mvns	r3, r3
 8007122:	401a      	ands	r2, r3
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007128:	f7fe fc8c 	bl	8005a44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	685a      	ldr	r2, [r3, #4]
 8007130:	4b0a      	ldr	r3, [pc, #40]	; (800715c <vPortFree+0xbc>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4413      	add	r3, r2
 8007136:	4a09      	ldr	r2, [pc, #36]	; (800715c <vPortFree+0xbc>)
 8007138:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800713a:	6938      	ldr	r0, [r7, #16]
 800713c:	f000 f874 	bl	8007228 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007140:	4b07      	ldr	r3, [pc, #28]	; (8007160 <vPortFree+0xc0>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	3301      	adds	r3, #1
 8007146:	4a06      	ldr	r2, [pc, #24]	; (8007160 <vPortFree+0xc0>)
 8007148:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800714a:	f7fe fc89 	bl	8005a60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800714e:	bf00      	nop
 8007150:	3718      	adds	r7, #24
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
 8007156:	bf00      	nop
 8007158:	20001958 	.word	0x20001958
 800715c:	20001948 	.word	0x20001948
 8007160:	20001954 	.word	0x20001954

08007164 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007164:	b480      	push	{r7}
 8007166:	b085      	sub	sp, #20
 8007168:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800716a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800716e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007170:	4b27      	ldr	r3, [pc, #156]	; (8007210 <prvHeapInit+0xac>)
 8007172:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f003 0307 	and.w	r3, r3, #7
 800717a:	2b00      	cmp	r3, #0
 800717c:	d00c      	beq.n	8007198 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	3307      	adds	r3, #7
 8007182:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f023 0307 	bic.w	r3, r3, #7
 800718a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800718c:	68ba      	ldr	r2, [r7, #8]
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	1ad3      	subs	r3, r2, r3
 8007192:	4a1f      	ldr	r2, [pc, #124]	; (8007210 <prvHeapInit+0xac>)
 8007194:	4413      	add	r3, r2
 8007196:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800719c:	4a1d      	ldr	r2, [pc, #116]	; (8007214 <prvHeapInit+0xb0>)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80071a2:	4b1c      	ldr	r3, [pc, #112]	; (8007214 <prvHeapInit+0xb0>)
 80071a4:	2200      	movs	r2, #0
 80071a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	68ba      	ldr	r2, [r7, #8]
 80071ac:	4413      	add	r3, r2
 80071ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80071b0:	2208      	movs	r2, #8
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	1a9b      	subs	r3, r3, r2
 80071b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f023 0307 	bic.w	r3, r3, #7
 80071be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	4a15      	ldr	r2, [pc, #84]	; (8007218 <prvHeapInit+0xb4>)
 80071c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80071c6:	4b14      	ldr	r3, [pc, #80]	; (8007218 <prvHeapInit+0xb4>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2200      	movs	r2, #0
 80071cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80071ce:	4b12      	ldr	r3, [pc, #72]	; (8007218 <prvHeapInit+0xb4>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2200      	movs	r2, #0
 80071d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	68fa      	ldr	r2, [r7, #12]
 80071de:	1ad2      	subs	r2, r2, r3
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80071e4:	4b0c      	ldr	r3, [pc, #48]	; (8007218 <prvHeapInit+0xb4>)
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	4a0a      	ldr	r2, [pc, #40]	; (800721c <prvHeapInit+0xb8>)
 80071f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	4a09      	ldr	r2, [pc, #36]	; (8007220 <prvHeapInit+0xbc>)
 80071fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80071fc:	4b09      	ldr	r3, [pc, #36]	; (8007224 <prvHeapInit+0xc0>)
 80071fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007202:	601a      	str	r2, [r3, #0]
}
 8007204:	bf00      	nop
 8007206:	3714      	adds	r7, #20
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr
 8007210:	20000d84 	.word	0x20000d84
 8007214:	2000193c 	.word	0x2000193c
 8007218:	20001944 	.word	0x20001944
 800721c:	2000194c 	.word	0x2000194c
 8007220:	20001948 	.word	0x20001948
 8007224:	20001958 	.word	0x20001958

08007228 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007230:	4b28      	ldr	r3, [pc, #160]	; (80072d4 <prvInsertBlockIntoFreeList+0xac>)
 8007232:	60fb      	str	r3, [r7, #12]
 8007234:	e002      	b.n	800723c <prvInsertBlockIntoFreeList+0x14>
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	60fb      	str	r3, [r7, #12]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	429a      	cmp	r2, r3
 8007244:	d8f7      	bhi.n	8007236 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	4413      	add	r3, r2
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	429a      	cmp	r2, r3
 8007256:	d108      	bne.n	800726a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	685a      	ldr	r2, [r3, #4]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	441a      	add	r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	68ba      	ldr	r2, [r7, #8]
 8007274:	441a      	add	r2, r3
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	429a      	cmp	r2, r3
 800727c:	d118      	bne.n	80072b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	4b15      	ldr	r3, [pc, #84]	; (80072d8 <prvInsertBlockIntoFreeList+0xb0>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	429a      	cmp	r2, r3
 8007288:	d00d      	beq.n	80072a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	685a      	ldr	r2, [r3, #4]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	441a      	add	r2, r3
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	601a      	str	r2, [r3, #0]
 80072a4:	e008      	b.n	80072b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80072a6:	4b0c      	ldr	r3, [pc, #48]	; (80072d8 <prvInsertBlockIntoFreeList+0xb0>)
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	601a      	str	r2, [r3, #0]
 80072ae:	e003      	b.n	80072b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80072b8:	68fa      	ldr	r2, [r7, #12]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d002      	beq.n	80072c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	687a      	ldr	r2, [r7, #4]
 80072c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80072c6:	bf00      	nop
 80072c8:	3714      	adds	r7, #20
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr
 80072d2:	bf00      	nop
 80072d4:	2000193c 	.word	0x2000193c
 80072d8:	20001944 	.word	0x20001944

080072dc <__errno>:
 80072dc:	4b01      	ldr	r3, [pc, #4]	; (80072e4 <__errno+0x8>)
 80072de:	6818      	ldr	r0, [r3, #0]
 80072e0:	4770      	bx	lr
 80072e2:	bf00      	nop
 80072e4:	20000010 	.word	0x20000010

080072e8 <__libc_init_array>:
 80072e8:	b570      	push	{r4, r5, r6, lr}
 80072ea:	4d0d      	ldr	r5, [pc, #52]	; (8007320 <__libc_init_array+0x38>)
 80072ec:	4c0d      	ldr	r4, [pc, #52]	; (8007324 <__libc_init_array+0x3c>)
 80072ee:	1b64      	subs	r4, r4, r5
 80072f0:	10a4      	asrs	r4, r4, #2
 80072f2:	2600      	movs	r6, #0
 80072f4:	42a6      	cmp	r6, r4
 80072f6:	d109      	bne.n	800730c <__libc_init_array+0x24>
 80072f8:	4d0b      	ldr	r5, [pc, #44]	; (8007328 <__libc_init_array+0x40>)
 80072fa:	4c0c      	ldr	r4, [pc, #48]	; (800732c <__libc_init_array+0x44>)
 80072fc:	f000 fffa 	bl	80082f4 <_init>
 8007300:	1b64      	subs	r4, r4, r5
 8007302:	10a4      	asrs	r4, r4, #2
 8007304:	2600      	movs	r6, #0
 8007306:	42a6      	cmp	r6, r4
 8007308:	d105      	bne.n	8007316 <__libc_init_array+0x2e>
 800730a:	bd70      	pop	{r4, r5, r6, pc}
 800730c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007310:	4798      	blx	r3
 8007312:	3601      	adds	r6, #1
 8007314:	e7ee      	b.n	80072f4 <__libc_init_array+0xc>
 8007316:	f855 3b04 	ldr.w	r3, [r5], #4
 800731a:	4798      	blx	r3
 800731c:	3601      	adds	r6, #1
 800731e:	e7f2      	b.n	8007306 <__libc_init_array+0x1e>
 8007320:	08008488 	.word	0x08008488
 8007324:	08008488 	.word	0x08008488
 8007328:	08008488 	.word	0x08008488
 800732c:	0800848c 	.word	0x0800848c

08007330 <memcpy>:
 8007330:	440a      	add	r2, r1
 8007332:	4291      	cmp	r1, r2
 8007334:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007338:	d100      	bne.n	800733c <memcpy+0xc>
 800733a:	4770      	bx	lr
 800733c:	b510      	push	{r4, lr}
 800733e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007342:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007346:	4291      	cmp	r1, r2
 8007348:	d1f9      	bne.n	800733e <memcpy+0xe>
 800734a:	bd10      	pop	{r4, pc}

0800734c <memset>:
 800734c:	4402      	add	r2, r0
 800734e:	4603      	mov	r3, r0
 8007350:	4293      	cmp	r3, r2
 8007352:	d100      	bne.n	8007356 <memset+0xa>
 8007354:	4770      	bx	lr
 8007356:	f803 1b01 	strb.w	r1, [r3], #1
 800735a:	e7f9      	b.n	8007350 <memset+0x4>

0800735c <iprintf>:
 800735c:	b40f      	push	{r0, r1, r2, r3}
 800735e:	4b0a      	ldr	r3, [pc, #40]	; (8007388 <iprintf+0x2c>)
 8007360:	b513      	push	{r0, r1, r4, lr}
 8007362:	681c      	ldr	r4, [r3, #0]
 8007364:	b124      	cbz	r4, 8007370 <iprintf+0x14>
 8007366:	69a3      	ldr	r3, [r4, #24]
 8007368:	b913      	cbnz	r3, 8007370 <iprintf+0x14>
 800736a:	4620      	mov	r0, r4
 800736c:	f000 fa5e 	bl	800782c <__sinit>
 8007370:	ab05      	add	r3, sp, #20
 8007372:	9a04      	ldr	r2, [sp, #16]
 8007374:	68a1      	ldr	r1, [r4, #8]
 8007376:	9301      	str	r3, [sp, #4]
 8007378:	4620      	mov	r0, r4
 800737a:	f000 fc2f 	bl	8007bdc <_vfiprintf_r>
 800737e:	b002      	add	sp, #8
 8007380:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007384:	b004      	add	sp, #16
 8007386:	4770      	bx	lr
 8007388:	20000010 	.word	0x20000010

0800738c <_puts_r>:
 800738c:	b570      	push	{r4, r5, r6, lr}
 800738e:	460e      	mov	r6, r1
 8007390:	4605      	mov	r5, r0
 8007392:	b118      	cbz	r0, 800739c <_puts_r+0x10>
 8007394:	6983      	ldr	r3, [r0, #24]
 8007396:	b90b      	cbnz	r3, 800739c <_puts_r+0x10>
 8007398:	f000 fa48 	bl	800782c <__sinit>
 800739c:	69ab      	ldr	r3, [r5, #24]
 800739e:	68ac      	ldr	r4, [r5, #8]
 80073a0:	b913      	cbnz	r3, 80073a8 <_puts_r+0x1c>
 80073a2:	4628      	mov	r0, r5
 80073a4:	f000 fa42 	bl	800782c <__sinit>
 80073a8:	4b2c      	ldr	r3, [pc, #176]	; (800745c <_puts_r+0xd0>)
 80073aa:	429c      	cmp	r4, r3
 80073ac:	d120      	bne.n	80073f0 <_puts_r+0x64>
 80073ae:	686c      	ldr	r4, [r5, #4]
 80073b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80073b2:	07db      	lsls	r3, r3, #31
 80073b4:	d405      	bmi.n	80073c2 <_puts_r+0x36>
 80073b6:	89a3      	ldrh	r3, [r4, #12]
 80073b8:	0598      	lsls	r0, r3, #22
 80073ba:	d402      	bmi.n	80073c2 <_puts_r+0x36>
 80073bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073be:	f000 fad3 	bl	8007968 <__retarget_lock_acquire_recursive>
 80073c2:	89a3      	ldrh	r3, [r4, #12]
 80073c4:	0719      	lsls	r1, r3, #28
 80073c6:	d51d      	bpl.n	8007404 <_puts_r+0x78>
 80073c8:	6923      	ldr	r3, [r4, #16]
 80073ca:	b1db      	cbz	r3, 8007404 <_puts_r+0x78>
 80073cc:	3e01      	subs	r6, #1
 80073ce:	68a3      	ldr	r3, [r4, #8]
 80073d0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80073d4:	3b01      	subs	r3, #1
 80073d6:	60a3      	str	r3, [r4, #8]
 80073d8:	bb39      	cbnz	r1, 800742a <_puts_r+0x9e>
 80073da:	2b00      	cmp	r3, #0
 80073dc:	da38      	bge.n	8007450 <_puts_r+0xc4>
 80073de:	4622      	mov	r2, r4
 80073e0:	210a      	movs	r1, #10
 80073e2:	4628      	mov	r0, r5
 80073e4:	f000 f848 	bl	8007478 <__swbuf_r>
 80073e8:	3001      	adds	r0, #1
 80073ea:	d011      	beq.n	8007410 <_puts_r+0x84>
 80073ec:	250a      	movs	r5, #10
 80073ee:	e011      	b.n	8007414 <_puts_r+0x88>
 80073f0:	4b1b      	ldr	r3, [pc, #108]	; (8007460 <_puts_r+0xd4>)
 80073f2:	429c      	cmp	r4, r3
 80073f4:	d101      	bne.n	80073fa <_puts_r+0x6e>
 80073f6:	68ac      	ldr	r4, [r5, #8]
 80073f8:	e7da      	b.n	80073b0 <_puts_r+0x24>
 80073fa:	4b1a      	ldr	r3, [pc, #104]	; (8007464 <_puts_r+0xd8>)
 80073fc:	429c      	cmp	r4, r3
 80073fe:	bf08      	it	eq
 8007400:	68ec      	ldreq	r4, [r5, #12]
 8007402:	e7d5      	b.n	80073b0 <_puts_r+0x24>
 8007404:	4621      	mov	r1, r4
 8007406:	4628      	mov	r0, r5
 8007408:	f000 f888 	bl	800751c <__swsetup_r>
 800740c:	2800      	cmp	r0, #0
 800740e:	d0dd      	beq.n	80073cc <_puts_r+0x40>
 8007410:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007414:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007416:	07da      	lsls	r2, r3, #31
 8007418:	d405      	bmi.n	8007426 <_puts_r+0x9a>
 800741a:	89a3      	ldrh	r3, [r4, #12]
 800741c:	059b      	lsls	r3, r3, #22
 800741e:	d402      	bmi.n	8007426 <_puts_r+0x9a>
 8007420:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007422:	f000 faa2 	bl	800796a <__retarget_lock_release_recursive>
 8007426:	4628      	mov	r0, r5
 8007428:	bd70      	pop	{r4, r5, r6, pc}
 800742a:	2b00      	cmp	r3, #0
 800742c:	da04      	bge.n	8007438 <_puts_r+0xac>
 800742e:	69a2      	ldr	r2, [r4, #24]
 8007430:	429a      	cmp	r2, r3
 8007432:	dc06      	bgt.n	8007442 <_puts_r+0xb6>
 8007434:	290a      	cmp	r1, #10
 8007436:	d004      	beq.n	8007442 <_puts_r+0xb6>
 8007438:	6823      	ldr	r3, [r4, #0]
 800743a:	1c5a      	adds	r2, r3, #1
 800743c:	6022      	str	r2, [r4, #0]
 800743e:	7019      	strb	r1, [r3, #0]
 8007440:	e7c5      	b.n	80073ce <_puts_r+0x42>
 8007442:	4622      	mov	r2, r4
 8007444:	4628      	mov	r0, r5
 8007446:	f000 f817 	bl	8007478 <__swbuf_r>
 800744a:	3001      	adds	r0, #1
 800744c:	d1bf      	bne.n	80073ce <_puts_r+0x42>
 800744e:	e7df      	b.n	8007410 <_puts_r+0x84>
 8007450:	6823      	ldr	r3, [r4, #0]
 8007452:	250a      	movs	r5, #10
 8007454:	1c5a      	adds	r2, r3, #1
 8007456:	6022      	str	r2, [r4, #0]
 8007458:	701d      	strb	r5, [r3, #0]
 800745a:	e7db      	b.n	8007414 <_puts_r+0x88>
 800745c:	0800840c 	.word	0x0800840c
 8007460:	0800842c 	.word	0x0800842c
 8007464:	080083ec 	.word	0x080083ec

08007468 <puts>:
 8007468:	4b02      	ldr	r3, [pc, #8]	; (8007474 <puts+0xc>)
 800746a:	4601      	mov	r1, r0
 800746c:	6818      	ldr	r0, [r3, #0]
 800746e:	f7ff bf8d 	b.w	800738c <_puts_r>
 8007472:	bf00      	nop
 8007474:	20000010 	.word	0x20000010

08007478 <__swbuf_r>:
 8007478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800747a:	460e      	mov	r6, r1
 800747c:	4614      	mov	r4, r2
 800747e:	4605      	mov	r5, r0
 8007480:	b118      	cbz	r0, 800748a <__swbuf_r+0x12>
 8007482:	6983      	ldr	r3, [r0, #24]
 8007484:	b90b      	cbnz	r3, 800748a <__swbuf_r+0x12>
 8007486:	f000 f9d1 	bl	800782c <__sinit>
 800748a:	4b21      	ldr	r3, [pc, #132]	; (8007510 <__swbuf_r+0x98>)
 800748c:	429c      	cmp	r4, r3
 800748e:	d12b      	bne.n	80074e8 <__swbuf_r+0x70>
 8007490:	686c      	ldr	r4, [r5, #4]
 8007492:	69a3      	ldr	r3, [r4, #24]
 8007494:	60a3      	str	r3, [r4, #8]
 8007496:	89a3      	ldrh	r3, [r4, #12]
 8007498:	071a      	lsls	r2, r3, #28
 800749a:	d52f      	bpl.n	80074fc <__swbuf_r+0x84>
 800749c:	6923      	ldr	r3, [r4, #16]
 800749e:	b36b      	cbz	r3, 80074fc <__swbuf_r+0x84>
 80074a0:	6923      	ldr	r3, [r4, #16]
 80074a2:	6820      	ldr	r0, [r4, #0]
 80074a4:	1ac0      	subs	r0, r0, r3
 80074a6:	6963      	ldr	r3, [r4, #20]
 80074a8:	b2f6      	uxtb	r6, r6
 80074aa:	4283      	cmp	r3, r0
 80074ac:	4637      	mov	r7, r6
 80074ae:	dc04      	bgt.n	80074ba <__swbuf_r+0x42>
 80074b0:	4621      	mov	r1, r4
 80074b2:	4628      	mov	r0, r5
 80074b4:	f000 f926 	bl	8007704 <_fflush_r>
 80074b8:	bb30      	cbnz	r0, 8007508 <__swbuf_r+0x90>
 80074ba:	68a3      	ldr	r3, [r4, #8]
 80074bc:	3b01      	subs	r3, #1
 80074be:	60a3      	str	r3, [r4, #8]
 80074c0:	6823      	ldr	r3, [r4, #0]
 80074c2:	1c5a      	adds	r2, r3, #1
 80074c4:	6022      	str	r2, [r4, #0]
 80074c6:	701e      	strb	r6, [r3, #0]
 80074c8:	6963      	ldr	r3, [r4, #20]
 80074ca:	3001      	adds	r0, #1
 80074cc:	4283      	cmp	r3, r0
 80074ce:	d004      	beq.n	80074da <__swbuf_r+0x62>
 80074d0:	89a3      	ldrh	r3, [r4, #12]
 80074d2:	07db      	lsls	r3, r3, #31
 80074d4:	d506      	bpl.n	80074e4 <__swbuf_r+0x6c>
 80074d6:	2e0a      	cmp	r6, #10
 80074d8:	d104      	bne.n	80074e4 <__swbuf_r+0x6c>
 80074da:	4621      	mov	r1, r4
 80074dc:	4628      	mov	r0, r5
 80074de:	f000 f911 	bl	8007704 <_fflush_r>
 80074e2:	b988      	cbnz	r0, 8007508 <__swbuf_r+0x90>
 80074e4:	4638      	mov	r0, r7
 80074e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074e8:	4b0a      	ldr	r3, [pc, #40]	; (8007514 <__swbuf_r+0x9c>)
 80074ea:	429c      	cmp	r4, r3
 80074ec:	d101      	bne.n	80074f2 <__swbuf_r+0x7a>
 80074ee:	68ac      	ldr	r4, [r5, #8]
 80074f0:	e7cf      	b.n	8007492 <__swbuf_r+0x1a>
 80074f2:	4b09      	ldr	r3, [pc, #36]	; (8007518 <__swbuf_r+0xa0>)
 80074f4:	429c      	cmp	r4, r3
 80074f6:	bf08      	it	eq
 80074f8:	68ec      	ldreq	r4, [r5, #12]
 80074fa:	e7ca      	b.n	8007492 <__swbuf_r+0x1a>
 80074fc:	4621      	mov	r1, r4
 80074fe:	4628      	mov	r0, r5
 8007500:	f000 f80c 	bl	800751c <__swsetup_r>
 8007504:	2800      	cmp	r0, #0
 8007506:	d0cb      	beq.n	80074a0 <__swbuf_r+0x28>
 8007508:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800750c:	e7ea      	b.n	80074e4 <__swbuf_r+0x6c>
 800750e:	bf00      	nop
 8007510:	0800840c 	.word	0x0800840c
 8007514:	0800842c 	.word	0x0800842c
 8007518:	080083ec 	.word	0x080083ec

0800751c <__swsetup_r>:
 800751c:	4b32      	ldr	r3, [pc, #200]	; (80075e8 <__swsetup_r+0xcc>)
 800751e:	b570      	push	{r4, r5, r6, lr}
 8007520:	681d      	ldr	r5, [r3, #0]
 8007522:	4606      	mov	r6, r0
 8007524:	460c      	mov	r4, r1
 8007526:	b125      	cbz	r5, 8007532 <__swsetup_r+0x16>
 8007528:	69ab      	ldr	r3, [r5, #24]
 800752a:	b913      	cbnz	r3, 8007532 <__swsetup_r+0x16>
 800752c:	4628      	mov	r0, r5
 800752e:	f000 f97d 	bl	800782c <__sinit>
 8007532:	4b2e      	ldr	r3, [pc, #184]	; (80075ec <__swsetup_r+0xd0>)
 8007534:	429c      	cmp	r4, r3
 8007536:	d10f      	bne.n	8007558 <__swsetup_r+0x3c>
 8007538:	686c      	ldr	r4, [r5, #4]
 800753a:	89a3      	ldrh	r3, [r4, #12]
 800753c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007540:	0719      	lsls	r1, r3, #28
 8007542:	d42c      	bmi.n	800759e <__swsetup_r+0x82>
 8007544:	06dd      	lsls	r5, r3, #27
 8007546:	d411      	bmi.n	800756c <__swsetup_r+0x50>
 8007548:	2309      	movs	r3, #9
 800754a:	6033      	str	r3, [r6, #0]
 800754c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007550:	81a3      	strh	r3, [r4, #12]
 8007552:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007556:	e03e      	b.n	80075d6 <__swsetup_r+0xba>
 8007558:	4b25      	ldr	r3, [pc, #148]	; (80075f0 <__swsetup_r+0xd4>)
 800755a:	429c      	cmp	r4, r3
 800755c:	d101      	bne.n	8007562 <__swsetup_r+0x46>
 800755e:	68ac      	ldr	r4, [r5, #8]
 8007560:	e7eb      	b.n	800753a <__swsetup_r+0x1e>
 8007562:	4b24      	ldr	r3, [pc, #144]	; (80075f4 <__swsetup_r+0xd8>)
 8007564:	429c      	cmp	r4, r3
 8007566:	bf08      	it	eq
 8007568:	68ec      	ldreq	r4, [r5, #12]
 800756a:	e7e6      	b.n	800753a <__swsetup_r+0x1e>
 800756c:	0758      	lsls	r0, r3, #29
 800756e:	d512      	bpl.n	8007596 <__swsetup_r+0x7a>
 8007570:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007572:	b141      	cbz	r1, 8007586 <__swsetup_r+0x6a>
 8007574:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007578:	4299      	cmp	r1, r3
 800757a:	d002      	beq.n	8007582 <__swsetup_r+0x66>
 800757c:	4630      	mov	r0, r6
 800757e:	f000 fa59 	bl	8007a34 <_free_r>
 8007582:	2300      	movs	r3, #0
 8007584:	6363      	str	r3, [r4, #52]	; 0x34
 8007586:	89a3      	ldrh	r3, [r4, #12]
 8007588:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800758c:	81a3      	strh	r3, [r4, #12]
 800758e:	2300      	movs	r3, #0
 8007590:	6063      	str	r3, [r4, #4]
 8007592:	6923      	ldr	r3, [r4, #16]
 8007594:	6023      	str	r3, [r4, #0]
 8007596:	89a3      	ldrh	r3, [r4, #12]
 8007598:	f043 0308 	orr.w	r3, r3, #8
 800759c:	81a3      	strh	r3, [r4, #12]
 800759e:	6923      	ldr	r3, [r4, #16]
 80075a0:	b94b      	cbnz	r3, 80075b6 <__swsetup_r+0x9a>
 80075a2:	89a3      	ldrh	r3, [r4, #12]
 80075a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80075a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075ac:	d003      	beq.n	80075b6 <__swsetup_r+0x9a>
 80075ae:	4621      	mov	r1, r4
 80075b0:	4630      	mov	r0, r6
 80075b2:	f000 f9ff 	bl	80079b4 <__smakebuf_r>
 80075b6:	89a0      	ldrh	r0, [r4, #12]
 80075b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075bc:	f010 0301 	ands.w	r3, r0, #1
 80075c0:	d00a      	beq.n	80075d8 <__swsetup_r+0xbc>
 80075c2:	2300      	movs	r3, #0
 80075c4:	60a3      	str	r3, [r4, #8]
 80075c6:	6963      	ldr	r3, [r4, #20]
 80075c8:	425b      	negs	r3, r3
 80075ca:	61a3      	str	r3, [r4, #24]
 80075cc:	6923      	ldr	r3, [r4, #16]
 80075ce:	b943      	cbnz	r3, 80075e2 <__swsetup_r+0xc6>
 80075d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80075d4:	d1ba      	bne.n	800754c <__swsetup_r+0x30>
 80075d6:	bd70      	pop	{r4, r5, r6, pc}
 80075d8:	0781      	lsls	r1, r0, #30
 80075da:	bf58      	it	pl
 80075dc:	6963      	ldrpl	r3, [r4, #20]
 80075de:	60a3      	str	r3, [r4, #8]
 80075e0:	e7f4      	b.n	80075cc <__swsetup_r+0xb0>
 80075e2:	2000      	movs	r0, #0
 80075e4:	e7f7      	b.n	80075d6 <__swsetup_r+0xba>
 80075e6:	bf00      	nop
 80075e8:	20000010 	.word	0x20000010
 80075ec:	0800840c 	.word	0x0800840c
 80075f0:	0800842c 	.word	0x0800842c
 80075f4:	080083ec 	.word	0x080083ec

080075f8 <__sflush_r>:
 80075f8:	898a      	ldrh	r2, [r1, #12]
 80075fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075fe:	4605      	mov	r5, r0
 8007600:	0710      	lsls	r0, r2, #28
 8007602:	460c      	mov	r4, r1
 8007604:	d458      	bmi.n	80076b8 <__sflush_r+0xc0>
 8007606:	684b      	ldr	r3, [r1, #4]
 8007608:	2b00      	cmp	r3, #0
 800760a:	dc05      	bgt.n	8007618 <__sflush_r+0x20>
 800760c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800760e:	2b00      	cmp	r3, #0
 8007610:	dc02      	bgt.n	8007618 <__sflush_r+0x20>
 8007612:	2000      	movs	r0, #0
 8007614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007618:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800761a:	2e00      	cmp	r6, #0
 800761c:	d0f9      	beq.n	8007612 <__sflush_r+0x1a>
 800761e:	2300      	movs	r3, #0
 8007620:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007624:	682f      	ldr	r7, [r5, #0]
 8007626:	602b      	str	r3, [r5, #0]
 8007628:	d032      	beq.n	8007690 <__sflush_r+0x98>
 800762a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800762c:	89a3      	ldrh	r3, [r4, #12]
 800762e:	075a      	lsls	r2, r3, #29
 8007630:	d505      	bpl.n	800763e <__sflush_r+0x46>
 8007632:	6863      	ldr	r3, [r4, #4]
 8007634:	1ac0      	subs	r0, r0, r3
 8007636:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007638:	b10b      	cbz	r3, 800763e <__sflush_r+0x46>
 800763a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800763c:	1ac0      	subs	r0, r0, r3
 800763e:	2300      	movs	r3, #0
 8007640:	4602      	mov	r2, r0
 8007642:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007644:	6a21      	ldr	r1, [r4, #32]
 8007646:	4628      	mov	r0, r5
 8007648:	47b0      	blx	r6
 800764a:	1c43      	adds	r3, r0, #1
 800764c:	89a3      	ldrh	r3, [r4, #12]
 800764e:	d106      	bne.n	800765e <__sflush_r+0x66>
 8007650:	6829      	ldr	r1, [r5, #0]
 8007652:	291d      	cmp	r1, #29
 8007654:	d82c      	bhi.n	80076b0 <__sflush_r+0xb8>
 8007656:	4a2a      	ldr	r2, [pc, #168]	; (8007700 <__sflush_r+0x108>)
 8007658:	40ca      	lsrs	r2, r1
 800765a:	07d6      	lsls	r6, r2, #31
 800765c:	d528      	bpl.n	80076b0 <__sflush_r+0xb8>
 800765e:	2200      	movs	r2, #0
 8007660:	6062      	str	r2, [r4, #4]
 8007662:	04d9      	lsls	r1, r3, #19
 8007664:	6922      	ldr	r2, [r4, #16]
 8007666:	6022      	str	r2, [r4, #0]
 8007668:	d504      	bpl.n	8007674 <__sflush_r+0x7c>
 800766a:	1c42      	adds	r2, r0, #1
 800766c:	d101      	bne.n	8007672 <__sflush_r+0x7a>
 800766e:	682b      	ldr	r3, [r5, #0]
 8007670:	b903      	cbnz	r3, 8007674 <__sflush_r+0x7c>
 8007672:	6560      	str	r0, [r4, #84]	; 0x54
 8007674:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007676:	602f      	str	r7, [r5, #0]
 8007678:	2900      	cmp	r1, #0
 800767a:	d0ca      	beq.n	8007612 <__sflush_r+0x1a>
 800767c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007680:	4299      	cmp	r1, r3
 8007682:	d002      	beq.n	800768a <__sflush_r+0x92>
 8007684:	4628      	mov	r0, r5
 8007686:	f000 f9d5 	bl	8007a34 <_free_r>
 800768a:	2000      	movs	r0, #0
 800768c:	6360      	str	r0, [r4, #52]	; 0x34
 800768e:	e7c1      	b.n	8007614 <__sflush_r+0x1c>
 8007690:	6a21      	ldr	r1, [r4, #32]
 8007692:	2301      	movs	r3, #1
 8007694:	4628      	mov	r0, r5
 8007696:	47b0      	blx	r6
 8007698:	1c41      	adds	r1, r0, #1
 800769a:	d1c7      	bne.n	800762c <__sflush_r+0x34>
 800769c:	682b      	ldr	r3, [r5, #0]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d0c4      	beq.n	800762c <__sflush_r+0x34>
 80076a2:	2b1d      	cmp	r3, #29
 80076a4:	d001      	beq.n	80076aa <__sflush_r+0xb2>
 80076a6:	2b16      	cmp	r3, #22
 80076a8:	d101      	bne.n	80076ae <__sflush_r+0xb6>
 80076aa:	602f      	str	r7, [r5, #0]
 80076ac:	e7b1      	b.n	8007612 <__sflush_r+0x1a>
 80076ae:	89a3      	ldrh	r3, [r4, #12]
 80076b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076b4:	81a3      	strh	r3, [r4, #12]
 80076b6:	e7ad      	b.n	8007614 <__sflush_r+0x1c>
 80076b8:	690f      	ldr	r7, [r1, #16]
 80076ba:	2f00      	cmp	r7, #0
 80076bc:	d0a9      	beq.n	8007612 <__sflush_r+0x1a>
 80076be:	0793      	lsls	r3, r2, #30
 80076c0:	680e      	ldr	r6, [r1, #0]
 80076c2:	bf08      	it	eq
 80076c4:	694b      	ldreq	r3, [r1, #20]
 80076c6:	600f      	str	r7, [r1, #0]
 80076c8:	bf18      	it	ne
 80076ca:	2300      	movne	r3, #0
 80076cc:	eba6 0807 	sub.w	r8, r6, r7
 80076d0:	608b      	str	r3, [r1, #8]
 80076d2:	f1b8 0f00 	cmp.w	r8, #0
 80076d6:	dd9c      	ble.n	8007612 <__sflush_r+0x1a>
 80076d8:	6a21      	ldr	r1, [r4, #32]
 80076da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80076dc:	4643      	mov	r3, r8
 80076de:	463a      	mov	r2, r7
 80076e0:	4628      	mov	r0, r5
 80076e2:	47b0      	blx	r6
 80076e4:	2800      	cmp	r0, #0
 80076e6:	dc06      	bgt.n	80076f6 <__sflush_r+0xfe>
 80076e8:	89a3      	ldrh	r3, [r4, #12]
 80076ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076ee:	81a3      	strh	r3, [r4, #12]
 80076f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80076f4:	e78e      	b.n	8007614 <__sflush_r+0x1c>
 80076f6:	4407      	add	r7, r0
 80076f8:	eba8 0800 	sub.w	r8, r8, r0
 80076fc:	e7e9      	b.n	80076d2 <__sflush_r+0xda>
 80076fe:	bf00      	nop
 8007700:	20400001 	.word	0x20400001

08007704 <_fflush_r>:
 8007704:	b538      	push	{r3, r4, r5, lr}
 8007706:	690b      	ldr	r3, [r1, #16]
 8007708:	4605      	mov	r5, r0
 800770a:	460c      	mov	r4, r1
 800770c:	b913      	cbnz	r3, 8007714 <_fflush_r+0x10>
 800770e:	2500      	movs	r5, #0
 8007710:	4628      	mov	r0, r5
 8007712:	bd38      	pop	{r3, r4, r5, pc}
 8007714:	b118      	cbz	r0, 800771e <_fflush_r+0x1a>
 8007716:	6983      	ldr	r3, [r0, #24]
 8007718:	b90b      	cbnz	r3, 800771e <_fflush_r+0x1a>
 800771a:	f000 f887 	bl	800782c <__sinit>
 800771e:	4b14      	ldr	r3, [pc, #80]	; (8007770 <_fflush_r+0x6c>)
 8007720:	429c      	cmp	r4, r3
 8007722:	d11b      	bne.n	800775c <_fflush_r+0x58>
 8007724:	686c      	ldr	r4, [r5, #4]
 8007726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d0ef      	beq.n	800770e <_fflush_r+0xa>
 800772e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007730:	07d0      	lsls	r0, r2, #31
 8007732:	d404      	bmi.n	800773e <_fflush_r+0x3a>
 8007734:	0599      	lsls	r1, r3, #22
 8007736:	d402      	bmi.n	800773e <_fflush_r+0x3a>
 8007738:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800773a:	f000 f915 	bl	8007968 <__retarget_lock_acquire_recursive>
 800773e:	4628      	mov	r0, r5
 8007740:	4621      	mov	r1, r4
 8007742:	f7ff ff59 	bl	80075f8 <__sflush_r>
 8007746:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007748:	07da      	lsls	r2, r3, #31
 800774a:	4605      	mov	r5, r0
 800774c:	d4e0      	bmi.n	8007710 <_fflush_r+0xc>
 800774e:	89a3      	ldrh	r3, [r4, #12]
 8007750:	059b      	lsls	r3, r3, #22
 8007752:	d4dd      	bmi.n	8007710 <_fflush_r+0xc>
 8007754:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007756:	f000 f908 	bl	800796a <__retarget_lock_release_recursive>
 800775a:	e7d9      	b.n	8007710 <_fflush_r+0xc>
 800775c:	4b05      	ldr	r3, [pc, #20]	; (8007774 <_fflush_r+0x70>)
 800775e:	429c      	cmp	r4, r3
 8007760:	d101      	bne.n	8007766 <_fflush_r+0x62>
 8007762:	68ac      	ldr	r4, [r5, #8]
 8007764:	e7df      	b.n	8007726 <_fflush_r+0x22>
 8007766:	4b04      	ldr	r3, [pc, #16]	; (8007778 <_fflush_r+0x74>)
 8007768:	429c      	cmp	r4, r3
 800776a:	bf08      	it	eq
 800776c:	68ec      	ldreq	r4, [r5, #12]
 800776e:	e7da      	b.n	8007726 <_fflush_r+0x22>
 8007770:	0800840c 	.word	0x0800840c
 8007774:	0800842c 	.word	0x0800842c
 8007778:	080083ec 	.word	0x080083ec

0800777c <std>:
 800777c:	2300      	movs	r3, #0
 800777e:	b510      	push	{r4, lr}
 8007780:	4604      	mov	r4, r0
 8007782:	e9c0 3300 	strd	r3, r3, [r0]
 8007786:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800778a:	6083      	str	r3, [r0, #8]
 800778c:	8181      	strh	r1, [r0, #12]
 800778e:	6643      	str	r3, [r0, #100]	; 0x64
 8007790:	81c2      	strh	r2, [r0, #14]
 8007792:	6183      	str	r3, [r0, #24]
 8007794:	4619      	mov	r1, r3
 8007796:	2208      	movs	r2, #8
 8007798:	305c      	adds	r0, #92	; 0x5c
 800779a:	f7ff fdd7 	bl	800734c <memset>
 800779e:	4b05      	ldr	r3, [pc, #20]	; (80077b4 <std+0x38>)
 80077a0:	6263      	str	r3, [r4, #36]	; 0x24
 80077a2:	4b05      	ldr	r3, [pc, #20]	; (80077b8 <std+0x3c>)
 80077a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80077a6:	4b05      	ldr	r3, [pc, #20]	; (80077bc <std+0x40>)
 80077a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80077aa:	4b05      	ldr	r3, [pc, #20]	; (80077c0 <std+0x44>)
 80077ac:	6224      	str	r4, [r4, #32]
 80077ae:	6323      	str	r3, [r4, #48]	; 0x30
 80077b0:	bd10      	pop	{r4, pc}
 80077b2:	bf00      	nop
 80077b4:	08008185 	.word	0x08008185
 80077b8:	080081a7 	.word	0x080081a7
 80077bc:	080081df 	.word	0x080081df
 80077c0:	08008203 	.word	0x08008203

080077c4 <_cleanup_r>:
 80077c4:	4901      	ldr	r1, [pc, #4]	; (80077cc <_cleanup_r+0x8>)
 80077c6:	f000 b8af 	b.w	8007928 <_fwalk_reent>
 80077ca:	bf00      	nop
 80077cc:	08007705 	.word	0x08007705

080077d0 <__sfmoreglue>:
 80077d0:	b570      	push	{r4, r5, r6, lr}
 80077d2:	1e4a      	subs	r2, r1, #1
 80077d4:	2568      	movs	r5, #104	; 0x68
 80077d6:	4355      	muls	r5, r2
 80077d8:	460e      	mov	r6, r1
 80077da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80077de:	f000 f979 	bl	8007ad4 <_malloc_r>
 80077e2:	4604      	mov	r4, r0
 80077e4:	b140      	cbz	r0, 80077f8 <__sfmoreglue+0x28>
 80077e6:	2100      	movs	r1, #0
 80077e8:	e9c0 1600 	strd	r1, r6, [r0]
 80077ec:	300c      	adds	r0, #12
 80077ee:	60a0      	str	r0, [r4, #8]
 80077f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80077f4:	f7ff fdaa 	bl	800734c <memset>
 80077f8:	4620      	mov	r0, r4
 80077fa:	bd70      	pop	{r4, r5, r6, pc}

080077fc <__sfp_lock_acquire>:
 80077fc:	4801      	ldr	r0, [pc, #4]	; (8007804 <__sfp_lock_acquire+0x8>)
 80077fe:	f000 b8b3 	b.w	8007968 <__retarget_lock_acquire_recursive>
 8007802:	bf00      	nop
 8007804:	20001bcc 	.word	0x20001bcc

08007808 <__sfp_lock_release>:
 8007808:	4801      	ldr	r0, [pc, #4]	; (8007810 <__sfp_lock_release+0x8>)
 800780a:	f000 b8ae 	b.w	800796a <__retarget_lock_release_recursive>
 800780e:	bf00      	nop
 8007810:	20001bcc 	.word	0x20001bcc

08007814 <__sinit_lock_acquire>:
 8007814:	4801      	ldr	r0, [pc, #4]	; (800781c <__sinit_lock_acquire+0x8>)
 8007816:	f000 b8a7 	b.w	8007968 <__retarget_lock_acquire_recursive>
 800781a:	bf00      	nop
 800781c:	20001bc7 	.word	0x20001bc7

08007820 <__sinit_lock_release>:
 8007820:	4801      	ldr	r0, [pc, #4]	; (8007828 <__sinit_lock_release+0x8>)
 8007822:	f000 b8a2 	b.w	800796a <__retarget_lock_release_recursive>
 8007826:	bf00      	nop
 8007828:	20001bc7 	.word	0x20001bc7

0800782c <__sinit>:
 800782c:	b510      	push	{r4, lr}
 800782e:	4604      	mov	r4, r0
 8007830:	f7ff fff0 	bl	8007814 <__sinit_lock_acquire>
 8007834:	69a3      	ldr	r3, [r4, #24]
 8007836:	b11b      	cbz	r3, 8007840 <__sinit+0x14>
 8007838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800783c:	f7ff bff0 	b.w	8007820 <__sinit_lock_release>
 8007840:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007844:	6523      	str	r3, [r4, #80]	; 0x50
 8007846:	4b13      	ldr	r3, [pc, #76]	; (8007894 <__sinit+0x68>)
 8007848:	4a13      	ldr	r2, [pc, #76]	; (8007898 <__sinit+0x6c>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	62a2      	str	r2, [r4, #40]	; 0x28
 800784e:	42a3      	cmp	r3, r4
 8007850:	bf04      	itt	eq
 8007852:	2301      	moveq	r3, #1
 8007854:	61a3      	streq	r3, [r4, #24]
 8007856:	4620      	mov	r0, r4
 8007858:	f000 f820 	bl	800789c <__sfp>
 800785c:	6060      	str	r0, [r4, #4]
 800785e:	4620      	mov	r0, r4
 8007860:	f000 f81c 	bl	800789c <__sfp>
 8007864:	60a0      	str	r0, [r4, #8]
 8007866:	4620      	mov	r0, r4
 8007868:	f000 f818 	bl	800789c <__sfp>
 800786c:	2200      	movs	r2, #0
 800786e:	60e0      	str	r0, [r4, #12]
 8007870:	2104      	movs	r1, #4
 8007872:	6860      	ldr	r0, [r4, #4]
 8007874:	f7ff ff82 	bl	800777c <std>
 8007878:	68a0      	ldr	r0, [r4, #8]
 800787a:	2201      	movs	r2, #1
 800787c:	2109      	movs	r1, #9
 800787e:	f7ff ff7d 	bl	800777c <std>
 8007882:	68e0      	ldr	r0, [r4, #12]
 8007884:	2202      	movs	r2, #2
 8007886:	2112      	movs	r1, #18
 8007888:	f7ff ff78 	bl	800777c <std>
 800788c:	2301      	movs	r3, #1
 800788e:	61a3      	str	r3, [r4, #24]
 8007890:	e7d2      	b.n	8007838 <__sinit+0xc>
 8007892:	bf00      	nop
 8007894:	080083e8 	.word	0x080083e8
 8007898:	080077c5 	.word	0x080077c5

0800789c <__sfp>:
 800789c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800789e:	4607      	mov	r7, r0
 80078a0:	f7ff ffac 	bl	80077fc <__sfp_lock_acquire>
 80078a4:	4b1e      	ldr	r3, [pc, #120]	; (8007920 <__sfp+0x84>)
 80078a6:	681e      	ldr	r6, [r3, #0]
 80078a8:	69b3      	ldr	r3, [r6, #24]
 80078aa:	b913      	cbnz	r3, 80078b2 <__sfp+0x16>
 80078ac:	4630      	mov	r0, r6
 80078ae:	f7ff ffbd 	bl	800782c <__sinit>
 80078b2:	3648      	adds	r6, #72	; 0x48
 80078b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80078b8:	3b01      	subs	r3, #1
 80078ba:	d503      	bpl.n	80078c4 <__sfp+0x28>
 80078bc:	6833      	ldr	r3, [r6, #0]
 80078be:	b30b      	cbz	r3, 8007904 <__sfp+0x68>
 80078c0:	6836      	ldr	r6, [r6, #0]
 80078c2:	e7f7      	b.n	80078b4 <__sfp+0x18>
 80078c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80078c8:	b9d5      	cbnz	r5, 8007900 <__sfp+0x64>
 80078ca:	4b16      	ldr	r3, [pc, #88]	; (8007924 <__sfp+0x88>)
 80078cc:	60e3      	str	r3, [r4, #12]
 80078ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80078d2:	6665      	str	r5, [r4, #100]	; 0x64
 80078d4:	f000 f847 	bl	8007966 <__retarget_lock_init_recursive>
 80078d8:	f7ff ff96 	bl	8007808 <__sfp_lock_release>
 80078dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80078e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80078e4:	6025      	str	r5, [r4, #0]
 80078e6:	61a5      	str	r5, [r4, #24]
 80078e8:	2208      	movs	r2, #8
 80078ea:	4629      	mov	r1, r5
 80078ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80078f0:	f7ff fd2c 	bl	800734c <memset>
 80078f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80078f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80078fc:	4620      	mov	r0, r4
 80078fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007900:	3468      	adds	r4, #104	; 0x68
 8007902:	e7d9      	b.n	80078b8 <__sfp+0x1c>
 8007904:	2104      	movs	r1, #4
 8007906:	4638      	mov	r0, r7
 8007908:	f7ff ff62 	bl	80077d0 <__sfmoreglue>
 800790c:	4604      	mov	r4, r0
 800790e:	6030      	str	r0, [r6, #0]
 8007910:	2800      	cmp	r0, #0
 8007912:	d1d5      	bne.n	80078c0 <__sfp+0x24>
 8007914:	f7ff ff78 	bl	8007808 <__sfp_lock_release>
 8007918:	230c      	movs	r3, #12
 800791a:	603b      	str	r3, [r7, #0]
 800791c:	e7ee      	b.n	80078fc <__sfp+0x60>
 800791e:	bf00      	nop
 8007920:	080083e8 	.word	0x080083e8
 8007924:	ffff0001 	.word	0xffff0001

08007928 <_fwalk_reent>:
 8007928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800792c:	4606      	mov	r6, r0
 800792e:	4688      	mov	r8, r1
 8007930:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007934:	2700      	movs	r7, #0
 8007936:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800793a:	f1b9 0901 	subs.w	r9, r9, #1
 800793e:	d505      	bpl.n	800794c <_fwalk_reent+0x24>
 8007940:	6824      	ldr	r4, [r4, #0]
 8007942:	2c00      	cmp	r4, #0
 8007944:	d1f7      	bne.n	8007936 <_fwalk_reent+0xe>
 8007946:	4638      	mov	r0, r7
 8007948:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800794c:	89ab      	ldrh	r3, [r5, #12]
 800794e:	2b01      	cmp	r3, #1
 8007950:	d907      	bls.n	8007962 <_fwalk_reent+0x3a>
 8007952:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007956:	3301      	adds	r3, #1
 8007958:	d003      	beq.n	8007962 <_fwalk_reent+0x3a>
 800795a:	4629      	mov	r1, r5
 800795c:	4630      	mov	r0, r6
 800795e:	47c0      	blx	r8
 8007960:	4307      	orrs	r7, r0
 8007962:	3568      	adds	r5, #104	; 0x68
 8007964:	e7e9      	b.n	800793a <_fwalk_reent+0x12>

08007966 <__retarget_lock_init_recursive>:
 8007966:	4770      	bx	lr

08007968 <__retarget_lock_acquire_recursive>:
 8007968:	4770      	bx	lr

0800796a <__retarget_lock_release_recursive>:
 800796a:	4770      	bx	lr

0800796c <__swhatbuf_r>:
 800796c:	b570      	push	{r4, r5, r6, lr}
 800796e:	460e      	mov	r6, r1
 8007970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007974:	2900      	cmp	r1, #0
 8007976:	b096      	sub	sp, #88	; 0x58
 8007978:	4614      	mov	r4, r2
 800797a:	461d      	mov	r5, r3
 800797c:	da07      	bge.n	800798e <__swhatbuf_r+0x22>
 800797e:	2300      	movs	r3, #0
 8007980:	602b      	str	r3, [r5, #0]
 8007982:	89b3      	ldrh	r3, [r6, #12]
 8007984:	061a      	lsls	r2, r3, #24
 8007986:	d410      	bmi.n	80079aa <__swhatbuf_r+0x3e>
 8007988:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800798c:	e00e      	b.n	80079ac <__swhatbuf_r+0x40>
 800798e:	466a      	mov	r2, sp
 8007990:	f000 fc5e 	bl	8008250 <_fstat_r>
 8007994:	2800      	cmp	r0, #0
 8007996:	dbf2      	blt.n	800797e <__swhatbuf_r+0x12>
 8007998:	9a01      	ldr	r2, [sp, #4]
 800799a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800799e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80079a2:	425a      	negs	r2, r3
 80079a4:	415a      	adcs	r2, r3
 80079a6:	602a      	str	r2, [r5, #0]
 80079a8:	e7ee      	b.n	8007988 <__swhatbuf_r+0x1c>
 80079aa:	2340      	movs	r3, #64	; 0x40
 80079ac:	2000      	movs	r0, #0
 80079ae:	6023      	str	r3, [r4, #0]
 80079b0:	b016      	add	sp, #88	; 0x58
 80079b2:	bd70      	pop	{r4, r5, r6, pc}

080079b4 <__smakebuf_r>:
 80079b4:	898b      	ldrh	r3, [r1, #12]
 80079b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80079b8:	079d      	lsls	r5, r3, #30
 80079ba:	4606      	mov	r6, r0
 80079bc:	460c      	mov	r4, r1
 80079be:	d507      	bpl.n	80079d0 <__smakebuf_r+0x1c>
 80079c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80079c4:	6023      	str	r3, [r4, #0]
 80079c6:	6123      	str	r3, [r4, #16]
 80079c8:	2301      	movs	r3, #1
 80079ca:	6163      	str	r3, [r4, #20]
 80079cc:	b002      	add	sp, #8
 80079ce:	bd70      	pop	{r4, r5, r6, pc}
 80079d0:	ab01      	add	r3, sp, #4
 80079d2:	466a      	mov	r2, sp
 80079d4:	f7ff ffca 	bl	800796c <__swhatbuf_r>
 80079d8:	9900      	ldr	r1, [sp, #0]
 80079da:	4605      	mov	r5, r0
 80079dc:	4630      	mov	r0, r6
 80079de:	f000 f879 	bl	8007ad4 <_malloc_r>
 80079e2:	b948      	cbnz	r0, 80079f8 <__smakebuf_r+0x44>
 80079e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079e8:	059a      	lsls	r2, r3, #22
 80079ea:	d4ef      	bmi.n	80079cc <__smakebuf_r+0x18>
 80079ec:	f023 0303 	bic.w	r3, r3, #3
 80079f0:	f043 0302 	orr.w	r3, r3, #2
 80079f4:	81a3      	strh	r3, [r4, #12]
 80079f6:	e7e3      	b.n	80079c0 <__smakebuf_r+0xc>
 80079f8:	4b0d      	ldr	r3, [pc, #52]	; (8007a30 <__smakebuf_r+0x7c>)
 80079fa:	62b3      	str	r3, [r6, #40]	; 0x28
 80079fc:	89a3      	ldrh	r3, [r4, #12]
 80079fe:	6020      	str	r0, [r4, #0]
 8007a00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a04:	81a3      	strh	r3, [r4, #12]
 8007a06:	9b00      	ldr	r3, [sp, #0]
 8007a08:	6163      	str	r3, [r4, #20]
 8007a0a:	9b01      	ldr	r3, [sp, #4]
 8007a0c:	6120      	str	r0, [r4, #16]
 8007a0e:	b15b      	cbz	r3, 8007a28 <__smakebuf_r+0x74>
 8007a10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a14:	4630      	mov	r0, r6
 8007a16:	f000 fc2d 	bl	8008274 <_isatty_r>
 8007a1a:	b128      	cbz	r0, 8007a28 <__smakebuf_r+0x74>
 8007a1c:	89a3      	ldrh	r3, [r4, #12]
 8007a1e:	f023 0303 	bic.w	r3, r3, #3
 8007a22:	f043 0301 	orr.w	r3, r3, #1
 8007a26:	81a3      	strh	r3, [r4, #12]
 8007a28:	89a0      	ldrh	r0, [r4, #12]
 8007a2a:	4305      	orrs	r5, r0
 8007a2c:	81a5      	strh	r5, [r4, #12]
 8007a2e:	e7cd      	b.n	80079cc <__smakebuf_r+0x18>
 8007a30:	080077c5 	.word	0x080077c5

08007a34 <_free_r>:
 8007a34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a36:	2900      	cmp	r1, #0
 8007a38:	d048      	beq.n	8007acc <_free_r+0x98>
 8007a3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a3e:	9001      	str	r0, [sp, #4]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	f1a1 0404 	sub.w	r4, r1, #4
 8007a46:	bfb8      	it	lt
 8007a48:	18e4      	addlt	r4, r4, r3
 8007a4a:	f000 fc35 	bl	80082b8 <__malloc_lock>
 8007a4e:	4a20      	ldr	r2, [pc, #128]	; (8007ad0 <_free_r+0x9c>)
 8007a50:	9801      	ldr	r0, [sp, #4]
 8007a52:	6813      	ldr	r3, [r2, #0]
 8007a54:	4615      	mov	r5, r2
 8007a56:	b933      	cbnz	r3, 8007a66 <_free_r+0x32>
 8007a58:	6063      	str	r3, [r4, #4]
 8007a5a:	6014      	str	r4, [r2, #0]
 8007a5c:	b003      	add	sp, #12
 8007a5e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a62:	f000 bc2f 	b.w	80082c4 <__malloc_unlock>
 8007a66:	42a3      	cmp	r3, r4
 8007a68:	d90b      	bls.n	8007a82 <_free_r+0x4e>
 8007a6a:	6821      	ldr	r1, [r4, #0]
 8007a6c:	1862      	adds	r2, r4, r1
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	bf04      	itt	eq
 8007a72:	681a      	ldreq	r2, [r3, #0]
 8007a74:	685b      	ldreq	r3, [r3, #4]
 8007a76:	6063      	str	r3, [r4, #4]
 8007a78:	bf04      	itt	eq
 8007a7a:	1852      	addeq	r2, r2, r1
 8007a7c:	6022      	streq	r2, [r4, #0]
 8007a7e:	602c      	str	r4, [r5, #0]
 8007a80:	e7ec      	b.n	8007a5c <_free_r+0x28>
 8007a82:	461a      	mov	r2, r3
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	b10b      	cbz	r3, 8007a8c <_free_r+0x58>
 8007a88:	42a3      	cmp	r3, r4
 8007a8a:	d9fa      	bls.n	8007a82 <_free_r+0x4e>
 8007a8c:	6811      	ldr	r1, [r2, #0]
 8007a8e:	1855      	adds	r5, r2, r1
 8007a90:	42a5      	cmp	r5, r4
 8007a92:	d10b      	bne.n	8007aac <_free_r+0x78>
 8007a94:	6824      	ldr	r4, [r4, #0]
 8007a96:	4421      	add	r1, r4
 8007a98:	1854      	adds	r4, r2, r1
 8007a9a:	42a3      	cmp	r3, r4
 8007a9c:	6011      	str	r1, [r2, #0]
 8007a9e:	d1dd      	bne.n	8007a5c <_free_r+0x28>
 8007aa0:	681c      	ldr	r4, [r3, #0]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	6053      	str	r3, [r2, #4]
 8007aa6:	4421      	add	r1, r4
 8007aa8:	6011      	str	r1, [r2, #0]
 8007aaa:	e7d7      	b.n	8007a5c <_free_r+0x28>
 8007aac:	d902      	bls.n	8007ab4 <_free_r+0x80>
 8007aae:	230c      	movs	r3, #12
 8007ab0:	6003      	str	r3, [r0, #0]
 8007ab2:	e7d3      	b.n	8007a5c <_free_r+0x28>
 8007ab4:	6825      	ldr	r5, [r4, #0]
 8007ab6:	1961      	adds	r1, r4, r5
 8007ab8:	428b      	cmp	r3, r1
 8007aba:	bf04      	itt	eq
 8007abc:	6819      	ldreq	r1, [r3, #0]
 8007abe:	685b      	ldreq	r3, [r3, #4]
 8007ac0:	6063      	str	r3, [r4, #4]
 8007ac2:	bf04      	itt	eq
 8007ac4:	1949      	addeq	r1, r1, r5
 8007ac6:	6021      	streq	r1, [r4, #0]
 8007ac8:	6054      	str	r4, [r2, #4]
 8007aca:	e7c7      	b.n	8007a5c <_free_r+0x28>
 8007acc:	b003      	add	sp, #12
 8007ace:	bd30      	pop	{r4, r5, pc}
 8007ad0:	2000195c 	.word	0x2000195c

08007ad4 <_malloc_r>:
 8007ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ad6:	1ccd      	adds	r5, r1, #3
 8007ad8:	f025 0503 	bic.w	r5, r5, #3
 8007adc:	3508      	adds	r5, #8
 8007ade:	2d0c      	cmp	r5, #12
 8007ae0:	bf38      	it	cc
 8007ae2:	250c      	movcc	r5, #12
 8007ae4:	2d00      	cmp	r5, #0
 8007ae6:	4606      	mov	r6, r0
 8007ae8:	db01      	blt.n	8007aee <_malloc_r+0x1a>
 8007aea:	42a9      	cmp	r1, r5
 8007aec:	d903      	bls.n	8007af6 <_malloc_r+0x22>
 8007aee:	230c      	movs	r3, #12
 8007af0:	6033      	str	r3, [r6, #0]
 8007af2:	2000      	movs	r0, #0
 8007af4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007af6:	f000 fbdf 	bl	80082b8 <__malloc_lock>
 8007afa:	4921      	ldr	r1, [pc, #132]	; (8007b80 <_malloc_r+0xac>)
 8007afc:	680a      	ldr	r2, [r1, #0]
 8007afe:	4614      	mov	r4, r2
 8007b00:	b99c      	cbnz	r4, 8007b2a <_malloc_r+0x56>
 8007b02:	4f20      	ldr	r7, [pc, #128]	; (8007b84 <_malloc_r+0xb0>)
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	b923      	cbnz	r3, 8007b12 <_malloc_r+0x3e>
 8007b08:	4621      	mov	r1, r4
 8007b0a:	4630      	mov	r0, r6
 8007b0c:	f000 fb2a 	bl	8008164 <_sbrk_r>
 8007b10:	6038      	str	r0, [r7, #0]
 8007b12:	4629      	mov	r1, r5
 8007b14:	4630      	mov	r0, r6
 8007b16:	f000 fb25 	bl	8008164 <_sbrk_r>
 8007b1a:	1c43      	adds	r3, r0, #1
 8007b1c:	d123      	bne.n	8007b66 <_malloc_r+0x92>
 8007b1e:	230c      	movs	r3, #12
 8007b20:	6033      	str	r3, [r6, #0]
 8007b22:	4630      	mov	r0, r6
 8007b24:	f000 fbce 	bl	80082c4 <__malloc_unlock>
 8007b28:	e7e3      	b.n	8007af2 <_malloc_r+0x1e>
 8007b2a:	6823      	ldr	r3, [r4, #0]
 8007b2c:	1b5b      	subs	r3, r3, r5
 8007b2e:	d417      	bmi.n	8007b60 <_malloc_r+0x8c>
 8007b30:	2b0b      	cmp	r3, #11
 8007b32:	d903      	bls.n	8007b3c <_malloc_r+0x68>
 8007b34:	6023      	str	r3, [r4, #0]
 8007b36:	441c      	add	r4, r3
 8007b38:	6025      	str	r5, [r4, #0]
 8007b3a:	e004      	b.n	8007b46 <_malloc_r+0x72>
 8007b3c:	6863      	ldr	r3, [r4, #4]
 8007b3e:	42a2      	cmp	r2, r4
 8007b40:	bf0c      	ite	eq
 8007b42:	600b      	streq	r3, [r1, #0]
 8007b44:	6053      	strne	r3, [r2, #4]
 8007b46:	4630      	mov	r0, r6
 8007b48:	f000 fbbc 	bl	80082c4 <__malloc_unlock>
 8007b4c:	f104 000b 	add.w	r0, r4, #11
 8007b50:	1d23      	adds	r3, r4, #4
 8007b52:	f020 0007 	bic.w	r0, r0, #7
 8007b56:	1ac2      	subs	r2, r0, r3
 8007b58:	d0cc      	beq.n	8007af4 <_malloc_r+0x20>
 8007b5a:	1a1b      	subs	r3, r3, r0
 8007b5c:	50a3      	str	r3, [r4, r2]
 8007b5e:	e7c9      	b.n	8007af4 <_malloc_r+0x20>
 8007b60:	4622      	mov	r2, r4
 8007b62:	6864      	ldr	r4, [r4, #4]
 8007b64:	e7cc      	b.n	8007b00 <_malloc_r+0x2c>
 8007b66:	1cc4      	adds	r4, r0, #3
 8007b68:	f024 0403 	bic.w	r4, r4, #3
 8007b6c:	42a0      	cmp	r0, r4
 8007b6e:	d0e3      	beq.n	8007b38 <_malloc_r+0x64>
 8007b70:	1a21      	subs	r1, r4, r0
 8007b72:	4630      	mov	r0, r6
 8007b74:	f000 faf6 	bl	8008164 <_sbrk_r>
 8007b78:	3001      	adds	r0, #1
 8007b7a:	d1dd      	bne.n	8007b38 <_malloc_r+0x64>
 8007b7c:	e7cf      	b.n	8007b1e <_malloc_r+0x4a>
 8007b7e:	bf00      	nop
 8007b80:	2000195c 	.word	0x2000195c
 8007b84:	20001960 	.word	0x20001960

08007b88 <__sfputc_r>:
 8007b88:	6893      	ldr	r3, [r2, #8]
 8007b8a:	3b01      	subs	r3, #1
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	b410      	push	{r4}
 8007b90:	6093      	str	r3, [r2, #8]
 8007b92:	da08      	bge.n	8007ba6 <__sfputc_r+0x1e>
 8007b94:	6994      	ldr	r4, [r2, #24]
 8007b96:	42a3      	cmp	r3, r4
 8007b98:	db01      	blt.n	8007b9e <__sfputc_r+0x16>
 8007b9a:	290a      	cmp	r1, #10
 8007b9c:	d103      	bne.n	8007ba6 <__sfputc_r+0x1e>
 8007b9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ba2:	f7ff bc69 	b.w	8007478 <__swbuf_r>
 8007ba6:	6813      	ldr	r3, [r2, #0]
 8007ba8:	1c58      	adds	r0, r3, #1
 8007baa:	6010      	str	r0, [r2, #0]
 8007bac:	7019      	strb	r1, [r3, #0]
 8007bae:	4608      	mov	r0, r1
 8007bb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bb4:	4770      	bx	lr

08007bb6 <__sfputs_r>:
 8007bb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bb8:	4606      	mov	r6, r0
 8007bba:	460f      	mov	r7, r1
 8007bbc:	4614      	mov	r4, r2
 8007bbe:	18d5      	adds	r5, r2, r3
 8007bc0:	42ac      	cmp	r4, r5
 8007bc2:	d101      	bne.n	8007bc8 <__sfputs_r+0x12>
 8007bc4:	2000      	movs	r0, #0
 8007bc6:	e007      	b.n	8007bd8 <__sfputs_r+0x22>
 8007bc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bcc:	463a      	mov	r2, r7
 8007bce:	4630      	mov	r0, r6
 8007bd0:	f7ff ffda 	bl	8007b88 <__sfputc_r>
 8007bd4:	1c43      	adds	r3, r0, #1
 8007bd6:	d1f3      	bne.n	8007bc0 <__sfputs_r+0xa>
 8007bd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007bdc <_vfiprintf_r>:
 8007bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be0:	460d      	mov	r5, r1
 8007be2:	b09d      	sub	sp, #116	; 0x74
 8007be4:	4614      	mov	r4, r2
 8007be6:	4698      	mov	r8, r3
 8007be8:	4606      	mov	r6, r0
 8007bea:	b118      	cbz	r0, 8007bf4 <_vfiprintf_r+0x18>
 8007bec:	6983      	ldr	r3, [r0, #24]
 8007bee:	b90b      	cbnz	r3, 8007bf4 <_vfiprintf_r+0x18>
 8007bf0:	f7ff fe1c 	bl	800782c <__sinit>
 8007bf4:	4b89      	ldr	r3, [pc, #548]	; (8007e1c <_vfiprintf_r+0x240>)
 8007bf6:	429d      	cmp	r5, r3
 8007bf8:	d11b      	bne.n	8007c32 <_vfiprintf_r+0x56>
 8007bfa:	6875      	ldr	r5, [r6, #4]
 8007bfc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007bfe:	07d9      	lsls	r1, r3, #31
 8007c00:	d405      	bmi.n	8007c0e <_vfiprintf_r+0x32>
 8007c02:	89ab      	ldrh	r3, [r5, #12]
 8007c04:	059a      	lsls	r2, r3, #22
 8007c06:	d402      	bmi.n	8007c0e <_vfiprintf_r+0x32>
 8007c08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c0a:	f7ff fead 	bl	8007968 <__retarget_lock_acquire_recursive>
 8007c0e:	89ab      	ldrh	r3, [r5, #12]
 8007c10:	071b      	lsls	r3, r3, #28
 8007c12:	d501      	bpl.n	8007c18 <_vfiprintf_r+0x3c>
 8007c14:	692b      	ldr	r3, [r5, #16]
 8007c16:	b9eb      	cbnz	r3, 8007c54 <_vfiprintf_r+0x78>
 8007c18:	4629      	mov	r1, r5
 8007c1a:	4630      	mov	r0, r6
 8007c1c:	f7ff fc7e 	bl	800751c <__swsetup_r>
 8007c20:	b1c0      	cbz	r0, 8007c54 <_vfiprintf_r+0x78>
 8007c22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c24:	07dc      	lsls	r4, r3, #31
 8007c26:	d50e      	bpl.n	8007c46 <_vfiprintf_r+0x6a>
 8007c28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c2c:	b01d      	add	sp, #116	; 0x74
 8007c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c32:	4b7b      	ldr	r3, [pc, #492]	; (8007e20 <_vfiprintf_r+0x244>)
 8007c34:	429d      	cmp	r5, r3
 8007c36:	d101      	bne.n	8007c3c <_vfiprintf_r+0x60>
 8007c38:	68b5      	ldr	r5, [r6, #8]
 8007c3a:	e7df      	b.n	8007bfc <_vfiprintf_r+0x20>
 8007c3c:	4b79      	ldr	r3, [pc, #484]	; (8007e24 <_vfiprintf_r+0x248>)
 8007c3e:	429d      	cmp	r5, r3
 8007c40:	bf08      	it	eq
 8007c42:	68f5      	ldreq	r5, [r6, #12]
 8007c44:	e7da      	b.n	8007bfc <_vfiprintf_r+0x20>
 8007c46:	89ab      	ldrh	r3, [r5, #12]
 8007c48:	0598      	lsls	r0, r3, #22
 8007c4a:	d4ed      	bmi.n	8007c28 <_vfiprintf_r+0x4c>
 8007c4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c4e:	f7ff fe8c 	bl	800796a <__retarget_lock_release_recursive>
 8007c52:	e7e9      	b.n	8007c28 <_vfiprintf_r+0x4c>
 8007c54:	2300      	movs	r3, #0
 8007c56:	9309      	str	r3, [sp, #36]	; 0x24
 8007c58:	2320      	movs	r3, #32
 8007c5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c62:	2330      	movs	r3, #48	; 0x30
 8007c64:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007e28 <_vfiprintf_r+0x24c>
 8007c68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c6c:	f04f 0901 	mov.w	r9, #1
 8007c70:	4623      	mov	r3, r4
 8007c72:	469a      	mov	sl, r3
 8007c74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c78:	b10a      	cbz	r2, 8007c7e <_vfiprintf_r+0xa2>
 8007c7a:	2a25      	cmp	r2, #37	; 0x25
 8007c7c:	d1f9      	bne.n	8007c72 <_vfiprintf_r+0x96>
 8007c7e:	ebba 0b04 	subs.w	fp, sl, r4
 8007c82:	d00b      	beq.n	8007c9c <_vfiprintf_r+0xc0>
 8007c84:	465b      	mov	r3, fp
 8007c86:	4622      	mov	r2, r4
 8007c88:	4629      	mov	r1, r5
 8007c8a:	4630      	mov	r0, r6
 8007c8c:	f7ff ff93 	bl	8007bb6 <__sfputs_r>
 8007c90:	3001      	adds	r0, #1
 8007c92:	f000 80aa 	beq.w	8007dea <_vfiprintf_r+0x20e>
 8007c96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c98:	445a      	add	r2, fp
 8007c9a:	9209      	str	r2, [sp, #36]	; 0x24
 8007c9c:	f89a 3000 	ldrb.w	r3, [sl]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	f000 80a2 	beq.w	8007dea <_vfiprintf_r+0x20e>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007cac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cb0:	f10a 0a01 	add.w	sl, sl, #1
 8007cb4:	9304      	str	r3, [sp, #16]
 8007cb6:	9307      	str	r3, [sp, #28]
 8007cb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cbc:	931a      	str	r3, [sp, #104]	; 0x68
 8007cbe:	4654      	mov	r4, sl
 8007cc0:	2205      	movs	r2, #5
 8007cc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cc6:	4858      	ldr	r0, [pc, #352]	; (8007e28 <_vfiprintf_r+0x24c>)
 8007cc8:	f7f8 fa82 	bl	80001d0 <memchr>
 8007ccc:	9a04      	ldr	r2, [sp, #16]
 8007cce:	b9d8      	cbnz	r0, 8007d08 <_vfiprintf_r+0x12c>
 8007cd0:	06d1      	lsls	r1, r2, #27
 8007cd2:	bf44      	itt	mi
 8007cd4:	2320      	movmi	r3, #32
 8007cd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007cda:	0713      	lsls	r3, r2, #28
 8007cdc:	bf44      	itt	mi
 8007cde:	232b      	movmi	r3, #43	; 0x2b
 8007ce0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ce4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ce8:	2b2a      	cmp	r3, #42	; 0x2a
 8007cea:	d015      	beq.n	8007d18 <_vfiprintf_r+0x13c>
 8007cec:	9a07      	ldr	r2, [sp, #28]
 8007cee:	4654      	mov	r4, sl
 8007cf0:	2000      	movs	r0, #0
 8007cf2:	f04f 0c0a 	mov.w	ip, #10
 8007cf6:	4621      	mov	r1, r4
 8007cf8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cfc:	3b30      	subs	r3, #48	; 0x30
 8007cfe:	2b09      	cmp	r3, #9
 8007d00:	d94e      	bls.n	8007da0 <_vfiprintf_r+0x1c4>
 8007d02:	b1b0      	cbz	r0, 8007d32 <_vfiprintf_r+0x156>
 8007d04:	9207      	str	r2, [sp, #28]
 8007d06:	e014      	b.n	8007d32 <_vfiprintf_r+0x156>
 8007d08:	eba0 0308 	sub.w	r3, r0, r8
 8007d0c:	fa09 f303 	lsl.w	r3, r9, r3
 8007d10:	4313      	orrs	r3, r2
 8007d12:	9304      	str	r3, [sp, #16]
 8007d14:	46a2      	mov	sl, r4
 8007d16:	e7d2      	b.n	8007cbe <_vfiprintf_r+0xe2>
 8007d18:	9b03      	ldr	r3, [sp, #12]
 8007d1a:	1d19      	adds	r1, r3, #4
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	9103      	str	r1, [sp, #12]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	bfbb      	ittet	lt
 8007d24:	425b      	neglt	r3, r3
 8007d26:	f042 0202 	orrlt.w	r2, r2, #2
 8007d2a:	9307      	strge	r3, [sp, #28]
 8007d2c:	9307      	strlt	r3, [sp, #28]
 8007d2e:	bfb8      	it	lt
 8007d30:	9204      	strlt	r2, [sp, #16]
 8007d32:	7823      	ldrb	r3, [r4, #0]
 8007d34:	2b2e      	cmp	r3, #46	; 0x2e
 8007d36:	d10c      	bne.n	8007d52 <_vfiprintf_r+0x176>
 8007d38:	7863      	ldrb	r3, [r4, #1]
 8007d3a:	2b2a      	cmp	r3, #42	; 0x2a
 8007d3c:	d135      	bne.n	8007daa <_vfiprintf_r+0x1ce>
 8007d3e:	9b03      	ldr	r3, [sp, #12]
 8007d40:	1d1a      	adds	r2, r3, #4
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	9203      	str	r2, [sp, #12]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	bfb8      	it	lt
 8007d4a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007d4e:	3402      	adds	r4, #2
 8007d50:	9305      	str	r3, [sp, #20]
 8007d52:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007e38 <_vfiprintf_r+0x25c>
 8007d56:	7821      	ldrb	r1, [r4, #0]
 8007d58:	2203      	movs	r2, #3
 8007d5a:	4650      	mov	r0, sl
 8007d5c:	f7f8 fa38 	bl	80001d0 <memchr>
 8007d60:	b140      	cbz	r0, 8007d74 <_vfiprintf_r+0x198>
 8007d62:	2340      	movs	r3, #64	; 0x40
 8007d64:	eba0 000a 	sub.w	r0, r0, sl
 8007d68:	fa03 f000 	lsl.w	r0, r3, r0
 8007d6c:	9b04      	ldr	r3, [sp, #16]
 8007d6e:	4303      	orrs	r3, r0
 8007d70:	3401      	adds	r4, #1
 8007d72:	9304      	str	r3, [sp, #16]
 8007d74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d78:	482c      	ldr	r0, [pc, #176]	; (8007e2c <_vfiprintf_r+0x250>)
 8007d7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d7e:	2206      	movs	r2, #6
 8007d80:	f7f8 fa26 	bl	80001d0 <memchr>
 8007d84:	2800      	cmp	r0, #0
 8007d86:	d03f      	beq.n	8007e08 <_vfiprintf_r+0x22c>
 8007d88:	4b29      	ldr	r3, [pc, #164]	; (8007e30 <_vfiprintf_r+0x254>)
 8007d8a:	bb1b      	cbnz	r3, 8007dd4 <_vfiprintf_r+0x1f8>
 8007d8c:	9b03      	ldr	r3, [sp, #12]
 8007d8e:	3307      	adds	r3, #7
 8007d90:	f023 0307 	bic.w	r3, r3, #7
 8007d94:	3308      	adds	r3, #8
 8007d96:	9303      	str	r3, [sp, #12]
 8007d98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d9a:	443b      	add	r3, r7
 8007d9c:	9309      	str	r3, [sp, #36]	; 0x24
 8007d9e:	e767      	b.n	8007c70 <_vfiprintf_r+0x94>
 8007da0:	fb0c 3202 	mla	r2, ip, r2, r3
 8007da4:	460c      	mov	r4, r1
 8007da6:	2001      	movs	r0, #1
 8007da8:	e7a5      	b.n	8007cf6 <_vfiprintf_r+0x11a>
 8007daa:	2300      	movs	r3, #0
 8007dac:	3401      	adds	r4, #1
 8007dae:	9305      	str	r3, [sp, #20]
 8007db0:	4619      	mov	r1, r3
 8007db2:	f04f 0c0a 	mov.w	ip, #10
 8007db6:	4620      	mov	r0, r4
 8007db8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007dbc:	3a30      	subs	r2, #48	; 0x30
 8007dbe:	2a09      	cmp	r2, #9
 8007dc0:	d903      	bls.n	8007dca <_vfiprintf_r+0x1ee>
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d0c5      	beq.n	8007d52 <_vfiprintf_r+0x176>
 8007dc6:	9105      	str	r1, [sp, #20]
 8007dc8:	e7c3      	b.n	8007d52 <_vfiprintf_r+0x176>
 8007dca:	fb0c 2101 	mla	r1, ip, r1, r2
 8007dce:	4604      	mov	r4, r0
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	e7f0      	b.n	8007db6 <_vfiprintf_r+0x1da>
 8007dd4:	ab03      	add	r3, sp, #12
 8007dd6:	9300      	str	r3, [sp, #0]
 8007dd8:	462a      	mov	r2, r5
 8007dda:	4b16      	ldr	r3, [pc, #88]	; (8007e34 <_vfiprintf_r+0x258>)
 8007ddc:	a904      	add	r1, sp, #16
 8007dde:	4630      	mov	r0, r6
 8007de0:	f3af 8000 	nop.w
 8007de4:	4607      	mov	r7, r0
 8007de6:	1c78      	adds	r0, r7, #1
 8007de8:	d1d6      	bne.n	8007d98 <_vfiprintf_r+0x1bc>
 8007dea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007dec:	07d9      	lsls	r1, r3, #31
 8007dee:	d405      	bmi.n	8007dfc <_vfiprintf_r+0x220>
 8007df0:	89ab      	ldrh	r3, [r5, #12]
 8007df2:	059a      	lsls	r2, r3, #22
 8007df4:	d402      	bmi.n	8007dfc <_vfiprintf_r+0x220>
 8007df6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007df8:	f7ff fdb7 	bl	800796a <__retarget_lock_release_recursive>
 8007dfc:	89ab      	ldrh	r3, [r5, #12]
 8007dfe:	065b      	lsls	r3, r3, #25
 8007e00:	f53f af12 	bmi.w	8007c28 <_vfiprintf_r+0x4c>
 8007e04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e06:	e711      	b.n	8007c2c <_vfiprintf_r+0x50>
 8007e08:	ab03      	add	r3, sp, #12
 8007e0a:	9300      	str	r3, [sp, #0]
 8007e0c:	462a      	mov	r2, r5
 8007e0e:	4b09      	ldr	r3, [pc, #36]	; (8007e34 <_vfiprintf_r+0x258>)
 8007e10:	a904      	add	r1, sp, #16
 8007e12:	4630      	mov	r0, r6
 8007e14:	f000 f880 	bl	8007f18 <_printf_i>
 8007e18:	e7e4      	b.n	8007de4 <_vfiprintf_r+0x208>
 8007e1a:	bf00      	nop
 8007e1c:	0800840c 	.word	0x0800840c
 8007e20:	0800842c 	.word	0x0800842c
 8007e24:	080083ec 	.word	0x080083ec
 8007e28:	0800844c 	.word	0x0800844c
 8007e2c:	08008456 	.word	0x08008456
 8007e30:	00000000 	.word	0x00000000
 8007e34:	08007bb7 	.word	0x08007bb7
 8007e38:	08008452 	.word	0x08008452

08007e3c <_printf_common>:
 8007e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e40:	4616      	mov	r6, r2
 8007e42:	4699      	mov	r9, r3
 8007e44:	688a      	ldr	r2, [r1, #8]
 8007e46:	690b      	ldr	r3, [r1, #16]
 8007e48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	bfb8      	it	lt
 8007e50:	4613      	movlt	r3, r2
 8007e52:	6033      	str	r3, [r6, #0]
 8007e54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e58:	4607      	mov	r7, r0
 8007e5a:	460c      	mov	r4, r1
 8007e5c:	b10a      	cbz	r2, 8007e62 <_printf_common+0x26>
 8007e5e:	3301      	adds	r3, #1
 8007e60:	6033      	str	r3, [r6, #0]
 8007e62:	6823      	ldr	r3, [r4, #0]
 8007e64:	0699      	lsls	r1, r3, #26
 8007e66:	bf42      	ittt	mi
 8007e68:	6833      	ldrmi	r3, [r6, #0]
 8007e6a:	3302      	addmi	r3, #2
 8007e6c:	6033      	strmi	r3, [r6, #0]
 8007e6e:	6825      	ldr	r5, [r4, #0]
 8007e70:	f015 0506 	ands.w	r5, r5, #6
 8007e74:	d106      	bne.n	8007e84 <_printf_common+0x48>
 8007e76:	f104 0a19 	add.w	sl, r4, #25
 8007e7a:	68e3      	ldr	r3, [r4, #12]
 8007e7c:	6832      	ldr	r2, [r6, #0]
 8007e7e:	1a9b      	subs	r3, r3, r2
 8007e80:	42ab      	cmp	r3, r5
 8007e82:	dc26      	bgt.n	8007ed2 <_printf_common+0x96>
 8007e84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007e88:	1e13      	subs	r3, r2, #0
 8007e8a:	6822      	ldr	r2, [r4, #0]
 8007e8c:	bf18      	it	ne
 8007e8e:	2301      	movne	r3, #1
 8007e90:	0692      	lsls	r2, r2, #26
 8007e92:	d42b      	bmi.n	8007eec <_printf_common+0xb0>
 8007e94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e98:	4649      	mov	r1, r9
 8007e9a:	4638      	mov	r0, r7
 8007e9c:	47c0      	blx	r8
 8007e9e:	3001      	adds	r0, #1
 8007ea0:	d01e      	beq.n	8007ee0 <_printf_common+0xa4>
 8007ea2:	6823      	ldr	r3, [r4, #0]
 8007ea4:	68e5      	ldr	r5, [r4, #12]
 8007ea6:	6832      	ldr	r2, [r6, #0]
 8007ea8:	f003 0306 	and.w	r3, r3, #6
 8007eac:	2b04      	cmp	r3, #4
 8007eae:	bf08      	it	eq
 8007eb0:	1aad      	subeq	r5, r5, r2
 8007eb2:	68a3      	ldr	r3, [r4, #8]
 8007eb4:	6922      	ldr	r2, [r4, #16]
 8007eb6:	bf0c      	ite	eq
 8007eb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ebc:	2500      	movne	r5, #0
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	bfc4      	itt	gt
 8007ec2:	1a9b      	subgt	r3, r3, r2
 8007ec4:	18ed      	addgt	r5, r5, r3
 8007ec6:	2600      	movs	r6, #0
 8007ec8:	341a      	adds	r4, #26
 8007eca:	42b5      	cmp	r5, r6
 8007ecc:	d11a      	bne.n	8007f04 <_printf_common+0xc8>
 8007ece:	2000      	movs	r0, #0
 8007ed0:	e008      	b.n	8007ee4 <_printf_common+0xa8>
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	4652      	mov	r2, sl
 8007ed6:	4649      	mov	r1, r9
 8007ed8:	4638      	mov	r0, r7
 8007eda:	47c0      	blx	r8
 8007edc:	3001      	adds	r0, #1
 8007ede:	d103      	bne.n	8007ee8 <_printf_common+0xac>
 8007ee0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ee8:	3501      	adds	r5, #1
 8007eea:	e7c6      	b.n	8007e7a <_printf_common+0x3e>
 8007eec:	18e1      	adds	r1, r4, r3
 8007eee:	1c5a      	adds	r2, r3, #1
 8007ef0:	2030      	movs	r0, #48	; 0x30
 8007ef2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007ef6:	4422      	add	r2, r4
 8007ef8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007efc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f00:	3302      	adds	r3, #2
 8007f02:	e7c7      	b.n	8007e94 <_printf_common+0x58>
 8007f04:	2301      	movs	r3, #1
 8007f06:	4622      	mov	r2, r4
 8007f08:	4649      	mov	r1, r9
 8007f0a:	4638      	mov	r0, r7
 8007f0c:	47c0      	blx	r8
 8007f0e:	3001      	adds	r0, #1
 8007f10:	d0e6      	beq.n	8007ee0 <_printf_common+0xa4>
 8007f12:	3601      	adds	r6, #1
 8007f14:	e7d9      	b.n	8007eca <_printf_common+0x8e>
	...

08007f18 <_printf_i>:
 8007f18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f1c:	460c      	mov	r4, r1
 8007f1e:	4691      	mov	r9, r2
 8007f20:	7e27      	ldrb	r7, [r4, #24]
 8007f22:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007f24:	2f78      	cmp	r7, #120	; 0x78
 8007f26:	4680      	mov	r8, r0
 8007f28:	469a      	mov	sl, r3
 8007f2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f2e:	d807      	bhi.n	8007f40 <_printf_i+0x28>
 8007f30:	2f62      	cmp	r7, #98	; 0x62
 8007f32:	d80a      	bhi.n	8007f4a <_printf_i+0x32>
 8007f34:	2f00      	cmp	r7, #0
 8007f36:	f000 80d8 	beq.w	80080ea <_printf_i+0x1d2>
 8007f3a:	2f58      	cmp	r7, #88	; 0x58
 8007f3c:	f000 80a3 	beq.w	8008086 <_printf_i+0x16e>
 8007f40:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007f44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007f48:	e03a      	b.n	8007fc0 <_printf_i+0xa8>
 8007f4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007f4e:	2b15      	cmp	r3, #21
 8007f50:	d8f6      	bhi.n	8007f40 <_printf_i+0x28>
 8007f52:	a001      	add	r0, pc, #4	; (adr r0, 8007f58 <_printf_i+0x40>)
 8007f54:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007f58:	08007fb1 	.word	0x08007fb1
 8007f5c:	08007fc5 	.word	0x08007fc5
 8007f60:	08007f41 	.word	0x08007f41
 8007f64:	08007f41 	.word	0x08007f41
 8007f68:	08007f41 	.word	0x08007f41
 8007f6c:	08007f41 	.word	0x08007f41
 8007f70:	08007fc5 	.word	0x08007fc5
 8007f74:	08007f41 	.word	0x08007f41
 8007f78:	08007f41 	.word	0x08007f41
 8007f7c:	08007f41 	.word	0x08007f41
 8007f80:	08007f41 	.word	0x08007f41
 8007f84:	080080d1 	.word	0x080080d1
 8007f88:	08007ff5 	.word	0x08007ff5
 8007f8c:	080080b3 	.word	0x080080b3
 8007f90:	08007f41 	.word	0x08007f41
 8007f94:	08007f41 	.word	0x08007f41
 8007f98:	080080f3 	.word	0x080080f3
 8007f9c:	08007f41 	.word	0x08007f41
 8007fa0:	08007ff5 	.word	0x08007ff5
 8007fa4:	08007f41 	.word	0x08007f41
 8007fa8:	08007f41 	.word	0x08007f41
 8007fac:	080080bb 	.word	0x080080bb
 8007fb0:	680b      	ldr	r3, [r1, #0]
 8007fb2:	1d1a      	adds	r2, r3, #4
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	600a      	str	r2, [r1, #0]
 8007fb8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007fbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e0a3      	b.n	800810c <_printf_i+0x1f4>
 8007fc4:	6825      	ldr	r5, [r4, #0]
 8007fc6:	6808      	ldr	r0, [r1, #0]
 8007fc8:	062e      	lsls	r6, r5, #24
 8007fca:	f100 0304 	add.w	r3, r0, #4
 8007fce:	d50a      	bpl.n	8007fe6 <_printf_i+0xce>
 8007fd0:	6805      	ldr	r5, [r0, #0]
 8007fd2:	600b      	str	r3, [r1, #0]
 8007fd4:	2d00      	cmp	r5, #0
 8007fd6:	da03      	bge.n	8007fe0 <_printf_i+0xc8>
 8007fd8:	232d      	movs	r3, #45	; 0x2d
 8007fda:	426d      	negs	r5, r5
 8007fdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fe0:	485e      	ldr	r0, [pc, #376]	; (800815c <_printf_i+0x244>)
 8007fe2:	230a      	movs	r3, #10
 8007fe4:	e019      	b.n	800801a <_printf_i+0x102>
 8007fe6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007fea:	6805      	ldr	r5, [r0, #0]
 8007fec:	600b      	str	r3, [r1, #0]
 8007fee:	bf18      	it	ne
 8007ff0:	b22d      	sxthne	r5, r5
 8007ff2:	e7ef      	b.n	8007fd4 <_printf_i+0xbc>
 8007ff4:	680b      	ldr	r3, [r1, #0]
 8007ff6:	6825      	ldr	r5, [r4, #0]
 8007ff8:	1d18      	adds	r0, r3, #4
 8007ffa:	6008      	str	r0, [r1, #0]
 8007ffc:	0628      	lsls	r0, r5, #24
 8007ffe:	d501      	bpl.n	8008004 <_printf_i+0xec>
 8008000:	681d      	ldr	r5, [r3, #0]
 8008002:	e002      	b.n	800800a <_printf_i+0xf2>
 8008004:	0669      	lsls	r1, r5, #25
 8008006:	d5fb      	bpl.n	8008000 <_printf_i+0xe8>
 8008008:	881d      	ldrh	r5, [r3, #0]
 800800a:	4854      	ldr	r0, [pc, #336]	; (800815c <_printf_i+0x244>)
 800800c:	2f6f      	cmp	r7, #111	; 0x6f
 800800e:	bf0c      	ite	eq
 8008010:	2308      	moveq	r3, #8
 8008012:	230a      	movne	r3, #10
 8008014:	2100      	movs	r1, #0
 8008016:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800801a:	6866      	ldr	r6, [r4, #4]
 800801c:	60a6      	str	r6, [r4, #8]
 800801e:	2e00      	cmp	r6, #0
 8008020:	bfa2      	ittt	ge
 8008022:	6821      	ldrge	r1, [r4, #0]
 8008024:	f021 0104 	bicge.w	r1, r1, #4
 8008028:	6021      	strge	r1, [r4, #0]
 800802a:	b90d      	cbnz	r5, 8008030 <_printf_i+0x118>
 800802c:	2e00      	cmp	r6, #0
 800802e:	d04d      	beq.n	80080cc <_printf_i+0x1b4>
 8008030:	4616      	mov	r6, r2
 8008032:	fbb5 f1f3 	udiv	r1, r5, r3
 8008036:	fb03 5711 	mls	r7, r3, r1, r5
 800803a:	5dc7      	ldrb	r7, [r0, r7]
 800803c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008040:	462f      	mov	r7, r5
 8008042:	42bb      	cmp	r3, r7
 8008044:	460d      	mov	r5, r1
 8008046:	d9f4      	bls.n	8008032 <_printf_i+0x11a>
 8008048:	2b08      	cmp	r3, #8
 800804a:	d10b      	bne.n	8008064 <_printf_i+0x14c>
 800804c:	6823      	ldr	r3, [r4, #0]
 800804e:	07df      	lsls	r7, r3, #31
 8008050:	d508      	bpl.n	8008064 <_printf_i+0x14c>
 8008052:	6923      	ldr	r3, [r4, #16]
 8008054:	6861      	ldr	r1, [r4, #4]
 8008056:	4299      	cmp	r1, r3
 8008058:	bfde      	ittt	le
 800805a:	2330      	movle	r3, #48	; 0x30
 800805c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008060:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8008064:	1b92      	subs	r2, r2, r6
 8008066:	6122      	str	r2, [r4, #16]
 8008068:	f8cd a000 	str.w	sl, [sp]
 800806c:	464b      	mov	r3, r9
 800806e:	aa03      	add	r2, sp, #12
 8008070:	4621      	mov	r1, r4
 8008072:	4640      	mov	r0, r8
 8008074:	f7ff fee2 	bl	8007e3c <_printf_common>
 8008078:	3001      	adds	r0, #1
 800807a:	d14c      	bne.n	8008116 <_printf_i+0x1fe>
 800807c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008080:	b004      	add	sp, #16
 8008082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008086:	4835      	ldr	r0, [pc, #212]	; (800815c <_printf_i+0x244>)
 8008088:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800808c:	6823      	ldr	r3, [r4, #0]
 800808e:	680e      	ldr	r6, [r1, #0]
 8008090:	061f      	lsls	r7, r3, #24
 8008092:	f856 5b04 	ldr.w	r5, [r6], #4
 8008096:	600e      	str	r6, [r1, #0]
 8008098:	d514      	bpl.n	80080c4 <_printf_i+0x1ac>
 800809a:	07d9      	lsls	r1, r3, #31
 800809c:	bf44      	itt	mi
 800809e:	f043 0320 	orrmi.w	r3, r3, #32
 80080a2:	6023      	strmi	r3, [r4, #0]
 80080a4:	b91d      	cbnz	r5, 80080ae <_printf_i+0x196>
 80080a6:	6823      	ldr	r3, [r4, #0]
 80080a8:	f023 0320 	bic.w	r3, r3, #32
 80080ac:	6023      	str	r3, [r4, #0]
 80080ae:	2310      	movs	r3, #16
 80080b0:	e7b0      	b.n	8008014 <_printf_i+0xfc>
 80080b2:	6823      	ldr	r3, [r4, #0]
 80080b4:	f043 0320 	orr.w	r3, r3, #32
 80080b8:	6023      	str	r3, [r4, #0]
 80080ba:	2378      	movs	r3, #120	; 0x78
 80080bc:	4828      	ldr	r0, [pc, #160]	; (8008160 <_printf_i+0x248>)
 80080be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80080c2:	e7e3      	b.n	800808c <_printf_i+0x174>
 80080c4:	065e      	lsls	r6, r3, #25
 80080c6:	bf48      	it	mi
 80080c8:	b2ad      	uxthmi	r5, r5
 80080ca:	e7e6      	b.n	800809a <_printf_i+0x182>
 80080cc:	4616      	mov	r6, r2
 80080ce:	e7bb      	b.n	8008048 <_printf_i+0x130>
 80080d0:	680b      	ldr	r3, [r1, #0]
 80080d2:	6826      	ldr	r6, [r4, #0]
 80080d4:	6960      	ldr	r0, [r4, #20]
 80080d6:	1d1d      	adds	r5, r3, #4
 80080d8:	600d      	str	r5, [r1, #0]
 80080da:	0635      	lsls	r5, r6, #24
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	d501      	bpl.n	80080e4 <_printf_i+0x1cc>
 80080e0:	6018      	str	r0, [r3, #0]
 80080e2:	e002      	b.n	80080ea <_printf_i+0x1d2>
 80080e4:	0671      	lsls	r1, r6, #25
 80080e6:	d5fb      	bpl.n	80080e0 <_printf_i+0x1c8>
 80080e8:	8018      	strh	r0, [r3, #0]
 80080ea:	2300      	movs	r3, #0
 80080ec:	6123      	str	r3, [r4, #16]
 80080ee:	4616      	mov	r6, r2
 80080f0:	e7ba      	b.n	8008068 <_printf_i+0x150>
 80080f2:	680b      	ldr	r3, [r1, #0]
 80080f4:	1d1a      	adds	r2, r3, #4
 80080f6:	600a      	str	r2, [r1, #0]
 80080f8:	681e      	ldr	r6, [r3, #0]
 80080fa:	6862      	ldr	r2, [r4, #4]
 80080fc:	2100      	movs	r1, #0
 80080fe:	4630      	mov	r0, r6
 8008100:	f7f8 f866 	bl	80001d0 <memchr>
 8008104:	b108      	cbz	r0, 800810a <_printf_i+0x1f2>
 8008106:	1b80      	subs	r0, r0, r6
 8008108:	6060      	str	r0, [r4, #4]
 800810a:	6863      	ldr	r3, [r4, #4]
 800810c:	6123      	str	r3, [r4, #16]
 800810e:	2300      	movs	r3, #0
 8008110:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008114:	e7a8      	b.n	8008068 <_printf_i+0x150>
 8008116:	6923      	ldr	r3, [r4, #16]
 8008118:	4632      	mov	r2, r6
 800811a:	4649      	mov	r1, r9
 800811c:	4640      	mov	r0, r8
 800811e:	47d0      	blx	sl
 8008120:	3001      	adds	r0, #1
 8008122:	d0ab      	beq.n	800807c <_printf_i+0x164>
 8008124:	6823      	ldr	r3, [r4, #0]
 8008126:	079b      	lsls	r3, r3, #30
 8008128:	d413      	bmi.n	8008152 <_printf_i+0x23a>
 800812a:	68e0      	ldr	r0, [r4, #12]
 800812c:	9b03      	ldr	r3, [sp, #12]
 800812e:	4298      	cmp	r0, r3
 8008130:	bfb8      	it	lt
 8008132:	4618      	movlt	r0, r3
 8008134:	e7a4      	b.n	8008080 <_printf_i+0x168>
 8008136:	2301      	movs	r3, #1
 8008138:	4632      	mov	r2, r6
 800813a:	4649      	mov	r1, r9
 800813c:	4640      	mov	r0, r8
 800813e:	47d0      	blx	sl
 8008140:	3001      	adds	r0, #1
 8008142:	d09b      	beq.n	800807c <_printf_i+0x164>
 8008144:	3501      	adds	r5, #1
 8008146:	68e3      	ldr	r3, [r4, #12]
 8008148:	9903      	ldr	r1, [sp, #12]
 800814a:	1a5b      	subs	r3, r3, r1
 800814c:	42ab      	cmp	r3, r5
 800814e:	dcf2      	bgt.n	8008136 <_printf_i+0x21e>
 8008150:	e7eb      	b.n	800812a <_printf_i+0x212>
 8008152:	2500      	movs	r5, #0
 8008154:	f104 0619 	add.w	r6, r4, #25
 8008158:	e7f5      	b.n	8008146 <_printf_i+0x22e>
 800815a:	bf00      	nop
 800815c:	0800845d 	.word	0x0800845d
 8008160:	0800846e 	.word	0x0800846e

08008164 <_sbrk_r>:
 8008164:	b538      	push	{r3, r4, r5, lr}
 8008166:	4d06      	ldr	r5, [pc, #24]	; (8008180 <_sbrk_r+0x1c>)
 8008168:	2300      	movs	r3, #0
 800816a:	4604      	mov	r4, r0
 800816c:	4608      	mov	r0, r1
 800816e:	602b      	str	r3, [r5, #0]
 8008170:	f7f8 fe4c 	bl	8000e0c <_sbrk>
 8008174:	1c43      	adds	r3, r0, #1
 8008176:	d102      	bne.n	800817e <_sbrk_r+0x1a>
 8008178:	682b      	ldr	r3, [r5, #0]
 800817a:	b103      	cbz	r3, 800817e <_sbrk_r+0x1a>
 800817c:	6023      	str	r3, [r4, #0]
 800817e:	bd38      	pop	{r3, r4, r5, pc}
 8008180:	20001bd0 	.word	0x20001bd0

08008184 <__sread>:
 8008184:	b510      	push	{r4, lr}
 8008186:	460c      	mov	r4, r1
 8008188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800818c:	f000 f8a0 	bl	80082d0 <_read_r>
 8008190:	2800      	cmp	r0, #0
 8008192:	bfab      	itete	ge
 8008194:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008196:	89a3      	ldrhlt	r3, [r4, #12]
 8008198:	181b      	addge	r3, r3, r0
 800819a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800819e:	bfac      	ite	ge
 80081a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80081a2:	81a3      	strhlt	r3, [r4, #12]
 80081a4:	bd10      	pop	{r4, pc}

080081a6 <__swrite>:
 80081a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081aa:	461f      	mov	r7, r3
 80081ac:	898b      	ldrh	r3, [r1, #12]
 80081ae:	05db      	lsls	r3, r3, #23
 80081b0:	4605      	mov	r5, r0
 80081b2:	460c      	mov	r4, r1
 80081b4:	4616      	mov	r6, r2
 80081b6:	d505      	bpl.n	80081c4 <__swrite+0x1e>
 80081b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081bc:	2302      	movs	r3, #2
 80081be:	2200      	movs	r2, #0
 80081c0:	f000 f868 	bl	8008294 <_lseek_r>
 80081c4:	89a3      	ldrh	r3, [r4, #12]
 80081c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80081ce:	81a3      	strh	r3, [r4, #12]
 80081d0:	4632      	mov	r2, r6
 80081d2:	463b      	mov	r3, r7
 80081d4:	4628      	mov	r0, r5
 80081d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081da:	f000 b817 	b.w	800820c <_write_r>

080081de <__sseek>:
 80081de:	b510      	push	{r4, lr}
 80081e0:	460c      	mov	r4, r1
 80081e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e6:	f000 f855 	bl	8008294 <_lseek_r>
 80081ea:	1c43      	adds	r3, r0, #1
 80081ec:	89a3      	ldrh	r3, [r4, #12]
 80081ee:	bf15      	itete	ne
 80081f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80081f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80081f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80081fa:	81a3      	strheq	r3, [r4, #12]
 80081fc:	bf18      	it	ne
 80081fe:	81a3      	strhne	r3, [r4, #12]
 8008200:	bd10      	pop	{r4, pc}

08008202 <__sclose>:
 8008202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008206:	f000 b813 	b.w	8008230 <_close_r>
	...

0800820c <_write_r>:
 800820c:	b538      	push	{r3, r4, r5, lr}
 800820e:	4d07      	ldr	r5, [pc, #28]	; (800822c <_write_r+0x20>)
 8008210:	4604      	mov	r4, r0
 8008212:	4608      	mov	r0, r1
 8008214:	4611      	mov	r1, r2
 8008216:	2200      	movs	r2, #0
 8008218:	602a      	str	r2, [r5, #0]
 800821a:	461a      	mov	r2, r3
 800821c:	f7f8 fda5 	bl	8000d6a <_write>
 8008220:	1c43      	adds	r3, r0, #1
 8008222:	d102      	bne.n	800822a <_write_r+0x1e>
 8008224:	682b      	ldr	r3, [r5, #0]
 8008226:	b103      	cbz	r3, 800822a <_write_r+0x1e>
 8008228:	6023      	str	r3, [r4, #0]
 800822a:	bd38      	pop	{r3, r4, r5, pc}
 800822c:	20001bd0 	.word	0x20001bd0

08008230 <_close_r>:
 8008230:	b538      	push	{r3, r4, r5, lr}
 8008232:	4d06      	ldr	r5, [pc, #24]	; (800824c <_close_r+0x1c>)
 8008234:	2300      	movs	r3, #0
 8008236:	4604      	mov	r4, r0
 8008238:	4608      	mov	r0, r1
 800823a:	602b      	str	r3, [r5, #0]
 800823c:	f7f8 fdb1 	bl	8000da2 <_close>
 8008240:	1c43      	adds	r3, r0, #1
 8008242:	d102      	bne.n	800824a <_close_r+0x1a>
 8008244:	682b      	ldr	r3, [r5, #0]
 8008246:	b103      	cbz	r3, 800824a <_close_r+0x1a>
 8008248:	6023      	str	r3, [r4, #0]
 800824a:	bd38      	pop	{r3, r4, r5, pc}
 800824c:	20001bd0 	.word	0x20001bd0

08008250 <_fstat_r>:
 8008250:	b538      	push	{r3, r4, r5, lr}
 8008252:	4d07      	ldr	r5, [pc, #28]	; (8008270 <_fstat_r+0x20>)
 8008254:	2300      	movs	r3, #0
 8008256:	4604      	mov	r4, r0
 8008258:	4608      	mov	r0, r1
 800825a:	4611      	mov	r1, r2
 800825c:	602b      	str	r3, [r5, #0]
 800825e:	f7f8 fdac 	bl	8000dba <_fstat>
 8008262:	1c43      	adds	r3, r0, #1
 8008264:	d102      	bne.n	800826c <_fstat_r+0x1c>
 8008266:	682b      	ldr	r3, [r5, #0]
 8008268:	b103      	cbz	r3, 800826c <_fstat_r+0x1c>
 800826a:	6023      	str	r3, [r4, #0]
 800826c:	bd38      	pop	{r3, r4, r5, pc}
 800826e:	bf00      	nop
 8008270:	20001bd0 	.word	0x20001bd0

08008274 <_isatty_r>:
 8008274:	b538      	push	{r3, r4, r5, lr}
 8008276:	4d06      	ldr	r5, [pc, #24]	; (8008290 <_isatty_r+0x1c>)
 8008278:	2300      	movs	r3, #0
 800827a:	4604      	mov	r4, r0
 800827c:	4608      	mov	r0, r1
 800827e:	602b      	str	r3, [r5, #0]
 8008280:	f7f8 fdab 	bl	8000dda <_isatty>
 8008284:	1c43      	adds	r3, r0, #1
 8008286:	d102      	bne.n	800828e <_isatty_r+0x1a>
 8008288:	682b      	ldr	r3, [r5, #0]
 800828a:	b103      	cbz	r3, 800828e <_isatty_r+0x1a>
 800828c:	6023      	str	r3, [r4, #0]
 800828e:	bd38      	pop	{r3, r4, r5, pc}
 8008290:	20001bd0 	.word	0x20001bd0

08008294 <_lseek_r>:
 8008294:	b538      	push	{r3, r4, r5, lr}
 8008296:	4d07      	ldr	r5, [pc, #28]	; (80082b4 <_lseek_r+0x20>)
 8008298:	4604      	mov	r4, r0
 800829a:	4608      	mov	r0, r1
 800829c:	4611      	mov	r1, r2
 800829e:	2200      	movs	r2, #0
 80082a0:	602a      	str	r2, [r5, #0]
 80082a2:	461a      	mov	r2, r3
 80082a4:	f7f8 fda4 	bl	8000df0 <_lseek>
 80082a8:	1c43      	adds	r3, r0, #1
 80082aa:	d102      	bne.n	80082b2 <_lseek_r+0x1e>
 80082ac:	682b      	ldr	r3, [r5, #0]
 80082ae:	b103      	cbz	r3, 80082b2 <_lseek_r+0x1e>
 80082b0:	6023      	str	r3, [r4, #0]
 80082b2:	bd38      	pop	{r3, r4, r5, pc}
 80082b4:	20001bd0 	.word	0x20001bd0

080082b8 <__malloc_lock>:
 80082b8:	4801      	ldr	r0, [pc, #4]	; (80082c0 <__malloc_lock+0x8>)
 80082ba:	f7ff bb55 	b.w	8007968 <__retarget_lock_acquire_recursive>
 80082be:	bf00      	nop
 80082c0:	20001bc8 	.word	0x20001bc8

080082c4 <__malloc_unlock>:
 80082c4:	4801      	ldr	r0, [pc, #4]	; (80082cc <__malloc_unlock+0x8>)
 80082c6:	f7ff bb50 	b.w	800796a <__retarget_lock_release_recursive>
 80082ca:	bf00      	nop
 80082cc:	20001bc8 	.word	0x20001bc8

080082d0 <_read_r>:
 80082d0:	b538      	push	{r3, r4, r5, lr}
 80082d2:	4d07      	ldr	r5, [pc, #28]	; (80082f0 <_read_r+0x20>)
 80082d4:	4604      	mov	r4, r0
 80082d6:	4608      	mov	r0, r1
 80082d8:	4611      	mov	r1, r2
 80082da:	2200      	movs	r2, #0
 80082dc:	602a      	str	r2, [r5, #0]
 80082de:	461a      	mov	r2, r3
 80082e0:	f7f8 fd26 	bl	8000d30 <_read>
 80082e4:	1c43      	adds	r3, r0, #1
 80082e6:	d102      	bne.n	80082ee <_read_r+0x1e>
 80082e8:	682b      	ldr	r3, [r5, #0]
 80082ea:	b103      	cbz	r3, 80082ee <_read_r+0x1e>
 80082ec:	6023      	str	r3, [r4, #0]
 80082ee:	bd38      	pop	{r3, r4, r5, pc}
 80082f0:	20001bd0 	.word	0x20001bd0

080082f4 <_init>:
 80082f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082f6:	bf00      	nop
 80082f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082fa:	bc08      	pop	{r3}
 80082fc:	469e      	mov	lr, r3
 80082fe:	4770      	bx	lr

08008300 <_fini>:
 8008300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008302:	bf00      	nop
 8008304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008306:	bc08      	pop	{r3}
 8008308:	469e      	mov	lr, r3
 800830a:	4770      	bx	lr
