$date
	Tue Jul  4 02:15:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module JG3_tb $end
$var wire 1 ! Y $end
$var wire 1 " X $end
$var reg 3 # ABC [2:0] $end
$var reg 1 $ instrumented_clk $end
$var integer 32 % f [31:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 &
b10000000000000000000000000000011 %
0$
b0 #
0"
1!
$end
#1
0!
b110 &
b1 #
1$
#2
b101 &
b10 #
0$
#3
b100 &
b11 #
1$
#4
b11 &
b100 #
0$
#5
1"
b10 &
b101 #
1$
#6
b1 &
b110 #
0$
#7
b0 &
b111 #
1$
#8
0$
#9
1$
#10
0$
#11
1$
#12
0$
#13
1$
#14
0$
#15
1$
#16
0$
#17
1$
#18
0$
#19
1$
#20
0$
#21
1$
#22
0$
#23
1$
#24
0$
#25
1$
#26
0$
#27
1$
#28
0$
#29
1$
#30
0$
#31
1$
#32
0$
#33
1$
#34
0$
#35
1$
#36
0$
#37
1$
#38
0$
#39
1$
#40
0$
#41
1$
#42
0$
#43
1$
#44
0$
#45
1$
#46
0$
#47
1$
#48
0$
#49
1$
#50
0$
#51
1$
#52
0$
#53
1$
#54
0$
#55
1$
#56
0$
#57
1$
#58
0$
#59
1$
#60
0$
