Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Sep 13 12:11:20 2024
| Host         : Oar-Stu0829 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  76          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (92)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (92)
-------------------------------------------------
 There are 92 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           1.009     6.551    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.675 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     6.675    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)        0.029    15.080    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  8.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.356     1.943    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.988 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.988    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.091     1.537    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   genblk1[0].fDiv/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter3/outputs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.731ns  (logic 4.239ns (43.562%)  route 5.492ns (56.438%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE                         0.000     0.000 r  counter3/outputs_reg[1]/C
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter3/outputs_reg[1]/Q
                         net (fo=10, routed)          1.447     1.903    q7seg/seg_OBUF[0]_inst_i_1_2[1]
    SLICE_X44Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.027 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.466     3.493    q7seg/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.617 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.579     6.196    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.731 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.731    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3/outputs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.596ns  (logic 4.460ns (46.478%)  route 5.136ns (53.522%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE                         0.000     0.000 r  counter3/outputs_reg[1]/C
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter3/outputs_reg[1]/Q
                         net (fo=10, routed)          1.447     1.903    q7seg/seg_OBUF[0]_inst_i_1_2[1]
    SLICE_X44Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.027 f  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.160     3.187    q7seg/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.152     3.339 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.528     5.868    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     9.596 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.596    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3/outputs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.500ns  (logic 4.461ns (46.961%)  route 5.039ns (53.039%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE                         0.000     0.000 r  counter3/outputs_reg[1]/C
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter3/outputs_reg[1]/Q
                         net (fo=10, routed)          1.447     1.903    q7seg/seg_OBUF[0]_inst_i_1_2[1]
    SLICE_X44Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.027 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.168     3.195    q7seg/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I3_O)        0.150     3.345 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.423     5.769    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     9.500 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.500    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3/outputs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.489ns  (logic 4.240ns (44.680%)  route 5.249ns (55.320%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE                         0.000     0.000 r  counter3/outputs_reg[1]/C
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter3/outputs_reg[1]/Q
                         net (fo=10, routed)          1.447     1.903    q7seg/seg_OBUF[0]_inst_i_1_2[1]
    SLICE_X44Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.027 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.160     3.187    q7seg/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.311 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.642     5.953    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.489 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.489    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3/outputs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.390ns  (logic 4.215ns (44.884%)  route 5.175ns (55.116%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE                         0.000     0.000 r  counter3/outputs_reg[1]/C
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter3/outputs_reg[1]/Q
                         net (fo=10, routed)          1.447     1.903    q7seg/seg_OBUF[0]_inst_i_1_2[1]
    SLICE_X44Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.027 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.168     3.195    q7seg/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.319 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.560     5.879    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.390 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.390    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3/outputs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.356ns  (logic 4.463ns (47.708%)  route 4.892ns (52.292%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE                         0.000     0.000 r  counter3/outputs_reg[1]/C
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter3/outputs_reg[1]/Q
                         net (fo=10, routed)          1.447     1.903    q7seg/seg_OBUF[0]_inst_i_1_2[1]
    SLICE_X44Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.027 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.866     2.893    q7seg/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I2_O)        0.150     3.043 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.579     5.622    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733     9.356 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.356    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter3/outputs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 4.208ns (47.353%)  route 4.679ns (52.647%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE                         0.000     0.000 r  counter3/outputs_reg[1]/C
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter3/outputs_reg[1]/Q
                         net (fo=10, routed)          1.447     1.903    q7seg/seg_OBUF[0]_inst_i_1_2[1]
    SLICE_X44Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.027 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.866     2.893    q7seg/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.017 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.365     5.383    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.887 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.887    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.750ns  (logic 4.315ns (55.679%)  route 3.435ns (44.321%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.697     1.153    q7seg/ps[1]
    SLICE_X44Y21         LUT2 (Prop_lut2_I0_O)        0.152     1.305 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.738     4.043    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.707     7.750 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.750    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.402ns  (logic 4.103ns (55.434%)  route 3.299ns (44.566%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.695     1.151    q7seg/ps[1]
    SLICE_X44Y21         LUT2 (Prop_lut2_I1_O)        0.124     1.275 r  q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.604     3.879    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.402 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.402    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.247ns  (logic 4.318ns (59.588%)  route 2.929ns (40.412%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.472     0.928    q7seg/ps[1]
    SLICE_X45Y21         LUT2 (Prop_lut2_I1_O)        0.150     1.078 r  q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.457     3.535    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.247 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.247    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk2[5].dFF2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[5].dFF/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE                         0.000     0.000 r  genblk2[5].dFF2/state_reg/C
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  genblk2[5].dFF2/state_reg/Q
                         net (fo=1, routed)           0.059     0.207    genblk2[5].dFF/state_reg_1
    SLICE_X39Y12         FDRE                                         r  genblk2[5].dFF/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[3].dFF2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[3].dFF/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE                         0.000     0.000 r  genblk2[3].dFF2/state_reg/C
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[3].dFF2/state_reg/Q
                         net (fo=1, routed)           0.105     0.246    genblk2[3].dFF/state_reg_1
    SLICE_X41Y14         FDRE                                         r  genblk2[3].dFF/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[4].dFF/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spDOWN2/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  genblk2[4].dFF/state_reg/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[4].dFF/state_reg/Q
                         net (fo=2, routed)           0.121     0.262    spDOWN2/d_4
    SLICE_X38Y12         FDRE                                         r  spDOWN2/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[0].dFF/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spDOWN0/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE                         0.000     0.000 r  genblk2[0].dFF/state_reg/C
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  genblk2[0].dFF/state_reg/Q
                         net (fo=2, routed)           0.134     0.282    spDOWN0/d_0
    SLICE_X38Y18         FDRE                                         r  spDOWN0/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2/outputs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2/outputs_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.209ns (73.799%)  route 0.074ns (26.201%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE                         0.000     0.000 r  counter2/outputs_reg[1]/C
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter2/outputs_reg[1]/Q
                         net (fo=8, routed)           0.074     0.238    counter2/Q[1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.283 r  counter2/outputs[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.283    counter2/outputs[2]_i_1__1_n_0
    SLICE_X43Y15         FDRE                                         r  counter2/outputs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[4].dFF/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spDOWN2/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  genblk2[4].dFF/state_reg/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[4].dFF/state_reg/Q
                         net (fo=2, routed)           0.099     0.240    genblk2[4].dFF/d_4
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.285 r  genblk2[4].dFF/d_i_1__2/O
                         net (fo=1, routed)           0.000     0.285    spDOWN2/d_reg_0
    SLICE_X38Y12         FDRE                                         r  spDOWN2/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[2].dFF/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spDOWN1/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE                         0.000     0.000 r  genblk2[2].dFF/state_reg/C
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  genblk2[2].dFF/state_reg/Q
                         net (fo=2, routed)           0.070     0.198    genblk2[2].dFF/d_2
    SLICE_X41Y14         LUT2 (Prop_lut2_I0_O)        0.099     0.297 r  genblk2[2].dFF/d_i_1__4/O
                         net (fo=1, routed)           0.000     0.297    spDOWN1/d_reg_0
    SLICE_X41Y14         FDRE                                         r  spDOWN1/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[1].dFF/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spUP0/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.227ns (74.519%)  route 0.078ns (25.481%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE                         0.000     0.000 r  genblk2[1].dFF/state_reg/C
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  genblk2[1].dFF/state_reg/Q
                         net (fo=2, routed)           0.078     0.206    genblk2[1].dFF/d_1
    SLICE_X40Y14         LUT2 (Prop_lut2_I0_O)        0.099     0.305 r  genblk2[1].dFF/d_i_1__5/O
                         net (fo=1, routed)           0.000     0.305    spUP0/d_reg_0
    SLICE_X40Y14         FDRE                                         r  spUP0/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2/outputs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2/outputs_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.223%)  route 0.123ns (39.777%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  counter2/outputs_reg[0]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter2/outputs_reg[0]/Q
                         net (fo=9, routed)           0.123     0.264    counter2/Q[0]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.309 r  counter2/outputs[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.309    counter2/outputs[1]_i_1__1_n_0
    SLICE_X42Y15         FDRE                                         r  counter2/outputs_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[2].dFF2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[2].dFF/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (41.042%)  route 0.184ns (58.958%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE                         0.000     0.000 r  genblk2[2].dFF2/state_reg/C
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  genblk2[2].dFF2/state_reg/Q
                         net (fo=1, routed)           0.184     0.312    genblk2[2].dFF/state_reg_1
    SLICE_X41Y14         FDRE                                         r  genblk2[2].dFF/state_reg/D
  -------------------------------------------------------------------    -------------------





