// Seed: 1547707795
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  specify
    (id_17 => id_18) = (id_7 ** 1, id_7);
    if (id_14) (id_19 => id_20) = 0;
    (id_21 => id_22) = (1, 1);
  endspecify
endmodule
module module_0 (
    output wire id_0,
    inout wor id_1,
    output uwire id_2,
    input tri0 id_3,
    output tri0 id_4,
    input wor id_5,
    input tri id_6,
    output wand id_7,
    output wand id_8,
    input tri id_9,
    input supply1 id_10,
    input tri1 id_11,
    input supply1 id_12,
    output wand id_13,
    input wor id_14,
    input tri id_15,
    input tri id_16,
    input supply0 id_17,
    input wand module_1,
    input tri1 id_19,
    input wor id_20,
    input wand id_21
    , id_24,
    input tri1 id_22
);
  wire id_25;
  xor (id_7, id_16, id_11, id_25, id_20, id_3, id_22, id_10, id_6, id_5, id_21, id_1);
  module_0(
      id_24,
      id_25,
      id_24,
      id_25,
      id_24,
      id_25,
      id_24,
      id_25,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_25,
      id_24,
      id_24
  );
  wire id_26;
endmodule
