#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jan 28 20:26:34 2025
# Process ID: 23128
# Current directory: D:/FPGA_Learning_Journey/Pro/SPI_FLASH/project_be
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23120 D:\FPGA_Learning_Journey\Pro\SPI_FLASH\project_be\project_be.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/SPI_FLASH/project_be/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/SPI_FLASH/project_be\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/SPI_FLASH/project_be/project_be.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:01:08 . Memory (MB): peak = 935.984 ; gain = 231.910
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 28 20:27:56 2025...
