module part3 (SW, LEDR);
    input [9:0] SW;
    output [4:0] LEDR;
    
    wire [3:0]A = SW[7:4];
    wire [3:0]B = SW[3:0];
	 
    wire [3:0]carry;
    assign carry[0] = SW[8];
    
    wire [3:0]S;
    wire c_out;
  
    
    fulladder a1(A[0], B[0], carry[0], carry[1], S[0]);
    fulladder a2(A[1], B[1], carry[1], carry[2], S[1]);
    fulladder a3(A[2], B[2], carry[2], carry[3], S[2]);
    fulladder a4(A[3], B[3], carry[3], cOut, S[3]);
    
    assign LEDR[3:0] = S;
    assign LEDR[4] = cOut;
    
endmodule


module fulladder(a, b, cIn, cOut, s);
    input a,b,cIn;
    output cOut,s;
    
    assign cOut = b&a | a&cIn | b&cIn;
    assign s = ~b&~a&cIn | ~b&a&~cIn | b&a&cIn | b&~a&~cIn;
endmodule
