--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6282 paths analyzed, 788 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.490ns.
--------------------------------------------------------------------------------

Paths for end point state1_FSM_FFd1 (SLICE_X78Y83.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/initialized (FF)
  Destination:          state1_FSM_FFd1 (FF)
  Requirement:          1.667ns
  Data Path Delay:      2.049ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.160ns (1.764 - 2.924)
  Source Clock:         cc rising at 208.333ns
  Destination Clock:    clkcambuf rising at 210.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/initialized to state1_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y82.XQ      Tcko                  0.591   c1/initialized
                                                       c1/initialized
    SLICE_X78Y83.G3      net (fanout=4)        0.566   c1/initialized
    SLICE_X78Y83.CLK     Tgck                  0.892   state1_FSM_FFd1
                                                       state1_FSM_FFd1-In1
                                                       state1_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (1.483ns logic, 0.566ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point state1_FSM_FFd2 (SLICE_X78Y82.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/initialized (FF)
  Destination:          state1_FSM_FFd2 (FF)
  Requirement:          1.667ns
  Data Path Delay:      2.049ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.160ns (1.764 - 2.924)
  Source Clock:         cc rising at 208.333ns
  Destination Clock:    clkcambuf rising at 210.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/initialized to state1_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y82.XQ      Tcko                  0.591   c1/initialized
                                                       c1/initialized
    SLICE_X78Y82.G3      net (fanout=4)        0.566   c1/initialized
    SLICE_X78Y82.CLK     Tgck                  0.892   state1_FSM_FFd2
                                                       state1_FSM_FFd2-In1
                                                       state1_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (1.483ns logic, 0.566ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point state1_FSM_FFd13 (SLICE_X64Y101.G2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_11 (FF)
  Destination:          state1_FSM_FFd13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_11 to state1_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y54.YQ      Tcko                  0.587   Registers/cmd_reg<11>
                                                       Registers/cmd_reg_11
    SLICE_X24Y54.F2      net (fanout=2)        0.757   Registers/cmd_reg<11>
    SLICE_X24Y54.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       Registers/done_cmp_eq000021
    SLICE_X35Y68.G1      net (fanout=2)        1.743   Registers/done_cmp_eq000021
    SLICE_X35Y68.Y       Tilo                  0.704   state1_FSM_FFd9
                                                       Registers/done_cmp_eq000036
    SLICE_X64Y101.G2     net (fanout=9)        4.279   done
    SLICE_X64Y101.CLK    Tgck                  0.892   state1_FSM_FFd13
                                                       state1_FSM_FFd13-In1
                                                       state1_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (2.942ns logic, 6.779ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_8 (FF)
  Destination:          state1_FSM_FFd13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.653ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_8 to state1_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y54.YQ      Tcko                  0.587   Registers/cmd_reg<8>
                                                       Registers/cmd_reg_8
    SLICE_X24Y54.F3      net (fanout=2)        0.689   Registers/cmd_reg<8>
    SLICE_X24Y54.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       Registers/done_cmp_eq000021
    SLICE_X35Y68.G1      net (fanout=2)        1.743   Registers/done_cmp_eq000021
    SLICE_X35Y68.Y       Tilo                  0.704   state1_FSM_FFd9
                                                       Registers/done_cmp_eq000036
    SLICE_X64Y101.G2     net (fanout=9)        4.279   done
    SLICE_X64Y101.CLK    Tgck                  0.892   state1_FSM_FFd13
                                                       state1_FSM_FFd13-In1
                                                       state1_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      9.653ns (2.942ns logic, 6.711ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_9 (FF)
  Destination:          state1_FSM_FFd13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.645ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_9 to state1_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y56.YQ      Tcko                  0.587   Registers/cmd_reg<9>
                                                       Registers/cmd_reg_9
    SLICE_X24Y54.F4      net (fanout=2)        0.681   Registers/cmd_reg<9>
    SLICE_X24Y54.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       Registers/done_cmp_eq000021
    SLICE_X35Y68.G1      net (fanout=2)        1.743   Registers/done_cmp_eq000021
    SLICE_X35Y68.Y       Tilo                  0.704   state1_FSM_FFd9
                                                       Registers/done_cmp_eq000036
    SLICE_X64Y101.G2     net (fanout=9)        4.279   done
    SLICE_X64Y101.CLK    Tgck                  0.892   state1_FSM_FFd13
                                                       state1_FSM_FFd13-In1
                                                       state1_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      9.645ns (2.942ns logic, 6.703ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_17_BRB1 (SLICE_X15Y56.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Registers/cmd_reg_13 (FF)
  Destination:          SCCB/data_sr_17_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.068ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.095 - 0.037)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Registers/cmd_reg_13 to SCCB/data_sr_17_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y56.YQ      Tcko                  0.470   Registers/cmd_reg<13>
                                                       Registers/cmd_reg_13
    SLICE_X15Y56.BY      net (fanout=2)        0.463   Registers/cmd_reg<13>
    SLICE_X15Y56.CLK     Tckdi       (-Th)    -0.135   SCCB/data_sr_17_BRB1
                                                       SCCB/data_sr_17_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (0.605ns logic, 0.463ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_15_BRB1 (SLICE_X14Y54.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Registers/cmd_reg_11 (FF)
  Destination:          SCCB/data_sr_15_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.094 - 0.036)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Registers/cmd_reg_11 to SCCB/data_sr_15_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y54.YQ      Tcko                  0.470   Registers/cmd_reg<11>
                                                       Registers/cmd_reg_11
    SLICE_X14Y54.BY      net (fanout=2)        0.450   Registers/cmd_reg<11>
    SLICE_X14Y54.CLK     Tckdi       (-Th)    -0.152   SCCB/data_sr_15_BRB1
                                                       SCCB/data_sr_15_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      1.072ns (0.622ns logic, 0.450ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_19_BRB1 (SLICE_X24Y63.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Registers/cmd_reg_15 (FF)
  Destination:          SCCB/data_sr_19_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.031ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.016 - 0.017)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Registers/cmd_reg_15 to SCCB/data_sr_19_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.XQ      Tcko                  0.473   Registers/cmd_reg<15>
                                                       Registers/cmd_reg_15
    SLICE_X24Y63.BY      net (fanout=2)        0.406   Registers/cmd_reg<15>
    SLICE_X24Y63.CLK     Tckdi       (-Th)    -0.152   SCCB/data_sr_19_BRB1
                                                       SCCB/data_sr_19_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      1.031ns (0.625ns logic, 0.406ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.24 HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14607 paths analyzed, 1076 endpoints analyzed, 66 failing endpoints
 66 timing errors detected. (66 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 143.204ns.
--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd24 (SLICE_X79Y70.G4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_data (FF)
  Destination:          c1/state_FSM_FFd24 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.686ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: spi_data to c1/state_FSM_FFd24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y62.YQ      Tcko                  0.652   spi_data
                                                       spi_data
    SLICE_X76Y62.G2      net (fanout=9)        0.605   spi_data
    SLICE_X76Y62.Y       Tilo                  0.759   spi_data
                                                       spi_enable11
    SLICE_X76Y62.F4      net (fanout=14)       0.088   spi_enable
    SLICE_X76Y62.X       Tilo                  0.759   spi_data
                                                       c0/o_sended_and00001
    SLICE_X76Y63.G1      net (fanout=30)       0.305   spi_sended
    SLICE_X76Y63.Y       Tilo                  0.759   c1/state_FSM_FFd9
                                                       initialize_sended1
    SLICE_X79Y70.G4      net (fanout=12)       0.922   initialize_sended
    SLICE_X79Y70.CLK     Tgck                  0.837   c1/state_FSM_FFd23
                                                       c1/state_FSM_FFd24-In1
                                                       c1/state_FSM_FFd24
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (3.766ns logic, 1.920ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run (FF)
  Destination:          c1/state_FSM_FFd24 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.623ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run to c1/state_FSM_FFd24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y65.YQ      Tcko                  0.587   initialize_run
                                                       initialize_run
    SLICE_X76Y62.G3      net (fanout=25)       0.607   initialize_run
    SLICE_X76Y62.Y       Tilo                  0.759   spi_data
                                                       spi_enable11
    SLICE_X76Y62.F4      net (fanout=14)       0.088   spi_enable
    SLICE_X76Y62.X       Tilo                  0.759   spi_data
                                                       c0/o_sended_and00001
    SLICE_X76Y63.G1      net (fanout=30)       0.305   spi_sended
    SLICE_X76Y63.Y       Tilo                  0.759   c1/state_FSM_FFd9
                                                       initialize_sended1
    SLICE_X79Y70.G4      net (fanout=12)       0.922   initialize_sended
    SLICE_X79Y70.CLK     Tgck                  0.837   c1/state_FSM_FFd23
                                                       c1/state_FSM_FFd24-In1
                                                       c1/state_FSM_FFd24
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (3.701ns logic, 1.922ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run (FF)
  Destination:          c1/state_FSM_FFd24 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.712ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run to c1/state_FSM_FFd24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y65.YQ      Tcko                  0.587   initialize_run
                                                       initialize_run
    SLICE_X76Y63.G3      net (fanout=25)       0.607   initialize_run
    SLICE_X76Y63.Y       Tilo                  0.759   c1/state_FSM_FFd9
                                                       initialize_sended1
    SLICE_X79Y70.G4      net (fanout=12)       0.922   initialize_sended
    SLICE_X79Y70.CLK     Tgck                  0.837   c1/state_FSM_FFd23
                                                       c1/state_FSM_FFd24-In1
                                                       c1/state_FSM_FFd24
    -------------------------------------------------  ---------------------------
    Total                                      3.712ns (2.183ns logic, 1.529ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd23 (SLICE_X79Y70.F4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_data (FF)
  Destination:          c1/state_FSM_FFd23 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.671ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: spi_data to c1/state_FSM_FFd23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y62.YQ      Tcko                  0.652   spi_data
                                                       spi_data
    SLICE_X76Y62.G2      net (fanout=9)        0.605   spi_data
    SLICE_X76Y62.Y       Tilo                  0.759   spi_data
                                                       spi_enable11
    SLICE_X76Y62.F4      net (fanout=14)       0.088   spi_enable
    SLICE_X76Y62.X       Tilo                  0.759   spi_data
                                                       c0/o_sended_and00001
    SLICE_X76Y63.G1      net (fanout=30)       0.305   spi_sended
    SLICE_X76Y63.Y       Tilo                  0.759   c1/state_FSM_FFd9
                                                       initialize_sended1
    SLICE_X79Y70.F4      net (fanout=12)       0.907   initialize_sended
    SLICE_X79Y70.CLK     Tfck                  0.837   c1/state_FSM_FFd23
                                                       c1/state_FSM_FFd23-In1
                                                       c1/state_FSM_FFd23
    -------------------------------------------------  ---------------------------
    Total                                      5.671ns (3.766ns logic, 1.905ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run (FF)
  Destination:          c1/state_FSM_FFd23 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.608ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run to c1/state_FSM_FFd23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y65.YQ      Tcko                  0.587   initialize_run
                                                       initialize_run
    SLICE_X76Y62.G3      net (fanout=25)       0.607   initialize_run
    SLICE_X76Y62.Y       Tilo                  0.759   spi_data
                                                       spi_enable11
    SLICE_X76Y62.F4      net (fanout=14)       0.088   spi_enable
    SLICE_X76Y62.X       Tilo                  0.759   spi_data
                                                       c0/o_sended_and00001
    SLICE_X76Y63.G1      net (fanout=30)       0.305   spi_sended
    SLICE_X76Y63.Y       Tilo                  0.759   c1/state_FSM_FFd9
                                                       initialize_sended1
    SLICE_X79Y70.F4      net (fanout=12)       0.907   initialize_sended
    SLICE_X79Y70.CLK     Tfck                  0.837   c1/state_FSM_FFd23
                                                       c1/state_FSM_FFd23-In1
                                                       c1/state_FSM_FFd23
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (3.701ns logic, 1.907ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run (FF)
  Destination:          c1/state_FSM_FFd23 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.697ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run to c1/state_FSM_FFd23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y65.YQ      Tcko                  0.587   initialize_run
                                                       initialize_run
    SLICE_X76Y63.G3      net (fanout=25)       0.607   initialize_run
    SLICE_X76Y63.Y       Tilo                  0.759   c1/state_FSM_FFd9
                                                       initialize_sended1
    SLICE_X79Y70.F4      net (fanout=12)       0.907   initialize_sended
    SLICE_X79Y70.CLK     Tfck                  0.837   c1/state_FSM_FFd23
                                                       c1/state_FSM_FFd23-In1
                                                       c1/state_FSM_FFd23
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (2.183ns logic, 1.514ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd30_BRB2 (SLICE_X78Y69.G4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_data (FF)
  Destination:          c1/state_FSM_FFd30_BRB2 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.565ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: spi_data to c1/state_FSM_FFd30_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y62.YQ      Tcko                  0.652   spi_data
                                                       spi_data
    SLICE_X76Y62.G2      net (fanout=9)        0.605   spi_data
    SLICE_X76Y62.Y       Tilo                  0.759   spi_data
                                                       spi_enable11
    SLICE_X76Y62.F4      net (fanout=14)       0.088   spi_enable
    SLICE_X76Y62.X       Tilo                  0.759   spi_data
                                                       c0/o_sended_and00001
    SLICE_X76Y63.G1      net (fanout=30)       0.305   spi_sended
    SLICE_X76Y63.Y       Tilo                  0.759   c1/state_FSM_FFd9
                                                       initialize_sended1
    SLICE_X78Y69.G4      net (fanout=12)       0.746   initialize_sended
    SLICE_X78Y69.CLK     Tgck                  0.892   c1/state_FSM_FFd30_BRB2
                                                       c1/state_FSM_FFd30-In_SW0
                                                       c1/state_FSM_FFd30_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (3.821ns logic, 1.744ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run (FF)
  Destination:          c1/state_FSM_FFd30_BRB2 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.502ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run to c1/state_FSM_FFd30_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y65.YQ      Tcko                  0.587   initialize_run
                                                       initialize_run
    SLICE_X76Y62.G3      net (fanout=25)       0.607   initialize_run
    SLICE_X76Y62.Y       Tilo                  0.759   spi_data
                                                       spi_enable11
    SLICE_X76Y62.F4      net (fanout=14)       0.088   spi_enable
    SLICE_X76Y62.X       Tilo                  0.759   spi_data
                                                       c0/o_sended_and00001
    SLICE_X76Y63.G1      net (fanout=30)       0.305   spi_sended
    SLICE_X76Y63.Y       Tilo                  0.759   c1/state_FSM_FFd9
                                                       initialize_sended1
    SLICE_X78Y69.G4      net (fanout=12)       0.746   initialize_sended
    SLICE_X78Y69.CLK     Tgck                  0.892   c1/state_FSM_FFd30_BRB2
                                                       c1/state_FSM_FFd30-In_SW0
                                                       c1/state_FSM_FFd30_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      5.502ns (3.756ns logic, 1.746ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run (FF)
  Destination:          c1/state_FSM_FFd30_BRB2 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.591ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run to c1/state_FSM_FFd30_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y65.YQ      Tcko                  0.587   initialize_run
                                                       initialize_run
    SLICE_X76Y63.G3      net (fanout=25)       0.607   initialize_run
    SLICE_X76Y63.Y       Tilo                  0.759   c1/state_FSM_FFd9
                                                       initialize_sended1
    SLICE_X78Y69.G4      net (fanout=12)       0.746   initialize_sended
    SLICE_X78Y69.CLK     Tgck                  0.892   c1/state_FSM_FFd30_BRB2
                                                       c1/state_FSM_FFd30-In_SW0
                                                       c1/state_FSM_FFd30_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (2.238ns logic, 1.353ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.24 HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd26 (SLICE_X78Y81.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd27 (FF)
  Destination:          c1/state_FSM_FFd26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.032ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cc rising at 0.000ns
  Destination Clock:    cc rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd27 to c1/state_FSM_FFd26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y80.XQ      Tcko                  0.473   c1/state_FSM_FFd27
                                                       c1/state_FSM_FFd27
    SLICE_X78Y81.BY      net (fanout=3)        0.407   c1/state_FSM_FFd27
    SLICE_X78Y81.CLK     Tckdi       (-Th)    -0.152   c1/state_FSM_FFd26
                                                       c1/state_FSM_FFd26
    -------------------------------------------------  ---------------------------
    Total                                      1.032ns (0.625ns logic, 0.407ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd1 (SLICE_X88Y80.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd2 (FF)
  Destination:          c1/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.032ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.009 - 0.012)
  Source Clock:         cc rising at 0.000ns
  Destination Clock:    cc rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd2 to c1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.XQ      Tcko                  0.474   c1/state_FSM_FFd2
                                                       c1/state_FSM_FFd2
    SLICE_X88Y80.BY      net (fanout=3)        0.406   c1/state_FSM_FFd2
    SLICE_X88Y80.CLK     Tckdi       (-Th)    -0.152   c1/state_FSM_FFd1
                                                       c1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.032ns (0.626ns logic, 0.406ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd12 (SLICE_X76Y77.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd13 (FF)
  Destination:          c1/state_FSM_FFd12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.097ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         cc rising at 0.000ns
  Destination Clock:    cc rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd13 to c1/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y78.YQ      Tcko                  0.522   c1/state_FSM_FFd13
                                                       c1/state_FSM_FFd13
    SLICE_X76Y77.BY      net (fanout=3)        0.423   c1/state_FSM_FFd13
    SLICE_X76Y77.CLK     Tckdi       (-Th)    -0.152   c1/state_FSM_FFd12
                                                       c1/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.674ns logic, 0.423ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.24 HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 38.474ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: c1/enable/SR
  Logical resource: c1/enable/SR
  Location pin: SLICE_X89Y83.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.474ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: c1/enable/SR
  Logical resource: c1/enable/SR
  Location pin: SLICE_X89Y83.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.474ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: c1/initialized/SR
  Logical resource: c1/initialized/SR
  Location pin: SLICE_X79Y82.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|     19.490ns|     34.369ns|            2|           66|         6282|        14607|
| TS_cc1                        |     41.667ns|    143.204ns|          N/A|           66|            0|        14607|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |   13.144|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 68  Score: 153165  (Setup/Max: 153165, Hold: 0)

Constraints cover 20889 paths, 0 nets, and 4303 connections

Design statistics:
   Minimum period: 143.204ns{1}   (Maximum frequency:   6.983MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 14 23:18:09 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 380 MB



