<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-logo.png?raw=true" width="30%"/><h1>Versal™ Adaptive SoC Architecture Tutorials</h1>
    <a href="https://www.xilinx.com/products/design-tools/vivado.html">See Vivado™ Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>

# Versal Architecture-Specific Tutorials

## <a href="./Boot_and_Config/">Boot and Configuration</a>

These tutorials show basic methodologies for booting your Versal design for testing and development.


## <a href="./DFX/">Dynamic Function eXchange (DFX)</a>

These tutorials show fundamentals of the DFX design flow through Vivado. Topics include different dynamic NoC strategies, debug for DFX designs, different solutions for clocking topologies, and DFX features within IP Integrator.


## <a href="./HW_Debug/">Hardware Debug</a>

These tutorials show the capabilities of ChipScope, including the Integrated Logic Analyzer (AXIS-ILA) and the Integrated Bit Error Ratio Tester (IBERT).


## <a href="./IO_Design/">I/O Design</a>

These tutorials show how to construct source synchronous high-speed I/O interfaces using the Advanced I/O Wizard. Both single-bank and multi-bank designs are presented.


## <a href="./NoC_DDRMC/">Network-on-Chip (NoC) and DDR Memory Design</a>

These tutorials show different design aspects for accessing DDR memory via the NoC. Examples range from a basic introduction to performance tuning and use of different protocols.


## <a href="./NoC_HBM/">Network-on-Chip (NoC) and HBM Memory Design</a>

These tutorials show different design aspects for accessing High Bandwidth Memory via the NoC. Examples range from a basic introduction to exploration of different connectivity and quality of service options.


## <a href="./NoC_System_Designs/">NoC System Designs</a>

These tutorials show fundamental usage of the Network-on-Chip offered in Versal devices.


## <a href="./PCB_Design/">PCB Design</a>

These tutorials show considerations of PCB design when working with Versal devices. Topics range from memory interface and pinout planning to a schematic checker tool that provides guidance for a wide range of details.


## AI Engines

AI Engines are supported through the Vitis&trade; Unified Development Environment. Please see the
 [Vitis In-Depth Tutorial](http://github.com/Xilinx/Vitis-In-Depth-Tutorial) for more information.

<hr class="sphinxhide"></hr>

<p class="sphinxhide" align="center"><sub>Copyright © 2020–2024 Advanced Micro Devices, Inc.</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
