( ( nil
  version "2.1"
  mapType "incremental"
  repList "behavioral functional system verilog pld_verilog lai_verilog lmsi_verilog schematic symbol"
  stopList "verilog pld_verilog lai_verilog lmsi_verilog symbol"
  hierDelim "."
  hierPrefix "MC_6TWrite_Test"
  globalHierPrefix "cds_globals."
  prefixHierarchyWithCV "YES"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
  slashCheck   "t"
 )
( defbus
( "A" 63 0  "A" 63 0  )
( "W0" 3 0  "W0" 3 0  )
( "~R1" 3 0  "\\~R1 " 3 0  )
( "~R0" 3 0  "\\~R0 " 3 0  )
( "B0" 3 0  "B0" 3 0  )
( "B1" 3 0  "B1" 3 0  )
( "W1" 3 0  "W1" 3 0  )
( "S" 7 0  "S" 7 0  )
 )
( net
( "A<3>" "A[3]" )
( "B0<1>" "B0[1]" )
( "~R1<3>" "\\~R1 [3]" )
( "A<9>" "A[9]" )
( "A<31>" "A[31]" )
( "A<10>" "A[10]" )
( "A<63>" "A[63]" )
( "B0<2>" "B0[2]" )
( "A<41>" "A[41]" )
( "~R0<1>" "\\~R0 [1]" )
( "A<6>" "A[6]" )
( "A<35>" "A[35]" )
( "A<60>" "A[60]" )
( "A<26>" "A[26]" )
( "~R1<0>" "\\~R1 [0]" )
( "A<15>" "A[15]" )
( "A<57>" "A[57]" )
( "A<59>" "A[59]" )
( "S<4>" "S[4]" )
( "W0<3>" "W0[3]" )
( "A<12>" "A[12]" )
( "A<0>" "A[0]" )
( "W0<2>" "W0[2]" )
( "~R0<3>" "\\~R0 [3]" )
( "A<49>" "A[49]" )
( "A<54>" "A[54]" )
( "A<23>" "A[23]" )
( "A<33>" "A[33]" )
( "A<38>" "A[38]" )
( "B1<1>" "B1[1]" )
( "W0<0>" "W0[0]" )
( "A<36>" "A[36]" )
( "A<50>" "A[50]" )
( "A<16>" "A[16]" )
( "A<25>" "A[25]" )
( "A<58>" "A[58]" )
( "A<34>" "A[34]" )
( "A<43>" "A[43]" )
( "W1<2>" "W1[2]" )
( "B1<3>" "B1[3]" )
( "A<1>" "A[1]" )
( "A<19>" "A[19]" )
( "A<45>" "A[45]" )
( "A<32>" "A[32]" )
( "S<0>" "S[0]" )
( "A<37>" "A[37]" )
( "A<51>" "A[51]" )
( "~R0<0>" "\\~R0 [0]" )
( "W1<0>" "W1[0]" )
( "A<55>" "A[55]" )
( "A<4>" "A[4]" )
( "A<29>" "A[29]" )
( "A<53>" "A[53]" )
( "B1<0>" "B1[0]" )
( "A<47>" "A[47]" )
( "A<61>" "A[61]" )
( "B1<2>" "B1[2]" )
( "A<22>" "A[22]" )
( "A<42>" "A[42]" )
( "S<2>" "S[2]" )
( "A<27>" "A[27]" )
( "A<48>" "A[48]" )
( "A<56>" "A[56]" )
( "S<3>" "S[3]" )
( "S<7>" "S[7]" )
( "A<30>" "A[30]" )
( "A<24>" "A[24]" )
( "~R1<1>" "\\~R1 [1]" )
( "A<7>" "A[7]" )
( "A<21>" "A[21]" )
( "A<28>" "A[28]" )
( "A<62>" "A[62]" )
( "B0<0>" "B0[0]" )
( "A<39>" "A[39]" )
( "S<1>" "S[1]" )
( "A<5>" "A[5]" )
( "S<6>" "S[6]" )
( "A<17>" "A[17]" )
( "A<2>" "A[2]" )
( "A<8>" "A[8]" )
( "A<52>" "A[52]" )
( "A<11>" "A[11]" )
( "A<20>" "A[20]" )
( "A<46>" "A[46]" )
( "~R1<2>" "\\~R1 [2]" )
( "A<40>" "A[40]" )
( "A<44>" "A[44]" )
( "B0<3>" "B0[3]" )
( "W0<1>" "W0[1]" )
( "A<13>" "A[13]" )
( "A<18>" "A[18]" )
( "S<5>" "S[5]" )
( "W1<3>" "W1[3]" )
( "W1<1>" "W1[1]" )
( "~R0<2>" "\\~R0 [2]" )
( "A<14>" "A[14]" )
 )
( inst
 )
( model
( "6T_SetRead" "\\6T_SetRead " )
( "6T_CHUNK" "\\6T_CHUNK " )
( "6T_32x4" "\\6T_32x4 " )
 )
( term
 )
( param
 )
( "6T_SetRead" "\\6T_SetRead " )
( "6T_CHUNK" "\\6T_CHUNK " )
( "6T_32x4" "\\6T_32x4 " )
 )
