<profile>

<section name = "Vivado HLS Report for 'xillybus_wrapper'" level="0">
<item name = "Date">Tue Oct  3 20:11:59 2017
</item>
<item name = "Version">2017.2 (Build 1909853 on Wed Aug 09 16:50:22 MDT 2017)</item>
<item name = "Project">coprocess</item>
<item name = "Solution">example</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.53, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_scaled_fixed2ieee_fu_328">scaled_fixed2ieee, 7, 11, 7, 11, none</column>
<column name="grp_xilly_decprint_fu_334">xilly_decprint, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 13, no</column>
<column name=" + Loop 1.1">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 2">?, ?, ?, -, -, 3, no</column>
<column name=" + Loop 2.1">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 3">?, ?, ?, -, -, 1, no</column>
<column name=" + Loop 3.1">?, ?, 1, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, 2, 1077, 1302</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 20, 2867, 1552</column>
<column name="Memory">0, -, 186, 297</column>
<column name="Multiplexer">-, -, -, 230</column>
<column name="Register">-, -, 731, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 10, 4, 6</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_scaled_fixed2ieee_fu_328">scaled_fixed2ieee, 0, 0, 963, 730</column>
<column name="grp_xilly_decprint_fu_334">xilly_decprint, 0, 0, 510, 323</column>
<column name="xillybus_wrapper_jbC_U7">xillybus_wrapper_jbC, 0, 16, 441, 256</column>
<column name="xillybus_wrapper_kbM_U8">xillybus_wrapper_kbM, 0, 0, 278, 65</column>
<column name="xillybus_wrapper_lbW_U9">xillybus_wrapper_lbW, 0, 4, 119, 48</column>
<column name="xillybus_wrapper_mb6_U10">xillybus_wrapper_mb6, 0, 0, 278, 65</column>
<column name="xillybus_wrapper_mb6_U11">xillybus_wrapper_mb6, 0, 0, 278, 65</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="xillybus_wrapper_ncg_U12">xillybus_wrapper_ncg, i0 * i0</column>
<column name="xillybus_wrapper_ocq_U13">xillybus_wrapper_ocq, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="p_str3_U">xillybus_wrapper_cud, 0, 7, 2, 14, 7, 1, 98</column>
<column name="p_str4_U">xillybus_wrapper_dEe, 0, 7, 1, 4, 7, 1, 28</column>
<column name="p_str5_U">xillybus_wrapper_eOg, 0, 4, 1, 2, 4, 1, 8</column>
<column name="hls_ref_4oPi_table_s_U">xillybus_wrapper_fYi, 0, 100, 21, 13, 100, 1, 1300</column>
<column name="hls_hotbm_second_o_2_U">xillybus_wrapper_g8j, 0, 30, 120, 256, 30, 1, 7680</column>
<column name="hls_hotbm_second_o_3_U">xillybus_wrapper_hbi, 0, 23, 92, 256, 23, 1, 5888</column>
<column name="hls_hotbm_second_o_U">xillybus_wrapper_ibs, 0, 15, 60, 256, 15, 1, 3840</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_1_fu_824_p2">*, 2, 0, 90, 23, 22</column>
<column name="expv_op_i_fu_443_p2">+, 0, 29, 13, 7, 8</column>
<column name="p_Val2_16_fu_867_p2">+, 0, 0, 30, 30, 30</column>
<column name="p_i_i_fu_587_p2">+, 0, 29, 13, 8, 8</column>
<column name="p_rec_i8_fu_390_p2">+, 0, 11, 8, 2, 1</column>
<column name="p_rec_i_fu_360_p2">+, 0, 17, 9, 4, 1</column>
<column name="r_V_fu_876_p2">+, 0, 0, 30, 30, 30</column>
<column name="y1_fu_476_p2">+, 0, 101, 37, 1, 32</column>
<column name="Ex_V_fu_659_p2">-, 0, 29, 13, 8, 8</column>
<column name="p_Val2_i_i_fu_565_p2">-, 0, 179, 63, 1, 58</column>
<column name="r_V_1_fu_915_p2">-, 0, 32, 14, 1, 9</column>
<column name="tmp_19_i_i_fu_686_p2">-, 0, 32, 14, 1, 9</column>
<column name="ap_block_state11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">and, 0, 0, 2, 1, 1</column>
<column name="not_or_cond_i_demorg_fu_1064_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_fu_1042_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_i_29_fu_1051_p2">and, 0, 0, 2, 1, 1</column>
<column name="val_assign_fu_624_p3">cttz, 0, 40, 36, 32, 0</column>
<column name="closepath_fu_437_p2">icmp, 0, 0, 4, 8, 7</column>
<column name="tmp_10_i_fu_530_p2">icmp, 0, 0, 13, 23, 1</column>
<column name="tmp_11_i_fu_678_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="tmp_9_i_fu_673_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="tmp_i3_fu_384_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp_i_fu_354_p2">icmp, 0, 0, 2, 4, 3</column>
<column name="tmp_21_i_i_fu_708_p2">lshr, 0, 93, 89, 29, 29</column>
<column name="p_Result_i_fu_1036_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_2_fu_1082_p2">or, 0, 0, 2, 1, 1</column>
<column name="Mx_V_read_assign_fu_855_p3">select, 0, 0, 29, 1, 2</column>
<column name="addr_V_fu_449_p3">select, 0, 0, 8, 1, 6</column>
<column name="p_Ex_V_ret_i_fu_894_p3">select, 0, 0, 8, 1, 1</column>
<column name="p_Result_1_i_cast_fu_1074_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_Result_2_i_cast_fu_1095_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_Result_s_fu_1057_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_Val2_7_fu_570_p3">select, 0, 0, 58, 1, 58</column>
<column name="p_Val2_s_fu_555_p3">select, 0, 0, 3, 1, 1</column>
<column name="ret_V_3_fu_1087_p3">select, 0, 0, 8, 1, 8</column>
<column name="ret_V_4_fu_1103_p3">select, 0, 0, 23, 1, 23</column>
<column name="sh_assign_fu_692_p3">select, 0, 0, 9, 1, 9</column>
<column name="ssdm_int_V_write_ass_fu_723_p3">select, 0, 0, 32, 1, 32</column>
<column name="storemerge_i_i_fu_592_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_8_i_fu_1029_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_Val2_9_fu_640_p2">shl, 0, 151, 170, 58, 58</column>
<column name="r_V_4_fu_494_p2">shl, 0, 235, 330, 100, 100</column>
<column name="tmp_22_i_i_fu_717_p2">shl, 0, 99, 101, 32, 32</column>
<column name="not_or_cond_i_fu_1068_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_tmp_i_fu_1046_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sin_basis_fu_775_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">137, 30, 1, 30</column>
<column name="debug_out">27, 5, 8, 40</column>
<column name="debug_out_ap_vld">15, 3, 1, 3</column>
<column name="in_r_blk_n">9, 2, 1, 2</column>
<column name="out_r_blk_n">9, 2, 1, 2</column>
<column name="out_r_din">15, 3, 32, 96</column>
<column name="p_0_rec_i2_reg_303">9, 2, 2, 4</column>
<column name="p_0_rec_i_reg_292">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Ex_V_reg_1296">8, 0, 8, 0</column>
<column name="Med_V_reg_1241">80, 0, 80, 0</column>
<column name="Mx_V_read_assign_reg_1388">29, 0, 29, 0</column>
<column name="Mx_V_reg_1289">29, 0, 29, 0</column>
<column name="ap_CS_fsm">29, 0, 29, 0</column>
<column name="ap_reg_grp_scaled_fixed2ieee_fu_328_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_xilly_decprint_fu_334_ap_start">1, 0, 1, 0</column>
<column name="closepath_reg_1222">1, 0, 1, 0</column>
<column name="cos_basis_reg_1326">1, 0, 1, 0</column>
<column name="hls_hotbm_second_o_5_reg_1368">23, 0, 23, 0</column>
<column name="hls_hotbm_second_o_7_reg_1373">15, 0, 15, 0</column>
<column name="isNeg_reg_1302">1, 0, 1, 0</column>
<column name="loc_V_1_reg_1216">23, 0, 23, 0</column>
<column name="loc_V_reg_1209">8, 0, 8, 0</column>
<column name="p_0_rec_i2_reg_303">2, 0, 2, 0</column>
<column name="p_0_rec_i9_reg_314">1, 0, 1, 0</column>
<column name="p_0_rec_i_reg_292">4, 0, 4, 0</column>
<column name="p_Result_i2_i_i_reg_1284">29, 0, 29, 0</column>
<column name="p_Val2_12_reg_1333">22, 0, 22, 0</column>
<column name="p_Val2_15_reg_1363">29, 0, 29, 0</column>
<column name="p_Val2_5_reg_1262">58, 0, 58, 0</column>
<column name="p_Val2_7_reg_1279">58, 0, 58, 0</column>
<column name="p_Val2_s_reg_1273">3, 0, 3, 0</column>
<column name="p_rec_i8_reg_1180">2, 0, 2, 0</column>
<column name="p_rec_i_reg_1145">4, 0, 4, 0</column>
<column name="p_str3_load_cast_reg_1150">7, 0, 8, 1</column>
<column name="p_str4_load_cast_reg_1185">7, 0, 8, 1</column>
<column name="p_str5_load_cast_reg_1198">4, 0, 8, 4</column>
<column name="r_V_1_reg_1413">9, 0, 9, 0</column>
<column name="r_V_reg_1393">30, 0, 30, 0</column>
<column name="result_V_reg_1408">29, 0, 29, 0</column>
<column name="resultf_reg_1418">32, 0, 32, 0</column>
<column name="results_sign_V_1_reg_1203">1, 0, 1, 0</column>
<column name="sh_assign_reg_1320">9, 0, 9, 0</column>
<column name="tmp_10_i_reg_1256">1, 0, 1, 0</column>
<column name="tmp_11_i_reg_1314">1, 0, 1, 0</column>
<column name="tmp_13_i_i_reg_1268">3, 0, 3, 0</column>
<column name="tmp_18_reg_1164">32, 0, 32, 0</column>
<column name="tmp_24_i_i_reg_1358">15, 0, 15, 0</column>
<column name="tmp_29_i_i_reg_1378">22, 0, 22, 0</column>
<column name="tmp_31_i_i_reg_1383">14, 0, 14, 0</column>
<column name="tmp_9_i_reg_1308">1, 0, 1, 0</column>
<column name="tmp_9_reg_1233">4, 0, 4, 0</column>
<column name="tmp_i1_i_reg_1338">15, 0, 15, 0</column>
<column name="tmp_i3_reg_1176">1, 0, 1, 0</column>
<column name="tmp_i_reg_1141">1, 0, 1, 0</column>
<column name="x1_reg_1155">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, xillybus_wrapper, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, xillybus_wrapper, return value</column>
<column name="in_r_dout">in, 32, ap_fifo, in_r, pointer</column>
<column name="in_r_empty_n">in, 1, ap_fifo, in_r, pointer</column>
<column name="in_r_read">out, 1, ap_fifo, in_r, pointer</column>
<column name="out_r_din">out, 32, ap_fifo, out_r, pointer</column>
<column name="out_r_full_n">in, 1, ap_fifo, out_r, pointer</column>
<column name="out_r_write">out, 1, ap_fifo, out_r, pointer</column>
<column name="debug_ready">in, 8, ap_none, debug_ready, pointer</column>
<column name="debug_out">out, 8, ap_vld, debug_out, pointer</column>
<column name="debug_out_ap_vld">out, 1, ap_vld, debug_out, pointer</column>
</table>
</item>
</section>
</profile>
