<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv40_pm.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv40_pm.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2011 Red Hat Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Ben Skeggs</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_bios.h&quot;</span>
<span class="cp">#include &quot;nouveau_pm.h&quot;</span>
<span class="cp">#include &quot;nouveau_hw.h&quot;</span>
<span class="cp">#include &quot;nouveau_fifo.h&quot;</span>

<span class="cp">#define min2(a,b) ((a) &lt; (b) ? (a) : (b))</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_pll_1</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">P</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">N</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x0000ff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">M</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x000000ff</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ref</span> <span class="o">=</span> <span class="mi">27000</span><span class="p">,</span> <span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">ref</span> <span class="o">*</span> <span class="n">N</span> <span class="o">/</span> <span class="n">M</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_pll_2</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">coef</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">N2</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0xff000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">M2</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x00ff0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">N1</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x0000ff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">M1</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x000000ff</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">P</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ref</span> <span class="o">=</span> <span class="mi">27000</span><span class="p">,</span> <span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">M1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">ref</span> <span class="o">*</span> <span class="n">N1</span> <span class="o">/</span> <span class="n">M1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x40000100</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x40000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">M2</span><span class="p">)</span>
				<span class="n">clk</span> <span class="o">=</span> <span class="n">clk</span> <span class="o">*</span> <span class="n">N2</span> <span class="o">/</span> <span class="n">M2</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">clk</span> <span class="o">&gt;&gt;</span> <span class="n">P</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">src</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">src</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">return</span> <span class="n">read_pll_2</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">return</span> <span class="n">read_pll_1</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004008</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv40_pm_clocks_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">);</span>

	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">core</span>   <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00000003</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">shader</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00000030</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span> <span class="o">=</span> <span class="n">read_pll_2</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4020</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">nv40_pm_state</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">npll_ctrl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">npll_coef</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">spll</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mpll_ctrl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mpll_coef</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv40_calc_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pll_lims</span> <span class="o">*</span><span class="n">pll</span><span class="p">,</span>
	      <span class="n">u32</span> <span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">N1</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">M1</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">N2</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">M2</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">log2P</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_pll_vals</span> <span class="n">coef</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">get_pll_limits</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">pll</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">&lt;</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco1</span><span class="p">.</span><span class="n">maxfreq</span><span class="p">)</span>
		<span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco2</span><span class="p">.</span><span class="n">maxfreq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_calc_pll_mnp</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pll</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">coef</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ERANGE</span><span class="p">;</span>

	<span class="o">*</span><span class="n">N1</span> <span class="o">=</span> <span class="n">coef</span><span class="p">.</span><span class="n">N1</span><span class="p">;</span>
	<span class="o">*</span><span class="n">M1</span> <span class="o">=</span> <span class="n">coef</span><span class="p">.</span><span class="n">M1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">N2</span> <span class="o">&amp;&amp;</span> <span class="n">M2</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco2</span><span class="p">.</span><span class="n">maxfreq</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">N2</span> <span class="o">=</span> <span class="n">coef</span><span class="p">.</span><span class="n">N2</span><span class="p">;</span>
			<span class="o">*</span><span class="n">M2</span> <span class="o">=</span> <span class="n">coef</span><span class="p">.</span><span class="n">M2</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">N2</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="o">*</span><span class="n">M2</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="o">*</span><span class="n">log2P</span> <span class="o">=</span> <span class="n">coef</span><span class="p">.</span><span class="n">log2P</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="o">*</span>
<span class="nf">nv40_pm_clocks_pre</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv40_pm_state</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pll_lims</span> <span class="n">pll</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">N1</span><span class="p">,</span> <span class="n">N2</span><span class="p">,</span> <span class="n">M1</span><span class="p">,</span> <span class="n">M2</span><span class="p">,</span> <span class="n">log2P</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">info</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">info</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">info</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>

	<span class="cm">/* core/geometric clock */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">nv40_calc_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">core</span><span class="p">,</span>
			    <span class="o">&amp;</span><span class="n">N1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">N2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">log2P</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">N2</span> <span class="o">==</span> <span class="n">M2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">npll_ctrl</span> <span class="o">=</span> <span class="mh">0x80000100</span> <span class="o">|</span> <span class="p">(</span><span class="n">log2P</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">npll_coef</span> <span class="o">=</span> <span class="p">(</span><span class="n">N1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">M1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">npll_ctrl</span> <span class="o">=</span> <span class="mh">0xc0000000</span> <span class="o">|</span> <span class="p">(</span><span class="n">log2P</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">npll_coef</span> <span class="o">=</span> <span class="p">(</span><span class="n">N2</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">M2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">N1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">M1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* use the second PLL for shader/rop clock, if it differs from core */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">shader</span> <span class="o">&amp;&amp;</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">shader</span> <span class="o">!=</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">core</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nv40_calc_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004008</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">shader</span><span class="p">,</span>
				    <span class="o">&amp;</span><span class="n">N1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">log2P</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

		<span class="n">info</span><span class="o">-&gt;</span><span class="n">spll</span> <span class="o">=</span> <span class="mh">0xc0000000</span> <span class="o">|</span> <span class="p">(</span><span class="n">log2P</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">N1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">M1</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span> <span class="o">=</span> <span class="mh">0x00000223</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">spll</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span> <span class="o">=</span> <span class="mh">0x00000333</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* memory clock */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_ctrl</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nv40_calc_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004020</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">,</span>
			    <span class="o">&amp;</span><span class="n">N1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">N2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">log2P</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_ctrl</span>  <span class="o">=</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="p">(</span><span class="n">log2P</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_ctrl</span> <span class="o">|=</span> <span class="n">min2</span><span class="p">(</span><span class="n">pll</span><span class="p">.</span><span class="n">log2p_bias</span> <span class="o">+</span> <span class="n">log2P</span><span class="p">,</span> <span class="n">pll</span><span class="p">.</span><span class="n">max_log2p</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">N2</span> <span class="o">==</span> <span class="n">M2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_ctrl</span> <span class="o">|=</span> <span class="mh">0x00000100</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_coef</span>  <span class="o">=</span> <span class="p">(</span><span class="n">N1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">M1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_ctrl</span> <span class="o">|=</span> <span class="mh">0x40000000</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_coef</span>  <span class="o">=</span> <span class="p">(</span><span class="n">N2</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">M2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">N1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">M1</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
		<span class="n">info</span> <span class="o">=</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="n">ret</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">info</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span>
<span class="nf">nv40_pm_gr_idle</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400760</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x000000f0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span> <span class="o">!=</span>
	    <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400760</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0000000f</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400700</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv40_pm_clocks_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">pre_state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nv40_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">pre_state</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bit_entry</span> <span class="n">M</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crtc_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sr1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

	<span class="cm">/* determine which CRTCs are active, fetch VGA_SR1 for each */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">vbl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x600808</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x2000</span><span class="p">));</span>
		<span class="n">u32</span> <span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">vbl</span> <span class="o">!=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x600808</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x2000</span><span class="p">)))</span> <span class="p">{</span>
				<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0c03c4</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x2000</span><span class="p">),</span> <span class="mh">0x01</span><span class="p">);</span>
				<span class="n">sr1</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0c03c5</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x2000</span><span class="p">));</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">sr1</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">))</span>
					<span class="n">crtc_mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">cnt</span><span class="o">++</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* halt and idle engines */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002500</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002500</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">resume</span><span class="p">;</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003220</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003220</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">resume</span><span class="p">;</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003200</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv04_fifo_cache_pull</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait_cb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">nv40_pm_gr_idle</span><span class="p">,</span> <span class="n">dev</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">resume</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* set engine clocks */</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">,</span> <span class="mh">0x00000333</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004004</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">npll_coef</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004000</span><span class="p">,</span> <span class="mh">0xc0070100</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">npll_ctrl</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004008</span><span class="p">,</span> <span class="mh">0xc007ffff</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">spll</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">,</span> <span class="mh">0x00000333</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_ctrl</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">resume</span><span class="p">;</span>

	<span class="cm">/* wait for vblank start on active crtcs, disable memory access */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">crtc_mask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x600808</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x2000</span><span class="p">),</span> <span class="mh">0x00010000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x600808</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x2000</span><span class="p">),</span> <span class="mh">0x00010000</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">);</span>
		<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0c03c4</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x2000</span><span class="p">),</span> <span class="mh">0x01</span><span class="p">);</span>
		<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0c03c5</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x2000</span><span class="p">),</span> <span class="n">sr1</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">|</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* prepare ram for reclocking */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002d4</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span> <span class="cm">/* precharge */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002d0</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span> <span class="cm">/* refresh */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002d0</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span> <span class="cm">/* refresh */</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100210</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span> <span class="cm">/* no auto refresh */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002dc</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span> <span class="cm">/* enable self-refresh */</span>

	<span class="cm">/* change the PLL of each memory partition */</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">,</span> <span class="mh">0x0000c000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x40</span>:
	<span class="k">case</span> <span class="mh">0x45</span>:
	<span class="k">case</span> <span class="mh">0x41</span>:
	<span class="k">case</span> <span class="mh">0x42</span>:
	<span class="k">case</span> <span class="mh">0x47</span>:
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004044</span><span class="p">,</span> <span class="mh">0xc0771100</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_ctrl</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00402c</span><span class="p">,</span> <span class="mh">0xc0771100</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_ctrl</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004048</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_coef</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004030</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_coef</span><span class="p">);</span>
	<span class="k">case</span> <span class="mh">0x43</span>:
	<span class="k">case</span> <span class="mh">0x49</span>:
	<span class="k">case</span> <span class="mh">0x4b</span>:
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004038</span><span class="p">,</span> <span class="mh">0xc0771100</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_ctrl</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00403c</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_coef</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004020</span><span class="p">,</span> <span class="mh">0xc0771100</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_ctrl</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004024</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mpll_coef</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00c040</span><span class="p">,</span> <span class="mh">0x0000c000</span><span class="p">,</span> <span class="mh">0x0000c000</span><span class="p">);</span>

	<span class="cm">/* re-enable normal operation of memory controller */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1002dc</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100210</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="cm">/* execute memory reset script from vbios */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bit_table</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="sc">&#39;M&#39;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M</span><span class="p">))</span>
		<span class="n">nouveau_bios_init_exec</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ROM16</span><span class="p">(</span><span class="n">M</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]));</span>

	<span class="cm">/* make sure we&#39;re in vblank (hopefully the same one as before), and</span>
<span class="cm">	 * then re-enable crtc memory access</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">crtc_mask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x600808</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x2000</span><span class="p">),</span> <span class="mh">0x00010000</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">);</span>
		<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0c03c4</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x2000</span><span class="p">),</span> <span class="mh">0x01</span><span class="p">);</span>
		<span class="n">nv_wr08</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0c03c5</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mh">0x2000</span><span class="p">),</span> <span class="n">sr1</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="cm">/* resume engines */</span>
<span class="nl">resume:</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003250</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003220</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x003200</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x002500</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv40_pm_pwm_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">divs</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">duty</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">line</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0010f0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">duty</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x7fff0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="o">*</span><span class="n">divs</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x00007fff</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">line</span> <span class="o">==</span> <span class="mi">9</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0015f4</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">divs</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0015f8</span><span class="p">);</span>
			<span class="o">*</span><span class="n">duty</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unknown pwm ctrl for gpio %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">line</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv40_pm_pwm_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">u32</span> <span class="n">divs</span><span class="p">,</span> <span class="n">u32</span> <span class="n">duty</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">line</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0010f0</span><span class="p">,</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="p">(</span><span class="n">duty</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">divs</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">line</span> <span class="o">==</span> <span class="mi">9</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0015f8</span><span class="p">,</span> <span class="n">divs</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0015f4</span><span class="p">,</span> <span class="n">duty</span> <span class="o">|</span> <span class="mh">0x80000000</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unknown pwm ctrl for gpio %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">line</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
