INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN_MI_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/INTERMITTENCY_EMULATOR_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/instant_pwr_calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instant_pwr_calc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/power_approximation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'power_approximation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/pwr_consumption_val_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwr_consumption_val_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/rams_sp_rf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rams_sp_rf'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/Sigmoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sigmoid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/SOFT_MAX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SOFT_MAX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/fsm_nv_reg_cb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_cb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/test/I_DNN_multiple_images_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_multiple_images_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/test/I_layer_tb_hazard_scenarios.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb_hazard_scenarios'
