# 3. System Overview

## 3.1 Introduction

**Figure 3.1. Detailed EFM8BB3 Block Diagram**

This section describes the EFM8BB3 family at a high level.

For more information on the device packages and pinout, electrical specifications, and typical connection diagrams, see the EFM8BB3 Data Sheet. For more information on each module including register definitions, see the EFM8BB3 Reference Manual. For more information on any errata, see the EFM8BB3 Errata.

---

### EFM8BB3 Block Diagram Highlights:

- CIP-51 8051 Controller
- Port I/O Configuration
- Debug / Core
- C2D Programming
- Digital Peripherals Hardware
- UART0, UART1
- 64 KB ISP Flash Program Memory
- Reset
- Timers 0, 1, 2, 3, 4, 5
- 256 Byte SRAM
- Port 0, Port 1, Port 2, Port 3
- 6-channel PCA Priority Drivers
- Crossbar
- I2C Slave Decoder
- 4096 Byte XRAM Monitor
- I2C / SMBus Port 1 Drivers
- SPI
- Power
- Net CRC
- Independent SYSCLK
- Voltage Watchdog
- Configuration Port 2
- Regulator
- Timer SFR Logic
- Bus Units (4)
- System Clock
- Analog Peripherals
- Low Frequency Internal Oscillator
- Up to 4 12-bit DACs
- CMOS Clock
- VDD, VREF
- EXTCLK Input
- XTAL1 External Crystal / VDD
- XTAL2 RC Oscillator
- 12/10-bit ADC with AMUX
- 49 MHz 2% Temperature Oscillator
- 24.5 MHz 2% Oscillator
- 2 Comparators

---

*silabs.com | Building a more connected world. Rev. 1.5 | Page 9*