

================================================================
== Vivado HLS Report for 'array_copy3'
================================================================
* Date:           Tue Jan 19 21:42:22 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.361 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16386|    16386| 0.164 ms | 0.164 ms |  16386|  16386|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- for_y_for_x  |    16384|    16384|         2|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    120|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     72|    -|
|Register         |        -|      -|      61|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      61|    192|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln41_fu_112_p2       |     +    |      0|  0|  21|          15|           1|
    |add_ln46_fu_162_p2       |     +    |      0|  0|  23|          16|          16|
    |x_fu_173_p2              |     +    |      0|  0|  15|           8|           1|
    |y_fu_118_p2              |     +    |      0|  0|  15|           8|           1|
    |icmp_ln41_fu_106_p2      |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln43_fu_124_p2      |   icmp   |      0|  0|  13|           8|           9|
    |select_ln46_1_fu_138_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln46_fu_130_p3    |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 120|          75|          56|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |ap_phi_mux_y_0_phi_fu_88_p4  |   9|          2|    8|         16|
    |indvar_flatten_reg_73        |   9|          2|   15|         30|
    |x_0_reg_95                   |   9|          2|    8|         16|
    |y_0_reg_84                   |   9|          2|    8|         16|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  72|         15|   41|         85|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln41_reg_179        |   1|   0|    1|          0|
    |indvar_flatten_reg_73    |  15|   0|   15|          0|
    |select_ln46_1_reg_188    |   8|   0|    8|          0|
    |x_0_reg_95               |   8|   0|    8|          0|
    |y_0_reg_84               |   8|   0|    8|          0|
    |zext_ln46_1_reg_193      |  16|   0|   64|         48|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  61|   0|  109|         48|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  array_copy3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  array_copy3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  array_copy3 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  array_copy3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  array_copy3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  array_copy3 | return value |
|data_in_address0   | out |   14|  ap_memory |    data_in   |     array    |
|data_in_ce0        | out |    1|  ap_memory |    data_in   |     array    |
|data_in_q0         |  in |   32|  ap_memory |    data_in   |     array    |
|data_out_address0  | out |   14|  ap_memory |   data_out   |     array    |
|data_out_ce0       | out |    1|  ap_memory |   data_out   |     array    |
|data_out_we0       | out |    1|  ap_memory |   data_out   |     array    |
|data_out_d0        | out |   32|  ap_memory |   data_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

