Warning: Design 'I3C_TOP' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : I3C_TOP
Version: K-2015.06
Date   : Thu May  9 21:10:11 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: i_data_config_mux_sel
              (input port clocked by i_sdr_clk)
  Endpoint: o_sdr_rx_valid
            (output port clocked by i_sdr_clk)
  Path Group: i_sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  I3C_TOP            tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_sdr_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  i_data_config_mux_sel (in)                              0.07       4.07 r
  U8/Y (INVX2M)                                           0.09       4.16 f
  U7/Y (INVX2M)                                           0.42       4.59 r
  reg_wr_en_config_data_mux/ctrl_sel[0] (gen_mux_BUS_WIDTH1_SEL1_2)
                                                          0.00       4.59 r
  reg_wr_en_config_data_mux/U1/Y (AO2B2X4M)               1.62       6.21 r
  reg_wr_en_config_data_mux/data_out[0] (gen_mux_BUS_WIDTH1_SEL1_2)
                                                          0.00       6.21 r
  o_sdr_rx_valid (out)                                    0.00       6.21 r
  data arrival time                                                  6.21

  clock i_sdr_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.40      19.60
  output external delay                                  -4.00      15.60
  data required time                                                15.60
  --------------------------------------------------------------------------
  data required time                                                15.60
  data arrival time                                                 -6.21
  --------------------------------------------------------------------------
  slack (MET)                                                        9.39


  Startpoint: u_clk_divider/o_clk_out_reg
              (rising edge-triggered flip-flop clocked by i_sdr_clk)
  Endpoint: u_clk_divider/o_clk_out_reg
            (rising edge-triggered flip-flop clocked by i_sdr_clk)
  Path Group: i_sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  I3C_TOP            tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_sdr_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_clk_divider/o_clk_out_reg/CK (DFFRX4M)                0.00       0.00 r
  u_clk_divider/o_clk_out_reg/QN (DFFRX4M)                0.44       0.44 r
  u_clk_divider/o_clk_out_reg/D (DFFRX4M)                 0.00       0.44 r
  data arrival time                                                  0.44

  clock i_sdr_clk (rise edge)                            20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.40      19.60
  u_clk_divider/o_clk_out_reg/CK (DFFRX4M)                0.00      19.60 r
  library setup time                                     -0.21      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                       18.95


1
