
Efinix FPGA Programmer.
Version: 2019.3.272.1.6 
Copyright (C) 2013 - 2019 Efinix Inc. All rights reserved.

Compiled: Dec  9 2019.

Using source file "/home/wisdom/2019.3/project/DDR3Test/Efinity/work_pnr/DdrControllerDebug.lbf"
Generating HEX programming file for device "T120F484", family "Trion"
Using periphery source file "/home/wisdom/2019.3/project/DDR3Test/Efinity/outflow/DdrControllerDebug.lpf"
Finished generating "/home/wisdom/2019.3/project/DDR3Test/Efinity/outflow/DdrControllerDebug.hex"
Efinity Programmer took 4.75267 seconds.
	Efinity Programmer took 4.76 seconds (approximately) in total CPU time.
Efinity Programmer virtual memory usage: begin = 62.148 MB, end = 198.34 MB, delta = 136.192 MB
Efinity Programmer resident set memory usage: begin = 7.892 MB, end = 143.68 MB, delta = 135.788 MB
	Efinity Programmer peak resident set memory usage = 196.36 MB
