TimeQuest Timing Analyzer report for Altera
Sat Apr 11 22:29:49 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'keyboard:inst1|keyboard_clk_filtered'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'UART:inst|RX:C2|BUSY'
 14. Slow Model Setup: 'inst5|video_PLL_inst|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'UART:inst|RX:C2|BUSY'
 17. Slow Model Hold: 'inst5|video_PLL_inst|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'keyboard:inst1|keyboard_clk_filtered'
 19. Slow Model Minimum Pulse Width: 'keyboard:inst1|keyboard_clk_filtered'
 20. Slow Model Minimum Pulse Width: 'UART:inst|RX:C2|BUSY'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow Model Minimum Pulse Width: 'inst5|video_PLL_inst|altpll_component|pll|clk[0]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'UART:inst|RX:C2|BUSY'
 33. Fast Model Setup: 'keyboard:inst1|keyboard_clk_filtered'
 34. Fast Model Setup: 'CLOCK_50'
 35. Fast Model Setup: 'inst5|video_PLL_inst|altpll_component|pll|clk[0]'
 36. Fast Model Hold: 'CLOCK_50'
 37. Fast Model Hold: 'UART:inst|RX:C2|BUSY'
 38. Fast Model Hold: 'inst5|video_PLL_inst|altpll_component|pll|clk[0]'
 39. Fast Model Hold: 'keyboard:inst1|keyboard_clk_filtered'
 40. Fast Model Minimum Pulse Width: 'keyboard:inst1|keyboard_clk_filtered'
 41. Fast Model Minimum Pulse Width: 'UART:inst|RX:C2|BUSY'
 42. Fast Model Minimum Pulse Width: 'CLOCK_50'
 43. Fast Model Minimum Pulse Width: 'inst5|video_PLL_inst|altpll_component|pll|clk[0]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Altera                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst5|video_PLL_inst|altpll_component|pll|inclk[0] ; { inst5|video_PLL_inst|altpll_component|pll|clk[0] } ;
; keyboard:inst1|keyboard_clk_filtered             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { keyboard:inst1|keyboard_clk_filtered }             ;
; UART:inst|RX:C2|BUSY                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { UART:inst|RX:C2|BUSY }                             ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                 ;
+-------------+-----------------+--------------------------------------------------+------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                       ; Note                                                 ;
+-------------+-----------------+--------------------------------------------------+------------------------------------------------------+
; 195.66 MHz  ; 195.66 MHz      ; CLOCK_50                                         ;                                                      ;
; 273.37 MHz  ; 273.37 MHz      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;                                                      ;
; 405.84 MHz  ; 405.84 MHz      ; keyboard:inst1|keyboard_clk_filtered             ;                                                      ;
; 1610.31 MHz ; 500.0 MHz       ; UART:inst|RX:C2|BUSY                             ; limit due to low minimum pulse width violation (tcl) ;
+-------------+-----------------+--------------------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; keyboard:inst1|keyboard_clk_filtered             ; -1.464 ; -25.971       ;
; CLOCK_50                                         ; -1.414 ; -8.253        ;
; UART:inst|RX:C2|BUSY                             ; -0.970 ; -7.503        ;
; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 13.369 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -2.549 ; -5.085        ;
; UART:inst|RX:C2|BUSY                             ; 0.391  ; 0.000         ;
; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; keyboard:inst1|keyboard_clk_filtered             ; 0.391  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; keyboard:inst1|keyboard_clk_filtered             ; -0.500 ; -22.000       ;
; UART:inst|RX:C2|BUSY                             ; -0.500 ; -9.000        ;
; CLOCK_50                                         ; 9.000  ; 0.000         ;
; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 19.000 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'keyboard:inst1|keyboard_clk_filtered'                                                                                                                                ;
+--------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.464 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.501      ;
; -1.464 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.501      ;
; -1.464 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.501      ;
; -1.464 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.501      ;
; -1.464 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.501      ;
; -1.464 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.501      ;
; -1.464 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.501      ;
; -1.464 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.501      ;
; -1.437 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; -0.001     ; 2.472      ;
; -1.426 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.463      ;
; -1.426 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.463      ;
; -1.426 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.463      ;
; -1.426 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.463      ;
; -1.426 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.463      ;
; -1.426 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.463      ;
; -1.426 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.463      ;
; -1.426 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.463      ;
; -1.416 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.453      ;
; -1.416 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.453      ;
; -1.416 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.453      ;
; -1.416 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.453      ;
; -1.416 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.453      ;
; -1.416 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.453      ;
; -1.416 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.453      ;
; -1.416 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.453      ;
; -1.389 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; -0.001     ; 2.424      ;
; -1.378 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.415      ;
; -1.378 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.415      ;
; -1.378 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.415      ;
; -1.378 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.415      ;
; -1.378 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.415      ;
; -1.378 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.415      ;
; -1.378 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.415      ;
; -1.378 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.415      ;
; -1.287 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.324      ;
; -1.287 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.324      ;
; -1.287 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.324      ;
; -1.287 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.324      ;
; -1.287 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.324      ;
; -1.287 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.324      ;
; -1.287 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.324      ;
; -1.287 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.324      ;
; -1.260 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; -0.001     ; 2.295      ;
; -1.249 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.286      ;
; -1.249 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.286      ;
; -1.249 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.286      ;
; -1.249 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.286      ;
; -1.249 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.286      ;
; -1.249 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.286      ;
; -1.249 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.286      ;
; -1.249 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.286      ;
; -1.156 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.193      ;
; -1.156 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.193      ;
; -1.156 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.193      ;
; -1.156 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.193      ;
; -1.156 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.193      ;
; -1.156 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.193      ;
; -1.156 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.193      ;
; -1.156 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.193      ;
; -1.129 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; -0.001     ; 2.164      ;
; -1.118 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.155      ;
; -1.118 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.155      ;
; -1.118 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.155      ;
; -1.118 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.155      ;
; -1.118 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.155      ;
; -1.118 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.155      ;
; -1.118 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.155      ;
; -1.118 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 2.155      ;
; -0.884 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.921      ;
; -0.884 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.921      ;
; -0.884 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.921      ;
; -0.884 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.921      ;
; -0.884 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.921      ;
; -0.884 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.921      ;
; -0.884 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.921      ;
; -0.884 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.921      ;
; -0.857 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.892      ;
; -0.846 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.883      ;
; -0.846 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.883      ;
; -0.846 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.883      ;
; -0.846 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.883      ;
; -0.846 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.883      ;
; -0.846 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.883      ;
; -0.846 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.883      ;
; -0.846 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.883      ;
; -0.477 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.513      ;
; -0.429 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.465      ;
; -0.300 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.336      ;
; -0.266 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.302      ;
; -0.228 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.264      ;
; -0.226 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[1]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.262      ;
; -0.224 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.260      ;
; -0.217 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.253      ;
; -0.175 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.211      ;
; -0.175 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.211      ;
; -0.175 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[1]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.211      ;
; -0.175 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.211      ;
; -0.169 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.205      ;
; -0.144 ; keyboard:inst1|SHIFTIN[8] ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.002      ; 1.182      ;
; -0.034 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 1.070      ;
+--------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                       ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.414 ; keyboard:inst1|scan_code[7]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.925      ;
; -1.414 ; keyboard:inst1|scan_code[7]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.925      ;
; -1.413 ; keyboard:inst1|scan_code[6]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.924      ;
; -1.413 ; keyboard:inst1|scan_code[6]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.924      ;
; -1.337 ; keyboard:inst1|scan_code[1]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.848      ;
; -1.337 ; keyboard:inst1|scan_code[1]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.848      ;
; -1.307 ; keyboard:inst1|scan_code[2]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.818      ;
; -1.307 ; keyboard:inst1|scan_code[2]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.818      ;
; -1.147 ; keyboard:inst1|scan_code[0]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.658      ;
; -1.147 ; keyboard:inst1|scan_code[0]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.658      ;
; -1.060 ; keyboard:inst1|scan_code[4]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.571      ;
; -1.060 ; keyboard:inst1|scan_code[4]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.571      ;
; -1.013 ; keyboard:inst1|scan_code[5]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.524      ;
; -1.013 ; keyboard:inst1|scan_code[5]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.524      ;
; -0.929 ; keyboard:inst1|scan_code[3]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.440      ;
; -0.929 ; keyboard:inst1|scan_code[3]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.475      ; 2.440      ;
; -0.700 ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[4]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 1.764      ;
; -0.537 ; UART:inst|RX_FLAG                    ; Writer:inst12|last_flag              ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 1.601      ;
; -0.537 ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[7]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 1.601      ;
; -0.537 ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[6]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 1.601      ;
; -0.537 ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[5]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 1.601      ;
; -0.537 ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[3]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 1.601      ;
; -0.537 ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[2]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 1.601      ;
; -0.537 ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[1]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 1.601      ;
; -0.537 ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[0]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 1.601      ;
; -0.429 ; UART:inst|RX_FLAG                    ; Writer:inst12|W_R                    ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 1.493      ;
; -0.254 ; UART:inst|LAST_RX[6]                 ; Writer:inst12|RAM_OUT[6]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.536      ; 1.326      ;
; 0.135  ; UART:inst|LAST_RX[4]                 ; Writer:inst12|RAM_OUT[4]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 0.929      ;
; 0.136  ; UART:inst|LAST_RX[2]                 ; Writer:inst12|RAM_OUT[2]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 0.928      ;
; 0.138  ; UART:inst|LAST_RX[0]                 ; Writer:inst12|RAM_OUT[0]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 0.926      ;
; 0.273  ; UART:inst|LAST_RX[7]                 ; Writer:inst12|RAM_OUT[7]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 0.791      ;
; 0.273  ; UART:inst|LAST_RX[1]                 ; Writer:inst12|RAM_OUT[1]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 0.791      ;
; 0.274  ; UART:inst|LAST_RX[5]                 ; Writer:inst12|RAM_OUT[5]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 0.790      ;
; 0.280  ; UART:inst|LAST_RX[3]                 ; Writer:inst12|RAM_OUT[3]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.528      ; 0.784      ;
; 1.541  ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.500        ; 2.677      ; 1.922      ;
; 2.041  ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 2.677      ; 1.922      ;
; 2.819  ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 2.690      ; 0.657      ;
; 3.319  ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 1.000        ; 2.690      ; 0.657      ;
; 14.889 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.022      ; 5.169      ;
; 15.040 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.022      ; 5.018      ;
; 15.051 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.022      ; 5.007      ;
; 15.133 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.903      ;
; 15.133 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.903      ;
; 15.133 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.903      ;
; 15.133 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.903      ;
; 15.133 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.903      ;
; 15.133 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.903      ;
; 15.133 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.903      ;
; 15.142 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.022      ; 4.916      ;
; 15.284 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.752      ;
; 15.284 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.752      ;
; 15.284 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.752      ;
; 15.284 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.752      ;
; 15.284 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.752      ;
; 15.284 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.752      ;
; 15.284 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.752      ;
; 15.292 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.022      ; 4.766      ;
; 15.295 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.741      ;
; 15.295 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.741      ;
; 15.295 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.741      ;
; 15.295 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.741      ;
; 15.295 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.741      ;
; 15.295 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.741      ;
; 15.295 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.741      ;
; 15.384 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.022      ; 4.674      ;
; 15.386 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.650      ;
; 15.386 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.650      ;
; 15.386 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.650      ;
; 15.386 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.650      ;
; 15.386 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.650      ;
; 15.386 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.650      ;
; 15.386 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.650      ;
; 15.415 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.008     ; 4.613      ;
; 15.427 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.022      ; 4.631      ;
; 15.518 ; UART:inst|RX:C2|PRSCL[3]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.022      ; 4.540      ;
; 15.533 ; UART:inst|RX:C2|PRSCL[6]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.022      ; 4.525      ;
; 15.536 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.500      ;
; 15.536 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.500      ;
; 15.536 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.500      ;
; 15.536 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.500      ;
; 15.536 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.500      ;
; 15.536 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.500      ;
; 15.536 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.500      ;
; 15.566 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.008     ; 4.462      ;
; 15.569 ; UART:inst|RX:C2|PRSCL[1]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.022      ; 4.489      ;
; 15.577 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.008     ; 4.451      ;
; 15.628 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.408      ;
; 15.628 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.408      ;
; 15.628 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.408      ;
; 15.628 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.408      ;
; 15.628 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.408      ;
; 15.628 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.408      ;
; 15.628 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.408      ;
; 15.656 ; UART:inst|RX:C2|PRSCL[5]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.022      ; 4.402      ;
; 15.668 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.008     ; 4.360      ;
; 15.671 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.365      ;
; 15.671 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.365      ;
; 15.671 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.365      ;
; 15.671 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.365      ;
; 15.671 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 4.365      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'UART:inst|RX:C2|BUSY'                                                                                                       ;
+--------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; -0.970 ; UART:inst|RX:C2|DATA[4] ; UART:inst|LAST_RX[4] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.529     ; 0.977      ;
; -0.970 ; UART:inst|RX:C2|DATA[1] ; UART:inst|LAST_RX[1] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.529     ; 0.977      ;
; -0.968 ; UART:inst|RX:C2|DATA[7] ; UART:inst|LAST_RX[7] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.529     ; 0.975      ;
; -0.968 ; UART:inst|RX:C2|DATA[3] ; UART:inst|LAST_RX[3] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.529     ; 0.975      ;
; -0.967 ; UART:inst|RX:C2|DATA[2] ; UART:inst|LAST_RX[2] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.529     ; 0.974      ;
; -0.962 ; UART:inst|RX:C2|DATA[5] ; UART:inst|LAST_RX[5] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.529     ; 0.969      ;
; -0.927 ; UART:inst|RX:C2|DATA[0] ; UART:inst|LAST_RX[0] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.529     ; 0.934      ;
; -0.771 ; UART:inst|RX:C2|DATA[6] ; UART:inst|LAST_RX[6] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.529     ; 0.778      ;
; 0.379  ; UART:inst|RX_FLAG       ; UART:inst|RX_FLAG    ; UART:inst|RX:C2|BUSY ; UART:inst|RX:C2|BUSY ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst5|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                          ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 13.369 ; main:inst14|G             ; VGA_SYNC:inst5|green_out  ; CLOCK_50                                         ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.355     ; 4.312      ;
; 13.439 ; main:inst14|R             ; VGA_SYNC:inst5|red_out    ; CLOCK_50                                         ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.355     ; 4.242      ;
; 36.342 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.689      ;
; 36.342 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.689      ;
; 36.343 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.688      ;
; 36.345 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.686      ;
; 36.345 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.686      ;
; 36.347 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.684      ;
; 36.355 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.676      ;
; 36.355 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.676      ;
; 36.356 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.675      ;
; 36.358 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.673      ;
; 36.358 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.673      ;
; 36.359 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.673      ;
; 36.359 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.673      ;
; 36.360 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.671      ;
; 36.372 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.660      ;
; 36.372 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.660      ;
; 36.449 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.582      ;
; 36.449 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.582      ;
; 36.450 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.581      ;
; 36.452 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.579      ;
; 36.452 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.579      ;
; 36.454 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.577      ;
; 36.466 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.566      ;
; 36.466 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.566      ;
; 36.474 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.557      ;
; 36.474 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.557      ;
; 36.475 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.556      ;
; 36.477 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.554      ;
; 36.477 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.554      ;
; 36.479 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.552      ;
; 36.491 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.541      ;
; 36.491 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.541      ;
; 36.519 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.513      ;
; 36.519 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.513      ;
; 36.532 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.500      ;
; 36.532 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.500      ;
; 36.580 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.451      ;
; 36.580 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.451      ;
; 36.581 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.450      ;
; 36.583 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.448      ;
; 36.583 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.448      ;
; 36.585 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.446      ;
; 36.597 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.435      ;
; 36.597 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.435      ;
; 36.626 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.406      ;
; 36.626 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.406      ;
; 36.642 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.389      ;
; 36.642 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.389      ;
; 36.643 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.388      ;
; 36.645 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.386      ;
; 36.645 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.386      ;
; 36.647 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.384      ;
; 36.651 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.381      ;
; 36.651 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.381      ;
; 36.659 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.373      ;
; 36.659 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.373      ;
; 36.730 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.301      ;
; 36.730 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.301      ;
; 36.731 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.300      ;
; 36.733 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.298      ;
; 36.733 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.298      ;
; 36.735 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.296      ;
; 36.745 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|h_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.291      ;
; 36.747 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.285      ;
; 36.747 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.285      ;
; 36.757 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.275      ;
; 36.757 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.275      ;
; 36.775 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 3.260      ;
; 36.775 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 3.260      ;
; 36.776 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 3.259      ;
; 36.778 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 3.257      ;
; 36.778 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 3.257      ;
; 36.780 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 3.255      ;
; 36.789 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.242      ;
; 36.789 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.242      ;
; 36.790 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.241      ;
; 36.792 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.244      ;
; 36.792 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.244      ;
; 36.792 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.239      ;
; 36.792 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.239      ;
; 36.794 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.237      ;
; 36.806 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.226      ;
; 36.806 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.226      ;
; 36.819 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.213      ;
; 36.819 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.213      ;
; 36.824 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.212      ;
; 36.824 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.212      ;
; 36.825 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.211      ;
; 36.827 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.209      ;
; 36.827 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.209      ;
; 36.829 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.207      ;
; 36.830 ; VGA_SYNC:inst5|v_count[0] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.206      ;
; 36.841 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.196      ;
; 36.841 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.196      ;
; 36.906 ; VGA_SYNC:inst5|v_count[0] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 3.129      ;
; 36.907 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.125      ;
; 36.907 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 3.125      ;
; 36.914 ; VGA_SYNC:inst5|v_count[9] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.122      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                        ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.549 ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.000        ; 2.690      ; 0.657      ;
; -2.536 ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 2.677      ; 0.657      ;
; -2.049 ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 2.690      ; 0.657      ;
; -2.036 ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; -0.500       ; 2.677      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|INDEX[0]             ; UART:inst|RX:C2|INDEX[0]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|INDEX[1]             ; UART:inst|RX:C2|INDEX[1]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|INDEX[2]             ; UART:inst|RX:C2|INDEX[2]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|INDEX[3]             ; UART:inst|RX:C2|INDEX[3]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|RX_FLG               ; UART:inst|RX:C2|RX_FLG               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[0]           ; UART:inst|RX:C2|DATAFLL[0]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[9]           ; UART:inst|RX:C2|DATAFLL[9]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[8]           ; UART:inst|RX:C2|DATAFLL[8]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[7]           ; UART:inst|RX:C2|DATAFLL[7]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[6]           ; UART:inst|RX:C2|DATAFLL[6]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[5]           ; UART:inst|RX:C2|DATAFLL[5]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[4]           ; UART:inst|RX:C2|DATAFLL[4]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[3]           ; UART:inst|RX:C2|DATAFLL[3]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[2]           ; UART:inst|RX:C2|DATAFLL[2]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; UART:inst|RX:C2|DATAFLL[1]           ; UART:inst|RX:C2|DATAFLL[1]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; keyboard:inst1|clock_enable          ; keyboard:inst1|clock_enable          ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.490  ; UART:inst|LAST_RX[3]                 ; Writer:inst12|RAM_OUT[3]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.528      ; 0.784      ;
; 0.496  ; UART:inst|LAST_RX[5]                 ; Writer:inst12|RAM_OUT[5]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.528      ; 0.790      ;
; 0.497  ; UART:inst|LAST_RX[7]                 ; Writer:inst12|RAM_OUT[7]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.528      ; 0.791      ;
; 0.497  ; UART:inst|LAST_RX[1]                 ; Writer:inst12|RAM_OUT[1]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.528      ; 0.791      ;
; 0.527  ; keyboard:inst1|filter[7]             ; keyboard:inst1|filter[6]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.532  ; keyboard:inst1|filter[6]             ; keyboard:inst1|filter[5]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.533  ; keyboard:inst1|filter[4]             ; keyboard:inst1|filter[3]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.537  ; keyboard:inst1|filter[3]             ; keyboard:inst1|filter[2]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.538  ; UART:inst|RX:C2|PRSCL[12]            ; UART:inst|RX:C2|PRSCL[12]            ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.539  ; keyboard:inst1|filter[5]             ; keyboard:inst1|filter[4]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.540  ; keyboard:inst1|filter[2]             ; keyboard:inst1|filter[1]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.632  ; UART:inst|LAST_RX[0]                 ; Writer:inst12|RAM_OUT[0]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.528      ; 0.926      ;
; 0.634  ; UART:inst|LAST_RX[2]                 ; Writer:inst12|RAM_OUT[2]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.528      ; 0.928      ;
; 0.635  ; UART:inst|LAST_RX[4]                 ; Writer:inst12|RAM_OUT[4]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.528      ; 0.929      ;
; 0.655  ; UART:inst|RX:C2|DATAFLL[6]           ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.671  ; keyboard:inst1|filter[1]             ; keyboard:inst1|filter[0]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.697  ; UART:inst|RX:C2|DATAFLL[7]           ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.784  ; UART:inst|RX:C2|INDEX[0]             ; UART:inst|RX:C2|DATAFLL[1]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.791  ; UART:inst|RX:C2|DATAFLL[2]           ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.057      ;
; 0.796  ; UART:inst|RX:C2|INDEX[2]             ; UART:inst|RX:C2|DATAFLL[4]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.801  ; UART:inst|RX:C2|PRSCL[6]             ; UART:inst|RX:C2|PRSCL[6]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|PRSCL[8]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; UART:inst|RX:C2|INDEX[2]             ; UART:inst|RX:C2|DATAFLL[3]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.809  ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|PRSCL[10]            ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809  ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|PRSCL[11]            ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; UART:inst|RX:C2|PRSCL[1]             ; UART:inst|RX:C2|PRSCL[1]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|PRSCL[4]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; myRam:inst16|Memory~14               ; main:inst14|G                        ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.823  ; UART:inst|RX_FLAG                    ; Writer:inst12|last_flag              ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.528      ; 1.117      ;
; 0.836  ; UART:inst|RX:C2|DATAFLL[9]           ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.102      ;
; 0.842  ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|PRSCL[7]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|PRSCL[9]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.844  ; UART:inst|RX:C2|PRSCL[5]             ; UART:inst|RX:C2|PRSCL[5]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.846  ; myRam:inst16|Memory~15               ; main:inst14|G                        ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.850  ; UART:inst|RX:C2|PRSCL[0]             ; UART:inst|RX:C2|PRSCL[0]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.850  ; UART:inst|RX:C2|PRSCL[3]             ; UART:inst|RX:C2|PRSCL[3]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.853  ; UART:inst|RX:C2|INDEX[0]             ; UART:inst|RX:C2|INDEX[1]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.119      ;
; 0.855  ; Writer:inst12|RAM_OUT[0]             ; myRam:inst16|Memory~12               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 1.113      ;
; 0.892  ; keyboard:inst1|scan_code[3]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.475      ; 1.633      ;
; 0.927  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[7]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.927  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[6]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.927  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[5]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.927  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[4]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.927  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[3]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.927  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[2]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.927  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[1]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.927  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[0]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.927  ; keyboard:inst1|clock_enable          ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.932  ; UART:inst|RX:C2|DATAFLL[0]           ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.198      ;
; 0.949  ; keyboard:inst1|filter[4]             ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.215      ;
; 0.976  ; keyboard:inst1|scan_code[5]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.475      ; 1.717      ;
; 0.978  ; Writer:inst12|RAM_OUT[5]             ; myRam:inst16|Memory~17               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 1.236      ;
; 0.984  ; Writer:inst12|RAM_OUT[6]             ; myRam:inst16|Memory~18               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 1.242      ;
; 0.984  ; Writer:inst12|RAM_OUT[1]             ; myRam:inst16|Memory~13               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 1.242      ;
; 0.989  ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|PRSCL[2]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.255      ;
; 0.996  ; Writer:inst12|RAM_OUT[7]             ; myRam:inst16|Memory~19               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 1.254      ;
; 0.998  ; Writer:inst12|RAM_OUT[3]             ; myRam:inst16|Memory~15               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 1.256      ;
; 1.023  ; keyboard:inst1|scan_code[4]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.475      ; 1.764      ;
; 1.024  ; UART:inst|LAST_RX[6]                 ; Writer:inst12|RAM_OUT[6]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.536      ; 1.326      ;
; 1.049  ; UART:inst|RX:C2|INDEX[0]             ; UART:inst|RX:C2|DATAFLL[8]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.315      ;
; 1.057  ; keyboard:inst1|filter[0]             ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.323      ;
; 1.058  ; UART:inst|RX:C2|INDEX[0]             ; UART:inst|RX:C2|DATAFLL[9]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.324      ;
; 1.060  ; UART:inst|RX:C2|INDEX[1]             ; UART:inst|RX:C2|DATAFLL[5]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.326      ;
; 1.064  ; UART:inst|RX:C2|INDEX[1]             ; UART:inst|RX:C2|DATAFLL[0]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.330      ;
; 1.073  ; UART:inst|RX:C2|RX_FLG               ; UART:inst|RX:C2|INDEX[3]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.339      ;
; 1.110  ; UART:inst|RX:C2|INDEX[0]             ; UART:inst|RX:C2|INDEX[2]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.376      ;
; 1.110  ; keyboard:inst1|scan_code[0]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.475      ; 1.851      ;
; 1.125  ; Writer:inst12|RAM_OUT[4]             ; myRam:inst16|Memory~16               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 1.383      ;
; 1.129  ; UART:inst|RX:C2|DATAFLL[9]           ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.008      ; 1.403      ;
; 1.130  ; UART:inst|RX:C2|DATAFLL[9]           ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.008      ; 1.404      ;
; 1.131  ; UART:inst|RX:C2|DATAFLL[9]           ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.008      ; 1.405      ;
; 1.136  ; UART:inst|RX:C2|DATAFLL[9]           ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.008      ; 1.410      ;
; 1.138  ; UART:inst|RX:C2|INDEX[3]             ; UART:inst|RX:C2|DATAFLL[0]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.404      ;
; 1.141  ; UART:inst|RX:C2|DATAFLL[9]           ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.008      ; 1.415      ;
; 1.141  ; UART:inst|RX:C2|DATAFLL[9]           ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.008      ; 1.415      ;
; 1.150  ; UART:inst|RX:C2|INDEX[3]             ; UART:inst|RX:C2|DATAFLL[8]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.416      ;
; 1.154  ; UART:inst|RX:C2|INDEX[3]             ; UART:inst|RX:C2|DATAFLL[9]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.420      ;
; 1.167  ; Writer:inst12|RAM_OUT[2]             ; myRam:inst16|Memory~14               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 1.425      ;
; 1.184  ; UART:inst|RX:C2|PRSCL[6]             ; UART:inst|RX:C2|PRSCL[7]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
; 1.185  ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|PRSCL[9]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.451      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'UART:inst|RX:C2|BUSY'                                                                                                       ;
+-------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.391 ; UART:inst|RX_FLAG       ; UART:inst|RX_FLAG    ; UART:inst|RX:C2|BUSY ; UART:inst|RX:C2|BUSY ; 0.000        ; 0.000      ; 0.657      ;
; 1.541 ; UART:inst|RX:C2|DATA[6] ; UART:inst|LAST_RX[6] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.529     ; 0.778      ;
; 1.697 ; UART:inst|RX:C2|DATA[0] ; UART:inst|LAST_RX[0] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.529     ; 0.934      ;
; 1.732 ; UART:inst|RX:C2|DATA[5] ; UART:inst|LAST_RX[5] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.529     ; 0.969      ;
; 1.737 ; UART:inst|RX:C2|DATA[2] ; UART:inst|LAST_RX[2] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.529     ; 0.974      ;
; 1.738 ; UART:inst|RX:C2|DATA[7] ; UART:inst|LAST_RX[7] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.529     ; 0.975      ;
; 1.738 ; UART:inst|RX:C2|DATA[3] ; UART:inst|LAST_RX[3] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.529     ; 0.975      ;
; 1.740 ; UART:inst|RX:C2|DATA[4] ; UART:inst|LAST_RX[4] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.529     ; 0.977      ;
; 1.740 ; UART:inst|RX:C2|DATA[1] ; UART:inst|LAST_RX[1] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.529     ; 0.977      ;
+-------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst5|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                              ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.391 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|h_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[2]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst5|v_count[3] ; VGA_SYNC:inst5|v_count[3]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst5|v_count[5] ; VGA_SYNC:inst5|v_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst5|v_count[6] ; VGA_SYNC:inst5|v_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst5|v_count[7] ; VGA_SYNC:inst5|v_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst5|v_count[8] ; VGA_SYNC:inst5|v_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst5|v_count[9] ; VGA_SYNC:inst5|v_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst5|v_count[4] ; VGA_SYNC:inst5|v_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.543 ; VGA_SYNC:inst5|v_count[4] ; VGA_SYNC:inst5|vert_sync      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.546 ; VGA_SYNC:inst5|v_count[4] ; VGA_SYNC:inst5|video_on_v     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.550 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|h_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.550 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|h_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.554 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|h_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.781 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|video_on_h     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.045      ;
; 0.806 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; VGA_SYNC:inst5|vert_sync  ; VGA_SYNC:inst5|vert_sync_out  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.075      ;
; 0.820 ; VGA_SYNC:inst5|v_count[9] ; VGA_SYNC:inst5|vert_sync      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.087      ;
; 0.822 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|h_count[2]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.842 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|h_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[3]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.110      ;
; 0.850 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|h_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.116      ;
; 0.851 ; VGA_SYNC:inst5|v_count[9] ; VGA_SYNC:inst5|video_on_v     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.118      ;
; 0.926 ; VGA_SYNC:inst5|horiz_sync ; VGA_SYNC:inst5|horiz_sync_out ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.186      ;
; 0.964 ; VGA_SYNC:inst5|video_on_h ; VGA_SYNC:inst5|green_out      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.232      ;
; 0.968 ; VGA_SYNC:inst5|video_on_h ; VGA_SYNC:inst5|red_out        ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.236      ;
; 1.024 ; VGA_SYNC:inst5|h_count[9] ; VGA_SYNC:inst5|video_on_h     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.288      ;
; 1.063 ; VGA_SYNC:inst5|video_on_v ; VGA_SYNC:inst5|green_out      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.333      ;
; 1.065 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|video_on_h     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.329      ;
; 1.067 ; VGA_SYNC:inst5|video_on_v ; VGA_SYNC:inst5|red_out        ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.337      ;
; 1.186 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|h_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.452      ;
; 1.189 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|h_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.204 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.468      ;
; 1.212 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.213 ; VGA_SYNC:inst5|v_count[0] ; VGA_SYNC:inst5|vert_sync      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.479      ;
; 1.222 ; VGA_SYNC:inst5|v_count[0] ; VGA_SYNC:inst5|video_on_v     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.488      ;
; 1.230 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.496      ;
; 1.236 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|h_count[2]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.502      ;
; 1.239 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|h_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.239 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|h_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.240 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|h_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.257 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|h_count[2]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.263 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.271 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|h_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.537      ;
; 1.271 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|h_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.537      ;
; 1.272 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|h_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.538      ;
; 1.274 ; VGA_SYNC:inst5|v_count[6] ; VGA_SYNC:inst5|vert_sync      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.274 ; VGA_SYNC:inst5|v_count[6] ; VGA_SYNC:inst5|video_on_v     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.283 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|h_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.549      ;
; 1.297 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|h_count[3]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.563      ;
; 1.320 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.320 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.321 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.587      ;
; 1.334 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.600      ;
; 1.342 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.606      ;
; 1.352 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|h_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.618      ;
; 1.366 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.632      ;
; 1.367 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.633      ;
; 1.368 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|h_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.634      ;
; 1.372 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.638      ;
; 1.384 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.648      ;
; 1.384 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|h_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.650      ;
; 1.393 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.655      ;
; 1.395 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|h_count[3]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.661      ;
; 1.398 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.660      ;
; 1.416 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|h_count[3]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.682      ;
; 1.422 ; VGA_SYNC:inst5|h_count[9] ; VGA_SYNC:inst5|h_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.688      ;
; 1.433 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.699      ;
; 1.443 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.709      ;
; 1.448 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.712      ;
; 1.458 ; VGA_SYNC:inst5|v_count[3] ; VGA_SYNC:inst5|video_on_v     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.725      ;
; 1.466 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|h_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.732      ;
; 1.479 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.481 ; VGA_SYNC:inst5|v_count[3] ; VGA_SYNC:inst5|vert_sync      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.748      ;
; 1.484 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.748      ;
; 1.487 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|h_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.753      ;
; 1.492 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.756      ;
; 1.500 ; VGA_SYNC:inst5|v_count[4] ; VGA_SYNC:inst5|v_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.766      ;
; 1.502 ; VGA_SYNC:inst5|v_count[8] ; VGA_SYNC:inst5|v_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.769      ;
; 1.510 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.776      ;
; 1.520 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|h_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.786      ;
; 1.560 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.824      ;
; 1.563 ; VGA_SYNC:inst5|v_count[7] ; VGA_SYNC:inst5|vert_sync      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.830      ;
; 1.563 ; VGA_SYNC:inst5|v_count[7] ; VGA_SYNC:inst5|video_on_v     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.830      ;
; 1.566 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.828      ;
; 1.567 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.829      ;
; 1.567 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.831      ;
; 1.581 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|h_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.847      ;
; 1.599 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.860      ;
; 1.600 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[2]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.861      ;
; 1.601 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[3]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.862      ;
; 1.605 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.866      ;
; 1.606 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.867      ;
; 1.607 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.868      ;
; 1.608 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.874      ;
; 1.629 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.895      ;
; 1.630 ; VGA_SYNC:inst5|v_count[0] ; VGA_SYNC:inst5|v_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.896      ;
; 1.638 ; VGA_SYNC:inst5|h_count[9] ; VGA_SYNC:inst5|v_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.900      ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'keyboard:inst1|keyboard_clk_filtered'                                                                                                                                ;
+-------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.391 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|INCNT[1]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.657      ;
; 0.524 ; keyboard:inst1|SHIFTIN[2] ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; keyboard:inst1|SHIFTIN[2] ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.790      ;
; 0.527 ; keyboard:inst1|SHIFTIN[1] ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; keyboard:inst1|SHIFTIN[1] ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.794      ;
; 0.671 ; keyboard:inst1|SHIFTIN[0] ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.937      ;
; 0.675 ; keyboard:inst1|SHIFTIN[7] ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.941      ;
; 0.677 ; keyboard:inst1|SHIFTIN[4] ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.943      ;
; 0.678 ; keyboard:inst1|SHIFTIN[7] ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; keyboard:inst1|SHIFTIN[6] ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; keyboard:inst1|SHIFTIN[4] ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; keyboard:inst1|SHIFTIN[6] ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.944      ;
; 0.681 ; keyboard:inst1|SHIFTIN[5] ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.947      ;
; 0.682 ; keyboard:inst1|SHIFTIN[5] ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.948      ;
; 0.683 ; keyboard:inst1|SHIFTIN[3] ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.949      ;
; 0.683 ; keyboard:inst1|SHIFTIN[3] ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.949      ;
; 0.724 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.990      ;
; 0.726 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.992      ;
; 0.726 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|INCNT[1]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.992      ;
; 0.727 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.993      ;
; 0.775 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.041      ;
; 0.804 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.070      ;
; 0.914 ; keyboard:inst1|SHIFTIN[8] ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.002      ; 1.182      ;
; 0.939 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.205      ;
; 0.945 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.211      ;
; 0.945 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.211      ;
; 0.945 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[1]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.211      ;
; 0.945 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.211      ;
; 0.987 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.253      ;
; 0.994 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.260      ;
; 0.996 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[1]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.262      ;
; 0.998 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.264      ;
; 1.036 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.302      ;
; 1.070 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.336      ;
; 1.199 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.465      ;
; 1.247 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 1.513      ;
; 1.616 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.883      ;
; 1.616 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.883      ;
; 1.616 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.883      ;
; 1.616 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.883      ;
; 1.616 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.883      ;
; 1.616 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.883      ;
; 1.616 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.883      ;
; 1.616 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.883      ;
; 1.627 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.892      ;
; 1.654 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.921      ;
; 1.654 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.921      ;
; 1.654 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.921      ;
; 1.654 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.921      ;
; 1.654 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.921      ;
; 1.654 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.921      ;
; 1.654 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.921      ;
; 1.654 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.921      ;
; 1.888 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.155      ;
; 1.888 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.155      ;
; 1.888 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.155      ;
; 1.888 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.155      ;
; 1.888 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.155      ;
; 1.888 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.155      ;
; 1.888 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.155      ;
; 1.888 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.155      ;
; 1.899 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; -0.001     ; 2.164      ;
; 1.926 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.193      ;
; 1.926 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.193      ;
; 1.926 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.193      ;
; 1.926 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.193      ;
; 1.926 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.193      ;
; 1.926 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.193      ;
; 1.926 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.193      ;
; 1.926 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.193      ;
; 2.019 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.286      ;
; 2.019 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.286      ;
; 2.019 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.286      ;
; 2.019 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.286      ;
; 2.019 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.286      ;
; 2.019 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.286      ;
; 2.019 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.286      ;
; 2.019 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.286      ;
; 2.030 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; -0.001     ; 2.295      ;
; 2.057 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.324      ;
; 2.057 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.324      ;
; 2.057 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.324      ;
; 2.057 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.324      ;
; 2.057 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.324      ;
; 2.057 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.324      ;
; 2.057 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.324      ;
; 2.057 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.324      ;
; 2.148 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.415      ;
; 2.148 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.415      ;
; 2.148 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.415      ;
; 2.148 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.415      ;
; 2.148 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.415      ;
; 2.148 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.415      ;
; 2.148 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.415      ;
; 2.148 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 2.415      ;
; 2.159 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; -0.001     ; 2.424      ;
+-------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'keyboard:inst1|keyboard_clk_filtered'                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|READ_CHAR                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|READ_CHAR                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[8]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[8]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[7]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[7]                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|READ_CHAR|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|READ_CHAR|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[5]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[5]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[6]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[6]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[7]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[7]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[8]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[8]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|keyboard_clk_filtered|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|keyboard_clk_filtered|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|keyboard_clk_filtered~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|keyboard_clk_filtered~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|keyboard_clk_filtered~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|keyboard_clk_filtered~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[7]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[7]|clk                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'UART:inst|RX:C2|BUSY'                                                                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|RX_FLAG             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|RX_FLAG             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|RX_FLAG|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|RX_FLAG|clk              ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|BUSY        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|BUSY        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[1]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[1]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[2]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[2]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[3]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[3]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[4]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[4]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[5]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[5]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[6]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[6]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[7]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[7]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[0]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[0]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[1]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[1]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[2]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[2]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[3]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[3]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[0]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[0]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[10]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[10]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[11]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[11]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[12]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[12]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[1]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[1]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[2]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[2]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[3]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[3]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[4]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[4]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[5]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[5]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[6]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[6]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[7]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[7]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[8]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[8]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[9]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[9]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|RX_FLG      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|RX_FLG      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[0]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[0]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[1]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[1]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[2]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[2]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[3]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[3]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[4]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[4]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[5]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[5]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[6]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[6]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[7]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[7]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|W_R           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|W_R           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|last_flag     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|last_flag     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; keyboard:inst1|clock_enable ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; keyboard:inst1|clock_enable ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; keyboard:inst1|filter[0]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; keyboard:inst1|filter[0]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; keyboard:inst1|filter[1]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; keyboard:inst1|filter[1]    ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst5|video_PLL_inst|altpll_component|pll|clk[0]'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|green_out      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|green_out      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|horiz_sync     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|horiz_sync     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|horiz_sync_out ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|horiz_sync_out ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|red_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|red_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|vert_sync      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|vert_sync      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|vert_sync_out  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|vert_sync_out  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|video_on_h     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|video_on_h     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|video_on_v     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|video_on_v     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|green_out|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|green_out|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[7]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[7]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[8]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[8]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[9]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[9]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|horiz_sync_out|clk      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|horiz_sync_out|clk      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|horiz_sync|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|horiz_sync|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|red_out|clk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|red_out|clk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[7]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[7]|clk          ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; UART_RXD  ; CLOCK_50                             ; 4.987 ; 4.987 ; Rise       ; CLOCK_50                             ;
; ps2_clk   ; CLOCK_50                             ; 4.940 ; 4.940 ; Rise       ; CLOCK_50                             ;
; KEY[*]    ; keyboard:inst1|keyboard_clk_filtered ; 5.407 ; 5.407 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
;  KEY[0]   ; keyboard:inst1|keyboard_clk_filtered ; 5.407 ; 5.407 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
; ps2_dat   ; keyboard:inst1|keyboard_clk_filtered ; 4.270 ; 4.270 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; UART_RXD  ; CLOCK_50                             ; -3.013 ; -3.013 ; Rise       ; CLOCK_50                             ;
; ps2_clk   ; CLOCK_50                             ; -4.710 ; -4.710 ; Rise       ; CLOCK_50                             ;
; KEY[*]    ; keyboard:inst1|keyboard_clk_filtered ; -5.114 ; -5.114 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
;  KEY[0]   ; keyboard:inst1|keyboard_clk_filtered ; -5.114 ; -5.114 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
; ps2_dat   ; keyboard:inst1|keyboard_clk_filtered ; -3.792 ; -3.792 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; LEDR[*]   ; CLOCK_50             ; 8.636 ; 8.636 ; Rise       ; CLOCK_50                                         ;
;  LEDR[0]  ; CLOCK_50             ; 8.526 ; 8.526 ; Rise       ; CLOCK_50                                         ;
;  LEDR[1]  ; CLOCK_50             ; 8.497 ; 8.497 ; Rise       ; CLOCK_50                                         ;
;  LEDR[2]  ; CLOCK_50             ; 8.636 ; 8.636 ; Rise       ; CLOCK_50                                         ;
;  LEDR[3]  ; CLOCK_50             ; 8.516 ; 8.516 ; Rise       ; CLOCK_50                                         ;
;  LEDR[4]  ; CLOCK_50             ; 8.300 ; 8.300 ; Rise       ; CLOCK_50                                         ;
;  LEDR[5]  ; CLOCK_50             ; 8.335 ; 8.335 ; Rise       ; CLOCK_50                                         ;
;  LEDR[6]  ; CLOCK_50             ; 8.299 ; 8.299 ; Rise       ; CLOCK_50                                         ;
;  LEDR[7]  ; CLOCK_50             ; 8.274 ; 8.274 ; Rise       ; CLOCK_50                                         ;
; LEDG[*]   ; UART:inst|RX:C2|BUSY ; 8.069 ; 8.069 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
;  LEDG[1]  ; UART:inst|RX:C2|BUSY ; 8.069 ; 8.069 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
; VGA_BLANK ; CLOCK_50             ; 5.400 ; 5.400 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ; 2.937 ;       ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50             ; 4.183 ; 4.183 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50             ; 4.183 ; 4.183 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50             ; 4.267 ; 4.267 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50             ; 3.946 ; 3.946 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50             ; 3.946 ; 3.946 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50             ; 4.223 ; 4.223 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ;       ; 2.937 ; Fall       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; LEDR[*]   ; CLOCK_50             ; 8.274 ; 8.274 ; Rise       ; CLOCK_50                                         ;
;  LEDR[0]  ; CLOCK_50             ; 8.526 ; 8.526 ; Rise       ; CLOCK_50                                         ;
;  LEDR[1]  ; CLOCK_50             ; 8.497 ; 8.497 ; Rise       ; CLOCK_50                                         ;
;  LEDR[2]  ; CLOCK_50             ; 8.636 ; 8.636 ; Rise       ; CLOCK_50                                         ;
;  LEDR[3]  ; CLOCK_50             ; 8.516 ; 8.516 ; Rise       ; CLOCK_50                                         ;
;  LEDR[4]  ; CLOCK_50             ; 8.300 ; 8.300 ; Rise       ; CLOCK_50                                         ;
;  LEDR[5]  ; CLOCK_50             ; 8.335 ; 8.335 ; Rise       ; CLOCK_50                                         ;
;  LEDR[6]  ; CLOCK_50             ; 8.299 ; 8.299 ; Rise       ; CLOCK_50                                         ;
;  LEDR[7]  ; CLOCK_50             ; 8.274 ; 8.274 ; Rise       ; CLOCK_50                                         ;
; LEDG[*]   ; UART:inst|RX:C2|BUSY ; 8.069 ; 8.069 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
;  LEDG[1]  ; UART:inst|RX:C2|BUSY ; 8.069 ; 8.069 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
; VGA_BLANK ; CLOCK_50             ; 5.059 ; 5.059 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ; 2.937 ;       ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50             ; 4.183 ; 4.183 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50             ; 4.183 ; 4.183 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50             ; 4.267 ; 4.267 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50             ; 3.946 ; 3.946 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50             ; 3.946 ; 3.946 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50             ; 4.223 ; 4.223 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ;       ; 2.937 ; Fall       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UART:inst|RX:C2|BUSY                             ; -0.263 ; -1.976        ;
; keyboard:inst1|keyboard_clk_filtered             ; -0.178 ; -2.925        ;
; CLOCK_50                                         ; -0.123 ; -0.306        ;
; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 16.314 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -1.592 ; -3.172        ;
; UART:inst|RX:C2|BUSY                             ; 0.215  ; 0.000         ;
; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; keyboard:inst1|keyboard_clk_filtered             ; 0.215  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; keyboard:inst1|keyboard_clk_filtered             ; -0.500 ; -22.000       ;
; UART:inst|RX:C2|BUSY                             ; -0.500 ; -9.000        ;
; CLOCK_50                                         ; 9.000  ; 0.000         ;
; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 19.000 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'UART:inst|RX:C2|BUSY'                                                                                                       ;
+--------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; -0.263 ; UART:inst|RX:C2|DATA[1] ; UART:inst|LAST_RX[1] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.480      ;
; -0.262 ; UART:inst|RX:C2|DATA[4] ; UART:inst|LAST_RX[4] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.479      ;
; -0.260 ; UART:inst|RX:C2|DATA[7] ; UART:inst|LAST_RX[7] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.477      ;
; -0.260 ; UART:inst|RX:C2|DATA[3] ; UART:inst|LAST_RX[3] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.477      ;
; -0.259 ; UART:inst|RX:C2|DATA[2] ; UART:inst|LAST_RX[2] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.476      ;
; -0.256 ; UART:inst|RX:C2|DATA[5] ; UART:inst|LAST_RX[5] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.473      ;
; -0.248 ; UART:inst|RX:C2|DATA[0] ; UART:inst|LAST_RX[0] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.315     ; 0.465      ;
; -0.168 ; UART:inst|RX:C2|DATA[6] ; UART:inst|LAST_RX[6] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; 0.500        ; -0.313     ; 0.387      ;
; 0.665  ; UART:inst|RX_FLAG       ; UART:inst|RX_FLAG    ; UART:inst|RX:C2|BUSY ; UART:inst|RX:C2|BUSY ; 1.000        ; 0.000      ; 0.367      ;
+--------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'keyboard:inst1|keyboard_clk_filtered'                                                                                                                                ;
+--------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.178 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.211      ;
; -0.178 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.211      ;
; -0.178 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.211      ;
; -0.178 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.211      ;
; -0.178 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.211      ;
; -0.178 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.211      ;
; -0.178 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.211      ;
; -0.178 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.211      ;
; -0.173 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.204      ;
; -0.166 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.199      ;
; -0.166 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.199      ;
; -0.166 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.199      ;
; -0.166 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.199      ;
; -0.166 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.199      ;
; -0.166 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.199      ;
; -0.166 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.199      ;
; -0.166 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.199      ;
; -0.161 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.194      ;
; -0.161 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.194      ;
; -0.161 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.194      ;
; -0.161 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.194      ;
; -0.161 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.194      ;
; -0.161 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.194      ;
; -0.161 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.194      ;
; -0.161 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.194      ;
; -0.156 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.187      ;
; -0.149 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.182      ;
; -0.149 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.182      ;
; -0.149 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.182      ;
; -0.149 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.182      ;
; -0.149 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.182      ;
; -0.149 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.182      ;
; -0.149 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.182      ;
; -0.149 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.182      ;
; -0.101 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.134      ;
; -0.101 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.134      ;
; -0.101 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.134      ;
; -0.101 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.134      ;
; -0.101 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.134      ;
; -0.101 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.134      ;
; -0.101 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.134      ;
; -0.101 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.134      ;
; -0.096 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.127      ;
; -0.089 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.122      ;
; -0.089 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.122      ;
; -0.089 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.122      ;
; -0.089 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.122      ;
; -0.089 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.122      ;
; -0.089 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.122      ;
; -0.089 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.122      ;
; -0.089 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.122      ;
; -0.049 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.082      ;
; -0.049 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.082      ;
; -0.049 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.082      ;
; -0.049 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.082      ;
; -0.049 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.082      ;
; -0.049 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.082      ;
; -0.049 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.082      ;
; -0.049 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.082      ;
; -0.044 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; -0.001     ; 1.075      ;
; -0.037 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.070      ;
; -0.037 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.070      ;
; -0.037 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.070      ;
; -0.037 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.070      ;
; -0.037 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.070      ;
; -0.037 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.070      ;
; -0.037 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.070      ;
; -0.037 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 1.070      ;
; 0.041  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.992      ;
; 0.041  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.992      ;
; 0.041  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.992      ;
; 0.041  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.992      ;
; 0.041  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.992      ;
; 0.041  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.992      ;
; 0.041  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.992      ;
; 0.041  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.992      ;
; 0.047  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; -0.001     ; 0.984      ;
; 0.054  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.979      ;
; 0.054  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.979      ;
; 0.054  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.979      ;
; 0.054  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.979      ;
; 0.054  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.979      ;
; 0.054  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.979      ;
; 0.054  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.979      ;
; 0.054  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.001      ; 0.979      ;
; 0.336  ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.696      ;
; 0.353  ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.679      ;
; 0.361  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.671      ;
; 0.361  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.671      ;
; 0.361  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[1]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.671      ;
; 0.361  ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.671      ;
; 0.413  ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.619      ;
; 0.418  ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.614      ;
; 0.419  ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.613      ;
; 0.419  ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[1]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.613      ;
; 0.419  ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.613      ;
; 0.429  ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.603      ;
; 0.465  ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.567      ;
; 0.468  ; keyboard:inst1|SHIFTIN[8] ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.002      ; 0.566      ;
; 0.510  ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 1.000        ; 0.000      ; 0.522      ;
+--------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                       ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.123 ; keyboard:inst1|scan_code[7]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.439      ;
; -0.123 ; keyboard:inst1|scan_code[7]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.439      ;
; -0.109 ; keyboard:inst1|scan_code[6]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.425      ;
; -0.109 ; keyboard:inst1|scan_code[6]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.425      ;
; -0.060 ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[4]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.314      ; 0.906      ;
; -0.058 ; keyboard:inst1|scan_code[1]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.374      ;
; -0.058 ; keyboard:inst1|scan_code[1]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.374      ;
; -0.048 ; keyboard:inst1|scan_code[2]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.364      ;
; -0.048 ; keyboard:inst1|scan_code[2]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.364      ;
; 0.012  ; keyboard:inst1|scan_code[0]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.304      ;
; 0.012  ; keyboard:inst1|scan_code[0]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.304      ;
; 0.021  ; UART:inst|RX_FLAG                    ; Writer:inst12|last_flag              ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.826      ;
; 0.021  ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[7]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.826      ;
; 0.021  ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[6]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.826      ;
; 0.021  ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[5]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.826      ;
; 0.021  ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[3]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.826      ;
; 0.021  ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[2]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.826      ;
; 0.021  ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[1]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.826      ;
; 0.021  ; UART:inst|RX_FLAG                    ; Writer:inst12|RAM_OUT[0]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.826      ;
; 0.039  ; keyboard:inst1|scan_code[5]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.277      ;
; 0.039  ; keyboard:inst1|scan_code[5]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.277      ;
; 0.077  ; keyboard:inst1|scan_code[4]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.239      ;
; 0.077  ; keyboard:inst1|scan_code[4]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.239      ;
; 0.103  ; keyboard:inst1|scan_code[3]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.213      ;
; 0.103  ; keyboard:inst1|scan_code[3]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 0.284      ; 1.213      ;
; 0.121  ; UART:inst|RX_FLAG                    ; Writer:inst12|W_R                    ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.314      ; 0.725      ;
; 0.199  ; UART:inst|LAST_RX[6]                 ; Writer:inst12|RAM_OUT[6]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.321      ; 0.654      ;
; 0.368  ; UART:inst|LAST_RX[2]                 ; Writer:inst12|RAM_OUT[2]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.479      ;
; 0.370  ; UART:inst|LAST_RX[0]                 ; Writer:inst12|RAM_OUT[0]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.477      ;
; 0.384  ; UART:inst|LAST_RX[4]                 ; Writer:inst12|RAM_OUT[4]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.314      ; 0.462      ;
; 0.451  ; UART:inst|LAST_RX[7]                 ; Writer:inst12|RAM_OUT[7]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.396      ;
; 0.451  ; UART:inst|LAST_RX[1]                 ; Writer:inst12|RAM_OUT[1]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.396      ;
; 0.452  ; UART:inst|LAST_RX[5]                 ; Writer:inst12|RAM_OUT[5]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.395      ;
; 0.456  ; UART:inst|LAST_RX[3]                 ; Writer:inst12|RAM_OUT[3]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 0.315      ; 0.391      ;
; 1.448  ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.500        ; 1.654      ; 0.879      ;
; 1.948  ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 1.000        ; 1.654      ; 0.879      ;
; 1.972  ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.500        ; 1.666      ; 0.367      ;
; 2.472  ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 1.000        ; 1.666      ; 0.367      ;
; 17.719 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.021      ; 2.334      ;
; 17.725 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.307      ;
; 17.725 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.307      ;
; 17.725 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.307      ;
; 17.725 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.307      ;
; 17.725 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.307      ;
; 17.725 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.307      ;
; 17.725 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.307      ;
; 17.758 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.021      ; 2.295      ;
; 17.764 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.268      ;
; 17.764 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.268      ;
; 17.764 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.268      ;
; 17.764 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.268      ;
; 17.764 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.268      ;
; 17.764 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.268      ;
; 17.764 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.268      ;
; 17.807 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.021      ; 2.246      ;
; 17.813 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.219      ;
; 17.813 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.219      ;
; 17.813 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.219      ;
; 17.813 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.219      ;
; 17.813 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.219      ;
; 17.813 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.219      ;
; 17.813 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.219      ;
; 17.817 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.021      ; 2.236      ;
; 17.823 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.209      ;
; 17.823 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.209      ;
; 17.823 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.209      ;
; 17.823 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.209      ;
; 17.823 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.209      ;
; 17.823 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.209      ;
; 17.823 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.209      ;
; 17.845 ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.008     ; 2.179      ;
; 17.869 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.021      ; 2.184      ;
; 17.875 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.157      ;
; 17.875 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.157      ;
; 17.875 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.157      ;
; 17.875 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.157      ;
; 17.875 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.157      ;
; 17.875 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.157      ;
; 17.875 ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.157      ;
; 17.884 ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.008     ; 2.140      ;
; 17.930 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.021      ; 2.123      ;
; 17.933 ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.008     ; 2.091      ;
; 17.936 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.096      ;
; 17.936 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.096      ;
; 17.936 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.096      ;
; 17.936 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.096      ;
; 17.936 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.096      ;
; 17.936 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.096      ;
; 17.936 ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.096      ;
; 17.943 ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.008     ; 2.081      ;
; 17.949 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.021      ; 2.104      ;
; 17.955 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[7]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.077      ;
; 17.955 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.077      ;
; 17.955 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[4]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.077      ;
; 17.955 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[3]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.077      ;
; 17.955 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[2]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.077      ;
; 17.955 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.077      ;
; 17.955 ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|DATA[0]              ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.000      ; 2.077      ;
; 17.987 ; UART:inst|RX:C2|PRSCL[3]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.021      ; 2.066      ;
; 17.990 ; UART:inst|RX:C2|PRSCL[6]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.021      ; 2.063      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst5|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                          ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 16.314 ; main:inst14|G             ; VGA_SYNC:inst5|green_out  ; CLOCK_50                                         ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.581     ; 2.137      ;
; 16.365 ; main:inst14|R             ; VGA_SYNC:inst5|red_out    ; CLOCK_50                                         ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.581     ; 2.086      ;
; 38.282 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.747      ;
; 38.282 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.747      ;
; 38.289 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.740      ;
; 38.289 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.740      ;
; 38.322 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.707      ;
; 38.322 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.707      ;
; 38.341 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.687      ;
; 38.341 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.687      ;
; 38.342 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.686      ;
; 38.344 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.684      ;
; 38.344 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.684      ;
; 38.345 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.683      ;
; 38.348 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.680      ;
; 38.348 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.680      ;
; 38.349 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.679      ;
; 38.351 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.677      ;
; 38.351 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.677      ;
; 38.352 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.676      ;
; 38.364 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.665      ;
; 38.364 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.665      ;
; 38.381 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.647      ;
; 38.381 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.647      ;
; 38.382 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.646      ;
; 38.384 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.644      ;
; 38.384 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.644      ;
; 38.385 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.643      ;
; 38.399 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.630      ;
; 38.399 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.630      ;
; 38.409 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.620      ;
; 38.409 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.620      ;
; 38.422 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.607      ;
; 38.422 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.607      ;
; 38.423 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.605      ;
; 38.423 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.605      ;
; 38.424 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.604      ;
; 38.426 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.602      ;
; 38.426 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.602      ;
; 38.427 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.601      ;
; 38.431 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.598      ;
; 38.431 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.598      ;
; 38.438 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.591      ;
; 38.438 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.591      ;
; 38.458 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.570      ;
; 38.458 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.570      ;
; 38.459 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.569      ;
; 38.461 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.567      ;
; 38.461 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.567      ;
; 38.462 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.566      ;
; 38.468 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.560      ;
; 38.468 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.560      ;
; 38.469 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.559      ;
; 38.471 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.557      ;
; 38.471 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.557      ;
; 38.471 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.558      ;
; 38.471 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.558      ;
; 38.472 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.556      ;
; 38.481 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.547      ;
; 38.481 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.547      ;
; 38.482 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.546      ;
; 38.483 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.549      ;
; 38.483 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.549      ;
; 38.483 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.546      ;
; 38.483 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.546      ;
; 38.484 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.544      ;
; 38.484 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.544      ;
; 38.485 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.543      ;
; 38.507 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 1.526      ;
; 38.507 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 1.526      ;
; 38.513 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.516      ;
; 38.513 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.516      ;
; 38.531 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|h_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.501      ;
; 38.542 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 1.489      ;
; 38.542 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 1.489      ;
; 38.542 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.486      ;
; 38.542 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.486      ;
; 38.543 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 1.488      ;
; 38.543 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.485      ;
; 38.545 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 1.486      ;
; 38.545 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 1.486      ;
; 38.545 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.483      ;
; 38.545 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.483      ;
; 38.546 ; VGA_SYNC:inst5|v_count[1] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 1.485      ;
; 38.546 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|v_count[3] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 1.482      ;
; 38.548 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.481      ;
; 38.548 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.481      ;
; 38.552 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.477      ;
; 38.552 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.477      ;
; 38.557 ; VGA_SYNC:inst5|v_count[5] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 1.476      ;
; 38.557 ; VGA_SYNC:inst5|v_count[5] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 1.476      ;
; 38.558 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[6] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.471      ;
; 38.558 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[4] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 1.471      ;
; 38.559 ; VGA_SYNC:inst5|v_count[9] ; VGA_SYNC:inst5|v_count[1] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 1.474      ;
; 38.559 ; VGA_SYNC:inst5|v_count[9] ; VGA_SYNC:inst5|v_count[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 1.474      ;
; 38.566 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[5] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.466      ;
; 38.566 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[9] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.466      ;
; 38.567 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[7] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.465      ;
; 38.569 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[2] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.463      ;
; 38.569 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[8] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.463      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                        ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.592 ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; 0.000        ; 1.666      ; 0.367      ;
; -1.580 ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 1.654      ; 0.367      ;
; -1.092 ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 1.666      ; 0.367      ;
; -1.080 ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; -0.500       ; 1.654      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|INDEX[0]             ; UART:inst|RX:C2|INDEX[0]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|INDEX[1]             ; UART:inst|RX:C2|INDEX[1]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|INDEX[2]             ; UART:inst|RX:C2|INDEX[2]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|INDEX[3]             ; UART:inst|RX:C2|INDEX[3]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|RX_FLG               ; UART:inst|RX:C2|RX_FLG               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[0]           ; UART:inst|RX:C2|DATAFLL[0]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[9]           ; UART:inst|RX:C2|DATAFLL[9]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[8]           ; UART:inst|RX:C2|DATAFLL[8]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[7]           ; UART:inst|RX:C2|DATAFLL[7]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[6]           ; UART:inst|RX:C2|DATAFLL[6]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[5]           ; UART:inst|RX:C2|DATAFLL[5]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[4]           ; UART:inst|RX:C2|DATAFLL[4]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[3]           ; UART:inst|RX:C2|DATAFLL[3]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[2]           ; UART:inst|RX:C2|DATAFLL[2]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:inst|RX:C2|DATAFLL[1]           ; UART:inst|RX:C2|DATAFLL[1]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; keyboard:inst1|clock_enable          ; keyboard:inst1|clock_enable          ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.244  ; keyboard:inst1|filter[7]             ; keyboard:inst1|filter[6]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.247  ; UART:inst|RX:C2|PRSCL[12]            ; UART:inst|RX:C2|PRSCL[12]            ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; keyboard:inst1|filter[6]             ; keyboard:inst1|filter[5]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; keyboard:inst1|filter[4]             ; keyboard:inst1|filter[3]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; keyboard:inst1|filter[3]             ; keyboard:inst1|filter[2]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.251  ; keyboard:inst1|filter[5]             ; keyboard:inst1|filter[4]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; keyboard:inst1|filter[2]             ; keyboard:inst1|filter[1]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.317  ; UART:inst|RX:C2|DATAFLL[7]           ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 0.468      ;
; 0.318  ; UART:inst|RX:C2|DATAFLL[6]           ; UART:inst|RX:C2|DATA[5]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.470      ;
; 0.334  ; keyboard:inst1|filter[1]             ; keyboard:inst1|filter[0]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.342  ; keyboard:inst1|scan_code[3]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.284      ; 0.778      ;
; 0.358  ; UART:inst|RX:C2|PRSCL[6]             ; UART:inst|RX:C2|PRSCL[6]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|PRSCL[8]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; UART:inst|RX:C2|DATAFLL[2]           ; UART:inst|RX:C2|DATA[1]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; UART:inst|RX:C2|PRSCL[4]             ; UART:inst|RX:C2|PRSCL[4]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|PRSCL[10]            ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|PRSCL[11]            ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; myRam:inst16|Memory~14               ; main:inst14|G                        ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; UART:inst|RX:C2|PRSCL[1]             ; UART:inst|RX:C2|PRSCL[1]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; UART:inst|RX:C2|INDEX[0]             ; UART:inst|RX:C2|DATAFLL[1]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; keyboard:inst1|scan_code[4]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.284      ; 0.804      ;
; 0.373  ; UART:inst|RX:C2|INDEX[2]             ; UART:inst|RX:C2|DATAFLL[4]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|PRSCL[7]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|PRSCL[9]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; UART:inst|RX:C2|PRSCL[5]             ; UART:inst|RX:C2|PRSCL[5]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; myRam:inst16|Memory~15               ; main:inst14|G                        ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.379  ; UART:inst|RX:C2|INDEX[2]             ; UART:inst|RX:C2|DATAFLL[3]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; UART:inst|RX:C2|PRSCL[3]             ; UART:inst|RX:C2|PRSCL[3]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; UART:inst|RX:C2|PRSCL[0]             ; UART:inst|RX:C2|PRSCL[0]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.385  ; UART:inst|RX:C2|INDEX[0]             ; UART:inst|RX:C2|INDEX[1]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.397  ; UART:inst|RX:C2|DATAFLL[9]           ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 0.548      ;
; 0.406  ; keyboard:inst1|scan_code[5]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.284      ; 0.842      ;
; 0.418  ; Writer:inst12|RAM_OUT[0]             ; myRam:inst16|Memory~12               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 0.562      ;
; 0.424  ; UART:inst|LAST_RX[3]                 ; Writer:inst12|RAM_OUT[3]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.315      ; 0.391      ;
; 0.426  ; keyboard:inst1|filter[4]             ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.578      ;
; 0.428  ; UART:inst|LAST_RX[5]                 ; Writer:inst12|RAM_OUT[5]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.315      ; 0.395      ;
; 0.429  ; UART:inst|LAST_RX[7]                 ; Writer:inst12|RAM_OUT[7]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.315      ; 0.396      ;
; 0.429  ; UART:inst|LAST_RX[1]                 ; Writer:inst12|RAM_OUT[1]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.315      ; 0.396      ;
; 0.433  ; keyboard:inst1|scan_code[0]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.284      ; 0.869      ;
; 0.441  ; UART:inst|RX:C2|DATAFLL[0]           ; UART:inst|RX:C2|DATA[6]              ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 0.592      ;
; 0.447  ; UART:inst|RX:C2|PRSCL[2]             ; UART:inst|RX:C2|PRSCL[2]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.599      ;
; 0.448  ; Writer:inst12|RAM_OUT[1]             ; myRam:inst16|Memory~13               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 0.592      ;
; 0.449  ; Writer:inst12|RAM_OUT[6]             ; myRam:inst16|Memory~18               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 0.593      ;
; 0.456  ; Writer:inst12|RAM_OUT[3]             ; myRam:inst16|Memory~15               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 0.600      ;
; 0.458  ; Writer:inst12|RAM_OUT[7]             ; myRam:inst16|Memory~19               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 0.602      ;
; 0.459  ; Writer:inst12|RAM_OUT[5]             ; myRam:inst16|Memory~17               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.008     ; 0.603      ;
; 0.480  ; UART:inst|RX:C2|INDEX[0]             ; UART:inst|RX:C2|DATAFLL[8]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.632      ;
; 0.483  ; UART:inst|RX:C2|INDEX[0]             ; UART:inst|RX:C2|DATAFLL[9]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.635      ;
; 0.485  ; UART:inst|RX:C2|RX_FLG               ; UART:inst|RX:C2|INDEX[3]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.637      ;
; 0.490  ; UART:inst|RX:C2|INDEX[1]             ; UART:inst|RX:C2|DATAFLL[5]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.642      ;
; 0.493  ; UART:inst|RX:C2|INDEX[1]             ; UART:inst|RX:C2|DATAFLL[0]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; keyboard:inst1|scan_code[2]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.284      ; 0.929      ;
; 0.496  ; UART:inst|RX:C2|PRSCL[6]             ; UART:inst|RX:C2|PRSCL[7]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; UART:inst|RX:C2|PRSCL[8]             ; UART:inst|RX:C2|PRSCL[9]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; keyboard:inst1|filter[0]             ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; UART:inst|LAST_RX[4]                 ; Writer:inst12|RAM_OUT[4]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.314      ; 0.462      ;
; 0.501  ; UART:inst|RX:C2|PRSCL[11]            ; UART:inst|RX:C2|PRSCL[12]            ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; UART:inst|RX:C2|PRSCL[10]            ; UART:inst|RX:C2|PRSCL[11]            ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.503  ; UART:inst|RX:C2|PRSCL[1]             ; UART:inst|RX:C2|PRSCL[2]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; keyboard:inst1|scan_code[1]          ; main:inst14|G                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.284      ; 0.939      ;
; 0.506  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[7]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.506  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[6]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.506  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[5]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.506  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[4]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.506  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[3]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.506  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[2]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.506  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[1]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.506  ; keyboard:inst1|clock_enable          ; keyboard:inst1|filter[0]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.506  ; keyboard:inst1|clock_enable          ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.510  ; UART:inst|LAST_RX[0]                 ; Writer:inst12|RAM_OUT[0]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.315      ; 0.477      ;
; 0.512  ; UART:inst|LAST_RX[2]                 ; Writer:inst12|RAM_OUT[2]             ; UART:inst|RX:C2|BUSY                 ; CLOCK_50    ; -0.500       ; 0.315      ; 0.479      ;
; 0.514  ; UART:inst|RX:C2|INDEX[0]             ; UART:inst|RX:C2|INDEX[2]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; UART:inst|RX:C2|PRSCL[7]             ; UART:inst|RX:C2|PRSCL[8]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; UART:inst|RX:C2|PRSCL[9]             ; UART:inst|RX:C2|PRSCL[10]            ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; UART:inst|RX:C2|PRSCL[5]             ; UART:inst|RX:C2|PRSCL[6]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.667      ;
; 0.520  ; UART:inst|RX:C2|PRSCL[3]             ; UART:inst|RX:C2|PRSCL[4]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.672      ;
; 0.521  ; UART:inst|RX:C2|INDEX[3]             ; UART:inst|RX:C2|DATAFLL[0]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.673      ;
; 0.521  ; UART:inst|RX:C2|PRSCL[0]             ; UART:inst|RX:C2|PRSCL[1]             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.673      ;
; 0.528  ; UART:inst|RX:C2|INDEX[3]             ; UART:inst|RX:C2|DATAFLL[8]           ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.680      ;
; 0.530  ; keyboard:inst1|scan_code[3]          ; main:inst14|R                        ; keyboard:inst1|keyboard_clk_filtered ; CLOCK_50    ; 0.000        ; 0.284      ; 0.966      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'UART:inst|RX:C2|BUSY'                                                                                                       ;
+-------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.215 ; UART:inst|RX_FLAG       ; UART:inst|RX_FLAG    ; UART:inst|RX:C2|BUSY ; UART:inst|RX:C2|BUSY ; 0.000        ; 0.000      ; 0.367      ;
; 1.048 ; UART:inst|RX:C2|DATA[6] ; UART:inst|LAST_RX[6] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.313     ; 0.387      ;
; 1.128 ; UART:inst|RX:C2|DATA[0] ; UART:inst|LAST_RX[0] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.465      ;
; 1.136 ; UART:inst|RX:C2|DATA[5] ; UART:inst|LAST_RX[5] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.473      ;
; 1.139 ; UART:inst|RX:C2|DATA[2] ; UART:inst|LAST_RX[2] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.476      ;
; 1.140 ; UART:inst|RX:C2|DATA[7] ; UART:inst|LAST_RX[7] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.477      ;
; 1.140 ; UART:inst|RX:C2|DATA[3] ; UART:inst|LAST_RX[3] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.477      ;
; 1.142 ; UART:inst|RX:C2|DATA[4] ; UART:inst|LAST_RX[4] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.479      ;
; 1.143 ; UART:inst|RX:C2|DATA[1] ; UART:inst|LAST_RX[1] ; CLOCK_50             ; UART:inst|RX:C2|BUSY ; -0.500       ; -0.315     ; 0.480      ;
+-------+-------------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst5|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                              ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.215 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|h_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst5|v_count[2] ; VGA_SYNC:inst5|v_count[2]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst5|v_count[3] ; VGA_SYNC:inst5|v_count[3]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst5|v_count[5] ; VGA_SYNC:inst5|v_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst5|v_count[6] ; VGA_SYNC:inst5|v_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst5|v_count[7] ; VGA_SYNC:inst5|v_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst5|v_count[8] ; VGA_SYNC:inst5|v_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst5|v_count[9] ; VGA_SYNC:inst5|v_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst5|v_count[4] ; VGA_SYNC:inst5|v_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; VGA_SYNC:inst5|v_count[4] ; VGA_SYNC:inst5|vert_sync      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.253 ; VGA_SYNC:inst5|v_count[4] ; VGA_SYNC:inst5|video_on_v     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|h_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|h_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.259 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|h_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.411      ;
; 0.360 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|video_on_h     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.516      ;
; 0.370 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|h_count[2]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.374 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|h_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[3]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; VGA_SYNC:inst5|v_count[9] ; VGA_SYNC:inst5|video_on_v     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.530      ;
; 0.378 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|h_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; VGA_SYNC:inst5|v_count[9] ; VGA_SYNC:inst5|vert_sync      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.533      ;
; 0.400 ; VGA_SYNC:inst5|vert_sync  ; VGA_SYNC:inst5|vert_sync_out  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.551      ;
; 0.423 ; VGA_SYNC:inst5|horiz_sync ; VGA_SYNC:inst5|horiz_sync_out ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.568      ;
; 0.449 ; VGA_SYNC:inst5|video_on_h ; VGA_SYNC:inst5|green_out      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.602      ;
; 0.454 ; VGA_SYNC:inst5|video_on_h ; VGA_SYNC:inst5|red_out        ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.607      ;
; 0.461 ; VGA_SYNC:inst5|h_count[9] ; VGA_SYNC:inst5|video_on_h     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.612      ;
; 0.485 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|video_on_h     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.636      ;
; 0.496 ; VGA_SYNC:inst5|video_on_v ; VGA_SYNC:inst5|green_out      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.651      ;
; 0.497 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|h_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|h_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; VGA_SYNC:inst5|video_on_v ; VGA_SYNC:inst5|red_out        ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.655      ;
; 0.514 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.518 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|h_count[2]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.532 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|h_count[2]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.684      ;
; 0.535 ; VGA_SYNC:inst5|v_count[0] ; VGA_SYNC:inst5|vert_sync      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.543 ; VGA_SYNC:inst5|v_count[0] ; VGA_SYNC:inst5|video_on_v     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
; 0.550 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|h_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.702      ;
; 0.557 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|h_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.557 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|h_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.558 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|h_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.561 ; VGA_SYNC:inst5|v_count[6] ; VGA_SYNC:inst5|vert_sync      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.561 ; VGA_SYNC:inst5|v_count[6] ; VGA_SYNC:inst5|video_on_v     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.563 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|h_count[3]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.565 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|h_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.565 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|h_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|h_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.570 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.584 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.736      ;
; 0.598 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|h_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.598 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.749      ;
; 0.600 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.751      ;
; 0.603 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.604 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.756      ;
; 0.612 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|h_count[3]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.764      ;
; 0.619 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.771      ;
; 0.620 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.772      ;
; 0.620 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.772      ;
; 0.621 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.773      ;
; 0.625 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|h_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.777      ;
; 0.626 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|h_count[3]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.628 ; VGA_SYNC:inst5|h_count[9] ; VGA_SYNC:inst5|h_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.780      ;
; 0.629 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.778      ;
; 0.633 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|h_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.634 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|v_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.783      ;
; 0.635 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.786      ;
; 0.647 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|h_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.652 ; VGA_SYNC:inst5|v_count[3] ; VGA_SYNC:inst5|vert_sync      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.805      ;
; 0.653 ; VGA_SYNC:inst5|v_count[4] ; VGA_SYNC:inst5|v_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.660 ; VGA_SYNC:inst5|v_count[3] ; VGA_SYNC:inst5|video_on_v     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.813      ;
; 0.661 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|h_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.662 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.813      ;
; 0.668 ; VGA_SYNC:inst5|h_count[0] ; VGA_SYNC:inst5|h_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.668 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.671 ; VGA_SYNC:inst5|h_count[4] ; VGA_SYNC:inst5|h_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.678 ; VGA_SYNC:inst5|h_count[7] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.829      ;
; 0.679 ; VGA_SYNC:inst5|v_count[8] ; VGA_SYNC:inst5|v_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.832      ;
; 0.685 ; VGA_SYNC:inst5|h_count[5] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.836      ;
; 0.688 ; VGA_SYNC:inst5|h_count[3] ; VGA_SYNC:inst5|h_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.840      ;
; 0.698 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.847      ;
; 0.698 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|h_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.850      ;
; 0.700 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[4]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.849      ;
; 0.703 ; VGA_SYNC:inst5|v_count[7] ; VGA_SYNC:inst5|vert_sync      ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.856      ;
; 0.703 ; VGA_SYNC:inst5|v_count[7] ; VGA_SYNC:inst5|video_on_v     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.856      ;
; 0.703 ; VGA_SYNC:inst5|h_count[2] ; VGA_SYNC:inst5|h_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.855      ;
; 0.717 ; VGA_SYNC:inst5|h_count[6] ; VGA_SYNC:inst5|horiz_sync     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.868      ;
; 0.717 ; VGA_SYNC:inst5|h_count[1] ; VGA_SYNC:inst5|h_count[6]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.869      ;
; 0.720 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[2]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.868      ;
; 0.720 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[3]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.868      ;
; 0.720 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[8]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.868      ;
; 0.724 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[5]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.872      ;
; 0.724 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[7]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.872      ;
; 0.724 ; VGA_SYNC:inst5|h_count[8] ; VGA_SYNC:inst5|v_count[9]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.872      ;
; 0.725 ; VGA_SYNC:inst5|v_count[0] ; VGA_SYNC:inst5|v_count[1]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.727 ; VGA_SYNC:inst5|v_count[4] ; VGA_SYNC:inst5|v_count[0]     ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.879      ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'keyboard:inst1|keyboard_clk_filtered'                                                                                                                                ;
+-------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|INCNT[1]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.367      ;
; 0.244 ; keyboard:inst1|SHIFTIN[2] ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; keyboard:inst1|SHIFTIN[2] ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; keyboard:inst1|SHIFTIN[1] ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; keyboard:inst1|SHIFTIN[1] ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.397      ;
; 0.330 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|INCNT[1]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; keyboard:inst1|SHIFTIN[0] ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.484      ;
; 0.334 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; keyboard:inst1|SHIFTIN[7] ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; keyboard:inst1|SHIFTIN[6] ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; keyboard:inst1|SHIFTIN[6] ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; keyboard:inst1|SHIFTIN[7] ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; keyboard:inst1|SHIFTIN[4] ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; keyboard:inst1|SHIFTIN[4] ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.490      ;
; 0.340 ; keyboard:inst1|SHIFTIN[5] ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.492      ;
; 0.342 ; keyboard:inst1|SHIFTIN[5] ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.494      ;
; 0.342 ; keyboard:inst1|SHIFTIN[3] ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.494      ;
; 0.342 ; keyboard:inst1|SHIFTIN[3] ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.494      ;
; 0.366 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.518      ;
; 0.370 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.522      ;
; 0.412 ; keyboard:inst1|SHIFTIN[8] ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.002      ; 0.566      ;
; 0.415 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.567      ;
; 0.451 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.603      ;
; 0.461 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.613      ;
; 0.461 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[1]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.613      ;
; 0.461 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.613      ;
; 0.462 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.614      ;
; 0.467 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.619      ;
; 0.519 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[2]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.671      ;
; 0.519 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[3]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.671      ;
; 0.519 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[1]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.671      ;
; 0.519 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|INCNT[0]     ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.671      ;
; 0.527 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.679      ;
; 0.544 ; keyboard:inst1|INCNT[1]   ; keyboard:inst1|READ_CHAR    ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.000      ; 0.696      ;
; 0.826 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.979      ;
; 0.826 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.979      ;
; 0.826 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.979      ;
; 0.826 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.979      ;
; 0.826 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.979      ;
; 0.826 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.979      ;
; 0.826 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.979      ;
; 0.826 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.979      ;
; 0.833 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; -0.001     ; 0.984      ;
; 0.839 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.992      ;
; 0.839 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.992      ;
; 0.839 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.992      ;
; 0.839 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.992      ;
; 0.839 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.992      ;
; 0.839 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.992      ;
; 0.839 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.992      ;
; 0.839 ; keyboard:inst1|READ_CHAR  ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 0.992      ;
; 0.917 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.070      ;
; 0.917 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.070      ;
; 0.917 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.070      ;
; 0.917 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.070      ;
; 0.917 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.070      ;
; 0.917 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.070      ;
; 0.917 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.070      ;
; 0.917 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.070      ;
; 0.924 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.075      ;
; 0.929 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.082      ;
; 0.929 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.082      ;
; 0.929 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.082      ;
; 0.929 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.082      ;
; 0.929 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.082      ;
; 0.929 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.082      ;
; 0.929 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.082      ;
; 0.929 ; keyboard:inst1|INCNT[0]   ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.082      ;
; 0.969 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.122      ;
; 0.969 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.122      ;
; 0.969 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.122      ;
; 0.969 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.122      ;
; 0.969 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.122      ;
; 0.969 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.122      ;
; 0.969 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.122      ;
; 0.969 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.122      ;
; 0.976 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.127      ;
; 0.981 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[4] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.134      ;
; 0.981 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[3] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.134      ;
; 0.981 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[2] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.134      ;
; 0.981 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[1] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.134      ;
; 0.981 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[0] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.134      ;
; 0.981 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[5] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.134      ;
; 0.981 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[6] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.134      ;
; 0.981 ; keyboard:inst1|INCNT[2]   ; keyboard:inst1|scan_code[7] ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.134      ;
; 1.029 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[7]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.182      ;
; 1.029 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[6]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.182      ;
; 1.029 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[5]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.182      ;
; 1.029 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[4]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.182      ;
; 1.029 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[3]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.182      ;
; 1.029 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[2]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.182      ;
; 1.029 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[1]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.182      ;
; 1.029 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[0]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; 0.001      ; 1.182      ;
; 1.036 ; keyboard:inst1|INCNT[3]   ; keyboard:inst1|SHIFTIN[8]   ; keyboard:inst1|keyboard_clk_filtered ; keyboard:inst1|keyboard_clk_filtered ; 0.000        ; -0.001     ; 1.187      ;
+-------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'keyboard:inst1|keyboard_clk_filtered'                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|INCNT[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|READ_CHAR                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|READ_CHAR                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[8]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|SHIFTIN[8]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[7]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; keyboard:inst1|scan_code[7]                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|INCNT[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|READ_CHAR|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|READ_CHAR|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[4]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[5]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[5]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[6]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[6]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[7]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[7]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[8]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|SHIFTIN[8]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|keyboard_clk_filtered|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|keyboard_clk_filtered|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|keyboard_clk_filtered~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|keyboard_clk_filtered~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|keyboard_clk_filtered~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|keyboard_clk_filtered~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[7]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keyboard:inst1|keyboard_clk_filtered ; Rise       ; inst1|scan_code[7]|clk                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'UART:inst|RX:C2|BUSY'                                                                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|LAST_RX[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|RX_FLAG             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Fall       ; UART:inst|RX_FLAG             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|C2|BUSY~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|LAST_RX[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UART:inst|RX:C2|BUSY ; Rise       ; inst|RX_FLAG|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UART:inst|RX:C2|BUSY ; Rise       ; inst|RX_FLAG|clk              ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|BUSY        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|BUSY        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATAFLL[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[1]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[1]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[2]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[2]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[3]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[3]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[4]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[4]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[5]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[5]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[6]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[6]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[7]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|DATA[7]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[0]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[0]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[1]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[1]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[2]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[2]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[3]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|INDEX[3]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[0]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[0]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[10]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[10]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[11]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[11]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[12]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[12]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[1]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[1]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[2]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[2]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[3]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[3]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[4]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[4]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[5]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[5]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[6]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[6]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[7]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[7]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[8]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[8]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[9]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|PRSCL[9]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|RX_FLG      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; UART:inst|RX:C2|RX_FLG      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[0]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[0]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[1]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[1]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[2]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[2]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[3]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[3]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[4]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[4]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[5]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[5]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[6]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[6]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[7]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|RAM_OUT[7]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|W_R           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|W_R           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Writer:inst12|last_flag     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Writer:inst12|last_flag     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; keyboard:inst1|clock_enable ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; keyboard:inst1|clock_enable ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; keyboard:inst1|filter[0]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; keyboard:inst1|filter[0]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; keyboard:inst1|filter[1]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; keyboard:inst1|filter[1]    ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst5|video_PLL_inst|altpll_component|pll|clk[0]'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|green_out      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|green_out      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|h_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|horiz_sync     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|horiz_sync     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|horiz_sync_out ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|horiz_sync_out ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|red_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|red_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[0]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[1]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[2]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[3]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[4]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[5]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[6]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[7]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[8]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|v_count[9]     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|vert_sync      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|vert_sync      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|vert_sync_out  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|vert_sync_out  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|video_on_h     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|video_on_h     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|video_on_v     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst5|video_on_v     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|green_out|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|green_out|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[7]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[7]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[8]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[8]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[9]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|h_count[9]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|horiz_sync_out|clk      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|horiz_sync_out|clk      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|horiz_sync|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|horiz_sync|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|red_out|clk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|red_out|clk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[0]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[1]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[2]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[3]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[4]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[5]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[6]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[7]|clk          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst5|v_count[7]|clk          ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; UART_RXD  ; CLOCK_50                             ; 2.587 ; 2.587 ; Rise       ; CLOCK_50                             ;
; ps2_clk   ; CLOCK_50                             ; 2.716 ; 2.716 ; Rise       ; CLOCK_50                             ;
; KEY[*]    ; keyboard:inst1|keyboard_clk_filtered ; 2.919 ; 2.919 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
;  KEY[0]   ; keyboard:inst1|keyboard_clk_filtered ; 2.919 ; 2.919 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
; ps2_dat   ; keyboard:inst1|keyboard_clk_filtered ; 2.361 ; 2.361 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; UART_RXD  ; CLOCK_50                             ; -1.698 ; -1.698 ; Rise       ; CLOCK_50                             ;
; ps2_clk   ; CLOCK_50                             ; -2.596 ; -2.596 ; Rise       ; CLOCK_50                             ;
; KEY[*]    ; keyboard:inst1|keyboard_clk_filtered ; -2.790 ; -2.790 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
;  KEY[0]   ; keyboard:inst1|keyboard_clk_filtered ; -2.790 ; -2.790 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
; ps2_dat   ; keyboard:inst1|keyboard_clk_filtered ; -2.124 ; -2.124 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; LEDR[*]   ; CLOCK_50             ; 4.730 ; 4.730 ; Rise       ; CLOCK_50                                         ;
;  LEDR[0]  ; CLOCK_50             ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                         ;
;  LEDR[1]  ; CLOCK_50             ; 4.679 ; 4.679 ; Rise       ; CLOCK_50                                         ;
;  LEDR[2]  ; CLOCK_50             ; 4.730 ; 4.730 ; Rise       ; CLOCK_50                                         ;
;  LEDR[3]  ; CLOCK_50             ; 4.671 ; 4.671 ; Rise       ; CLOCK_50                                         ;
;  LEDR[4]  ; CLOCK_50             ; 4.575 ; 4.575 ; Rise       ; CLOCK_50                                         ;
;  LEDR[5]  ; CLOCK_50             ; 4.592 ; 4.592 ; Rise       ; CLOCK_50                                         ;
;  LEDR[6]  ; CLOCK_50             ; 4.569 ; 4.569 ; Rise       ; CLOCK_50                                         ;
;  LEDR[7]  ; CLOCK_50             ; 4.557 ; 4.557 ; Rise       ; CLOCK_50                                         ;
; LEDG[*]   ; UART:inst|RX:C2|BUSY ; 4.396 ; 4.396 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
;  LEDG[1]  ; UART:inst|RX:C2|BUSY ; 4.396 ; 4.396 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
; VGA_BLANK ; CLOCK_50             ; 2.692 ; 2.692 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ; 1.473 ;       ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50             ; 2.127 ; 2.127 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50             ; 2.127 ; 2.127 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50             ; 2.186 ; 2.186 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50             ; 2.010 ; 2.010 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50             ; 2.010 ; 2.010 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50             ; 2.155 ; 2.155 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ;       ; 1.473 ; Fall       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; LEDR[*]   ; CLOCK_50             ; 4.557 ; 4.557 ; Rise       ; CLOCK_50                                         ;
;  LEDR[0]  ; CLOCK_50             ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                         ;
;  LEDR[1]  ; CLOCK_50             ; 4.679 ; 4.679 ; Rise       ; CLOCK_50                                         ;
;  LEDR[2]  ; CLOCK_50             ; 4.730 ; 4.730 ; Rise       ; CLOCK_50                                         ;
;  LEDR[3]  ; CLOCK_50             ; 4.671 ; 4.671 ; Rise       ; CLOCK_50                                         ;
;  LEDR[4]  ; CLOCK_50             ; 4.575 ; 4.575 ; Rise       ; CLOCK_50                                         ;
;  LEDR[5]  ; CLOCK_50             ; 4.592 ; 4.592 ; Rise       ; CLOCK_50                                         ;
;  LEDR[6]  ; CLOCK_50             ; 4.569 ; 4.569 ; Rise       ; CLOCK_50                                         ;
;  LEDR[7]  ; CLOCK_50             ; 4.557 ; 4.557 ; Rise       ; CLOCK_50                                         ;
; LEDG[*]   ; UART:inst|RX:C2|BUSY ; 4.396 ; 4.396 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
;  LEDG[1]  ; UART:inst|RX:C2|BUSY ; 4.396 ; 4.396 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
; VGA_BLANK ; CLOCK_50             ; 2.524 ; 2.524 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ; 1.473 ;       ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50             ; 2.127 ; 2.127 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50             ; 2.127 ; 2.127 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50             ; 2.186 ; 2.186 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50             ; 2.010 ; 2.010 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50             ; 2.010 ; 2.010 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50             ; 2.155 ; 2.155 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ;       ; 1.473 ; Fall       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; -1.464  ; -2.549 ; N/A      ; N/A     ; -0.500              ;
;  CLOCK_50                                         ; -1.414  ; -2.549 ; N/A      ; N/A     ; 9.000               ;
;  UART:inst|RX:C2|BUSY                             ; -0.970  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 13.369  ; 0.215  ; N/A      ; N/A     ; 19.000              ;
;  keyboard:inst1|keyboard_clk_filtered             ; -1.464  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                   ; -41.727 ; -5.085 ; 0.0      ; 0.0     ; -31.0               ;
;  CLOCK_50                                         ; -8.253  ; -5.085 ; N/A      ; N/A     ; 0.000               ;
;  UART:inst|RX:C2|BUSY                             ; -7.503  ; 0.000  ; N/A      ; N/A     ; -9.000              ;
;  inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  keyboard:inst1|keyboard_clk_filtered             ; -25.971 ; 0.000  ; N/A      ; N/A     ; -22.000             ;
+---------------------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; UART_RXD  ; CLOCK_50                             ; 4.987 ; 4.987 ; Rise       ; CLOCK_50                             ;
; ps2_clk   ; CLOCK_50                             ; 4.940 ; 4.940 ; Rise       ; CLOCK_50                             ;
; KEY[*]    ; keyboard:inst1|keyboard_clk_filtered ; 5.407 ; 5.407 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
;  KEY[0]   ; keyboard:inst1|keyboard_clk_filtered ; 5.407 ; 5.407 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
; ps2_dat   ; keyboard:inst1|keyboard_clk_filtered ; 4.270 ; 4.270 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; UART_RXD  ; CLOCK_50                             ; -1.698 ; -1.698 ; Rise       ; CLOCK_50                             ;
; ps2_clk   ; CLOCK_50                             ; -2.596 ; -2.596 ; Rise       ; CLOCK_50                             ;
; KEY[*]    ; keyboard:inst1|keyboard_clk_filtered ; -2.790 ; -2.790 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
;  KEY[0]   ; keyboard:inst1|keyboard_clk_filtered ; -2.790 ; -2.790 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
; ps2_dat   ; keyboard:inst1|keyboard_clk_filtered ; -2.124 ; -2.124 ; Rise       ; keyboard:inst1|keyboard_clk_filtered ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; LEDR[*]   ; CLOCK_50             ; 8.636 ; 8.636 ; Rise       ; CLOCK_50                                         ;
;  LEDR[0]  ; CLOCK_50             ; 8.526 ; 8.526 ; Rise       ; CLOCK_50                                         ;
;  LEDR[1]  ; CLOCK_50             ; 8.497 ; 8.497 ; Rise       ; CLOCK_50                                         ;
;  LEDR[2]  ; CLOCK_50             ; 8.636 ; 8.636 ; Rise       ; CLOCK_50                                         ;
;  LEDR[3]  ; CLOCK_50             ; 8.516 ; 8.516 ; Rise       ; CLOCK_50                                         ;
;  LEDR[4]  ; CLOCK_50             ; 8.300 ; 8.300 ; Rise       ; CLOCK_50                                         ;
;  LEDR[5]  ; CLOCK_50             ; 8.335 ; 8.335 ; Rise       ; CLOCK_50                                         ;
;  LEDR[6]  ; CLOCK_50             ; 8.299 ; 8.299 ; Rise       ; CLOCK_50                                         ;
;  LEDR[7]  ; CLOCK_50             ; 8.274 ; 8.274 ; Rise       ; CLOCK_50                                         ;
; LEDG[*]   ; UART:inst|RX:C2|BUSY ; 8.069 ; 8.069 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
;  LEDG[1]  ; UART:inst|RX:C2|BUSY ; 8.069 ; 8.069 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
; VGA_BLANK ; CLOCK_50             ; 5.400 ; 5.400 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ; 2.937 ;       ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50             ; 4.183 ; 4.183 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50             ; 4.183 ; 4.183 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50             ; 4.267 ; 4.267 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50             ; 3.946 ; 3.946 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50             ; 3.946 ; 3.946 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50             ; 4.223 ; 4.223 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ;       ; 2.937 ; Fall       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+
; LEDR[*]   ; CLOCK_50             ; 4.557 ; 4.557 ; Rise       ; CLOCK_50                                         ;
;  LEDR[0]  ; CLOCK_50             ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                         ;
;  LEDR[1]  ; CLOCK_50             ; 4.679 ; 4.679 ; Rise       ; CLOCK_50                                         ;
;  LEDR[2]  ; CLOCK_50             ; 4.730 ; 4.730 ; Rise       ; CLOCK_50                                         ;
;  LEDR[3]  ; CLOCK_50             ; 4.671 ; 4.671 ; Rise       ; CLOCK_50                                         ;
;  LEDR[4]  ; CLOCK_50             ; 4.575 ; 4.575 ; Rise       ; CLOCK_50                                         ;
;  LEDR[5]  ; CLOCK_50             ; 4.592 ; 4.592 ; Rise       ; CLOCK_50                                         ;
;  LEDR[6]  ; CLOCK_50             ; 4.569 ; 4.569 ; Rise       ; CLOCK_50                                         ;
;  LEDR[7]  ; CLOCK_50             ; 4.557 ; 4.557 ; Rise       ; CLOCK_50                                         ;
; LEDG[*]   ; UART:inst|RX:C2|BUSY ; 4.396 ; 4.396 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
;  LEDG[1]  ; UART:inst|RX:C2|BUSY ; 4.396 ; 4.396 ; Fall       ; UART:inst|RX:C2|BUSY                             ;
; VGA_BLANK ; CLOCK_50             ; 2.524 ; 2.524 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ; 1.473 ;       ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50             ; 2.127 ; 2.127 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50             ; 2.127 ; 2.127 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50             ; 2.186 ; 2.186 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50             ; 2.010 ; 2.010 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50             ; 2.010 ; 2.010 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50             ; 2.155 ; 2.155 ; Rise       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50             ;       ; 1.473 ; Fall       ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+----------------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; 793      ; 0        ; 0        ; 0        ;
; keyboard:inst1|keyboard_clk_filtered             ; CLOCK_50                                         ; 35       ; 3        ; 0        ; 0        ;
; UART:inst|RX:C2|BUSY                             ; CLOCK_50                                         ; 1        ; 20       ; 0        ; 0        ;
; CLOCK_50                                         ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 661      ; 0        ; 0        ; 0        ;
; keyboard:inst1|keyboard_clk_filtered             ; keyboard:inst1|keyboard_clk_filtered             ; 125      ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; UART:inst|RX:C2|BUSY                             ; 0        ; 0        ; 8        ; 0        ;
; UART:inst|RX:C2|BUSY                             ; UART:inst|RX:C2|BUSY                             ; 0        ; 0        ; 0        ; 1        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; 793      ; 0        ; 0        ; 0        ;
; keyboard:inst1|keyboard_clk_filtered             ; CLOCK_50                                         ; 35       ; 3        ; 0        ; 0        ;
; UART:inst|RX:C2|BUSY                             ; CLOCK_50                                         ; 1        ; 20       ; 0        ; 0        ;
; CLOCK_50                                         ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; inst5|video_PLL_inst|altpll_component|pll|clk[0] ; 661      ; 0        ; 0        ; 0        ;
; keyboard:inst1|keyboard_clk_filtered             ; keyboard:inst1|keyboard_clk_filtered             ; 125      ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; UART:inst|RX:C2|BUSY                             ; 0        ; 0        ; 8        ; 0        ;
; UART:inst|RX:C2|BUSY                             ; UART:inst|RX:C2|BUSY                             ; 0        ; 0        ; 0        ; 1        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 75    ; 75   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Apr 11 22:29:47 2020
Info: Command: quartus_sta Altera -c Altera
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Altera.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst5|video_PLL_inst|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst5|video_PLL_inst|altpll_component|pll|clk[0]} {inst5|video_PLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name UART:inst|RX:C2|BUSY UART:inst|RX:C2|BUSY
    Info (332105): create_clock -period 1.000 -name keyboard:inst1|keyboard_clk_filtered keyboard:inst1|keyboard_clk_filtered
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.464
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.464       -25.971 keyboard:inst1|keyboard_clk_filtered 
    Info (332119):    -1.414        -8.253 CLOCK_50 
    Info (332119):    -0.970        -7.503 UART:inst|RX:C2|BUSY 
    Info (332119):    13.369         0.000 inst5|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.549
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.549        -5.085 CLOCK_50 
    Info (332119):     0.391         0.000 UART:inst|RX:C2|BUSY 
    Info (332119):     0.391         0.000 inst5|video_PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 keyboard:inst1|keyboard_clk_filtered 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -22.000 keyboard:inst1|keyboard_clk_filtered 
    Info (332119):    -0.500        -9.000 UART:inst|RX:C2|BUSY 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    19.000         0.000 inst5|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.263
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.263        -1.976 UART:inst|RX:C2|BUSY 
    Info (332119):    -0.178        -2.925 keyboard:inst1|keyboard_clk_filtered 
    Info (332119):    -0.123        -0.306 CLOCK_50 
    Info (332119):    16.314         0.000 inst5|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.592
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.592        -3.172 CLOCK_50 
    Info (332119):     0.215         0.000 UART:inst|RX:C2|BUSY 
    Info (332119):     0.215         0.000 inst5|video_PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 keyboard:inst1|keyboard_clk_filtered 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -22.000 keyboard:inst1|keyboard_clk_filtered 
    Info (332119):    -0.500        -9.000 UART:inst|RX:C2|BUSY 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    19.000         0.000 inst5|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4553 megabytes
    Info: Processing ended: Sat Apr 11 22:29:49 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


