// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_V_address0,
        input_V_ce0,
        input_V_q0,
        conv_out_V_address0,
        conv_out_V_ce0,
        conv_out_V_we0,
        conv_out_V_d0
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_V_address0;
output   input_V_ce0;
input  [31:0] input_V_q0;
output  [10:0] conv_out_V_address0;
output   conv_out_V_ce0;
output   conv_out_V_we0;
output  [31:0] conv_out_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_V_ce0;
reg conv_out_V_ce0;
reg conv_out_V_we0;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] conv_2_weights_V_address0;
reg    conv_2_weights_V_ce0;
wire   [17:0] conv_2_weights_V_q0;
wire   [3:0] conv_2_bias_V_address0;
reg    conv_2_bias_V_ce0;
wire   [15:0] conv_2_bias_V_q0;
wire   [6:0] add_ln8_fu_334_p2;
reg   [6:0] add_ln8_reg_976;
wire    ap_CS_fsm_state2;
wire   [3:0] r_fu_346_p2;
reg   [3:0] r_reg_984;
wire   [3:0] c_fu_358_p2;
reg   [3:0] c_reg_992;
wire    ap_CS_fsm_state3;
wire   [11:0] zext_ln14_fu_382_p1;
reg   [11:0] zext_ln14_reg_997;
wire   [0:0] icmp_ln11_fu_352_p2;
wire   [4:0] f_fu_392_p2;
reg   [4:0] f_reg_1005;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln26_fu_398_p1;
reg   [63:0] zext_ln26_reg_1010;
wire   [0:0] icmp_ln14_fu_386_p2;
wire   [10:0] zext_ln203_10_fu_402_p1;
reg   [10:0] zext_ln203_10_reg_1015;
reg   [10:0] conv_out_V_addr_reg_1020;
wire   [1:0] wr_fu_430_p2;
reg   [1:0] wr_reg_1028;
wire    ap_CS_fsm_state5;
wire  signed [5:0] sext_ln1116_1_fu_458_p1;
reg  signed [5:0] sext_ln1116_1_reg_1033;
wire   [0:0] icmp_ln18_fu_424_p2;
wire   [7:0] mul_ln1117_fu_472_p2;
reg   [7:0] mul_ln1117_reg_1038;
wire   [1:0] wc_fu_488_p2;
reg   [1:0] wc_reg_1051;
wire    ap_CS_fsm_state6;
wire   [6:0] sub_ln1116_1_fu_523_p2;
reg   [6:0] sub_ln1116_1_reg_1056;
wire   [0:0] icmp_ln21_fu_482_p2;
wire   [10:0] sub_ln1117_fu_564_p2;
reg   [10:0] sub_ln1117_reg_1061;
wire   [2:0] ch_fu_576_p2;
reg   [2:0] ch_reg_1069;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln24_fu_570_p2;
reg   [17:0] conv_2_weights_V_loa_reg_1084;
wire    ap_CS_fsm_state8;
reg   [31:0] input_V_load_reg_1089;
wire   [48:0] r_V_fu_629_p2;
reg   [48:0] r_V_reg_1094;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire   [31:0] tmp_V_4_fu_670_p2;
reg   [31:0] tmp_V_4_reg_1104;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln885_fu_676_p2;
reg   [0:0] icmp_ln885_reg_1112;
wire   [0:0] p_Result_34_fu_682_p3;
reg   [0:0] p_Result_34_reg_1116;
wire    ap_CS_fsm_state12;
wire   [31:0] tmp_V_5_fu_694_p3;
reg   [31:0] tmp_V_5_reg_1121;
reg   [31:0] l_fu_711_p3;
reg   [31:0] l_reg_1129;
wire   [10:0] trunc_ln893_fu_719_p1;
reg   [10:0] trunc_ln893_reg_1134;
wire   [31:0] or_ln_fu_820_p3;
reg   [31:0] or_ln_reg_1139;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln908_fu_828_p2;
reg   [0:0] icmp_ln908_reg_1144;
wire   [31:0] add_ln908_fu_834_p2;
reg   [31:0] add_ln908_reg_1149;
wire   [31:0] sub_ln908_fu_840_p2;
reg   [31:0] sub_ln908_reg_1154;
reg   [62:0] m_5_reg_1159;
wire    ap_CS_fsm_state14;
reg   [0:0] tmp_12_reg_1164;
wire   [0:0] icmp_ln924_1_fu_910_p2;
reg   [0:0] icmp_ln924_1_reg_1169;
wire   [63:0] p_Result_36_fu_944_p5;
reg   [63:0] p_Result_36_reg_1174;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln924_fu_956_p2;
reg   [0:0] icmp_ln924_reg_1179;
wire    ap_CS_fsm_state16;
reg   [3:0] r_0_reg_201;
reg   [6:0] phi_mul_reg_213;
reg   [3:0] c_0_reg_225;
wire   [0:0] icmp_ln8_fu_340_p2;
reg   [4:0] f_0_reg_237;
wire    ap_CS_fsm_state18;
reg   [31:0] p_Val2_s_reg_248;
reg   [1:0] wr_0_reg_260;
reg   [31:0] w_sum_1_reg_271;
reg   [1:0] wc_0_reg_283;
reg   [31:0] p_Val2_23_reg_294;
reg   [2:0] ch_0_reg_306;
reg   [31:0] storemerge_reg_317;
wire    ap_CS_fsm_state17;
wire   [0:0] and_ln924_fu_970_p2;
wire   [63:0] zext_ln203_12_fu_415_p1;
wire   [63:0] zext_ln1116_6_fu_608_p1;
wire   [63:0] zext_ln1117_3_fu_618_p1;
wire   [63:0] grp_fu_329_p0;
wire   [6:0] zext_ln203_fu_364_p1;
wire   [6:0] add_ln203_fu_368_p2;
wire   [10:0] tmp_6_fu_374_p3;
wire   [11:0] zext_ln203_11_fu_406_p1;
wire   [11:0] add_ln203_6_fu_410_p2;
wire   [3:0] tmp_4_fu_440_p3;
wire   [4:0] zext_ln1116_2_fu_448_p1;
wire   [4:0] zext_ln1116_fu_436_p1;
wire   [4:0] sub_ln1116_fu_452_p2;
wire   [3:0] zext_ln18_fu_420_p1;
wire   [3:0] add_ln26_fu_462_p2;
wire   [3:0] mul_ln1117_fu_472_p0;
wire   [5:0] zext_ln1116_3_fu_494_p1;
wire   [5:0] add_ln1116_fu_498_p2;
wire   [3:0] trunc_ln1116_fu_503_p1;
wire   [6:0] p_shl_fu_507_p3;
wire   [6:0] tmp_13_fu_515_p3;
wire   [3:0] zext_ln21_fu_478_p1;
wire   [3:0] add_ln26_1_fu_529_p2;
wire   [7:0] zext_ln1117_1_fu_535_p1;
wire   [7:0] add_ln1117_fu_539_p2;
wire   [8:0] tmp_14_fu_552_p3;
wire   [10:0] p_shl1_cast_fu_544_p3;
wire   [10:0] zext_ln1117_2_fu_560_p1;
wire   [6:0] zext_ln1116_4_fu_582_p1;
wire   [6:0] add_ln1116_1_fu_590_p2;
wire   [10:0] tmp_26_cast_fu_595_p3;
wire   [10:0] add_ln1116_2_fu_603_p2;
wire   [10:0] zext_ln1116_5_fu_586_p1;
wire   [10:0] add_ln1117_1_fu_613_p2;
wire  signed [17:0] r_V_fu_629_p0;
wire  signed [31:0] r_V_fu_629_p1;
wire   [47:0] lhs_V_fu_635_p3;
wire   [49:0] zext_ln728_fu_643_p1;
wire   [49:0] zext_ln1192_fu_647_p1;
wire   [49:0] ret_V_fu_650_p2;
wire  signed [31:0] sext_ln1265_fu_666_p1;
wire   [31:0] tmp_V_fu_689_p2;
reg   [31:0] p_Result_35_fu_701_p4;
wire   [31:0] sub_ln894_fu_723_p2;
wire   [31:0] lsb_index_fu_728_p2;
wire   [30:0] tmp_10_fu_734_p4;
wire   [5:0] trunc_ln897_fu_750_p1;
wire   [5:0] sub_ln897_fu_754_p2;
wire   [31:0] zext_ln897_fu_760_p1;
wire   [31:0] lshr_ln897_fu_764_p2;
wire   [31:0] p_Result_s_fu_770_p2;
wire   [0:0] icmp_ln897_fu_744_p2;
wire   [0:0] icmp_ln897_1_fu_775_p2;
wire   [0:0] tmp_11_fu_787_p3;
wire   [0:0] p_Result_32_fu_801_p3;
wire   [0:0] xor_ln899_fu_795_p2;
wire   [0:0] and_ln899_fu_808_p2;
wire   [0:0] a_fu_781_p2;
wire   [0:0] or_ln899_fu_814_p2;
wire   [31:0] lshr_ln908_fu_849_p2;
wire   [63:0] m_fu_846_p1;
wire   [63:0] zext_ln908_1_fu_857_p1;
wire   [63:0] zext_ln908_fu_853_p1;
wire   [63:0] shl_ln908_fu_860_p2;
wire   [63:0] zext_ln911_fu_873_p1;
wire   [63:0] m_1_fu_866_p3;
wire   [63:0] m_2_fu_876_p2;
wire   [51:0] trunc_ln3_fu_900_p4;
wire   [10:0] sub_ln915_fu_926_p2;
wire   [10:0] select_ln915_fu_919_p3;
wire   [10:0] add_ln915_fu_931_p2;
wire   [63:0] m_6_fu_916_p1;
wire   [11:0] tmp_3_fu_937_p3;
wire   [0:0] or_ln924_fu_966_p2;
wire   [0:0] grp_fu_329_p2;
reg   [17:0] ap_NS_fsm;
wire   [7:0] mul_ln1117_fu_472_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
end

conv_2_conv_2_weieOg #(
    .DataWidth( 18 ),
    .AddressRange( 864 ),
    .AddressWidth( 10 ))
conv_2_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_weights_V_address0),
    .ce0(conv_2_weights_V_ce0),
    .q0(conv_2_weights_V_q0)
);

conv_2_conv_2_biafYi #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_bias_V_address0),
    .ce0(conv_2_bias_V_ce0),
    .q0(conv_2_bias_V_q0)
);

cnn_dcmp_64ns_64ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
cnn_dcmp_64ns_64ndEe_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_329_p0),
    .din1(64'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_329_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14_fu_386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c_0_reg_225 <= c_reg_992;
    end else if (((icmp_ln8_fu_340_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_0_reg_225 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ch_0_reg_306 <= ch_reg_1069;
    end else if (((icmp_ln21_fu_482_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ch_0_reg_306 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        f_0_reg_237 <= f_reg_1005;
    end else if (((icmp_ln11_fu_352_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        f_0_reg_237 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_Val2_23_reg_294 <= {{ret_V_fu_650_p2[47:16]}};
    end else if (((icmp_ln21_fu_482_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_Val2_23_reg_294 <= w_sum_1_reg_271;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_482_p2 == 1'd1))) begin
        p_Val2_s_reg_248 <= w_sum_1_reg_271;
    end else if (((icmp_ln14_fu_386_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        p_Val2_s_reg_248 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_352_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul_reg_213 <= add_ln8_reg_976;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_213 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_352_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        r_0_reg_201 <= r_reg_984;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_201 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        if (((icmp_ln885_reg_1112 == 1'd0) & (1'd1 == and_ln924_fu_970_p2))) begin
            storemerge_reg_317 <= tmp_V_4_reg_1104;
        end else if (((1'd0 == and_ln924_fu_970_p2) | (icmp_ln885_reg_1112 == 1'd1))) begin
            storemerge_reg_317 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln24_fu_570_p2 == 1'd1))) begin
        w_sum_1_reg_271 <= p_Val2_23_reg_294;
    end else if (((icmp_ln18_fu_424_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        w_sum_1_reg_271 <= p_Val2_s_reg_248;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln24_fu_570_p2 == 1'd1))) begin
        wc_0_reg_283 <= wc_reg_1051;
    end else if (((icmp_ln18_fu_424_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        wc_0_reg_283 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_482_p2 == 1'd1))) begin
        wr_0_reg_260 <= wr_reg_1028;
    end else if (((icmp_ln14_fu_386_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        wr_0_reg_260 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln8_reg_976 <= add_ln8_fu_334_p2;
        r_reg_984 <= r_fu_346_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln908_reg_1149 <= add_ln908_fu_834_p2;
        icmp_ln908_reg_1144 <= icmp_ln908_fu_828_p2;
        or_ln_reg_1139[0] <= or_ln_fu_820_p3[0];
        sub_ln908_reg_1154 <= sub_ln908_fu_840_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c_reg_992 <= c_fu_358_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ch_reg_1069 <= ch_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_2_weights_V_loa_reg_1084 <= conv_2_weights_V_q0;
        input_V_load_reg_1089 <= input_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14_fu_386_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_out_V_addr_reg_1020 <= zext_ln203_12_fu_415_p1;
        zext_ln203_10_reg_1015[4 : 0] <= zext_ln203_10_fu_402_p1[4 : 0];
        zext_ln26_reg_1010[4 : 0] <= zext_ln26_fu_398_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        f_reg_1005 <= f_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln885_reg_1112 <= icmp_ln885_fu_676_p2;
        tmp_V_4_reg_1104 <= tmp_V_4_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        icmp_ln924_1_reg_1169 <= icmp_ln924_1_fu_910_p2;
        m_5_reg_1159 <= {{m_2_fu_876_p2[63:1]}};
        tmp_12_reg_1164 <= m_2_fu_876_p2[32'd54];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        icmp_ln924_reg_1179 <= icmp_ln924_fu_956_p2;
        p_Result_36_reg_1174 <= p_Result_36_fu_944_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        l_reg_1129 <= l_fu_711_p3;
        p_Result_34_reg_1116 <= tmp_V_4_reg_1104[32'd31];
        tmp_V_5_reg_1121 <= tmp_V_5_fu_694_p3;
        trunc_ln893_reg_1134 <= trunc_ln893_fu_719_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_fu_424_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        mul_ln1117_reg_1038 <= mul_ln1117_fu_472_p2;
        sext_ln1116_1_reg_1033 <= sext_ln1116_1_fu_458_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        r_V_reg_1094 <= r_V_fu_629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_482_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        sub_ln1116_1_reg_1056[6 : 1] <= sub_ln1116_1_fu_523_p2[6 : 1];
        sub_ln1117_reg_1061[10 : 1] <= sub_ln1117_fu_564_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        wc_reg_1051 <= wc_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        wr_reg_1028 <= wr_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_352_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        zext_ln14_reg_997[10 : 4] <= zext_ln14_fu_382_p1[10 : 4];
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_340_p2 == 1'd1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_340_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_2_bias_V_ce0 = 1'b1;
    end else begin
        conv_2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_2_weights_V_ce0 = 1'b1;
    end else begin
        conv_2_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        conv_out_V_ce0 = 1'b1;
    end else begin
        conv_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        conv_out_V_we0 = 1'b1;
    end else begin
        conv_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_V_ce0 = 1'b1;
    end else begin
        input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_340_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln11_fu_352_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln14_fu_386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln18_fu_424_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_482_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln24_fu_570_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln885_fu_676_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_781_p2 = (icmp_ln897_fu_744_p2 & icmp_ln897_1_fu_775_p2);

assign add_ln1116_1_fu_590_p2 = (zext_ln1116_4_fu_582_p1 + sub_ln1116_1_reg_1056);

assign add_ln1116_2_fu_603_p2 = (zext_ln203_10_reg_1015 + tmp_26_cast_fu_595_p3);

assign add_ln1116_fu_498_p2 = ($signed(zext_ln1116_3_fu_494_p1) + $signed(sext_ln1116_1_reg_1033));

assign add_ln1117_1_fu_613_p2 = (zext_ln1116_5_fu_586_p1 + sub_ln1117_reg_1061);

assign add_ln1117_fu_539_p2 = (zext_ln1117_1_fu_535_p1 + mul_ln1117_reg_1038);

assign add_ln203_6_fu_410_p2 = (zext_ln14_reg_997 + zext_ln203_11_fu_406_p1);

assign add_ln203_fu_368_p2 = (phi_mul_reg_213 + zext_ln203_fu_364_p1);

assign add_ln26_1_fu_529_p2 = (c_0_reg_225 + zext_ln21_fu_478_p1);

assign add_ln26_fu_462_p2 = (zext_ln18_fu_420_p1 + r_0_reg_201);

assign add_ln8_fu_334_p2 = (phi_mul_reg_213 + 7'd11);

assign add_ln908_fu_834_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_fu_723_p2));

assign add_ln915_fu_931_p2 = (sub_ln915_fu_926_p2 + select_ln915_fu_919_p3);

assign and_ln899_fu_808_p2 = (xor_ln899_fu_795_p2 & p_Result_32_fu_801_p3);

assign and_ln924_fu_970_p2 = (or_ln924_fu_966_p2 & grp_fu_329_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign c_fu_358_p2 = (c_0_reg_225 + 4'd1);

assign ch_fu_576_p2 = (ch_0_reg_306 + 3'd1);

assign conv_2_bias_V_address0 = zext_ln26_reg_1010;

assign conv_2_weights_V_address0 = zext_ln1116_6_fu_608_p1;

assign conv_out_V_address0 = conv_out_V_addr_reg_1020;

assign conv_out_V_d0 = storemerge_reg_317;

assign f_fu_392_p2 = (f_0_reg_237 + 5'd1);

assign grp_fu_329_p0 = p_Result_36_reg_1174;

assign icmp_ln11_fu_352_p2 = ((c_0_reg_225 == 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_386_p2 = ((f_0_reg_237 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_424_p2 = ((wr_0_reg_260 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_482_p2 = ((wc_0_reg_283 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_570_p2 = ((ch_0_reg_306 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln885_fu_676_p2 = ((tmp_V_4_fu_670_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_1_fu_775_p2 = ((p_Result_s_fu_770_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_fu_744_p2 = (($signed(tmp_10_fu_734_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_340_p2 = ((r_0_reg_201 == 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln908_fu_828_p2 = (($signed(lsb_index_fu_728_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln924_1_fu_910_p2 = ((trunc_ln3_fu_900_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_fu_956_p2 = ((add_ln915_fu_931_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign input_V_address0 = zext_ln1117_3_fu_618_p1;


always @ (p_Result_35_fu_701_p4) begin
    if (p_Result_35_fu_701_p4[0] == 1'b1) begin
        l_fu_711_p3 = 32'd0;
    end else if (p_Result_35_fu_701_p4[1] == 1'b1) begin
        l_fu_711_p3 = 32'd1;
    end else if (p_Result_35_fu_701_p4[2] == 1'b1) begin
        l_fu_711_p3 = 32'd2;
    end else if (p_Result_35_fu_701_p4[3] == 1'b1) begin
        l_fu_711_p3 = 32'd3;
    end else if (p_Result_35_fu_701_p4[4] == 1'b1) begin
        l_fu_711_p3 = 32'd4;
    end else if (p_Result_35_fu_701_p4[5] == 1'b1) begin
        l_fu_711_p3 = 32'd5;
    end else if (p_Result_35_fu_701_p4[6] == 1'b1) begin
        l_fu_711_p3 = 32'd6;
    end else if (p_Result_35_fu_701_p4[7] == 1'b1) begin
        l_fu_711_p3 = 32'd7;
    end else if (p_Result_35_fu_701_p4[8] == 1'b1) begin
        l_fu_711_p3 = 32'd8;
    end else if (p_Result_35_fu_701_p4[9] == 1'b1) begin
        l_fu_711_p3 = 32'd9;
    end else if (p_Result_35_fu_701_p4[10] == 1'b1) begin
        l_fu_711_p3 = 32'd10;
    end else if (p_Result_35_fu_701_p4[11] == 1'b1) begin
        l_fu_711_p3 = 32'd11;
    end else if (p_Result_35_fu_701_p4[12] == 1'b1) begin
        l_fu_711_p3 = 32'd12;
    end else if (p_Result_35_fu_701_p4[13] == 1'b1) begin
        l_fu_711_p3 = 32'd13;
    end else if (p_Result_35_fu_701_p4[14] == 1'b1) begin
        l_fu_711_p3 = 32'd14;
    end else if (p_Result_35_fu_701_p4[15] == 1'b1) begin
        l_fu_711_p3 = 32'd15;
    end else if (p_Result_35_fu_701_p4[16] == 1'b1) begin
        l_fu_711_p3 = 32'd16;
    end else if (p_Result_35_fu_701_p4[17] == 1'b1) begin
        l_fu_711_p3 = 32'd17;
    end else if (p_Result_35_fu_701_p4[18] == 1'b1) begin
        l_fu_711_p3 = 32'd18;
    end else if (p_Result_35_fu_701_p4[19] == 1'b1) begin
        l_fu_711_p3 = 32'd19;
    end else if (p_Result_35_fu_701_p4[20] == 1'b1) begin
        l_fu_711_p3 = 32'd20;
    end else if (p_Result_35_fu_701_p4[21] == 1'b1) begin
        l_fu_711_p3 = 32'd21;
    end else if (p_Result_35_fu_701_p4[22] == 1'b1) begin
        l_fu_711_p3 = 32'd22;
    end else if (p_Result_35_fu_701_p4[23] == 1'b1) begin
        l_fu_711_p3 = 32'd23;
    end else if (p_Result_35_fu_701_p4[24] == 1'b1) begin
        l_fu_711_p3 = 32'd24;
    end else if (p_Result_35_fu_701_p4[25] == 1'b1) begin
        l_fu_711_p3 = 32'd25;
    end else if (p_Result_35_fu_701_p4[26] == 1'b1) begin
        l_fu_711_p3 = 32'd26;
    end else if (p_Result_35_fu_701_p4[27] == 1'b1) begin
        l_fu_711_p3 = 32'd27;
    end else if (p_Result_35_fu_701_p4[28] == 1'b1) begin
        l_fu_711_p3 = 32'd28;
    end else if (p_Result_35_fu_701_p4[29] == 1'b1) begin
        l_fu_711_p3 = 32'd29;
    end else if (p_Result_35_fu_701_p4[30] == 1'b1) begin
        l_fu_711_p3 = 32'd30;
    end else if (p_Result_35_fu_701_p4[31] == 1'b1) begin
        l_fu_711_p3 = 32'd31;
    end else begin
        l_fu_711_p3 = 32'd32;
    end
end

assign lhs_V_fu_635_p3 = {{p_Val2_23_reg_294}, {16'd0}};

assign lsb_index_fu_728_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_fu_723_p2));

assign lshr_ln897_fu_764_p2 = 32'd4294967295 >> zext_ln897_fu_760_p1;

assign lshr_ln908_fu_849_p2 = tmp_V_5_reg_1121 >> add_ln908_reg_1149;

assign m_1_fu_866_p3 = ((icmp_ln908_reg_1144[0:0] === 1'b1) ? zext_ln908_fu_853_p1 : shl_ln908_fu_860_p2);

assign m_2_fu_876_p2 = (zext_ln911_fu_873_p1 + m_1_fu_866_p3);

assign m_6_fu_916_p1 = m_5_reg_1159;

assign m_fu_846_p1 = tmp_V_5_reg_1121;

assign mul_ln1117_fu_472_p0 = mul_ln1117_fu_472_p00;

assign mul_ln1117_fu_472_p00 = add_ln26_fu_462_p2;

assign mul_ln1117_fu_472_p2 = (mul_ln1117_fu_472_p0 * $signed('hD));

assign or_ln899_fu_814_p2 = (and_ln899_fu_808_p2 | a_fu_781_p2);

assign or_ln924_fu_966_p2 = (icmp_ln924_reg_1179 | icmp_ln924_1_reg_1169);

assign or_ln_fu_820_p3 = {{31'd0}, {or_ln899_fu_814_p2}};

assign p_Result_32_fu_801_p3 = tmp_V_5_reg_1121[lsb_index_fu_728_p2];

assign p_Result_34_fu_682_p3 = tmp_V_4_reg_1104[32'd31];

integer ap_tvar_int_0;

always @ (tmp_V_5_fu_694_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_35_fu_701_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_35_fu_701_p4[ap_tvar_int_0] = tmp_V_5_fu_694_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_36_fu_944_p5 = {{tmp_3_fu_937_p3}, {m_6_fu_916_p1[51:0]}};

assign p_Result_s_fu_770_p2 = (tmp_V_5_reg_1121 & lshr_ln897_fu_764_p2);

assign p_shl1_cast_fu_544_p3 = {{add_ln1117_fu_539_p2}, {3'd0}};

assign p_shl_fu_507_p3 = {{trunc_ln1116_fu_503_p1}, {3'd0}};

assign r_V_fu_629_p0 = conv_2_weights_V_loa_reg_1084;

assign r_V_fu_629_p1 = input_V_load_reg_1089;

assign r_V_fu_629_p2 = ($signed(r_V_fu_629_p0) * $signed(r_V_fu_629_p1));

assign r_fu_346_p2 = (r_0_reg_201 + 4'd1);

assign ret_V_fu_650_p2 = (zext_ln728_fu_643_p1 + zext_ln1192_fu_647_p1);

assign select_ln915_fu_919_p3 = ((tmp_12_reg_1164[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign sext_ln1116_1_fu_458_p1 = $signed(sub_ln1116_fu_452_p2);

assign sext_ln1265_fu_666_p1 = $signed(conv_2_bias_V_q0);

assign shl_ln908_fu_860_p2 = m_fu_846_p1 << zext_ln908_1_fu_857_p1;

assign sub_ln1116_1_fu_523_p2 = (p_shl_fu_507_p3 - tmp_13_fu_515_p3);

assign sub_ln1116_fu_452_p2 = (zext_ln1116_2_fu_448_p1 - zext_ln1116_fu_436_p1);

assign sub_ln1117_fu_564_p2 = (p_shl1_cast_fu_544_p3 - zext_ln1117_2_fu_560_p1);

assign sub_ln894_fu_723_p2 = (32'd32 - l_reg_1129);

assign sub_ln897_fu_754_p2 = (6'd22 - trunc_ln897_fu_750_p1);

assign sub_ln908_fu_840_p2 = (32'd54 - sub_ln894_fu_723_p2);

assign sub_ln915_fu_926_p2 = (11'd16 - trunc_ln893_reg_1134);

assign tmp_10_fu_734_p4 = {{lsb_index_fu_728_p2[31:1]}};

assign tmp_11_fu_787_p3 = lsb_index_fu_728_p2[32'd31];

assign tmp_13_fu_515_p3 = {{add_ln1116_fu_498_p2}, {1'd0}};

assign tmp_14_fu_552_p3 = {{add_ln1117_fu_539_p2}, {1'd0}};

assign tmp_26_cast_fu_595_p3 = {{add_ln1116_1_fu_590_p2}, {4'd0}};

assign tmp_3_fu_937_p3 = {{p_Result_34_reg_1116}, {add_ln915_fu_931_p2}};

assign tmp_4_fu_440_p3 = {{wr_0_reg_260}, {2'd0}};

assign tmp_6_fu_374_p3 = {{add_ln203_fu_368_p2}, {4'd0}};

assign tmp_V_4_fu_670_p2 = ($signed(sext_ln1265_fu_666_p1) + $signed(p_Val2_s_reg_248));

assign tmp_V_5_fu_694_p3 = ((p_Result_34_fu_682_p3[0:0] === 1'b1) ? tmp_V_fu_689_p2 : tmp_V_4_reg_1104);

assign tmp_V_fu_689_p2 = (32'd0 - tmp_V_4_reg_1104);

assign trunc_ln1116_fu_503_p1 = add_ln1116_fu_498_p2[3:0];

assign trunc_ln3_fu_900_p4 = {{m_2_fu_876_p2[52:1]}};

assign trunc_ln893_fu_719_p1 = l_fu_711_p3[10:0];

assign trunc_ln897_fu_750_p1 = sub_ln894_fu_723_p2[5:0];

assign wc_fu_488_p2 = (wc_0_reg_283 + 2'd1);

assign wr_fu_430_p2 = (wr_0_reg_260 + 2'd1);

assign xor_ln899_fu_795_p2 = (tmp_11_fu_787_p3 ^ 1'd1);

assign zext_ln1116_2_fu_448_p1 = tmp_4_fu_440_p3;

assign zext_ln1116_3_fu_494_p1 = wc_0_reg_283;

assign zext_ln1116_4_fu_582_p1 = ch_0_reg_306;

assign zext_ln1116_5_fu_586_p1 = ch_0_reg_306;

assign zext_ln1116_6_fu_608_p1 = add_ln1116_2_fu_603_p2;

assign zext_ln1116_fu_436_p1 = wr_0_reg_260;

assign zext_ln1117_1_fu_535_p1 = add_ln26_1_fu_529_p2;

assign zext_ln1117_2_fu_560_p1 = tmp_14_fu_552_p3;

assign zext_ln1117_3_fu_618_p1 = add_ln1117_1_fu_613_p2;

assign zext_ln1192_fu_647_p1 = r_V_reg_1094;

assign zext_ln14_fu_382_p1 = tmp_6_fu_374_p3;

assign zext_ln18_fu_420_p1 = wr_0_reg_260;

assign zext_ln203_10_fu_402_p1 = f_0_reg_237;

assign zext_ln203_11_fu_406_p1 = f_0_reg_237;

assign zext_ln203_12_fu_415_p1 = add_ln203_6_fu_410_p2;

assign zext_ln203_fu_364_p1 = c_0_reg_225;

assign zext_ln21_fu_478_p1 = wc_0_reg_283;

assign zext_ln26_fu_398_p1 = f_0_reg_237;

assign zext_ln728_fu_643_p1 = lhs_V_fu_635_p3;

assign zext_ln897_fu_760_p1 = sub_ln897_fu_754_p2;

assign zext_ln908_1_fu_857_p1 = sub_ln908_reg_1154;

assign zext_ln908_fu_853_p1 = lshr_ln908_fu_849_p2;

assign zext_ln911_fu_873_p1 = or_ln_reg_1139;

always @ (posedge ap_clk) begin
    zext_ln14_reg_997[3:0] <= 4'b0000;
    zext_ln14_reg_997[11] <= 1'b0;
    zext_ln26_reg_1010[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln203_10_reg_1015[10:5] <= 6'b000000;
    sub_ln1116_1_reg_1056[0] <= 1'b0;
    sub_ln1117_reg_1061[0] <= 1'b0;
    or_ln_reg_1139[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //conv_2
