<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_build_phase</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic1747"></a><div class="CTopic TClass LSystemVerilog first">
 <div class="CTitle">uvm_build_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1747"><a class="CPEntry Parent TClass" href="../../index.html#SystemVerilogClass:uvm_topdown_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1732);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_topdown_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_build_phase</div></div></div>
 <div class="CBody"><p>Create and configure of testbench structure</p><p><a href="../../index.html#SystemVerilogClass:uvm_topdown_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1732);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_topdown_phase</a> that calls the <a href="../../index.html#SystemVerilogClass:uvm_component:build_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1575);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component::build_phase</a> method.</p><p>Upon entry: - The top-level components have been instantiated under <a href="../../index.html#SystemVerilogClass:uvm_root" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1982);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_root</a>.&nbsp; - Current simulation time is still equal to 0 but some &quot;delta cycles&quot; may have occurred</p><div class="CHeading">Typical Uses</div><ul><li><p>Instantiate sub-components.</p></li><li><p>Instantiate register model.</p></li><li><p>Get configuration values for the component being built.</p></li><li><p>Set configuration values for sub-components.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>All <a href="../../index.html#SystemVerilogClass:uvm_component" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component</a>s have been instantiated.</p></li></ul></div>
</div>

</body></html>