module signal_retiever (clk,out_signal,sin,cos,squ,saw,select)

input clk;
input [11:0] sin,cos,squ,saw;
input [2:0] select;

output [11:0] out_signal;

parameter sin_s = 2'b00;
parameter cos_s = 2'b01;
parameter squ_s = 2'b10;
parameter saw_s = 2'b11;

always @ (posedge clk)
begin
	
	case(select)
		sin_s:
			out_signal <= sin;
			
		cos_s:
			out_signal <= cos;
		
		squ_s:
			out_signal <= squ;
		
		saw_s:
			out_signal <= saw;
		
	endcase

end

endmodule
