/*
Developer   - Sriram Venkata Krishna
Date        - 16-09-2025
Platform    - HDL Bits
*/

//082. D Flip Flops

module top_module 
    (
        input clk,
        input [7:0] d,
        output [7:0] q
    );
    
    integer i;
    
    always @(posedge clk) begin
        for(i =0; i < 8; i++) begin
            q[i] = d[i];
        end
    end

endmodule
