#[doc = "Register `CPUIMR2` reader"]
pub type R = crate::R<Cpuimr2Spec>;
#[doc = "Register `CPUIMR2` writer"]
pub type W = crate::W<Cpuimr2Spec>;
#[doc = "Field `MR0` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr0R = crate::BitReader;
#[doc = "Field `MR0` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR1` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr1R = crate::BitReader;
#[doc = "Field `MR1` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR2` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr2R = crate::BitReader;
#[doc = "Field `MR2` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR3` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr3R = crate::BitReader;
#[doc = "Field `MR3` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR4` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr4R = crate::BitReader;
#[doc = "Field `MR4` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR5` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr5R = crate::BitReader;
#[doc = "Field `MR5` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR6` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr6R = crate::BitReader;
#[doc = "Field `MR6` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR7` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr7R = crate::BitReader;
#[doc = "Field `MR7` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR8` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr8R = crate::BitReader;
#[doc = "Field `MR8` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR9` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr9R = crate::BitReader;
#[doc = "Field `MR9` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR10` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr10R = crate::BitReader;
#[doc = "Field `MR10` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR11` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr11R = crate::BitReader;
#[doc = "Field `MR11` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR12` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr12R = crate::BitReader;
#[doc = "Field `MR12` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR14` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr14R = crate::BitReader;
#[doc = "Field `MR14` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR15` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr15R = crate::BitReader;
#[doc = "Field `MR15` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR16` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr16R = crate::BitReader;
#[doc = "Field `MR16` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR17` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr17R = crate::BitReader;
#[doc = "Field `MR17` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR18` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr18R = crate::BitReader;
#[doc = "Field `MR18` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR19` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr19R = crate::BitReader;
#[doc = "Field `MR19` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR20` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr20R = crate::BitReader;
#[doc = "Field `MR20` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR21` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr21R = crate::BitReader;
#[doc = "Field `MR21` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR22` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr22R = crate::BitReader;
#[doc = "Field `MR22` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR23` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr23R = crate::BitReader;
#[doc = "Field `MR23` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR24` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr24R = crate::BitReader;
#[doc = "Field `MR24` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR25` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr25R = crate::BitReader;
#[doc = "Field `MR25` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR26` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr26R = crate::BitReader;
#[doc = "Field `MR26` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR27` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr27R = crate::BitReader;
#[doc = "Field `MR27` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr27W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR28` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr28R = crate::BitReader;
#[doc = "Field `MR28` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr28W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR29` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr29R = crate::BitReader;
#[doc = "Field `MR29` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr29W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR30` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr30R = crate::BitReader;
#[doc = "Field `MR30` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr30W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR31` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr31R = crate::BitReader;
#[doc = "Field `MR31` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr31W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr0(&self) -> Mr0R {
        Mr0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr1(&self) -> Mr1R {
        Mr1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr2(&self) -> Mr2R {
        Mr2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr3(&self) -> Mr3R {
        Mr3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr4(&self) -> Mr4R {
        Mr4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr5(&self) -> Mr5R {
        Mr5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr6(&self) -> Mr6R {
        Mr6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr7(&self) -> Mr7R {
        Mr7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr8(&self) -> Mr8R {
        Mr8R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr9(&self) -> Mr9R {
        Mr9R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr10(&self) -> Mr10R {
        Mr10R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr11(&self) -> Mr11R {
        Mr11R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr12(&self) -> Mr12R {
        Mr12R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 14 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr14(&self) -> Mr14R {
        Mr14R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr15(&self) -> Mr15R {
        Mr15R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr16(&self) -> Mr16R {
        Mr16R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr17(&self) -> Mr17R {
        Mr17R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr18(&self) -> Mr18R {
        Mr18R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr19(&self) -> Mr19R {
        Mr19R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr20(&self) -> Mr20R {
        Mr20R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr21(&self) -> Mr21R {
        Mr21R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr22(&self) -> Mr22R {
        Mr22R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr23(&self) -> Mr23R {
        Mr23R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr24(&self) -> Mr24R {
        Mr24R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr25(&self) -> Mr25R {
        Mr25R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr26(&self) -> Mr26R {
        Mr26R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr27(&self) -> Mr27R {
        Mr27R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr28(&self) -> Mr28R {
        Mr28R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr29(&self) -> Mr29R {
        Mr29R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr30(&self) -> Mr30R {
        Mr30R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr31(&self) -> Mr31R {
        Mr31R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr0(&mut self) -> Mr0W<Cpuimr2Spec> {
        Mr0W::new(self, 0)
    }
    #[doc = "Bit 1 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr1(&mut self) -> Mr1W<Cpuimr2Spec> {
        Mr1W::new(self, 1)
    }
    #[doc = "Bit 2 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr2(&mut self) -> Mr2W<Cpuimr2Spec> {
        Mr2W::new(self, 2)
    }
    #[doc = "Bit 3 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr3(&mut self) -> Mr3W<Cpuimr2Spec> {
        Mr3W::new(self, 3)
    }
    #[doc = "Bit 4 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr4(&mut self) -> Mr4W<Cpuimr2Spec> {
        Mr4W::new(self, 4)
    }
    #[doc = "Bit 5 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr5(&mut self) -> Mr5W<Cpuimr2Spec> {
        Mr5W::new(self, 5)
    }
    #[doc = "Bit 6 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr6(&mut self) -> Mr6W<Cpuimr2Spec> {
        Mr6W::new(self, 6)
    }
    #[doc = "Bit 7 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr7(&mut self) -> Mr7W<Cpuimr2Spec> {
        Mr7W::new(self, 7)
    }
    #[doc = "Bit 8 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr8(&mut self) -> Mr8W<Cpuimr2Spec> {
        Mr8W::new(self, 8)
    }
    #[doc = "Bit 9 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr9(&mut self) -> Mr9W<Cpuimr2Spec> {
        Mr9W::new(self, 9)
    }
    #[doc = "Bit 10 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr10(&mut self) -> Mr10W<Cpuimr2Spec> {
        Mr10W::new(self, 10)
    }
    #[doc = "Bit 11 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr11(&mut self) -> Mr11W<Cpuimr2Spec> {
        Mr11W::new(self, 11)
    }
    #[doc = "Bit 12 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr12(&mut self) -> Mr12W<Cpuimr2Spec> {
        Mr12W::new(self, 12)
    }
    #[doc = "Bit 14 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr14(&mut self) -> Mr14W<Cpuimr2Spec> {
        Mr14W::new(self, 14)
    }
    #[doc = "Bit 15 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr15(&mut self) -> Mr15W<Cpuimr2Spec> {
        Mr15W::new(self, 15)
    }
    #[doc = "Bit 16 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr16(&mut self) -> Mr16W<Cpuimr2Spec> {
        Mr16W::new(self, 16)
    }
    #[doc = "Bit 17 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr17(&mut self) -> Mr17W<Cpuimr2Spec> {
        Mr17W::new(self, 17)
    }
    #[doc = "Bit 18 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr18(&mut self) -> Mr18W<Cpuimr2Spec> {
        Mr18W::new(self, 18)
    }
    #[doc = "Bit 19 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr19(&mut self) -> Mr19W<Cpuimr2Spec> {
        Mr19W::new(self, 19)
    }
    #[doc = "Bit 20 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr20(&mut self) -> Mr20W<Cpuimr2Spec> {
        Mr20W::new(self, 20)
    }
    #[doc = "Bit 21 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr21(&mut self) -> Mr21W<Cpuimr2Spec> {
        Mr21W::new(self, 21)
    }
    #[doc = "Bit 22 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr22(&mut self) -> Mr22W<Cpuimr2Spec> {
        Mr22W::new(self, 22)
    }
    #[doc = "Bit 23 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr23(&mut self) -> Mr23W<Cpuimr2Spec> {
        Mr23W::new(self, 23)
    }
    #[doc = "Bit 24 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr24(&mut self) -> Mr24W<Cpuimr2Spec> {
        Mr24W::new(self, 24)
    }
    #[doc = "Bit 25 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr25(&mut self) -> Mr25W<Cpuimr2Spec> {
        Mr25W::new(self, 25)
    }
    #[doc = "Bit 26 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr26(&mut self) -> Mr26W<Cpuimr2Spec> {
        Mr26W::new(self, 26)
    }
    #[doc = "Bit 27 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr27(&mut self) -> Mr27W<Cpuimr2Spec> {
        Mr27W::new(self, 27)
    }
    #[doc = "Bit 28 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr28(&mut self) -> Mr28W<Cpuimr2Spec> {
        Mr28W::new(self, 28)
    }
    #[doc = "Bit 29 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr29(&mut self) -> Mr29W<Cpuimr2Spec> {
        Mr29W::new(self, 29)
    }
    #[doc = "Bit 30 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr30(&mut self) -> Mr30W<Cpuimr2Spec> {
        Mr30W::new(self, 30)
    }
    #[doc = "Bit 31 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr31(&mut self) -> Mr31W<Cpuimr2Spec> {
        Mr31W::new(self, 31)
    }
}
#[doc = "EXTI interrupt mask register\n\nYou can [`read`](crate::Reg::read) this register and get [`cpuimr2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cpuimr2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Cpuimr2Spec;
impl crate::RegisterSpec for Cpuimr2Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cpuimr2::R`](R) reader structure"]
impl crate::Readable for Cpuimr2Spec {}
#[doc = "`write(|w| ..)` method takes [`cpuimr2::W`](W) writer structure"]
impl crate::Writable for Cpuimr2Spec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets CPUIMR2 to value 0"]
impl crate::Resettable for Cpuimr2Spec {}
