{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524853018608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524853018614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 11:16:58 2018 " "Processing started: Fri Apr 27 11:16:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524853018614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524853018614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bubble4 -c bubble4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off bubble4 -c bubble4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524853018614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524853019138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524853019138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulm/onedrive/documents/lab3stuff/lab3sort2/lab3sortp1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/paulm/onedrive/documents/lab3stuff/lab3sort2/lab3sortp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3sortp1 " "Found entity 1: lab3sortp1" {  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524853030604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524853030604 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bubble4.v 1 1 " "Using design file bubble4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bubble4 " "Found entity 1: bubble4" {  } { { "bubble4.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3bub/bubble4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524853030667 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1524853030667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bubble4 " "Elaborating entity \"bubble4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524853030667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3sortp1 lab3sortp1:lab3sortp1_1 " "Elaborating entity \"lab3sortp1\" for hierarchy \"lab3sortp1:lab3sortp1_1\"" {  } { { "bubble4.v" "lab3sortp1_1" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3bub/bubble4.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524853030688 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 lab3sortp1.v(48) " "Verilog HDL Always Construct warning at lab3sortp1.v(48): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524853030688 "|bubble4|lab3sortp1:lab3sortp1_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out0 lab3sortp1.v(48) " "Verilog HDL Always Construct warning at lab3sortp1.v(48): inferring latch(es) for variable \"out0\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524853030689 "|bubble4|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] lab3sortp1.v(54) " "Inferred latch for \"out0\[0\]\" at lab3sortp1.v(54)" {  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524853030689 "|bubble4|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] lab3sortp1.v(54) " "Inferred latch for \"out0\[1\]\" at lab3sortp1.v(54)" {  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524853030689 "|bubble4|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] lab3sortp1.v(54) " "Inferred latch for \"out0\[2\]\" at lab3sortp1.v(54)" {  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524853030689 "|bubble4|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] lab3sortp1.v(54) " "Inferred latch for \"out0\[3\]\" at lab3sortp1.v(54)" {  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524853030689 "|bubble4|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] lab3sortp1.v(54) " "Inferred latch for \"out1\[0\]\" at lab3sortp1.v(54)" {  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524853030689 "|bubble4|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] lab3sortp1.v(54) " "Inferred latch for \"out1\[1\]\" at lab3sortp1.v(54)" {  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524853030690 "|bubble4|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] lab3sortp1.v(54) " "Inferred latch for \"out1\[2\]\" at lab3sortp1.v(54)" {  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524853030690 "|bubble4|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] lab3sortp1.v(54) " "Inferred latch for \"out1\[3\]\" at lab3sortp1.v(54)" {  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524853030690 "|bubble4|lab3sortp1:lab3sortp1_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524853031032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lab3sortp1:lab3sortp1_1\|out1\[0\] " "Latch lab3sortp1:lab3sortp1_1\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bubin3 " "Ports D and ENA on the latch are fed by the same signal bubin3" {  } { { "bubble4.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3bub/bubble4.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524853031038 ""}  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524853031038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lab3sortp1:lab3sortp1_2\|out1\[0\] " "Latch lab3sortp1:lab3sortp1_2\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bubin1 " "Ports D and ENA on the latch are fed by the same signal bubin1" {  } { { "bubble4.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3bub/bubble4.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524853031038 ""}  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524853031038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lab3sortp1:lab3sortp1_3\|out1\[0\] " "Latch lab3sortp1:lab3sortp1_3\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bubin0 " "Ports D and ENA on the latch are fed by the same signal bubin0" {  } { { "bubble4.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3bub/bubble4.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524853031038 ""}  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524853031038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lab3sortp1:lab3sortp1_3\|out0\[0\] " "Latch lab3sortp1:lab3sortp1_3\|out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bubin0 " "Ports D and ENA on the latch are fed by the same signal bubin0" {  } { { "bubble4.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3bub/bubble4.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524853031038 ""}  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524853031038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lab3sortp1:lab3sortp1_1\|out0\[0\] " "Latch lab3sortp1:lab3sortp1_1\|out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bubin3 " "Ports D and ENA on the latch are fed by the same signal bubin3" {  } { { "bubble4.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3bub/bubble4.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524853031038 ""}  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524853031038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lab3sortp1:lab3sortp1_2\|out0\[0\] " "Latch lab3sortp1:lab3sortp1_2\|out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bubin1 " "Ports D and ENA on the latch are fed by the same signal bubin1" {  } { { "bubble4.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3bub/bubble4.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524853031039 ""}  } { { "../lab3sort2/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524853031039 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524853031111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524853031506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524853031506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524853031544 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524853031544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524853031544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524853031544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524853031560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 11:17:11 2018 " "Processing ended: Fri Apr 27 11:17:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524853031560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524853031560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524853031560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524853031560 ""}
