<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002192A1-20030102-D00000.TIF SYSTEM "US20030002192A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002192A1-20030102-D00001.TIF SYSTEM "US20030002192A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002192A1-20030102-D00002.TIF SYSTEM "US20030002192A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002192A1-20030102-D00003.TIF SYSTEM "US20030002192A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002192A1-20030102-D00004.TIF SYSTEM "US20030002192A1-20030102-D00004.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002192</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09896387</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010629</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G11B005/03</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>G11B005/02</ipc>
</classification-ipc-secondary>
<classification-ipc-secondary>
<ipc>G11B005/09</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>360</class>
<subclass>066000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>360</class>
<subclass>067000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>360</class>
<subclass>046000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Single pole voltage bias loop for increased stability</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Indumini</given-name>
<middle-name>W.</middle-name>
<family-name>Ranmuthu</family-name>
</name>
<residence>
<residence-us>
<city>Plano</city>
<state>TX</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Hong</given-name>
<family-name>Jiang</family-name>
</name>
<residence>
<residence-us>
<city>Santa Clara</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>TEXAS INSTRUMENTS INCORPORATED</name-1>
<name-2></name-2>
<address>
<address-1>P O BOX 655474, M/S 3999</address-1>
<city>DALLAS</city>
<state>TX</state>
<postalcode>75265</postalcode>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A differential circuit to read differential data from a disk by a voltage bias includes a read circuit having a read circuit pole to read the differential data from the disk by maintaining the voltage bias and a feedback circuit having a feedback pole to sense deviations in the voltage and to adjust the voltage in response to the deviations. The read circuit pole is separated from the feedback pole in frequency. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to disk circuits and, more particularly, to a method and apparatus for reading information from a magnetic disk by biasing a read head. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> Conventional magnetic storage devices include a magnetic transducer or &ldquo;head&rdquo; suspended in close proximity to a recording medium, for example a magnetic disk having a plurality of concentric tracks. The transducer is supported by an air-bearing slider mounted to a flexible suspension. The suspension, in turn, is attached to a positioning actuator. During normal operation, relative motion is provided between the head and the recording medium as the actuator dynamically positions the head over the desired track. The relative movement provides an airflow along the surface of the slider facing the medium, creating a lifting force. The lifting force is counterbalanced by a predetermined suspension load so that the slider is supported on a cushion of air. Airflow enters the &ldquo;leading&rdquo; end of the slider and exits from the trailing end. The air is used to prevent the head from contacting the disk, which would result in damage. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> Writing data is typically performed by applying a current to the coil of the head so that a magnetic field is induced in the adjacent magnetic-permeable core, with the core transmitting a magnetic signal across any spacing and protecting the coating of the disk to magnetize a small portion of the digital bit of the medium within the disk. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Reading of the information in the disk is performed by sensing the change in magnetic field of the core as the transducer passes over the bits in the disk. The changing magnetic field induces a voltage or current in the inductive leak coupled coil. Alternatively, reading of the information may be accomplished by employing a magneto-resistive (MR) sensor, which has a resistance that varies as a function of the magnetic field adjacent to the sensor. In order to increase the amplitude and resolution in bits, the MR sensor is typically positioned on a slider as close to the disk as possible. Connected to these heads are sensors and read circuits which amplify the recorded data and eliminate noise. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Most differential pre-amps in use today require a constant voltage across the read head. This constant voltage is achieved by using a negative feedback loop. However, these pre-amps typically have several dominant poles, and these dominant poles are close to each other in frequency. These dominant poles can cause instability in the feedback loop, and the instability can lead to a significant overvoltage, which can destroy the MR head. Additionally, the instability can cause significant ringing of the head voltage, which will not allow the head to operate at its optimum bias voltage. Thus, there is a need for a circuit, which will eliminate these problems. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The present invention includes a constant voltage circuit, which reads information from a head and does not cause instability in the feedback loop. The present invention provides for a constant voltage circuit that moves the dominant poles apart in frequency allowing the feedback loop to operate without oscillation. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> illustrates a constant voltage circuit in accordance with the teachings of the present invention. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> illustrates a pre-amplifier using the constant voltage circuit. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> illustrates waveforms showing at least some of the improvements of the present invention. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> illustrates a side-view of the disk drive system. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> illustrates the top-view of the disk drive system. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PRESENT INVENTION </heading>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The following invention is described with reference to figures in which similar or the same numbers represent the same or similar elements. While the invention is described in terms for achieving the invention&apos;s objectives, it can be appreciated by those skilled in the art that variations may be accomplished in view of these teachings without deviation from the spirit or scope of the invention. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 4 and 5</cross-reference> show a side and top view, respectively, of the disk drive system designated by the general reference <highlight><bold>1100</bold></highlight> within an enclosure <highlight><bold>1110</bold></highlight>. The disk drive system <highlight><bold>1100</bold></highlight> includes a plurality of stacked magnetic recording disks <highlight><bold>1112</bold></highlight> mounted to a spindle <highlight><bold>1114</bold></highlight>. The disks <highlight><bold>1112</bold></highlight> may be conventional particulate or thin film recording disk or, in other embodiments, they may be liquid-bearing disks. The spindle <highlight><bold>1114</bold></highlight> is attached to a spindle motor <highlight><bold>1116</bold></highlight>, which rotates the spindle <highlight><bold>1114</bold></highlight> and disks <highlight><bold>1112</bold></highlight>. A chassis <highlight><bold>1120</bold></highlight> is connected to the enclosure <highlight><bold>1110</bold></highlight>, providing stable mechanical support for the disk drive system. The spindle motor <highlight><bold>1116</bold></highlight> and the actuator shaft <highlight><bold>1130</bold></highlight> are attached to the chassis <highlight><bold>1120</bold></highlight>. A hub assembly <highlight><bold>1132</bold></highlight> rotates about the actuator shaft <highlight><bold>1130</bold></highlight> and supports a plurality of actuator arms <highlight><bold>1134</bold></highlight>. The stack of actuator arms <highlight><bold>1134</bold></highlight> is sometimes referred to as a &ldquo;comb.&rdquo; A rotary voice coil motor <highlight><bold>1140</bold></highlight> is attached to chassis <highlight><bold>120</bold></highlight> and to a rear portion of the actuator arms <highlight><bold>1134</bold></highlight>. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> A plurality of head suspension assemblies <highlight><bold>1150</bold></highlight> are attached to the actuator arms <highlight><bold>1134</bold></highlight>. A plurality of inductive transducer heads <highlight><bold>1152</bold></highlight> are attached respectively to the suspension assemblies <highlight><bold>1150</bold></highlight>, each head <highlight><bold>1152</bold></highlight> including at least one inductive write element. In addition thereto, each head <highlight><bold>1152</bold></highlight> may also include an inductive read element or a MR (magneto-resistive) read element. The heads <highlight><bold>1152</bold></highlight> are positioned proximate to the disks <highlight><bold>1112</bold></highlight> by the suspension assemblies <highlight><bold>1150</bold></highlight> so that during operation, the heads are in electromagnetic communication with the disks <highlight><bold>1112</bold></highlight>. The rotary voice coil motor <highlight><bold>1140</bold></highlight> rotates the actuator arms <highlight><bold>1134</bold></highlight> about the actuator shaft <highlight><bold>1130</bold></highlight> in order to move the head suspension assemblies <highlight><bold>1150</bold></highlight> to the desired radial position on disks <highlight><bold>1112</bold></highlight>. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> A controller unit <highlight><bold>1160</bold></highlight> provides overall control to the disk drive system <highlight><bold>1100</bold></highlight>, including rotation control of the disks <highlight><bold>1112</bold></highlight> and position control of the heads <highlight><bold>1152</bold></highlight>. The controller unit <highlight><bold>1160</bold></highlight> typically includes (not shown) a central processing unit (CPU), a memory unit and other digital circuitry, although it should be apparent that these aspects could also be enabled as hardware logic by one skilled in the computer arts. Controller unit <highlight><bold>1160</bold></highlight> is connected to the actuator control/drive unit <highlight><bold>1166</bold></highlight>, which is in turn connected to the rotary voice coil motor <highlight><bold>1140</bold></highlight>. A host system <highlight><bold>1180</bold></highlight>, typically a computer system or personal computer (PC), is connected to the controller unit <highlight><bold>1160</bold></highlight>. The host system <highlight><bold>1180</bold></highlight> may send digital data to the controller unit <highlight><bold>1160</bold></highlight> to be stored on the disks, or it may request that digital data at a specified location be read from the disks <highlight><bold>1112</bold></highlight> and sent back to the host system <highlight><bold>1180</bold></highlight>. A read/write channel <highlight><bold>1190</bold></highlight> is coupled to receive and condition read and write signals generated by the controller unit <highlight><bold>1160</bold></highlight> and communicate them to an arm electronics (AE) unit shown generally at <highlight><bold>1192</bold></highlight> through a cut-away portion of the voice coil motor <highlight><bold>1140</bold></highlight>. The AE unit <highlight><bold>1192</bold></highlight> includes a printed circuit board <highlight><bold>1193</bold></highlight>, or a flexible carrier, mounted on the actuator arms <highlight><bold>1134</bold></highlight> or in close proximity thereto, and an AE module <highlight><bold>1194</bold></highlight> mounted on the printed circuit board <highlight><bold>1193</bold></highlight> or carrier that comprises circuitry preferably implemented in an integrated circuit (IC) chip including read drivers, write drivers, and associated control circuitry. The AE module <highlight><bold>1194</bold></highlight> is coupled via connections in the printed circuit board to the read/write channel <highlight><bold>1190</bold></highlight> and also to each read head and each write head in the plurality of heads <highlight><bold>1152</bold></highlight>. The AE module <highlight><bold>1194</bold></highlight> includes the constant voltage circuit <highlight><bold>100</bold></highlight> of the present invention. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> Turning now to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, <cross-reference target="DRAWINGS">FIG. 1</cross-reference> illustrates six current paths of the constant voltage circuit <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> The first current path conducts current I<highlight><subscript>1 </subscript></highlight>through PFET <highlight><bold>124</bold></highlight> and NPN transistor <highlight><bold>128</bold></highlight>. The source of PFET <highlight><bold>124</bold></highlight> is connected to voltage V<highlight><subscript>CC</subscript></highlight>. The gate of PFET <highlight><bold>124</bold></highlight> is connected to the drain of PFET <highlight><bold>124</bold></highlight>. Additionally, the drain of PFET <highlight><bold>124</bold></highlight> is connected to the collector of transistor <highlight><bold>128</bold></highlight>. The base of transistor <highlight><bold>128</bold></highlight> is connected to capacitor <highlight><bold>130</bold></highlight> and to transconductance device <highlight><bold>140</bold></highlight>. The emitter of transistor <highlight><bold>128</bold></highlight> is connected to, for example, a ground voltage. PFET <highlight><bold>124</bold></highlight> and PFET <highlight><bold>126</bold></highlight> form a current mirror, and transistor <highlight><bold>128</bold></highlight>, transistor <highlight><bold>118</bold></highlight> and transistor <highlight><bold>108</bold></highlight> form an additional current mirror. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> A second current path conducting current <highlight><bold>12</bold></highlight> includes a current source <highlight><bold>101</bold></highlight>, which is connected at one end to voltage Vcc and the other end to diode <highlight><bold>152</bold></highlight>. The current source <highlight><bold>101</bold></highlight> and diode <highlight><bold>152</bold></highlight> are used to form a voltage to ground at anode of diode <highlight><bold>152</bold></highlight> to keep the common mode voltage of the head at ground. This voltage is the common-mode voltage of nodes N<highlight><bold>1</bold></highlight> and N<highlight><bold>2</bold></highlight>. Current <highlight><bold>12</bold></highlight> is chosen to let this voltage drop across diode <highlight><bold>152</bold></highlight> be the same as base-to-emitter voltage drop of transistors <highlight><bold>110</bold></highlight> and <highlight><bold>142</bold></highlight>. This arrangement makes the electrical potential of the center point of ladder of resistors <highlight><bold>104</bold></highlight>, <highlight><bold>102</bold></highlight> and <highlight><bold>106</bold></highlight> equal to the cathode potential of diode <highlight><bold>152</bold></highlight>, meaning that MR head is DC biased with its center point being always at the same potential as ground. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> The third current path is used to conduct current I<highlight><subscript>3</subscript></highlight>. Current <highlight><bold>13</bold></highlight> is a current mirrored by the current mirror <highlight><bold>124</bold></highlight> and circuit represented by PFET <highlight><bold>126</bold></highlight>. The magnitude of current I<highlight><subscript>3 </subscript></highlight>is related to the magnitude of current <highlight><bold>11</bold></highlight>. The third current path includes PFET <highlight><bold>126</bold></highlight>, resistor <highlight><bold>122</bold></highlight>, resistor <highlight><bold>120</bold></highlight> and NPN transistor <highlight><bold>118</bold></highlight>. The source of PFET <highlight><bold>126</bold></highlight> is connected to voltage V<highlight><subscript>CC</subscript></highlight>. The drain of PFET <highlight><bold>126</bold></highlight> is connected to one end of resistor <highlight><bold>122</bold></highlight>. The other end of resistor <highlight><bold>122</bold></highlight> is connected to current source <highlight><bold>101</bold></highlight> and to diode <highlight><bold>102</bold></highlight> and produced a voltage as a result of the current flow. The resistor <highlight><bold>120</bold></highlight> is connected to the other of resistor <highlight><bold>122</bold></highlight> and produces a voltage as a result of the current flow. The other end of resistor <highlight><bold>120</bold></highlight> is connected to NPN transistor <highlight><bold>118</bold></highlight>. The collector of transistor <highlight><bold>118</bold></highlight> is connected to the other end of resistor <highlight><bold>120</bold></highlight>. The emitter of transistor <highlight><bold>118</bold></highlight> is connected to ground, and the base of transistor <highlight><bold>118</bold></highlight> is connected to the base of transistor <highlight><bold>128</bold></highlight>. The resistors <highlight><bold>122</bold></highlight> and <highlight><bold>120</bold></highlight> form a voltage based on the current I<highlight><subscript>3 </subscript></highlight>times the resistance of resistor <highlight><bold>122</bold></highlight> and I<highlight><subscript>3 </subscript></highlight>times the resistance of resistor <highlight><bold>120</bold></highlight>. These voltages are used to form a voltage at terminals N<highlight><subscript>1 </subscript></highlight>and N<highlight><subscript>2</subscript></highlight>. The voltage at N<highlight><subscript>1 </subscript></highlight>is the voltage at the emitter of transistor <highlight><bold>110</bold></highlight> minus V<highlight><subscript>BE</subscript></highlight>. The voltage at the emitter of transistor <highlight><bold>142</bold></highlight> is the voltage at terminal N<highlight><subscript>2 </subscript></highlight>minus V<highlight><subscript>BE</subscript></highlight>. Likewise, the voltage at N<highlight><subscript>2 </subscript></highlight>is the voltage across resistor at the base of transistor <highlight><bold>142</bold></highlight>. The capacitor <highlight><bold>112</bold></highlight> is connected to one of resistor <highlight><bold>122</bold></highlight> and the other end of capacitor <highlight><bold>112</bold></highlight> is connected to the other end of transistor <highlight><bold>120</bold></highlight>. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> The fourth current path conducts current I<highlight><subscript>4</subscript></highlight>. The fourth current path includes current source <highlight><bold>114</bold></highlight>, capacitor <highlight><bold>112</bold></highlight> and current source <highlight><bold>116</bold></highlight>. The current source <highlight><bold>114</bold></highlight> and the current source <highlight><bold>116</bold></highlight> allow the capacitor <highlight><bold>112</bold></highlight> to be quickly charged once the capacitor <highlight><bold>112</bold></highlight> has been discharged. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The fifth current path is to conduct the current I<highlight><subscript>5</subscript></highlight>. The fifth current path includes transistor <highlight><bold>108</bold></highlight>, transistor <highlight><bold>110</bold></highlight>, resistor <highlight><bold>102</bold></highlight> which is the resistance associated with the MR head shown as head <highlight><bold>1152</bold></highlight>, resistor <highlight><bold>104</bold></highlight> and resistor <highlight><bold>106</bold></highlight>. The base of transistor <highlight><bold>110</bold></highlight> is connected to terminal N<highlight><subscript>1 </subscript></highlight>and the collector of transistor <highlight><bold>110</bold></highlight> is connected to voltage V<highlight><subscript>CC</subscript></highlight>. The emitter of transistor <highlight><bold>110</bold></highlight> is connected to resistor <highlight><bold>104</bold></highlight>. The other end of resistor <highlight><bold>104</bold></highlight> is connected to resistor <highlight><bold>102</bold></highlight>. The resistor <highlight><bold>102</bold></highlight> is an indication of the MR head. The other end of resistor <highlight><bold>102</bold></highlight> or the MR head is connected to transistor <highlight><bold>106</bold></highlight>. The other end of resistor <highlight><bold>106</bold></highlight> is connected to the emitter of transistor <highlight><bold>142</bold></highlight>. The collector of transistor <highlight><bold>142</bold></highlight> is connected to voltage V<highlight><subscript>CC</subscript></highlight>. The other end of resistor <highlight><bold>106</bold></highlight> is connected to the collector of transistor <highlight><bold>108</bold></highlight>. The base of transistor <highlight><bold>108</bold></highlight> is connected to the base of transistor <highlight><bold>118</bold></highlight>, and the emitter of transistor <highlight><bold>108</bold></highlight> is connected to ground. The resistor <highlight><bold>104</bold></highlight> and resistor <highlight><bold>106</bold></highlight> provide a constant voltage to MR head shown as resistor <highlight><bold>102</bold></highlight>. As discussed before, the voltage at terminal N<highlight><subscript>1 </subscript></highlight>minus V<highlight><subscript>BE </subscript></highlight>is the voltage at the emitter of transistor <highlight><bold>111</bold></highlight>, and the voltage at terminal N<highlight><subscript>2 </subscript></highlight>is minus V<highlight><subscript>BE </subscript></highlight>is the voltage at the other end of resistor <highlight><bold>106</bold></highlight>. Resistors <highlight><bold>104</bold></highlight> and <highlight><bold>106</bold></highlight> are approximately the same voltage in this embodiment in order to provide the same voltage across the MR head or resistor <highlight><bold>102</bold></highlight>. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> The plus input of differential amplifier <highlight><bold>132</bold></highlight> is connected to capacitor <highlight><bold>131</bold></highlight>. The other end of capacitor <highlight><bold>131</bold></highlight> is connected through capacitor <highlight><bold>131</bold></highlight> to the terminal between resistor <highlight><bold>104</bold></highlight> and resistor <highlight><bold>102</bold></highlight> shown as MR head. The capacitor <highlight><bold>133</bold></highlight> has one end connected to the other end of resistor <highlight><bold>102</bold></highlight> and one end of resistor <highlight><bold>106</bold></highlight>. The other end of capacitor <highlight><bold>133</bold></highlight> is connected to the negative input of differential amplifier <highlight><bold>132</bold></highlight>. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> The sixth current shown as carrying the current I<highlight><subscript>6 </subscript></highlight>is the feedback path from the output of transconductance element <highlight><bold>140</bold></highlight> to capacitor <highlight><bold>130</bold></highlight>. The other end of capacitor <highlight><bold>130</bold></highlight> is connected to ground. As this current is increased, the voltage across capacitor <highlight><bold>130</bold></highlight> increases increasing the voltage to the base of transistors <highlight><bold>128</bold></highlight>, <highlight><bold>118</bold></highlight> and <highlight><bold>106</bold></highlight>, respectively. This increases the current in the first current path, the third current path and the fifth current path, and, correspondingly, increases the voltage across the element MR head shown as resistor <highlight><bold>102</bold></highlight>. Correspondingly, lowering the current I<highlight><subscript>6 </subscript></highlight>lowers the voltage across the MR head shown as resistor <highlight><bold>102</bold></highlight>. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> The feedback circuit is illustrated. The feedback circuit includes N-P-N transistor <highlight><bold>136</bold></highlight>, N-P-N transistor <highlight><bold>134</bold></highlight>, subtraction circuit <highlight><bold>138</bold></highlight>, transconductance circuit <highlight><bold>140</bold></highlight> and capacitor <highlight><bold>130</bold></highlight>. The transistor <highlight><bold>134</bold></highlight> has a base connected to one end of the MR head shown as resistor <highlight><bold>102</bold></highlight>, and transistor <highlight><bold>136</bold></highlight> has a base connected to the other end of the MR head shown has resistor <highlight><bold>102</bold></highlight>. The voltage of the emitter of transistor <highlight><bold>134</bold></highlight> is the voltage at one end of the MR head <highlight><bold>102</bold></highlight> minus the voltage V<highlight><subscript>BE</subscript></highlight>. Likewise, the voltage at the emitter of transistor <highlight><bold>136</bold></highlight> is the voltage at the other end of the MR head <highlight><bold>102</bold></highlight> minus the voltage V<highlight><subscript>BE</subscript></highlight>. The collector of transistors <highlight><bold>134</bold></highlight> and <highlight><bold>136</bold></highlight> are connected to voltage V<highlight><subscript>CC </subscript></highlight>and are connected together. Additionally, the emitter collector of transistor <highlight><bold>134</bold></highlight> is connected to the plus input of subtractor <highlight><bold>138</bold></highlight> to input the voltage between resistor <highlight><bold>104</bold></highlight> and resistor <highlight><bold>102</bold></highlight> to subtractor <highlight><bold>138</bold></highlight>. The emitter of transistor <highlight><bold>136</bold></highlight> is connected to the minus input of subtractor <highlight><bold>138</bold></highlight> to input the voltage between resistor <highlight><bold>102</bold></highlight> and resistor <highlight><bold>106</bold></highlight> to subtractor <highlight><bold>138</bold></highlight>. Additionally, a target voltage, which is the target voltage for the MR head shown as resistor <highlight><bold>102</bold></highlight> is input to the subtractor <highlight><bold>138</bold></highlight>. The subtractor <highlight><bold>138</bold></highlight> subtracts the target voltage from the emitter voltage of transistor <highlight><bold>136</bold></highlight> to generate a reduced voltage. This reduced voltage is output to be input to the plus terminal of transconductance element <highlight><bold>140</bold></highlight>. The voltage from the emitter of transistor <highlight><bold>134</bold></highlight> is input to the negative input &lsqb;through the subtractor <highlight><bold>138</bold></highlight>&rsqb; of transconductance element <highlight><bold>140</bold></highlight>. The voltage difference between the emitter of transistor and the reduced voltage input to transconductance circuit <highlight><bold>140</bold></highlight> is output from the transconductance circuit <highlight><bold>140</bold></highlight> in the form of current I<highlight><subscript>6</subscript></highlight>. As the difference between the voltages input to the transconductance circuit <highlight><bold>140</bold></highlight> becomes smaller, the current I<highlight><subscript>6 </subscript></highlight>becomes smaller and, corresponding, if the different voltage to the inputs of the transconductance circuit <highlight><bold>136</bold></highlight> becomes larger, the current output becomes larger. As discussed before, as I<highlight><subscript>6 </subscript></highlight>becomes larger, the voltage in capacitor <highlight><bold>130</bold></highlight> becomes larger. The increased voltage increases the voltage from base to emitter of transistor <highlight><bold>108</bold></highlight>, <highlight><bold>118</bold></highlight>, and <highlight><bold>128</bold></highlight> allowing more current to flow. This increases the voltage across the MR head as shown as resistor <highlight><bold>102</bold></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> As illustrated in the constant voltage circuit <highlight><bold>100</bold></highlight>, there are at least two poles. One pole is a result of the transconductance element <highlight><bold>140</bold></highlight> and the capacitor <highlight><bold>130</bold></highlight> to form a feedback pole and another pole is a result of capacitor <highlight><bold>112</bold></highlight> and resistors <highlight><bold>122</bold></highlight> and <highlight><bold>120</bold></highlight> to form a read circuit pole. It is important that these two poles be kept apart as far as possible in frequency. Thus, the capacitor <highlight><bold>112</bold></highlight> is reduced by an order of four times. For example, the capacitance of capacitor <highlight><bold>112</bold></highlight> is reduced from 800 pf to 400 pf or could even be reduced to 200 pf. Reducing the capacitance in this way removes the two poles from close proximity in frequency and, correspondingly, the circuit <highlight><bold>100</bold></highlight> does not ring, and when the ring is prevented, the MR head shown as resistor <highlight><bold>102</bold></highlight> has significant improvement in the way of the voltage. Thus, since the voltage does not move significantly, the MR head does not burn out due to the stress caused by the overvoltage of ringing. Additionally, reducing the size of capacitor <highlight><bold>112</bold></highlight> does not affect the behavior of the circuit, and, as discussed, a quick charging circuit has been added consisting of current source <highlight><bold>114</bold></highlight> and current source <highlight><bold>116</bold></highlight> to quickly charge the capacitor <highlight><bold>112</bold></highlight>. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> illustrates the pre-amp circuit including the constant voltage circuit <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Turning now to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, curve A shows the circuit of the prior art with ring caused by the poles being close together. In contrast, curve B shows the response of constant voltage circuit <highlight><bold>100</bold></highlight> with no ring. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A differential circuit to read differential data from a disk by a voltage bias on a read head, comprising: 
<claim-text>a read circuit having a read circuit pole to read said differential data from said disk by maintaining said voltage bias on said read head; and </claim-text>
<claim-text>a feedback circuit having a feedback pole to sense deviations in said voltage and to adjust said voltage in response to said deviations, </claim-text>
<claim-text>wherein said read circuit pole and said feedback pole are separated in frequency. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. A differential circuit, as in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said read circuit pole includes a capacitor with a capacitance of 400 pf. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. A differential circuit, as in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said read circuit pole includes a capacitor with a capacitance of 200 pf. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. A disk system to read information from a disk, comprising: 
<claim-text>a read/write head to read and write information from said disk; </claim-text>
<claim-text>a read channel to process said information; and </claim-text>
<claim-text>a differential circuit to read differential data from a disk by a voltage bias, comprising: 
<claim-text>a read circuit having a read circuit pole to read said differential data from said disk by maintaining said voltage; and </claim-text>
<claim-text>a feedback circuit having a feedback pole to sense deviations in said voltage and to adjust said voltage in response to said deviations, </claim-text>
<claim-text>wherein said read circuit pole and said feedback pole are separated in frequency. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. A disk system, as in <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein said read circuit pole includes a capacitor with a capacitance of 400 pf. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A disk system, as in <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein said read circuit pole includes a capacitor with a capacitance of 200 pf.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002192A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002192A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002192A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002192A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002192A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
