{"sha": "4a71edd9b8aff0f005c08ce6094aca36e8a33c25", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NGE3MWVkZDliOGFmZjBmMDA1YzA4Y2U2MDk0YWNhMzZlOGEzM2MyNQ==", "commit": {"author": {"name": "Sa Liu", "email": "saliu@de.ibm.com", "date": "2007-03-09T18:17:08Z"}, "committer": {"name": "Ulrich Weigand", "email": "uweigand@gcc.gnu.org", "date": "2007-03-09T18:17:08Z"}, "message": "altivec.md: Fix vcond patterns using if_then_else.\n\n2007-03-09  Sa Liu  <saliu@de.ibm.com>\n\n\t* config/rs6000/altivec.md: Fix vcond patterns using if_then_else.\n\nFrom-SVN: r122755", "tree": {"sha": "9f0892634480420ed392c384b022418e54a26df2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9f0892634480420ed392c384b022418e54a26df2"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4a71edd9b8aff0f005c08ce6094aca36e8a33c25", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4a71edd9b8aff0f005c08ce6094aca36e8a33c25", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4a71edd9b8aff0f005c08ce6094aca36e8a33c25", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4a71edd9b8aff0f005c08ce6094aca36e8a33c25/comments", "author": {"login": "sa-liu", "id": 47213938, "node_id": "MDQ6VXNlcjQ3MjEzOTM4", "avatar_url": "https://avatars.githubusercontent.com/u/47213938?v=4", "gravatar_id": "", "url": "https://api.github.com/users/sa-liu", "html_url": "https://github.com/sa-liu", "followers_url": "https://api.github.com/users/sa-liu/followers", "following_url": "https://api.github.com/users/sa-liu/following{/other_user}", "gists_url": "https://api.github.com/users/sa-liu/gists{/gist_id}", "starred_url": "https://api.github.com/users/sa-liu/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/sa-liu/subscriptions", "organizations_url": "https://api.github.com/users/sa-liu/orgs", "repos_url": "https://api.github.com/users/sa-liu/repos", "events_url": "https://api.github.com/users/sa-liu/events{/privacy}", "received_events_url": "https://api.github.com/users/sa-liu/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "4d4362c8da9329e33ce27f67654af427e7d5c275", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4d4362c8da9329e33ce27f67654af427e7d5c275", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4d4362c8da9329e33ce27f67654af427e7d5c275"}], "stats": {"total": 109, "additions": 53, "deletions": 56}, "files": [{"sha": "d6f1d8857484a7d8e6cefcada5c82832535fbeae", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4a71edd9b8aff0f005c08ce6094aca36e8a33c25/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4a71edd9b8aff0f005c08ce6094aca36e8a33c25/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=4a71edd9b8aff0f005c08ce6094aca36e8a33c25", "patch": "@@ -1,3 +1,7 @@\n+2007-03-09  Sa Liu  <saliu@de.ibm.com>\n+\n+\t* config/rs6000/altivec.md: Fix vcond patterns using if_then_else.\n+\n 2007-03-09  Ian Lance Taylor  <iant@google.com>\n \n \t* opts.c (common_handle_option): Treat -Wstrict-overflow (with no"}, {"sha": "f477979811ed1a6b0fc838e6b3d2449c25b71e65", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 49, "deletions": 56, "changes": 105, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4a71edd9b8aff0f005c08ce6094aca36e8a33c25/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4a71edd9b8aff0f005c08ce6094aca36e8a33c25/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=4a71edd9b8aff0f005c08ce6094aca36e8a33c25", "patch": "@@ -131,13 +131,6 @@\n    (UNSPEC_INTERLO_V8HI 233)\n    (UNSPEC_INTERLO_V16QI 234)\n    (UNSPEC_INTERLO_V4SF 235)\n-   (UNSPEC_VCOND_V4SI   301)\n-   (UNSPEC_VCOND_V4SF   302)\n-   (UNSPEC_VCOND_V8HI   303)\n-   (UNSPEC_VCOND_V16QI  304)\n-   (UNSPEC_VCONDU_V4SI  305)\n-   (UNSPEC_VCONDU_V8HI  306)\n-   (UNSPEC_VCONDU_V16QI 307)\n    (UNSPEC_VMULWHUB     308)\n    (UNSPEC_VMULWLUB     309)\n    (UNSPEC_VMULWHSB     310)\n@@ -1485,13 +1478,13 @@\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_expand \"vcondv4si\"\n-\t[(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-\t      (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t       (match_operand:V4SI 2 \"register_operand\" \"v\")\n-\t       (match_operand:V4SI 3 \"comparison_operator\" \"\")\n-\t       (match_operand:V4SI 4 \"register_operand\" \"v\")\n-\t       (match_operand:V4SI 5 \"register_operand\" \"v\")\n-\t       ] UNSPEC_VCOND_V4SI))]\n+        [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+              (if_then_else:V4SI\n+                (match_operator 3 \"comparison_operator\"\n+                  [(match_operand:V4SI 4 \"register_operand\" \"v\")\n+                   (match_operand:V4SI 5 \"register_operand\" \"v\")])\n+               (match_operand:V4SI 1 \"register_operand\" \"v\")\n+               (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n \t\"TARGET_ALTIVEC\"\n \t\"\n {\n@@ -1504,13 +1497,13 @@\n \t\")\n \n (define_expand \"vconduv4si\"\n-\t[(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-\t      (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t       (match_operand:V4SI 2 \"register_operand\" \"v\")\n-\t       (match_operand:V4SI 3 \"comparison_operator\" \"\")\n-\t       (match_operand:V4SI 4 \"register_operand\" \"v\")\n-\t       (match_operand:V4SI 5 \"register_operand\" \"v\")\n-\t       ] UNSPEC_VCONDU_V4SI))]\n+        [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+              (if_then_else:V4SI\n+                (match_operator 3 \"comparison_operator\"\n+                  [(match_operand:V4SI 4 \"register_operand\" \"v\")\n+                   (match_operand:V4SI 5 \"register_operand\" \"v\")])\n+               (match_operand:V4SI 1 \"register_operand\" \"v\")\n+               (match_operand:V4SI 2 \"register_operand\" \"v\")))]\n \t\"TARGET_ALTIVEC\"\n \t\"\n {\n@@ -1523,13 +1516,13 @@\n \t\")\n \n (define_expand \"vcondv4sf\"\n-\t[(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-\t      (unspec:V4SF [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t       (match_operand:V4SF 2 \"register_operand\" \"v\")\n-\t       (match_operand:V4SF 3 \"comparison_operator\" \"\")\n-\t       (match_operand:V4SF 4 \"register_operand\" \"v\")\n-\t       (match_operand:V4SF 5 \"register_operand\" \"v\")\n-\t       ] UNSPEC_VCOND_V4SF))]\n+        [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n+              (if_then_else:V4SF\n+                (match_operator 3 \"comparison_operator\"\n+                  [(match_operand:V4SF 4 \"register_operand\" \"v\")\n+                   (match_operand:V4SF 5 \"register_operand\" \"v\")])\n+               (match_operand:V4SF 1 \"register_operand\" \"v\")\n+               (match_operand:V4SF 2 \"register_operand\" \"v\")))]\n \t\"TARGET_ALTIVEC\"\n \t\"\n {\n@@ -1542,13 +1535,13 @@\n \t\")\n \n (define_expand \"vcondv8hi\"\n-\t[(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-\t      (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t       (match_operand:V8HI 2 \"register_operand\" \"v\")\n-\t       (match_operand:V8HI 3 \"comparison_operator\" \"\")\n-\t       (match_operand:V8HI 4 \"register_operand\" \"v\")\n-\t       (match_operand:V8HI 5 \"register_operand\" \"v\")\n-\t       ] UNSPEC_VCOND_V8HI))]\n+        [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+              (if_then_else:V8HI\n+                (match_operator 3 \"comparison_operator\"\n+                  [(match_operand:V8HI 4 \"register_operand\" \"v\")\n+                   (match_operand:V8HI 5 \"register_operand\" \"v\")])\n+               (match_operand:V8HI 1 \"register_operand\" \"v\")\n+               (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n \t\"TARGET_ALTIVEC\"\n \t\"\n {\n@@ -1561,13 +1554,13 @@\n \t\")\n \n (define_expand \"vconduv8hi\"\n-\t[(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-\t      (unspec:V8HI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t       (match_operand:V8HI 2 \"register_operand\" \"v\")\n-\t       (match_operand:V8HI 3 \"comparison_operator\" \"\")\n-\t       (match_operand:V8HI 4 \"register_operand\" \"v\")\n-\t       (match_operand:V8HI 5 \"register_operand\" \"v\")\n-\t       ] UNSPEC_VCONDU_V8HI))]\n+        [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+              (if_then_else:V8HI\n+                (match_operator 3 \"comparison_operator\"\n+                  [(match_operand:V8HI 4 \"register_operand\" \"v\")\n+                   (match_operand:V8HI 5 \"register_operand\" \"v\")])\n+               (match_operand:V8HI 1 \"register_operand\" \"v\")\n+               (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n \t\"TARGET_ALTIVEC\"\n \t\"\n {\n@@ -1580,13 +1573,13 @@\n \t\")\n \n (define_expand \"vcondv16qi\"\n-\t[(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-\t      (unspec:V16QI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t       (match_operand:V16QI 2 \"register_operand\" \"v\")\n-\t       (match_operand:V16QI 3 \"comparison_operator\" \"\")\n-\t       (match_operand:V16QI 4 \"register_operand\" \"v\")\n-\t       (match_operand:V16QI 5 \"register_operand\" \"v\")\n-\t       ] UNSPEC_VCOND_V16QI))]\n+        [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+              (if_then_else:V16QI\n+                (match_operator 3 \"comparison_operator\"\n+                  [(match_operand:V16QI 4 \"register_operand\" \"v\")\n+                   (match_operand:V16QI 5 \"register_operand\" \"v\")])\n+               (match_operand:V16QI 1 \"register_operand\" \"v\")\n+               (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n \t\"TARGET_ALTIVEC\"\n \t\"\n {\n@@ -1599,13 +1592,13 @@\n \t\")\n \n (define_expand \"vconduv16qi\"\n-\t[(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-\t      (unspec:V16QI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t       (match_operand:V16QI 2 \"register_operand\" \"v\")\n-\t       (match_operand:V16QI 3 \"comparison_operator\" \"\")\n-\t       (match_operand:V16QI 4 \"register_operand\" \"v\")\n-\t       (match_operand:V16QI 5 \"register_operand\" \"v\")\n-\t       ] UNSPEC_VCONDU_V16QI))]\n+        [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+              (if_then_else:V16QI\n+                (match_operator 3 \"comparison_operator\"\n+                  [(match_operand:V16QI 4 \"register_operand\" \"v\")\n+                   (match_operand:V16QI 5 \"register_operand\" \"v\")])\n+               (match_operand:V16QI 1 \"register_operand\" \"v\")\n+               (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n \t\"TARGET_ALTIVEC\"\n \t\"\n {"}]}