
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/isa12/.synopsys_dv_prefs.tcl
Running PRESTO HDLC
Compiling Entity Declaration FPNORMALIZE
Compiling Architecture FPNORMALIZE of FPNORMALIZE
Warning:  ../src/common/fpnormalize_fpnormalize.vhd:34: The architecture FPnormalize has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
Running PRESTO HDLC
Compiling Entity Declaration PACKFP
Compiling Architecture PACKFP of PACKFP
Warning:  ../src/common/packfp_packfp.vhd:33: The architecture PackFP has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPROUND
Compiling Architecture FPROUND of FPROUND
Warning:  ../src/common/fpround_fpround.vhd:34: The architecture FPround has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration UNPACKFP
Compiling Architecture UNPACKFP of UNPACKFP
Warning:  ../src/common/unpackfp_unpackfp.vhd:33: The architecture UnpackFP has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration SIMCONSTS
Compiling Package Body SIMCONSTS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE1
Compiling Architecture STRUCT of FPMUL_STAGE1
Warning:  ../src/multiplier/fpmul_stage1_struct.vhd:53: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE2
Compiling Architecture STRUCT of FPMUL_STAGE2
Warning:  ../src/multiplier/fpmul_stage2_struct_pipelined.vhd:59: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE3
Compiling Architecture STRUCT of FPMUL_STAGE3
Warning:  ../src/multiplier/fpmul_stage3_struct.vhd:58: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE4
Compiling Architecture STRUCT of FPMUL_STAGE4
Warning:  ../src/multiplier/fpmul_stage4_struct.vhd:51: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL
Compiling Architecture PIPELINE of FPMUL
Warning:  ../src/multiplier/fpmul_pipeline_wregs.vhd:48: The architecture pipeline has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 169 in file
		'../src/multiplier/fpmul_pipeline_wregs.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DLINE_B_reg     | Flip-flop |  192  |  Y  | N  | N  | N  | N  | N  | N  |
|     DLINE_A_reg     | Flip-flop |  192  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../src/multiplier/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 83 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   EXP_in_int_pp_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   SIG_in_int_pp_reg    | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
|   EXP_pos_int_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EXP_neg_int_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_pp_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage1_pp_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 109 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 121 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  isINF_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../src/multiplier/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Updating graph... (UID-83)
Warning: Design 'FPmul' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I3/SIG_out_round_reg[2]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[1]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_int_pp_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_int_pp_reg[0]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FPmul_DW01_add_0'
  Processing 'FPmul_DW01_add_1'
  Processing 'FPmul_DW01_inc_0'
  Processing 'FPmul_DW01_add_2'
  Mapping 'FPmul_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 313 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:51    6441.7      1.56     213.9      23.8                          
    0:01:54    6443.3      1.56     213.9      23.8                          
    0:01:54    6443.3      1.56     213.9      23.8                          
    0:01:54    6443.3      1.56     213.9      23.8                          
    0:01:55    6443.3      1.56     213.9      23.8                          
    0:02:05    5694.3      1.57     207.3       0.2                          
    0:02:08    5691.3      1.57     207.5       0.2                          
    0:02:09    5692.7      1.55     207.3       0.2                          
    0:02:10    5692.4      1.55     207.3       0.2                          
    0:02:10    5692.1      1.55     207.0       0.2                          
    0:02:11    5692.1      1.55     207.0       0.2                          
    0:02:11    5692.1      1.55     207.0       0.2                          
    0:02:11    5692.1      1.55     207.0       0.2                          
    0:02:11    5693.7      1.55     205.4       0.0                          
    0:02:11    5693.7      1.55     205.4       0.0                          
    0:02:11    5693.7      1.55     205.4       0.0                          
    0:02:11    5693.7      1.55     205.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:11    5693.7      1.55     205.4       0.0                          
    0:02:13    5698.0      1.52     205.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:15    5702.0      1.50     204.4       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:16    5705.7      1.48     204.2       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:19    5708.4      1.48     204.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:20    5711.6      1.48     204.1       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:22    5713.7      1.47     204.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:25    5721.4      1.47     203.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:27    5722.5      1.46     203.7       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:30    5725.9      1.46     203.7       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:32    5727.2      1.46     203.5       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:33    5730.7      1.45     203.4       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:35    5732.8      1.45     203.3       0.0 I2/SIG_in_int_pp_reg[23]/D
    0:02:37    5736.8      1.44     203.2       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:38    5737.9      1.44     203.1       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:40    5739.5      1.44     203.1       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:41    5742.7      1.44     203.1       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:43    5745.9      1.43     203.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:51    5746.7      1.43     202.9       0.0                          
    0:02:58    5745.6      1.43     202.9       0.0                          
    0:03:04    5745.9      1.43     202.9       0.0                          
    0:03:06    5746.9      1.43     202.8       0.0                          
    0:03:07    5748.8      1.43     202.9       0.0                          
    0:03:08    5749.3      1.43     202.9       0.0                          
    0:03:08    5750.7      1.43     202.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:08    5750.7      1.43     202.9       0.0                          
    0:03:08    5750.7      1.43     202.9       0.0                          
    0:03:11    5729.9      1.43     202.7       0.0                          
    0:03:11    5718.2      1.43     201.4       0.0                          
    0:03:12    5710.5      1.43     200.8       0.0                          
    0:03:12    5708.4      1.43     200.8       0.0                          
    0:03:12    5708.4      1.43     200.8       0.0                          
    0:03:12    5708.4      1.43     200.8       0.0                          
    0:03:12    5708.4      1.43     200.8       0.0                          
    0:03:12    5707.0      1.43     200.8       0.0                          
    0:03:12    5707.0      1.43     200.8       0.0                          
    0:03:12    5707.0      1.43     200.8       0.0                          
    0:03:12    5707.0      1.43     200.8       0.0                          
    0:03:12    5707.0      1.43     200.8       0.0                          
    0:03:12    5707.0      1.43     200.8       0.0                          
    0:03:15    5710.0      1.43     200.8       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:16    5711.3      1.43     200.7       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:18    5716.9      1.42     200.7       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:20    5717.9      1.42     200.6       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:21    5720.1      1.42     200.6       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:24    5722.2      1.42     200.6       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:26    5721.9      1.42     200.6       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:27    5723.3      1.42     200.5       0.0 I2/SIG_in_int_pp_reg[19]/D
    0:03:30    5723.8      1.42     200.5       0.0                          
    0:03:32    5725.1      1.42     200.5       0.0                          
    0:03:34    5724.1      1.42     200.5       0.0                          
    0:03:36    5725.1      1.42     200.4       0.0                          
    0:03:37    5729.4      1.42     200.4       0.0                          
    0:03:40    5730.2      1.42     200.4       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:42    5735.0      1.41     200.4       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:43    5736.3      1.41     200.4       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:45    5738.7      1.41     200.3       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:46    5741.3      1.41     200.3       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:50    5741.3      1.41     200.3       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:55    5741.3      1.41     200.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading design 'FPmul'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming FPmul (top)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.20. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.49
  Critical path length = 0.49
  Clock correction = 0.20 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)
Warning: Design 'FPmul' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Retiming complete
  -----------------
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ecsm_nowlm.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:24    6220.7      0.72     333.4       0.0                           124805.8047
    0:00:24    6220.7      0.72     333.4       0.0                           124805.8047

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Information: compile falsified 262 infeasible paths. (OPT-1720)
    0:00:30    6220.7      0.71     269.3       0.0                           124827.4453

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:30    6220.7      0.71     269.3       0.0                           124827.4453
    0:00:32    6220.7      0.71     269.3       0.0                           124827.4453
    0:00:34    6196.2      0.71     268.4       0.0                           123471.4609
    0:00:35    6196.2      0.71     268.4       0.0                           123471.4609
    0:00:35    6198.9      0.69     268.1       0.0                           123651.4219
    0:00:35    6198.9      0.69     268.1       0.0                           123651.4219
    0:00:44    6253.9      0.67     263.7       0.0                           125870.8438

  Beginning Delay Optimization
  ----------------------------
    0:00:44    6253.9      0.67     263.7       0.0                           125870.8438
    0:00:44    6253.9      0.67     263.7       0.0                           125870.8438
    0:00:44    6253.9      0.67     263.7       0.0                           125870.8438
    0:00:45    6253.9      0.67     263.7       0.0                           125870.8438
    0:00:45    6253.9      0.67     263.7       0.0                           125870.8438
    0:00:49    6254.5      0.67     264.1       0.0                           125906.8359
    0:00:49    6254.5      0.67     264.1       0.0                           125906.8359
    0:00:53    6251.8      0.67     264.1       0.0                           125804.7266
    0:00:54    6251.8      0.67     264.1       0.0                           125804.7266
    0:00:54    6251.8      0.67     264.1       0.0                           125804.7266
    0:00:54    6251.8      0.67     264.1       0.0                           125804.7266
    0:00:55    6251.8      0.67     264.1       0.0                           125804.7266
    0:00:55    6251.8      0.67     264.1       0.0                           125804.7266
    0:00:55    6251.8      0.67     264.1       0.0                           125804.7266
    0:00:55    6251.8      0.67     264.1       0.0                           125804.7266
    0:00:55    6251.8      0.67     264.1       0.0                           125804.7266
    0:01:09    6253.4      0.66     261.1       0.0                           125601.6797
    0:01:22    6253.9      0.65     258.9       0.0                           125401.7969
    0:01:33    6245.1      0.65     257.4       0.0                           124653.5078
    0:01:41    6248.9      0.65     256.2       0.0                           124659.9062
    0:01:51    6254.5      0.65     255.4       0.0                           124703.2656
    0:01:59    6252.1      0.65     252.4       0.0                           124570.6875
    0:02:01    6249.9      0.65     252.2       0.0                           124436.8984
    0:02:05    6250.5      0.65     250.9       0.0                           124465.6016
    0:02:06    6250.5      0.65     250.9       0.0                           124465.6016
    0:02:06    6250.7      0.65     250.9       0.0                           124488.5625
    0:02:06    6250.7      0.65     250.9       0.0                           124488.5625
    0:02:08    6264.8      0.64     250.8       0.0                           125000.5078
    0:02:08    6264.8      0.64     250.8       0.0                           125000.5078
    0:02:09    6264.8      0.64     250.8       0.0                           125000.5078
    0:02:09    6264.8      0.64     250.8       0.0                           125000.5078
    0:02:09    6264.8      0.64     250.8       0.0                           125000.5078
    0:02:10    6264.8      0.64     250.8       0.0                           125000.5078

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:10    6264.8      0.64     250.8       0.0                           125000.5078
    0:02:13    6264.8      0.64     250.8       0.0                           125000.5078
    0:02:20    6101.0      0.64     248.7       0.0                           119708.8047
    0:02:24    6071.7      0.65     252.7       0.0                           118713.5391
    0:02:25    6071.7      0.65     252.7       0.0                           118713.5391
    0:02:40    6071.4      0.65     252.7       0.0                           118762.1406
    0:02:44    6071.4      0.65     252.7       0.0                           118762.1406
    0:02:44    6071.4      0.65     252.7       0.0                           118762.1406
    0:02:46    6070.4      0.65     252.4       0.0                           118690.1641
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)

Thank you...
