/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.40
Hash     : 74f1a25
Date     : Feb 17 2024
Type     : Engineering
Log Time   : Mon Feb 19 07:08:55 2024 GMT
#Timing report of worst 81 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: z_out[1].z[9] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output at (1,17) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[9] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784743 side: (TOP,) (35,41,0)0))                                0.000     1.045
| (CHANX:1168011 L4 length:4 (35,41,0)-> (32,41,0))                     0.119     1.164
| (CHANY:1275107 L1 length:1 (31,41,0)-> (31,41,0))                     0.061     1.225
| (CHANX:1163695 L4 length:4 (31,40,0)-> (28,40,0))                     0.119     1.344
| (CHANY:1263391 L1 length:1 (27,40,0)-> (27,40,0))                     0.061     1.405
| (CHANX:1159379 L4 length:4 (27,39,0)-> (24,39,0))                     0.119     1.524
| (CHANX:1159179 L4 length:4 (24,39,0)-> (21,39,0))                     0.119     1.643
| (CHANY:1242947 L1 length:1 (20,39,0)-> (20,39,0))                     0.061     1.704
| (CHANX:1154863 L4 length:4 (20,38,0)-> (17,38,0))                     0.119     1.823
| (CHANY:1231231 L1 length:1 (16,38,0)-> (16,38,0))                     0.061     1.884
| (CHANX:1150547 L4 length:4 (16,37,0)-> (13,37,0))                     0.119     2.003
| (CHANY:1219515 L1 length:1 (12,37,0)-> (12,37,0))                     0.061     2.064
| (CHANX:1146231 L4 length:4 (12,36,0)-> (9,36,0))                      0.119     2.183
| (CHANX:1146039 L4 length:4 (9,36,0)-> (6,36,0))                       0.119     2.301
| (CHANY:1201815 L4 length:4 (6,36,0)-> (6,33,0))                       0.119     2.420
| (CHANX:1129755 L1 length:1 (6,32,0)-> (6,32,0))                       0.061     2.481
| (CHANY:1198643 L4 length:4 (5,32,0)-> (5,29,0))                       0.119     2.600
| (CHANX:1113439 L1 length:1 (5,28,0)-> (5,28,0))                       0.061     2.661
| (CHANY:1195471 L4 length:4 (4,28,0)-> (4,25,0))                       0.119     2.780
| (CHANX:1097123 L1 length:1 (4,24,0)-> (4,24,0))                       0.061     2.841
| (CHANY:1192299 L4 length:4 (3,24,0)-> (3,21,0))                       0.119     2.960
| (CHANX:1084851 L1 length:1 (3,21,0)-> (3,21,0))                       0.061     3.021
| (CHANY:1189211 L4 length:4 (2,21,0)-> (2,18,0))                       0.119     3.140
| (CHANX:1068535 L1 length:1 (2,17,0)-> (2,17,0))                       0.061     3.201
| (CHANY:1186039 L4 length:4 (1,17,0)-> (1,14,0))                       0.119     3.320
| (IPIN:409536 side: (RIGHT,) (1,17,0)0))                               0.101     3.420
| (intra 'io' routing)                                                  0.733     4.153
out:z_out[28].outpad[0] (.output at (1,17))                            -0.000     4.153
data arrival time                                                                 4.153

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.153
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.153


#Path 2
Startpoint: z_out[1].z[11] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output at (1,18) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[11] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784745 side: (TOP,) (35,41,0)0))                                0.000     1.045
| (CHANX:1168015 L4 length:4 (35,41,0)-> (32,41,0))                     0.119     1.164
| (CHANY:1275103 L1 length:1 (31,41,0)-> (31,41,0))                     0.061     1.225
| (CHANX:1163699 L4 length:4 (31,40,0)-> (28,40,0))                     0.119     1.344
| (CHANY:1263387 L1 length:1 (27,40,0)-> (27,40,0))                     0.061     1.405
| (CHANX:1159383 L4 length:4 (27,39,0)-> (24,39,0))                     0.119     1.524
| (CHANX:1159191 L4 length:4 (24,39,0)-> (21,39,0))                     0.119     1.643
| (CHANX:1158999 L4 length:4 (21,39,0)-> (18,39,0))                     0.119     1.762
| (CHANY:1236951 L4 length:4 (18,39,0)-> (18,36,0))                     0.119     1.881
| (CHANY:1236759 L4 length:4 (18,36,0)-> (18,33,0))                     0.119     2.000
| (CHANX:1130523 L1 length:1 (18,32,0)-> (18,32,0))                     0.061     2.061
| (CHANY:1233587 L4 length:4 (17,32,0)-> (17,29,0))                     0.119     2.180
| (CHANX:1114207 L1 length:1 (17,28,0)-> (17,28,0))                     0.061     2.241
| (CHANY:1230415 L4 length:4 (16,28,0)-> (16,25,0))                     0.119     2.359
| (CHANX:1097891 L1 length:1 (16,24,0)-> (16,24,0))                     0.061     2.420
| (CHANY:1227243 L4 length:4 (15,24,0)-> (15,21,0))                     0.119     2.539
| (CHANX:1081575 L1 length:1 (15,20,0)-> (15,20,0))                     0.061     2.600
| (CHANY:1224263 L1 length:1 (14,20,0)-> (14,20,0))                     0.061     2.661
| (CHANX:1077259 L4 length:4 (14,19,0)-> (11,19,0))                     0.119     2.780
| (CHANY:1212547 L1 length:1 (10,19,0)-> (10,19,0))                     0.061     2.841
| (CHANX:1072943 L4 length:4 (10,18,0)-> (7,18,0))                      0.119     2.960
| (CHANY:1200831 L1 length:1 (6,18,0)-> (6,18,0))                       0.061     3.021
| (CHANX:1068627 L4 length:4 (6,17,0)-> (3,17,0))                       0.119     3.140
| (CHANX:1068405 L4 length:3 (3,17,0)-> (1,17,0))                       0.119     3.259
| (CHANY:1186256 L1 length:1 (1,18,0)-> (1,18,0))                       0.061     3.320
| (IPIN:428180 side: (RIGHT,) (1,18,0)0))                               0.101     3.420
| (intra 'io' routing)                                                  0.733     4.153
out:z_out[30].outpad[0] (.output at (1,18))                            -0.000     4.153
data arrival time                                                                 4.153

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.153
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.153


#Path 3
Startpoint: z_out[1].z[13] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output at (1,19) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[13] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784747 side: (RIGHT,) (35,41,0)0))                              0.000     1.045
| (CHANY:1286571 L4 length:4 (35,41,0)-> (35,38,0))                     0.119     1.164
| (CHANX:1151943 L1 length:1 (35,37,0)-> (35,37,0))                     0.061     1.225
| (CHANY:1283591 L1 length:1 (34,37,0)-> (34,37,0))                     0.061     1.286
| (CHANX:1147627 L4 length:4 (34,36,0)-> (31,36,0))                     0.119     1.405
| (CHANY:1271875 L1 length:1 (30,36,0)-> (30,36,0))                     0.061     1.466
| (CHANX:1143311 L4 length:4 (30,35,0)-> (27,35,0))                     0.119     1.585
| (CHANY:1260159 L1 length:1 (26,35,0)-> (26,35,0))                     0.061     1.646
| (CHANX:1138995 L4 length:4 (26,34,0)-> (23,34,0))                     0.119     1.765
| (CHANY:1248443 L1 length:1 (22,34,0)-> (22,34,0))                     0.061     1.826
| (CHANX:1134679 L4 length:4 (22,33,0)-> (19,33,0))                     0.119     1.945
| (CHANX:1134549 L4 length:4 (20,33,0)-> (17,33,0))                     0.119     2.064
| (CHANY:1230905 L1 length:1 (16,33,0)-> (16,33,0))                     0.061     2.125
| (CHANX:1130233 L4 length:4 (16,32,0)-> (13,32,0))                     0.119     2.244
| (CHANY:1219189 L1 length:1 (12,32,0)-> (12,32,0))                     0.061     2.305
| (CHANX:1125917 L4 length:4 (12,31,0)-> (9,31,0))                      0.119     2.423
| (CHANX:1125799 L4 length:4 (10,31,0)-> (7,31,0))                      0.119     2.542
| (CHANY:1201511 L4 length:4 (6,31,0)-> (6,28,0))                       0.119     2.661
| (CHANX:1109419 L1 length:1 (6,27,0)-> (6,27,0))                       0.061     2.722
| (CHANY:1198339 L4 length:4 (5,27,0)-> (5,24,0))                       0.119     2.841
| (CHANY:1198299 L1 length:1 (5,24,0)-> (5,24,0))                       0.061     2.902
| (CHANX:1092951 L4 length:4 (5,23,0)-> (2,23,0))                       0.119     3.021
| (CHANY:1189335 L4 length:4 (2,23,0)-> (2,20,0))                       0.119     3.140
| (CHANX:1076667 L1 length:1 (2,19,0)-> (2,19,0))                       0.061     3.201
| (CHANY:1186163 L4 length:4 (1,19,0)-> (1,16,0))                       0.119     3.320
| (IPIN:441792 side: (RIGHT,) (1,19,0)0))                               0.101     3.420
| (intra 'io' routing)                                                  0.733     4.153
out:z_out[32].outpad[0] (.output at (1,19))                            -0.000     4.153
data arrival time                                                                 4.153

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.153
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.153


#Path 4
Startpoint: z_out[1].z[15] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output at (1,20) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[15] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784749 side: (RIGHT,) (35,41,0)0))                              0.000     1.045
| (CHANY:1286591 L4 length:4 (35,41,0)-> (35,38,0))                     0.119     1.164
| (CHANX:1151923 L1 length:1 (35,37,0)-> (35,37,0))                     0.061     1.225
| (CHANY:1283419 L4 length:4 (34,37,0)-> (34,34,0))                     0.119     1.344
| (CHANX:1135607 L1 length:1 (34,33,0)-> (34,33,0))                     0.061     1.405
| (CHANY:1280247 L4 length:4 (33,33,0)-> (33,30,0))                     0.119     1.524
| (CHANX:1123191 L4 length:4 (33,30,0)-> (30,30,0))                     0.119     1.643
| (CHANY:1268567 L1 length:1 (29,30,0)-> (29,30,0))                     0.061     1.704
| (CHANX:1118875 L4 length:4 (29,29,0)-> (26,29,0))                     0.119     1.823
| (CHANY:1256851 L1 length:1 (25,29,0)-> (25,29,0))                     0.061     1.884
| (CHANX:1114559 L4 length:4 (25,28,0)-> (22,28,0))                     0.119     2.003
| (CHANY:1245135 L1 length:1 (21,28,0)-> (21,28,0))                     0.061     2.064
| (CHANX:1110243 L4 length:4 (21,27,0)-> (18,27,0))                     0.119     2.183
| (CHANY:1233419 L1 length:1 (17,27,0)-> (17,27,0))                     0.061     2.244
| (CHANX:1105927 L4 length:4 (17,26,0)-> (14,26,0))                     0.119     2.362
| (CHANY:1224647 L1 length:1 (14,26,0)-> (14,26,0))                     0.061     2.423
| (CHANX:1101643 L4 length:4 (14,25,0)-> (11,25,0))                     0.119     2.542
| (CHANY:1212931 L1 length:1 (10,25,0)-> (10,25,0))                     0.061     2.603
| (CHANX:1097327 L4 length:4 (10,24,0)-> (7,24,0))                      0.119     2.722
| (CHANX:1097311 L1 length:1 (7,24,0)-> (7,24,0))                       0.061     2.783
| (CHANY:1201039 L4 length:4 (6,24,0)-> (6,21,0))                       0.119     2.902
| (CHANY:1201023 L1 length:1 (6,21,0)-> (6,21,0))                       0.061     2.963
| (CHANX:1080819 L4 length:4 (6,20,0)-> (3,20,0))                       0.119     3.082
| (CHANX:1080597 L4 length:3 (3,20,0)-> (1,20,0))                       0.119     3.201
| (CHANY:1186385 L1 length:1 (1,20,0)-> (1,20,0))                       0.061     3.262
| (IPIN:455404 side: (RIGHT,) (1,20,0)0))                               0.101     3.362
| (intra 'io' routing)                                                  0.733     4.095
out:z_out[34].outpad[0] (.output at (1,20))                            -0.000     4.095
data arrival time                                                                 4.095

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.095
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.095


#Path 5
Startpoint: z_out[1].z[17] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output at (1,21) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[17] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784751 side: (RIGHT,) (35,41,0)0))                              0.000     1.045
| (CHANY:1286579 L4 length:4 (35,41,0)-> (35,38,0))                     0.119     1.164
| (CHANX:1155819 L4 length:4 (35,38,0)-> (32,38,0))                     0.119     1.283
| (CHANY:1274915 L1 length:1 (31,38,0)-> (31,38,0))                     0.061     1.344
| (CHANX:1151503 L4 length:4 (31,37,0)-> (28,37,0))                     0.119     1.463
| (CHANY:1263199 L1 length:1 (27,37,0)-> (27,37,0))                     0.061     1.524
| (CHANX:1147187 L4 length:4 (27,36,0)-> (24,36,0))                     0.119     1.643
| (CHANY:1251483 L1 length:1 (23,36,0)-> (23,36,0))                     0.061     1.704
| (CHANX:1142871 L4 length:4 (23,35,0)-> (20,35,0))                     0.119     1.823
| (CHANX:1142679 L4 length:4 (20,35,0)-> (17,35,0))                     0.119     1.942
| (CHANY:1231031 L1 length:1 (16,35,0)-> (16,35,0))                     0.061     2.003
| (CHANX:1138363 L4 length:4 (16,34,0)-> (13,34,0))                     0.119     2.122
| (CHANY:1219315 L1 length:1 (12,34,0)-> (12,34,0))                     0.061     2.183
| (CHANX:1134047 L4 length:4 (12,33,0)-> (9,33,0))                      0.119     2.301
| (CHANY:1207599 L1 length:1 (8,33,0)-> (8,33,0))                       0.061     2.362
| (CHANX:1129731 L4 length:4 (8,32,0)-> (5,32,0))                       0.119     2.481
| (CHANX:1129691 L1 length:1 (5,32,0)-> (5,32,0))                       0.061     2.542
| (CHANY:1195731 L4 length:4 (4,32,0)-> (4,29,0))                       0.119     2.661
| (CHANX:1113375 L1 length:1 (4,28,0)-> (4,28,0))                       0.061     2.722
| (CHANY:1192559 L4 length:4 (3,28,0)-> (3,25,0))                       0.119     2.841
| (CHANX:1097059 L1 length:1 (3,24,0)-> (3,24,0))                       0.061     2.902
| (CHANY:1189387 L4 length:4 (2,24,0)-> (2,21,0))                       0.119     3.021
| (CHANY:1189425 L1 length:1 (2,22,0)-> (2,22,0))                       0.061     3.082
| (CHANX:1084747 L4 length:2 (2,21,0)-> (1,21,0))                       0.119     3.201
| (CHANY:1186449 L1 length:1 (1,21,0)-> (1,21,0))                       0.061     3.262
| (IPIN:474048 side: (RIGHT,) (1,21,0)0))                               0.101     3.362
| (intra 'io' routing)                                                  0.733     4.095
out:z_out[36].outpad[0] (.output at (1,21))                            -0.000     4.095
data arrival time                                                                 4.095

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.095
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.095


#Path 6
Startpoint: z_out[1].z[14] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output at (1,20) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[14] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784748 side: (RIGHT,) (35,41,0)0))                              0.000     1.045
| (CHANY:1286573 L4 length:4 (35,41,0)-> (35,38,0))                     0.119     1.164
| (CHANX:1151941 L1 length:1 (35,37,0)-> (35,37,0))                     0.061     1.225
| (CHANY:1283401 L4 length:4 (34,37,0)-> (34,34,0))                     0.119     1.344
| (CHANX:1135433 L4 length:4 (34,33,0)-> (31,33,0))                     0.119     1.463
| (CHANY:1271685 L1 length:1 (30,33,0)-> (30,33,0))                     0.061     1.524
| (CHANX:1131117 L4 length:4 (30,32,0)-> (27,32,0))                     0.119     1.643
| (CHANY:1259969 L1 length:1 (26,32,0)-> (26,32,0))                     0.061     1.704
| (CHANX:1126801 L4 length:4 (26,31,0)-> (23,31,0))                     0.119     1.823
| (CHANY:1248253 L1 length:1 (22,31,0)-> (22,31,0))                     0.061     1.884
| (CHANX:1122485 L4 length:4 (22,30,0)-> (19,30,0))                     0.119     2.003
| (CHANX:1122289 L4 length:4 (19,30,0)-> (16,30,0))                     0.119     2.122
| (CHANY:1227805 L1 length:1 (15,30,0)-> (15,30,0))                     0.061     2.183
| (CHANX:1117973 L4 length:4 (15,29,0)-> (12,29,0))                     0.119     2.301
| (CHANY:1216089 L1 length:1 (11,29,0)-> (11,29,0))                     0.061     2.362
| (CHANX:1113657 L4 length:4 (11,28,0)-> (8,28,0))                      0.119     2.481
| (CHANY:1207133 L4 length:4 (8,28,0)-> (8,25,0))                       0.119     2.600
| (CHANX:1097365 L1 length:1 (8,24,0)-> (8,24,0))                       0.061     2.661
| (CHANY:1203961 L4 length:4 (7,24,0)-> (7,21,0))                       0.119     2.780
| (CHANY:1203773 L4 length:4 (7,21,0)-> (7,18,0))                       0.119     2.899
| (CHANX:1076839 L4 length:4 (7,19,0)-> (4,19,0))                       0.119     3.018
| (CHANY:1195142 L1 length:1 (4,20,0)-> (4,20,0))                       0.061     3.079
| (CHANX:1080591 L4 length:4 (4,20,0)-> (1,20,0))                       0.119     3.198
| (CHANY:1186381 L1 length:1 (1,20,0)-> (1,20,0))                       0.061     3.259
| (IPIN:455418 side: (RIGHT,) (1,20,0)0))                               0.101     3.359
| (intra 'io' routing)                                                  0.733     4.092
out:z_out[33].outpad[0] (.output at (1,20))                            -0.000     4.092
data arrival time                                                                 4.092

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.092
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.092


#Path 7
Startpoint: z_out[1].z[10] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output at (1,18) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[10] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784744 side: (TOP,) (35,41,0)0))                                0.000     1.045
| (CHANX:1168013 L4 length:4 (35,41,0)-> (32,41,0))                     0.119     1.164
| (CHANY:1275105 L1 length:1 (31,41,0)-> (31,41,0))                     0.061     1.225
| (CHANX:1163697 L4 length:4 (31,40,0)-> (28,40,0))                     0.119     1.344
| (CHANY:1263389 L1 length:1 (27,40,0)-> (27,40,0))                     0.061     1.405
| (CHANX:1159381 L4 length:4 (27,39,0)-> (24,39,0))                     0.119     1.524
| (CHANX:1159185 L4 length:4 (24,39,0)-> (21,39,0))                     0.119     1.643
| (CHANX:1159173 L1 length:1 (21,39,0)-> (21,39,0))                     0.061     1.704
| (CHANY:1242761 L4 length:4 (20,39,0)-> (20,36,0))                     0.119     1.823
| (CHANX:1142665 L4 length:4 (20,35,0)-> (17,35,0))                     0.119     1.942
| (CHANY:1231045 L1 length:1 (16,35,0)-> (16,35,0))                     0.061     2.003
| (CHANX:1138349 L4 length:4 (16,34,0)-> (13,34,0))                     0.119     2.122
| (CHANY:1219329 L1 length:1 (12,34,0)-> (12,34,0))                     0.061     2.183
| (CHANX:1134033 L4 length:4 (12,33,0)-> (9,33,0))                      0.119     2.301
| (CHANY:1207613 L1 length:1 (8,33,0)-> (8,33,0))                       0.061     2.362
| (CHANX:1129717 L4 length:4 (8,32,0)-> (5,32,0))                       0.119     2.481
| (CHANY:1198641 L4 length:4 (5,32,0)-> (5,29,0))                       0.119     2.600
| (CHANX:1113441 L1 length:1 (5,28,0)-> (5,28,0))                       0.061     2.661
| (CHANY:1195469 L4 length:4 (4,28,0)-> (4,25,0))                       0.119     2.780
| (CHANX:1097125 L1 length:1 (4,24,0)-> (4,24,0))                       0.061     2.841
| (CHANY:1192297 L4 length:4 (3,24,0)-> (3,21,0))                       0.119     2.960
| (CHANX:1080589 L4 length:3 (3,20,0)-> (1,20,0))                       0.119     3.079
| (CHANX:1080713 L1 length:1 (2,20,0)-> (2,20,0))                       0.061     3.140
| (CHANY:1186245 L4 length:4 (1,20,0)-> (1,17,0))                       0.119     3.259
| (IPIN:428194 side: (RIGHT,) (1,18,0)0))                               0.101     3.359
| (intra 'io' routing)                                                  0.733     4.092
out:z_out[29].outpad[0] (.output at (1,18))                            -0.000     4.092
data arrival time                                                                 4.092

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.092
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.092


#Path 8
Startpoint: z_out[1].z[18] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output at (1,22) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[18] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784752 side: (RIGHT,) (35,41,0)0))                              0.000     1.045
| (CHANY:1286741 L1 length:1 (35,41,0)-> (35,41,0))                     0.061     1.106
| (CHANX:1163965 L4 length:4 (35,40,0)-> (32,40,0))                     0.119     1.225
| (CHANY:1275025 L1 length:1 (31,40,0)-> (31,40,0))                     0.061     1.286
| (CHANX:1159649 L4 length:4 (31,39,0)-> (28,39,0))                     0.119     1.405
| (CHANY:1263309 L1 length:1 (27,39,0)-> (27,39,0))                     0.061     1.466
| (CHANX:1155333 L4 length:4 (27,38,0)-> (24,38,0))                     0.119     1.585
| (CHANY:1251593 L1 length:1 (23,38,0)-> (23,38,0))                     0.061     1.646
| (CHANX:1151145 L1 length:1 (23,37,0)-> (23,37,0))                     0.061     1.707
| (CHANY:1248485 L4 length:4 (22,37,0)-> (22,34,0))                     0.119     1.826
| (CHANY:1248449 L1 length:1 (22,34,0)-> (22,34,0))                     0.061     1.887
| (CHANX:1134673 L4 length:4 (22,33,0)-> (19,33,0))                     0.119     2.006
| (CHANY:1239653 L1 length:1 (19,33,0)-> (19,33,0))                     0.061     2.067
| (CHANX:1130413 L4 length:4 (19,32,0)-> (16,32,0))                     0.119     2.186
| (CHANY:1227937 L1 length:1 (15,32,0)-> (15,32,0))                     0.061     2.247
| (CHANX:1126097 L4 length:4 (15,31,0)-> (12,31,0))                     0.119     2.365
| (CHANY:1216221 L1 length:1 (11,31,0)-> (11,31,0))                     0.061     2.426
| (CHANX:1121781 L4 length:4 (11,30,0)-> (8,30,0))                      0.119     2.545
| (CHANY:1204505 L1 length:1 (7,30,0)-> (7,30,0))                       0.061     2.606
| (CHANX:1117465 L4 length:4 (7,29,0)-> (4,29,0))                       0.119     2.725
| (CHANY:1192789 L1 length:1 (3,29,0)-> (3,29,0))                       0.061     2.786
| (CHANX:1113181 L4 length:3 (3,28,0)-> (1,28,0))                       0.119     2.905
| (CHANY:1189669 L4 length:4 (2,28,0)-> (2,25,0))                       0.119     3.024
| (CHANX:1096973 L1 length:1 (2,24,0)-> (2,24,0))                       0.061     3.085
| (CHANY:1186497 L4 length:4 (1,24,0)-> (1,21,0))                       0.119     3.204
| (IPIN:487674 side: (RIGHT,) (1,22,0)0))                               0.101     3.305
| (intra 'io' routing)                                                  0.733     4.037
out:z_out[37].outpad[0] (.output at (1,22))                            -0.000     4.037
data arrival time                                                                 4.037

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.037
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.037


#Path 9
Startpoint: z_out[1].z[12] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output at (1,19) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[12] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784746 side: (RIGHT,) (35,41,0)0))                              0.000     1.045
| (CHANY:1286569 L4 length:4 (35,41,0)-> (35,38,0))                     0.119     1.164
| (CHANX:1151753 L4 length:4 (35,37,0)-> (32,37,0))                     0.119     1.283
| (CHANY:1274853 L1 length:1 (31,37,0)-> (31,37,0))                     0.061     1.344
| (CHANX:1147437 L4 length:4 (31,36,0)-> (28,36,0))                     0.119     1.463
| (CHANY:1263137 L1 length:1 (27,36,0)-> (27,36,0))                     0.061     1.524
| (CHANX:1143121 L4 length:4 (27,35,0)-> (24,35,0))                     0.119     1.643
| (CHANY:1251421 L1 length:1 (23,35,0)-> (23,35,0))                     0.061     1.704
| (CHANX:1138805 L4 length:4 (23,34,0)-> (20,34,0))                     0.119     1.823
| (CHANY:1239705 L1 length:1 (19,34,0)-> (19,34,0))                     0.061     1.884
| (CHANX:1134489 L4 length:4 (19,33,0)-> (16,33,0))                     0.119     2.003
| (CHANX:1134301 L4 length:4 (16,33,0)-> (13,33,0))                     0.119     2.122
| (CHANY:1219249 L1 length:1 (12,33,0)-> (12,33,0))                     0.061     2.183
| (CHANX:1129985 L4 length:4 (12,32,0)-> (9,32,0))                      0.119     2.301
| (CHANY:1207533 L1 length:1 (8,32,0)-> (8,32,0))                       0.061     2.362
| (CHANX:1125669 L4 length:4 (8,31,0)-> (5,31,0))                       0.119     2.481
| (CHANY:1195817 L1 length:1 (4,31,0)-> (4,31,0))                       0.061     2.542
| (CHANX:1121481 L1 length:1 (4,30,0)-> (4,30,0))                       0.061     2.603
| (CHANY:1192709 L4 length:4 (3,30,0)-> (3,27,0))                       0.119     2.722
| (CHANX:1105165 L1 length:1 (3,26,0)-> (3,26,0))                       0.061     2.783
| (CHANY:1189537 L4 length:4 (2,26,0)-> (2,23,0))                       0.119     2.902
| (CHANX:1088849 L1 length:1 (2,22,0)-> (2,22,0))                       0.061     2.963
| (CHANY:1186365 L4 length:4 (1,22,0)-> (1,19,0))                       0.119     3.082
| (CHANY:1186309 L4 length:4 (1,21,0)-> (1,18,0))                       0.119     3.201
| (IPIN:441806 side: (RIGHT,) (1,19,0)0))                               0.101     3.301
| (intra 'io' routing)                                                  0.733     4.034
out:z_out[31].outpad[0] (.output at (1,19))                            -0.000     4.034
data arrival time                                                                 4.034

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.034
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.034


#Path 10
Startpoint: z_out[1].z[16] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output at (1,21) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[16] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784750 side: (RIGHT,) (35,41,0)0))                              0.000     1.045
| (CHANY:1286577 L4 length:4 (35,41,0)-> (35,38,0))                     0.119     1.164
| (CHANX:1151937 L1 length:1 (35,37,0)-> (35,37,0))                     0.061     1.225
| (CHANY:1283405 L4 length:4 (34,37,0)-> (34,34,0))                     0.119     1.344
| (CHANX:1135621 L1 length:1 (34,33,0)-> (34,33,0))                     0.061     1.405
| (CHANY:1280233 L4 length:4 (33,33,0)-> (33,30,0))                     0.119     1.524
| (CHANX:1119113 L4 length:4 (33,29,0)-> (30,29,0))                     0.119     1.643
| (CHANY:1268517 L1 length:1 (29,29,0)-> (29,29,0))                     0.061     1.704
| (CHANX:1114797 L4 length:4 (29,28,0)-> (26,28,0))                     0.119     1.823
| (CHANY:1256801 L1 length:1 (25,28,0)-> (25,28,0))                     0.061     1.884
| (CHANX:1110481 L4 length:4 (25,27,0)-> (22,27,0))                     0.119     2.003
| (CHANY:1245085 L1 length:1 (21,27,0)-> (21,27,0))                     0.061     2.064
| (CHANX:1106165 L4 length:4 (21,26,0)-> (18,26,0))                     0.119     2.183
| (CHANX:1105969 L4 length:4 (18,26,0)-> (15,26,0))                     0.119     2.301
| (CHANY:1224637 L1 length:1 (14,26,0)-> (14,26,0))                     0.061     2.362
| (CHANX:1101653 L4 length:4 (14,25,0)-> (11,25,0))                     0.119     2.481
| (CHANX:1101457 L4 length:4 (11,25,0)-> (8,25,0))                      0.119     2.600
| (CHANY:1204189 L1 length:1 (7,25,0)-> (7,25,0))                       0.061     2.661
| (CHANX:1097141 L4 length:4 (7,24,0)-> (4,24,0))                       0.119     2.780
| (CHANY:1192473 L1 length:1 (3,24,0)-> (3,24,0))                       0.061     2.841
| (CHANX:1092845 L4 length:3 (3,23,0)-> (1,23,0))                       0.119     2.960
| (CHANX:1092843 L4 length:2 (2,23,0)-> (1,23,0))                       0.119     3.079
| (CHANY:1186425 L4 length:4 (1,23,0)-> (1,20,0))                       0.119     3.198
| (IPIN:474062 side: (RIGHT,) (1,21,0)0))                               0.101     3.298
| (intra 'io' routing)                                                  0.733     4.031
out:z_out[35].outpad[0] (.output at (1,21))                            -0.000     4.031
data arrival time                                                                 4.031

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -4.031
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -4.031


#Path 11
Startpoint: a[19].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : z_out[1].a[9] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[19].inpad[0] (.input at (1,4))                                        0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:212327 side: (RIGHT,) (1,4,0)0))                                0.000     0.894
| (CHANY:1185406 L4 length:4 (1,4,0)-> (1,7,0))                         0.119     1.013
| (CHANY:1185550 L1 length:1 (1,7,0)-> (1,7,0))                         0.061     1.074
| (CHANX:1027934 L4 length:4 (2,7,0)-> (5,7,0))                         0.119     1.193
| (CHANY:1197266 L1 length:1 (5,8,0)-> (5,8,0))                         0.061     1.254
| (CHANX:1032250 L4 length:4 (6,8,0)-> (9,8,0))                         0.119     1.373
| (CHANY:1208982 L1 length:1 (9,9,0)-> (9,9,0))                         0.061     1.434
| (CHANX:1036566 L4 length:4 (10,9,0)-> (13,9,0))                       0.119     1.553
| (CHANY:1217814 L4 length:4 (12,10,0)-> (12,13,0))                     0.119     1.672
| (CHANX:1048950 L4 length:4 (13,12,0)-> (16,12,0))                     0.119     1.791
| (CHANX:1049142 L4 length:4 (16,12,0)-> (19,12,0))                     0.119     1.910
| (CHANY:1238362 L1 length:1 (19,13,0)-> (19,13,0))                     0.061     1.970
| (CHANX:1053458 L4 length:4 (20,13,0)-> (23,13,0))                     0.119     2.089
| (CHANY:1247178 L4 length:4 (22,14,0)-> (22,17,0))                     0.119     2.208
| (CHANX:1069890 L1 length:1 (23,17,0)-> (23,17,0))                     0.061     2.269
| (CHANY:1250350 L4 length:4 (23,18,0)-> (23,21,0))                     0.119     2.388
| (CHANX:1086206 L1 length:1 (24,21,0)-> (24,21,0))                     0.061     2.449
| (CHANY:1253522 L4 length:4 (24,22,0)-> (24,25,0))                     0.119     2.568
| (CHANX:1102522 L1 length:1 (25,25,0)-> (25,25,0))                     0.061     2.629
| (CHANY:1256694 L4 length:4 (25,26,0)-> (25,29,0))                     0.119     2.748
| (CHANY:1256820 L4 length:4 (25,28,0)-> (25,31,0))                     0.119     2.867
| (CHANX:1126968 L1 length:1 (26,31,0)-> (26,31,0))                     0.061     2.928
| (CHANY:1259992 L4 length:4 (26,32,0)-> (26,35,0))                     0.119     3.047
| (CHANX:1139260 L4 length:4 (27,34,0)-> (30,34,0))                     0.119     3.166
| (CHANY:1271796 L1 length:1 (30,35,0)-> (30,35,0))                     0.061     3.226
| (CHANX:1143576 L4 length:4 (31,35,0)-> (34,35,0))                     0.119     3.345
| (CHANY:1280636 L4 length:4 (33,36,0)-> (33,39,0))                     0.119     3.464
| (CHANX:1159984 L1 length:1 (34,39,0)-> (34,39,0))                     0.061     3.525
| (CHANY:1283808 L4 length:4 (34,40,0)-> (34,43,0))                     0.119     3.644
| (CHANX:1176300 L1 length:1 (35,43,0)-> (35,43,0))                     0.061     3.705
| (IPIN:784960 side: (TOP,) (35,43,0)0))                                0.101     3.806
| (intra 'dsp' routing)                                                 0.000     3.806
z_out[1].a[9] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.806
data arrival time                                                                 3.806

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -3.806
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.986


#Path 12
Startpoint: a[18].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : z_out[1].a[8] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[18].inpad[0] (.input at (1,3))                                        0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:198704 side: (RIGHT,) (1,3,0)0))                                0.000     0.894
| (CHANY:1185336 L4 length:4 (1,3,0)-> (1,6,0))                         0.119     1.013
| (CHANY:1185466 L4 length:4 (1,5,0)-> (1,8,0))                         0.119     1.132
| (CHANX:1027938 L4 length:4 (2,7,0)-> (5,7,0))                         0.119     1.251
| (CHANY:1197262 L1 length:1 (5,8,0)-> (5,8,0))                         0.061     1.312
| (CHANX:1032254 L4 length:4 (6,8,0)-> (9,8,0))                         0.119     1.431
| (CHANY:1208978 L1 length:1 (9,9,0)-> (9,9,0))                         0.061     1.492
| (CHANX:1036570 L4 length:4 (10,9,0)-> (13,9,0))                       0.119     1.611
| (CHANX:1036770 L4 length:4 (13,9,0)-> (16,9,0))                       0.119     1.730
| (CHANY:1229422 L1 length:1 (16,10,0)-> (16,10,0))                     0.061     1.791
| (CHANX:1041086 L4 length:4 (17,10,0)-> (20,10,0))                     0.119     1.910
| (CHANY:1241138 L1 length:1 (20,11,0)-> (20,11,0))                     0.061     1.970
| (CHANX:1045402 L4 length:4 (21,11,0)-> (24,11,0))                     0.119     2.089
| (CHANY:1252854 L1 length:1 (24,12,0)-> (24,12,0))                     0.061     2.150
| (CHANX:1049718 L4 length:4 (25,12,0)-> (28,12,0))                     0.119     2.269
| (CHANY:1261686 L4 length:4 (27,13,0)-> (27,16,0))                     0.119     2.388
| (CHANY:1261878 L4 length:4 (27,16,0)-> (27,19,0))                     0.119     2.507
| (CHANY:1262070 L4 length:4 (27,19,0)-> (27,22,0))                     0.119     2.626
| (CHANX:1090518 L1 length:1 (28,22,0)-> (28,22,0))                     0.061     2.687
| (CHANY:1265242 L4 length:4 (28,23,0)-> (28,26,0))                     0.119     2.806
| (CHANY:1265442 L4 length:4 (28,26,0)-> (28,29,0))                     0.119     2.925
| (CHANX:1114970 L1 length:1 (29,28,0)-> (29,28,0))                     0.061     2.986
| (CHANY:1268534 L4 length:4 (29,29,0)-> (29,32,0))                     0.119     3.105
| (CHANX:1131286 L1 length:1 (30,32,0)-> (30,32,0))                     0.061     3.166
| (CHANY:1271706 L4 length:4 (30,33,0)-> (30,36,0))                     0.119     3.284
| (CHANY:1271906 L4 length:4 (30,36,0)-> (30,39,0))                     0.119     3.403
| (CHANX:1159786 L1 length:1 (31,39,0)-> (31,39,0))                     0.061     3.464
| (CHANY:1275078 L4 length:4 (31,40,0)-> (31,43,0))                     0.119     3.583
| (CHANX:1176166 L4 length:4 (32,43,0)-> (35,43,0))                     0.119     3.702
| (IPIN:784949 side: (TOP,) (35,43,0)0))                                0.101     3.803
| (intra 'dsp' routing)                                                 0.000     3.803
z_out[1].a[8] (RS_DSP_MULTADD_REGIN at (35,41))                         0.000     3.803
data arrival time                                                                 3.803

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -3.803
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.983


#Path 13
Startpoint: a[17].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : z_out[1].a[7] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[17].inpad[0] (.input at (1,3))                                        0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:198715 side: (RIGHT,) (1,3,0)0))                                0.000     0.894
| (CHANY:1185326 L4 length:4 (1,3,0)-> (1,6,0))                         0.119     1.013
| (CHANX:1019774 L1 length:1 (2,5,0)-> (2,5,0))                         0.061     1.074
| (CHANY:1188434 L4 length:4 (2,6,0)-> (2,9,0))                         0.119     1.193
| (CHANX:1036090 L1 length:1 (3,9,0)-> (3,9,0))                         0.061     1.254
| (CHANY:1191606 L4 length:4 (3,10,0)-> (3,13,0))                       0.119     1.373
| (CHANX:1052406 L1 length:1 (4,13,0)-> (4,13,0))                       0.061     1.434
| (CHANY:1194778 L4 length:4 (4,14,0)-> (4,17,0))                       0.119     1.553
| (CHANX:1068722 L1 length:1 (5,17,0)-> (5,17,0))                       0.061     1.614
| (CHANY:1197950 L4 length:4 (5,18,0)-> (5,21,0))                       0.119     1.733
| (CHANX:1080974 L1 length:1 (6,20,0)-> (6,20,0))                       0.061     1.794
| (CHANY:1201058 L4 length:4 (6,21,0)-> (6,24,0))                       0.119     1.913
| (CHANX:1097290 L1 length:1 (7,24,0)-> (7,24,0))                       0.061     1.974
| (CHANY:1204230 L4 length:4 (7,25,0)-> (7,28,0))                       0.119     2.092
| (CHANX:1113670 L4 length:4 (8,28,0)-> (11,28,0))                      0.119     2.211
| (CHANY:1216074 L1 length:1 (11,29,0)-> (11,29,0))                     0.061     2.272
| (CHANX:1117986 L4 length:4 (12,29,0)-> (15,29,0))                     0.119     2.391
| (CHANY:1227790 L1 length:1 (15,30,0)-> (15,30,0))                     0.061     2.452
| (CHANX:1122302 L4 length:4 (16,30,0)-> (19,30,0))                     0.119     2.571
| (CHANY:1239506 L1 length:1 (19,31,0)-> (19,31,0))                     0.061     2.632
| (CHANX:1126618 L4 length:4 (20,31,0)-> (23,31,0))                     0.119     2.751
| (CHANY:1251222 L1 length:1 (23,32,0)-> (23,32,0))                     0.061     2.812
| (CHANX:1130934 L4 length:4 (24,32,0)-> (27,32,0))                     0.119     2.931
| (CHANY:1262938 L1 length:1 (27,33,0)-> (27,33,0))                     0.061     2.992
| (CHANX:1135250 L4 length:4 (28,33,0)-> (31,33,0))                     0.119     3.111
| (CHANY:1274654 L1 length:1 (31,34,0)-> (31,34,0))                     0.061     3.172
| (CHANX:1139566 L4 length:4 (32,34,0)-> (35,34,0))                     0.119     3.290
| (CHANX:1139676 L1 length:1 (34,34,0)-> (34,34,0))                     0.061     3.351
| (CHANY:1283476 L4 length:4 (34,35,0)-> (34,38,0))                     0.119     3.470
| (CHANX:1155992 L1 length:1 (35,38,0)-> (35,38,0))                     0.061     3.531
| (CHANY:1286648 L4 length:4 (35,39,0)-> (35,42,0))                     0.119     3.650
| (IPIN:784934 side: (RIGHT,) (35,42,0)0))                              0.101     3.751
| (intra 'dsp' routing)                                                 0.000     3.751
z_out[1].a[7] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.751
data arrival time                                                                 3.751

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -3.751
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.931


#Path 14
Startpoint: b[5].inpad[0] (.input at (1,7) clocked by clk)
Endpoint  : z_out[1].b[14] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[5].inpad[0] (.input at (1,7))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:258195 side: (RIGHT,) (1,7,0)0))                                0.000     0.894
| (CHANY:1185566 L1 length:1 (1,7,0)-> (1,7,0))                         0.061     0.955
| (CHANX:1027918 L4 length:4 (2,7,0)-> (5,7,0))                         0.119     1.074
| (CHANY:1197282 L1 length:1 (5,8,0)-> (5,8,0))                         0.061     1.135
| (CHANX:1032234 L4 length:4 (6,8,0)-> (9,8,0))                         0.119     1.254
| (CHANX:1032402 L1 length:1 (9,8,0)-> (9,8,0))                         0.061     1.315
| (CHANY:1209022 L4 length:4 (9,9,0)-> (9,12,0))                        0.119     1.434
| (CHANX:1048718 L1 length:1 (10,12,0)-> (10,12,0))                     0.061     1.495
| (CHANY:1212194 L4 length:4 (10,13,0)-> (10,16,0))                     0.119     1.614
| (CHANY:1212346 L1 length:1 (10,16,0)-> (10,16,0))                     0.061     1.675
| (CHANX:1065074 L4 length:4 (11,16,0)-> (14,16,0))                     0.119     1.794
| (CHANY:1224062 L1 length:1 (14,17,0)-> (14,17,0))                     0.061     1.855
| (CHANX:1069390 L4 length:4 (15,17,0)-> (18,17,0))                     0.119     1.974
| (CHANY:1235778 L1 length:1 (18,18,0)-> (18,18,0))                     0.061     2.034
| (CHANX:1073706 L4 length:4 (19,18,0)-> (22,18,0))                     0.119     2.153
| (CHANY:1247494 L1 length:1 (22,19,0)-> (22,19,0))                     0.061     2.214
| (CHANX:1078022 L1 length:1 (23,19,0)-> (23,19,0))                     0.061     2.275
| (CHANY:1250474 L4 length:4 (23,20,0)-> (23,23,0))                     0.119     2.394
| (CHANX:1090258 L1 length:1 (24,22,0)-> (24,22,0))                     0.061     2.455
| (CHANY:1253598 L4 length:4 (24,23,0)-> (24,26,0))                     0.119     2.574
| (CHANX:1106574 L1 length:1 (25,26,0)-> (25,26,0))                     0.061     2.635
| (CHANY:1256770 L4 length:4 (25,27,0)-> (25,30,0))                     0.119     2.754
| (CHANX:1122890 L1 length:1 (26,30,0)-> (26,30,0))                     0.061     2.815
| (CHANY:1259942 L4 length:4 (26,31,0)-> (26,34,0))                     0.119     2.934
| (CHANX:1139270 L4 length:4 (27,34,0)-> (30,34,0))                     0.119     3.053
| (CHANY:1271786 L1 length:1 (30,35,0)-> (30,35,0))                     0.061     3.114
| (CHANX:1143586 L4 length:4 (31,35,0)-> (34,35,0))                     0.119     3.233
| (CHANX:1143672 L1 length:1 (33,35,0)-> (33,35,0))                     0.061     3.293
| (CHANY:1280632 L4 length:4 (33,36,0)-> (33,39,0))                     0.119     3.412
| (CHANX:1159988 L1 length:1 (34,39,0)-> (34,39,0))                     0.061     3.473
| (CHANY:1283804 L4 length:4 (34,40,0)-> (34,43,0))                     0.119     3.592
| (CHANX:1176304 L1 length:1 (35,43,0)-> (35,43,0))                     0.061     3.653
| (IPIN:784962 side: (TOP,) (35,43,0)0))                                0.101     3.754
| (intra 'dsp' routing)                                                 0.000     3.754
z_out[1].b[14] (RS_DSP_MULTADD_REGIN at (35,41))                       -0.000     3.754
data arrival time                                                                 3.754

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.754
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.929


#Path 15
Startpoint: a[16].inpad[0] (.input at (1,2) clocked by clk)
Endpoint  : z_out[1].a[6] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[16].inpad[0] (.input at (1,2))                                        0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:180065 side: (RIGHT,) (1,2,0)0))                                0.000     0.894
| (CHANY:1185266 L4 length:4 (1,2,0)-> (1,5,0))                         0.119     1.013
| (CHANX:1019770 L1 length:1 (2,5,0)-> (2,5,0))                         0.061     1.074
| (CHANY:1188438 L4 length:4 (2,6,0)-> (2,9,0))                         0.119     1.193
| (CHANX:1036086 L1 length:1 (3,9,0)-> (3,9,0))                         0.061     1.254
| (CHANY:1191610 L4 length:4 (3,10,0)-> (3,13,0))                       0.119     1.373
| (CHANX:1052402 L1 length:1 (4,13,0)-> (4,13,0))                       0.061     1.434
| (CHANY:1194782 L4 length:4 (4,14,0)-> (4,17,0))                       0.119     1.553
| (CHANX:1064654 L1 length:1 (5,16,0)-> (5,16,0))                       0.061     1.614
| (CHANY:1197890 L4 length:4 (5,17,0)-> (5,20,0))                       0.119     1.733
| (CHANX:1080970 L1 length:1 (6,20,0)-> (6,20,0))                       0.061     1.794
| (CHANY:1201062 L4 length:4 (6,21,0)-> (6,24,0))                       0.119     1.913
| (CHANX:1097350 L4 length:4 (7,24,0)-> (10,24,0))                      0.119     2.031
| (CHANY:1212906 L1 length:1 (10,25,0)-> (10,25,0))                     0.061     2.092
| (CHANX:1101666 L4 length:4 (11,25,0)-> (14,25,0))                     0.119     2.211
| (CHANY:1224622 L1 length:1 (14,26,0)-> (14,26,0))                     0.061     2.272
| (CHANX:1105982 L4 length:4 (15,26,0)-> (18,26,0))                     0.119     2.391
| (CHANY:1236338 L1 length:1 (18,27,0)-> (18,27,0))                     0.061     2.452
| (CHANX:1110298 L4 length:4 (19,27,0)-> (22,27,0))                     0.119     2.571
| (CHANY:1248054 L1 length:1 (22,28,0)-> (22,28,0))                     0.061     2.632
| (CHANX:1114614 L4 length:4 (23,28,0)-> (26,28,0))                     0.119     2.751
| (CHANY:1256886 L4 length:4 (25,29,0)-> (25,32,0))                     0.119     2.870
| (CHANX:1131030 L1 length:1 (26,32,0)-> (26,32,0))                     0.061     2.931
| (CHANY:1260058 L4 length:4 (26,33,0)-> (26,36,0))                     0.119     3.050
| (CHANX:1143330 L4 length:4 (27,35,0)-> (30,35,0))                     0.119     3.169
| (CHANX:1143482 L1 length:1 (30,35,0)-> (30,35,0))                     0.061     3.230
| (CHANY:1271894 L4 length:4 (30,36,0)-> (30,39,0))                     0.119     3.348
| (CHANX:1159798 L1 length:1 (31,39,0)-> (31,39,0))                     0.061     3.409
| (CHANY:1275066 L4 length:4 (31,40,0)-> (31,43,0))                     0.119     3.528
| (CHANX:1172098 L4 length:4 (32,42,0)-> (35,42,0))                     0.119     3.647
| (IPIN:784895 side: (TOP,) (35,42,0)0))                                0.101     3.748
| (intra 'dsp' routing)                                                 0.000     3.748
z_out[1].a[6] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.748
data arrival time                                                                 3.748

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -3.748
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.928


#Path 16
Startpoint: b[0].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : z_out[1].b[9] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[0].inpad[0] (.input at (1,4))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:212316 side: (RIGHT,) (1,4,0)0))                                0.000     0.894
| (CHANY:1185352 L1 length:1 (1,4,0)-> (1,4,0))                         0.061     0.955
| (CHANX:1015748 L4 length:4 (2,4,0)-> (5,4,0))                         0.119     1.074
| (CHANY:1197068 L1 length:1 (5,5,0)-> (5,5,0))                         0.061     1.135
| (CHANX:1020064 L4 length:4 (6,5,0)-> (9,5,0))                         0.119     1.254
| (CHANY:1208784 L1 length:1 (9,6,0)-> (9,6,0))                         0.061     1.315
| (CHANX:1024380 L4 length:4 (10,6,0)-> (13,6,0))                       0.119     1.434
| (CHANY:1220500 L1 length:1 (13,7,0)-> (13,7,0))                       0.061     1.495
| (CHANX:1028696 L4 length:4 (14,7,0)-> (17,7,0))                       0.119     1.614
| (CHANY:1232216 L1 length:1 (17,8,0)-> (17,8,0))                       0.061     1.675
| (CHANX:1033012 L4 length:4 (18,8,0)-> (21,8,0))                       0.119     1.794
| (CHANY:1241040 L4 length:4 (20,9,0)-> (20,12,0))                      0.119     1.913
| (CHANX:1049436 L1 length:1 (21,12,0)-> (21,12,0))                     0.061     1.974
| (CHANY:1244212 L4 length:4 (21,13,0)-> (21,16,0))                     0.119     2.092
| (CHANX:1065752 L1 length:1 (22,16,0)-> (22,16,0))                     0.061     2.153
| (CHANY:1247384 L4 length:4 (22,17,0)-> (22,20,0))                     0.119     2.272
| (CHANX:1082068 L1 length:1 (23,20,0)-> (23,20,0))                     0.061     2.333
| (CHANY:1250556 L4 length:4 (23,21,0)-> (23,24,0))                     0.119     2.452
| (CHANX:1098384 L1 length:1 (24,24,0)-> (24,24,0))                     0.061     2.513
| (CHANY:1253728 L4 length:4 (24,25,0)-> (24,28,0))                     0.119     2.632
| (CHANX:1114700 L1 length:1 (25,28,0)-> (25,28,0))                     0.061     2.693
| (CHANY:1256900 L4 length:4 (25,29,0)-> (25,32,0))                     0.119     2.812
| (CHANX:1126976 L1 length:1 (26,31,0)-> (26,31,0))                     0.061     2.873
| (CHANY:1259984 L4 length:4 (26,32,0)-> (26,35,0))                     0.119     2.992
| (CHANX:1143292 L1 length:1 (27,35,0)-> (27,35,0))                     0.061     3.053
| (CHANY:1263156 L4 length:4 (27,36,0)-> (27,39,0))                     0.119     3.172
| (CHANX:1155568 L4 length:4 (28,38,0)-> (31,38,0))                     0.119     3.290
| (CHANY:1272068 L1 length:1 (30,39,0)-> (30,39,0))                     0.061     3.351
| (CHANX:1159816 L4 length:4 (31,39,0)-> (34,39,0))                     0.119     3.470
| (CHANY:1283784 L4 length:4 (34,40,0)-> (34,43,0))                     0.119     3.589
| (CHANX:1176324 L1 length:1 (35,43,0)-> (35,43,0))                     0.061     3.650
| (IPIN:784956 side: (TOP,) (35,43,0)0))                                0.101     3.751
| (intra 'dsp' routing)                                                 0.000     3.751
z_out[1].b[9] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.751
data arrival time                                                                 3.751

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.751
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.926


#Path 17
Startpoint: b[4].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : z_out[1].b[13] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[4].inpad[0] (.input at (1,6))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:244572 side: (RIGHT,) (1,6,0)0))                                0.000     0.894
| (CHANY:1185512 L4 length:4 (1,6,0)-> (1,9,0))                         0.119     1.013
| (CHANX:1036036 L1 length:1 (2,9,0)-> (2,9,0))                         0.061     1.074
| (CHANY:1188684 L4 length:4 (2,10,0)-> (2,13,0))                       0.119     1.193
| (CHANX:1052352 L1 length:1 (3,13,0)-> (3,13,0))                       0.061     1.254
| (CHANY:1191856 L4 length:4 (3,14,0)-> (3,17,0))                       0.119     1.373
| (CHANY:1192036 L1 length:1 (3,17,0)-> (3,17,0))                       0.061     1.434
| (CHANX:1068680 L4 length:4 (4,17,0)-> (7,17,0))                       0.119     1.553
| (CHANY:1203752 L4 length:4 (7,18,0)-> (7,21,0))                       0.119     1.672
| (CHANX:1085188 L1 length:1 (8,21,0)-> (8,21,0))                       0.061     1.733
| (CHANY:1206924 L4 length:4 (8,22,0)-> (8,25,0))                       0.119     1.852
| (CHANX:1101504 L1 length:1 (9,25,0)-> (9,25,0))                       0.061     1.913
| (CHANY:1210096 L4 length:4 (9,26,0)-> (9,29,0))                       0.119     2.031
| (CHANX:1117820 L1 length:1 (10,29,0)-> (10,29,0))                     0.061     2.092
| (CHANY:1213268 L4 length:4 (10,30,0)-> (10,33,0))                     0.119     2.211
| (CHANX:1130096 L4 length:4 (11,32,0)-> (14,32,0))                     0.119     2.330
| (CHANY:1225088 L1 length:1 (14,33,0)-> (14,33,0))                     0.061     2.391
| (CHANX:1134412 L4 length:4 (15,33,0)-> (18,33,0))                     0.119     2.510
| (CHANY:1236804 L1 length:1 (18,34,0)-> (18,34,0))                     0.061     2.571
| (CHANX:1138728 L4 length:4 (19,34,0)-> (22,34,0))                     0.119     2.690
| (CHANY:1245580 L1 length:1 (21,35,0)-> (21,35,0))                     0.061     2.751
| (CHANX:1143008 L4 length:4 (22,35,0)-> (25,35,0))                     0.119     2.870
| (CHANY:1257296 L1 length:1 (25,36,0)-> (25,36,0))                     0.061     2.931
| (CHANX:1147324 L4 length:4 (26,36,0)-> (29,36,0))                     0.119     3.050
| (CHANX:1147462 L4 length:4 (28,36,0)-> (31,36,0))                     0.119     3.169
| (CHANY:1274826 L1 length:1 (31,37,0)-> (31,37,0))                     0.061     3.230
| (CHANX:1151778 L4 length:4 (32,37,0)-> (35,37,0))                     0.119     3.348
| (CHANX:1151930 L1 length:1 (35,37,0)-> (35,37,0))                     0.061     3.409
| (CHANY:1286582 L4 length:4 (35,38,0)-> (35,41,0))                     0.119     3.528
| (CHANY:1286708 L4 length:4 (35,40,0)-> (35,43,0))                     0.119     3.647
| (IPIN:784988 side: (RIGHT,) (35,43,0)0))                              0.101     3.748
| (intra 'dsp' routing)                                                 0.000     3.748
z_out[1].b[13] (RS_DSP_MULTADD_REGIN at (35,41))                       -0.000     3.748
data arrival time                                                                 3.748

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.748
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.923


#Path 18
Startpoint: z_out[1].z[8] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[8] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784742 side: (TOP,) (35,41,0)0))                                0.000     1.045
| (CHANX:1168200 L4 length:4 (35,41,0)-> (38,41,0))                     0.119     1.164
| (CHANY:1292620 L1 length:1 (37,42,0)-> (37,42,0))                     0.061     1.225
| (CHANX:1172480 L4 length:4 (38,42,0)-> (41,42,0))                     0.119     1.344
| (CHANY:1301428 L1 length:1 (40,43,0)-> (40,43,0))                     0.061     1.405
| (CHANX:1176728 L4 length:4 (41,43,0)-> (44,43,0))                     0.119     1.524
| (CHANY:1313144 L1 length:1 (44,44,0)-> (44,44,0))                     0.061     1.585
| (CHANX:1181044 L4 length:4 (45,44,0)-> (48,44,0))                     0.119     1.704
| (CHANX:1181232 L4 length:4 (48,44,0)-> (51,44,0))                     0.119     1.823
| (CHANY:1330629 L1 length:1 (50,44,0)-> (50,44,0))                     0.061     1.884
| (CHANX:1177350 L1 length:1 (51,43,0)-> (51,43,0))                     0.061     1.945
| (CHANY:1333546 L4 length:1 (51,44,0)-> (51,44,0))                     0.119     2.064
| (IPIN:966356 side: (RIGHT,) (51,44,0)0))                              0.101     2.164
| (intra 'io' routing)                                                  0.733     2.897
out:z_out[27].outpad[0] (.output at (51,44))                            0.000     2.897
data arrival time                                                                 2.897

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.897
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.897


#Path 19
Startpoint: b[3].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : z_out[1].b[12] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[3].inpad[0] (.input at (1,6))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:244583 side: (RIGHT,) (1,6,0)0))                                0.000     0.894
| (CHANY:1185518 L4 length:4 (1,6,0)-> (1,9,0))                         0.119     1.013
| (CHANX:1036030 L1 length:1 (2,9,0)-> (2,9,0))                         0.061     1.074
| (CHANY:1188690 L4 length:4 (2,10,0)-> (2,13,0))                       0.119     1.193
| (CHANX:1048298 L4 length:4 (3,12,0)-> (6,12,0))                       0.119     1.312
| (CHANY:1200518 L1 length:1 (6,13,0)-> (6,13,0))                       0.061     1.373
| (CHANX:1052614 L1 length:1 (7,13,0)-> (7,13,0))                       0.061     1.434
| (CHANY:1203498 L4 length:4 (7,14,0)-> (7,17,0))                       0.119     1.553
| (CHANX:1068930 L1 length:1 (8,17,0)-> (8,17,0))                       0.061     1.614
| (CHANY:1206670 L4 length:4 (8,18,0)-> (8,21,0))                       0.119     1.733
| (CHANX:1085246 L1 length:1 (9,21,0)-> (9,21,0))                       0.061     1.794
| (CHANY:1209842 L4 length:4 (9,22,0)-> (9,25,0))                       0.119     1.913
| (CHANX:1101562 L1 length:1 (10,25,0)-> (10,25,0))                     0.061     1.974
| (CHANY:1213014 L4 length:4 (10,26,0)-> (10,29,0))                     0.119     2.092
| (CHANX:1117878 L1 length:1 (11,29,0)-> (11,29,0))                     0.061     2.153
| (CHANY:1216186 L4 length:4 (11,30,0)-> (11,33,0))                     0.119     2.272
| (CHANX:1130178 L4 length:4 (12,32,0)-> (15,32,0))                     0.119     2.391
| (CHANY:1227982 L1 length:1 (15,33,0)-> (15,33,0))                     0.061     2.452
| (CHANX:1134494 L4 length:4 (16,33,0)-> (19,33,0))                     0.119     2.571
| (CHANY:1239698 L1 length:1 (19,34,0)-> (19,34,0))                     0.061     2.632
| (CHANX:1138810 L4 length:4 (20,34,0)-> (23,34,0))                     0.119     2.751
| (CHANX:1139010 L4 length:4 (23,34,0)-> (26,34,0))                     0.119     2.870
| (CHANY:1260142 L1 length:1 (26,35,0)-> (26,35,0))                     0.061     2.931
| (CHANX:1143326 L4 length:4 (27,35,0)-> (30,35,0))                     0.119     3.050
| (CHANY:1271858 L1 length:1 (30,36,0)-> (30,36,0))                     0.061     3.111
| (CHANX:1147642 L4 length:4 (31,36,0)-> (34,36,0))                     0.119     3.230
| (CHANY:1280706 L4 length:4 (33,37,0)-> (33,40,0))                     0.119     3.348
| (CHANX:1159994 L1 length:1 (34,39,0)-> (34,39,0))                     0.061     3.409
| (CHANY:1283798 L4 length:4 (34,40,0)-> (34,43,0))                     0.119     3.528
| (CHANX:1176310 L1 length:1 (35,43,0)-> (35,43,0))                     0.061     3.589
| (IPIN:784965 side: (TOP,) (35,43,0)0))                                0.101     3.690
| (intra 'dsp' routing)                                                 0.000     3.690
z_out[1].b[12] (RS_DSP_MULTADD_REGIN at (35,41))                       -0.000     3.690
data arrival time                                                                 3.690

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.690
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.865


#Path 20
Startpoint: b[9].inpad[0] (.input at (1,9) clocked by clk)
Endpoint  : z_out[1].b[0] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[9].inpad[0] (.input at (1,9))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:290451 side: (RIGHT,) (1,9,0)0))                                0.000     0.894
| (CHANY:1185710 L4 length:4 (1,9,0)-> (1,12,0))                        0.119     1.013
| (CHANX:1044158 L1 length:1 (2,11,0)-> (2,11,0))                       0.061     1.074
| (CHANY:1188818 L4 length:4 (2,12,0)-> (2,15,0))                       0.119     1.193
| (CHANX:1060474 L1 length:1 (3,15,0)-> (3,15,0))                       0.061     1.254
| (CHANY:1191990 L4 length:4 (3,16,0)-> (3,19,0))                       0.119     1.373
| (CHANX:1076790 L1 length:1 (4,19,0)-> (4,19,0))                       0.061     1.434
| (CHANY:1195162 L4 length:4 (4,20,0)-> (4,23,0))                       0.119     1.553
| (CHANX:1093106 L1 length:1 (5,23,0)-> (5,23,0))                       0.061     1.614
| (CHANY:1198334 L4 length:4 (5,24,0)-> (5,27,0))                       0.119     1.733
| (CHANX:1109422 L1 length:1 (6,27,0)-> (6,27,0))                       0.061     1.794
| (CHANY:1201506 L4 length:4 (6,28,0)-> (6,31,0))                       0.119     1.913
| (CHANX:1121690 L1 length:1 (7,30,0)-> (7,30,0))                       0.061     1.974
| (CHANY:1204598 L4 length:4 (7,31,0)-> (7,34,0))                       0.119     2.092
| (CHANX:1133974 L4 length:4 (8,33,0)-> (11,33,0))                      0.119     2.211
| (CHANY:1216410 L1 length:1 (11,34,0)-> (11,34,0))                     0.061     2.272
| (CHANX:1138290 L4 length:4 (12,34,0)-> (15,34,0))                     0.119     2.391
| (CHANY:1228126 L1 length:1 (15,35,0)-> (15,35,0))                     0.061     2.452
| (CHANX:1142606 L4 length:4 (16,35,0)-> (19,35,0))                     0.119     2.571
| (CHANY:1239842 L1 length:1 (19,36,0)-> (19,36,0))                     0.061     2.632
| (CHANX:1146922 L4 length:4 (20,36,0)-> (23,36,0))                     0.119     2.751
| (CHANY:1251558 L1 length:1 (23,37,0)-> (23,37,0))                     0.061     2.812
| (CHANX:1151238 L1 length:1 (24,37,0)-> (24,37,0))                     0.061     2.873
| (CHANY:1254538 L4 length:4 (24,38,0)-> (24,41,0))                     0.119     2.992
| (CHANY:1254640 L1 length:1 (24,40,0)-> (24,40,0))                     0.061     3.053
| (CHANX:1163516 L4 length:4 (25,40,0)-> (28,40,0))                     0.119     3.172
| (CHANY:1266356 L1 length:1 (28,41,0)-> (28,41,0))                     0.061     3.233
| (CHANX:1167832 L4 length:4 (29,41,0)-> (32,41,0))                     0.119     3.351
| (CHANX:1168028 L4 length:4 (32,41,0)-> (35,41,0))                     0.119     3.470
| (CHANY:1286587 L4 length:4 (35,41,0)-> (35,38,0))                     0.119     3.589
| (IPIN:784843 side: (RIGHT,) (35,41,0)0))                              0.101     3.690
| (intra 'dsp' routing)                                                 0.000     3.690
z_out[1].b[0] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.690
data arrival time                                                                 3.690

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.690
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.865


#Path 21
Startpoint: b[1].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : z_out[1].b[10] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[1].inpad[0] (.input at (1,5))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:225939 side: (RIGHT,) (1,5,0)0))                                0.000     0.894
| (CHANY:1185454 L4 length:4 (1,5,0)-> (1,8,0))                         0.119     1.013
| (CHANX:1031966 L1 length:1 (2,8,0)-> (2,8,0))                         0.061     1.074
| (CHANY:1188626 L4 length:4 (2,9,0)-> (2,12,0))                        0.119     1.193
| (CHANX:1048282 L1 length:1 (3,12,0)-> (3,12,0))                       0.061     1.254
| (CHANY:1191798 L4 length:4 (3,13,0)-> (3,16,0))                       0.119     1.373
| (CHANX:1064598 L1 length:1 (4,16,0)-> (4,16,0))                       0.061     1.434
| (CHANY:1194970 L4 length:4 (4,17,0)-> (4,20,0))                       0.119     1.553
| (CHANY:1195170 L4 length:4 (4,20,0)-> (4,23,0))                       0.119     1.672
| (CHANX:1093098 L1 length:1 (5,23,0)-> (5,23,0))                       0.061     1.733
| (CHANY:1198342 L4 length:4 (5,24,0)-> (5,27,0))                       0.119     1.852
| (CHANX:1109478 L4 length:4 (6,27,0)-> (9,27,0))                       0.119     1.970
| (CHANY:1210186 L1 length:1 (9,28,0)-> (9,28,0))                       0.061     2.031
| (CHANX:1113794 L4 length:4 (10,28,0)-> (13,28,0))                     0.119     2.150
| (CHANY:1221902 L1 length:1 (13,29,0)-> (13,29,0))                     0.061     2.211
| (CHANX:1118110 L4 length:4 (14,29,0)-> (17,29,0))                     0.119     2.330
| (CHANY:1230702 L1 length:1 (16,30,0)-> (16,30,0))                     0.061     2.391
| (CHANX:1122366 L4 length:4 (17,30,0)-> (20,30,0))                     0.119     2.510
| (CHANY:1242418 L1 length:1 (20,31,0)-> (20,31,0))                     0.061     2.571
| (CHANX:1126682 L4 length:4 (21,31,0)-> (24,31,0))                     0.119     2.690
| (CHANY:1254134 L1 length:1 (24,32,0)-> (24,32,0))                     0.061     2.751
| (CHANX:1130998 L4 length:4 (25,32,0)-> (28,32,0))                     0.119     2.870
| (CHANX:1131190 L4 length:4 (28,32,0)-> (31,32,0))                     0.119     2.989
| (CHANY:1271702 L4 length:4 (30,33,0)-> (30,36,0))                     0.119     3.108
| (CHANX:1147606 L1 length:1 (31,36,0)-> (31,36,0))                     0.061     3.169
| (CHANY:1274874 L4 length:4 (31,37,0)-> (31,40,0))                     0.119     3.287
| (CHANX:1159906 L4 length:4 (32,39,0)-> (35,39,0))                     0.119     3.406
| (CHANX:1160058 L1 length:1 (35,39,0)-> (35,39,0))                     0.061     3.467
| (CHANY:1286710 L4 length:4 (35,40,0)-> (35,43,0))                     0.119     3.586
| (IPIN:784984 side: (RIGHT,) (35,43,0)0))                              0.101     3.687
| (intra 'dsp' routing)                                                 0.000     3.687
z_out[1].b[10] (RS_DSP_MULTADD_REGIN at (35,41))                       -0.000     3.687
data arrival time                                                                 3.687

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.687
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.862


#Path 22
Startpoint: z_out[1].z[35] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[35] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784775 side: (TOP,) (35,42,0)0))                                0.000     1.045
| (CHANX:1172270 L4 length:4 (35,42,0)-> (38,42,0))                     0.119     1.164
| (CHANY:1292702 L1 length:1 (37,43,0)-> (37,43,0))                     0.061     1.225
| (CHANX:1176526 L4 length:4 (38,43,0)-> (41,43,0))                     0.119     1.344
| (CHANY:1301502 L1 length:1 (40,44,0)-> (40,44,0))                     0.061     1.405
| (CHANX:1180782 L4 length:4 (41,44,0)-> (44,44,0))                     0.119     1.524
| (CHANY:1313097 L4 length:2 (44,44,0)-> (44,43,0))                     0.119     1.643
| (CHANX:1172906 L4 length:4 (45,42,0)-> (48,42,0))                     0.119     1.762
| (CHANY:1321810 L1 length:1 (47,43,0)-> (47,43,0))                     0.061     1.823
| (CHANX:1177178 L4 length:4 (48,43,0)-> (51,43,0))                     0.119     1.942
| (CHANY:1333526 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     2.003
| (IPIN:966367 side: (RIGHT,) (51,44,0)0))                              0.101     2.103
| (intra 'io' routing)                                                  0.733     2.836
out:z_out[16].outpad[0] (.output at (51,44))                            0.000     2.836
data arrival time                                                                 2.836

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.836
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.836


#Path 23
Startpoint: z_out[1].z[37] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[37] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784777 side: (RIGHT,) (35,42,0)0))                              0.000     1.045
| (CHANY:1286794 L1 length:1 (35,42,0)-> (35,42,0))                     0.061     1.106
| (CHANX:1172354 L4 length:4 (36,42,0)-> (39,42,0))                     0.119     1.225
| (CHANY:1298510 L1 length:1 (39,43,0)-> (39,43,0))                     0.061     1.286
| (CHANX:1176670 L4 length:4 (40,43,0)-> (43,43,0))                     0.119     1.405
| (CHANY:1310226 L1 length:1 (43,44,0)-> (43,44,0))                     0.061     1.466
| (CHANX:1180986 L4 length:4 (44,44,0)-> (47,44,0))                     0.119     1.585
| (CHANX:1181120 L4 length:4 (46,44,0)-> (49,44,0))                     0.119     1.704
| (CHANY:1324755 L4 length:2 (48,44,0)-> (48,43,0))                     0.119     1.823
| (CHANX:1177226 L4 length:4 (49,43,0)-> (52,43,0))                     0.119     1.942
| (CHANY:1333522 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     2.003
| (IPIN:966365 side: (RIGHT,) (51,44,0)0))                              0.101     2.103
| (intra 'io' routing)                                                  0.733     2.836
out:z_out[18].outpad[0] (.output at (51,44))                            0.000     2.836
data arrival time                                                                 2.836

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.836
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.836


#Path 24
Startpoint: b[12].inpad[0] (.input at (1,10) clocked by clk)
Endpoint  : z_out[1].b[3] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[12].inpad[0] (.input at (1,10))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:304052 side: (RIGHT,) (1,10,0)0))                               0.000     0.894
| (CHANY:1185768 L4 length:4 (1,10,0)-> (1,13,0))                       0.119     1.013
| (CHANX:1052292 L1 length:1 (2,13,0)-> (2,13,0))                       0.061     1.074
| (CHANY:1188940 L4 length:4 (2,14,0)-> (2,17,0))                       0.119     1.193
| (CHANX:1068608 L1 length:1 (3,17,0)-> (3,17,0))                       0.061     1.254
| (CHANY:1192112 L4 length:4 (3,18,0)-> (3,21,0))                       0.119     1.373
| (CHANX:1080868 L1 length:1 (4,20,0)-> (4,20,0))                       0.061     1.434
| (CHANY:1195212 L4 length:4 (4,21,0)-> (4,24,0))                       0.119     1.553
| (CHANX:1093112 L1 length:1 (5,23,0)-> (5,23,0))                       0.061     1.614
| (CHANY:1198328 L4 length:4 (5,24,0)-> (5,27,0))                       0.119     1.733
| (CHANX:1105404 L4 length:4 (6,26,0)-> (9,26,0))                       0.119     1.852
| (CHANY:1210132 L1 length:1 (9,27,0)-> (9,27,0))                       0.061     1.913
| (CHANX:1109720 L4 length:4 (10,27,0)-> (13,27,0))                     0.119     2.031
| (CHANY:1221848 L1 length:1 (13,28,0)-> (13,28,0))                     0.061     2.092
| (CHANX:1114036 L4 length:4 (14,28,0)-> (17,28,0))                     0.119     2.211
| (CHANY:1233564 L1 length:1 (17,29,0)-> (17,29,0))                     0.061     2.272
| (CHANX:1118352 L4 length:4 (18,29,0)-> (21,29,0))                     0.119     2.391
| (CHANY:1242372 L1 length:1 (20,30,0)-> (20,30,0))                     0.061     2.452
| (CHANX:1122600 L4 length:4 (21,30,0)-> (24,30,0))                     0.119     2.571
| (CHANY:1254088 L4 length:4 (24,31,0)-> (24,34,0))                     0.119     2.690
| (CHANX:1139108 L1 length:1 (25,34,0)-> (25,34,0))                     0.061     2.751
| (CHANY:1257260 L4 length:4 (25,35,0)-> (25,38,0))                     0.119     2.870
| (CHANY:1257432 L1 length:1 (25,38,0)-> (25,38,0))                     0.061     2.931
| (CHANX:1155444 L4 length:4 (26,38,0)-> (29,38,0))                     0.119     3.050
| (CHANY:1269148 L1 length:1 (29,39,0)-> (29,39,0))                     0.061     3.111
| (CHANX:1159760 L4 length:4 (30,39,0)-> (33,39,0))                     0.119     3.230
| (CHANY:1277956 L1 length:1 (32,40,0)-> (32,40,0))                     0.061     3.290
| (CHANX:1163943 L1 length:1 (32,40,0)-> (32,40,0))                     0.061     3.351
| (CHANY:1275108 L1 length:1 (31,41,0)-> (31,41,0))                     0.061     3.412
| (CHANX:1168008 L4 length:4 (32,41,0)-> (35,41,0))                     0.119     3.531
| (IPIN:784831 side: (TOP,) (35,41,0)0))                                0.101     3.632
| (intra 'dsp' routing)                                                 0.000     3.632
z_out[1].b[3] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.632
data arrival time                                                                 3.632

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.632
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.807


#Path 25
Startpoint: b[7].inpad[0] (.input at (1,8) clocked by clk)
Endpoint  : z_out[1].b[16] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[7].inpad[0] (.input at (1,8))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:271807 side: (RIGHT,) (1,8,0)0))                                0.000     0.894
| (CHANY:1185630 L1 length:1 (1,8,0)-> (1,8,0))                         0.061     0.955
| (CHANX:1031982 L4 length:4 (2,8,0)-> (5,8,0))                         0.119     1.074
| (CHANY:1197346 L1 length:1 (5,9,0)-> (5,9,0))                         0.061     1.135
| (CHANX:1036298 L4 length:4 (6,9,0)-> (9,9,0))                         0.119     1.254
| (CHANY:1209062 L1 length:1 (9,10,0)-> (9,10,0))                       0.061     1.315
| (CHANX:1040614 L1 length:1 (10,10,0)-> (10,10,0))                     0.061     1.376
| (CHANY:1212042 L4 length:4 (10,11,0)-> (10,14,0))                     0.119     1.495
| (CHANX:1056930 L1 length:1 (11,14,0)-> (11,14,0))                     0.061     1.556
| (CHANY:1215214 L4 length:4 (11,15,0)-> (11,18,0))                     0.119     1.675
| (CHANX:1073246 L1 length:1 (12,18,0)-> (12,18,0))                     0.061     1.736
| (CHANY:1218386 L4 length:4 (12,19,0)-> (12,22,0))                     0.119     1.855
| (CHANX:1089562 L1 length:1 (13,22,0)-> (13,22,0))                     0.061     1.916
| (CHANY:1221558 L4 length:4 (13,23,0)-> (13,26,0))                     0.119     2.034
| (CHANX:1105878 L1 length:1 (14,26,0)-> (14,26,0))                     0.061     2.095
| (CHANY:1224730 L4 length:4 (14,27,0)-> (14,30,0))                     0.119     2.214
| (CHANX:1118178 L4 length:4 (15,29,0)-> (18,29,0))                     0.119     2.333
| (CHANY:1236526 L1 length:1 (18,30,0)-> (18,30,0))                     0.061     2.394
| (CHANX:1122494 L4 length:4 (19,30,0)-> (22,30,0))                     0.119     2.513
| (CHANY:1248242 L1 length:1 (22,31,0)-> (22,31,0))                     0.061     2.574
| (CHANX:1126810 L4 length:4 (23,31,0)-> (26,31,0))                     0.119     2.693
| (CHANY:1259958 L1 length:1 (26,32,0)-> (26,32,0))                     0.061     2.754
| (CHANX:1131126 L4 length:4 (27,32,0)-> (30,32,0))                     0.119     2.873
| (CHANY:1271674 L1 length:1 (30,33,0)-> (30,33,0))                     0.061     2.934
| (CHANX:1135442 L4 length:4 (31,33,0)-> (34,33,0))                     0.119     3.053
| (CHANY:1280490 L4 length:4 (33,34,0)-> (33,37,0))                     0.119     3.172
| (CHANX:1151874 L1 length:1 (34,37,0)-> (34,37,0))                     0.061     3.233
| (CHANY:1283662 L4 length:4 (34,38,0)-> (34,41,0))                     0.119     3.351
| (CHANX:1164126 L1 length:1 (35,40,0)-> (35,40,0))                     0.061     3.412
| (CHANY:1286770 L4 length:4 (35,41,0)-> (35,44,0))                     0.119     3.531
| (IPIN:784928 side: (RIGHT,) (35,42,0)0))                              0.101     3.632
| (intra 'dsp' routing)                                                 0.000     3.632
z_out[1].b[16] (RS_DSP_MULTADD_REGIN at (35,41))                       -0.000     3.632
data arrival time                                                                 3.632

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.632
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.807


#Path 26
Startpoint: b[6].inpad[0] (.input at (1,7) clocked by clk)
Endpoint  : z_out[1].b[15] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[6].inpad[0] (.input at (1,7))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:258184 side: (RIGHT,) (1,7,0)0))                                0.000     0.894
| (CHANY:1185544 L1 length:1 (1,7,0)-> (1,7,0))                         0.061     0.955
| (CHANX:1027940 L4 length:4 (2,7,0)-> (5,7,0))                         0.119     1.074
| (CHANY:1197260 L1 length:1 (5,8,0)-> (5,8,0))                         0.061     1.135
| (CHANX:1032256 L4 length:4 (6,8,0)-> (9,8,0))                         0.119     1.254
| (CHANY:1208976 L1 length:1 (9,9,0)-> (9,9,0))                         0.061     1.315
| (CHANX:1036572 L4 length:4 (10,9,0)-> (13,9,0))                       0.119     1.434
| (CHANY:1220692 L1 length:1 (13,10,0)-> (13,10,0))                     0.061     1.495
| (CHANX:1040888 L4 length:4 (14,10,0)-> (17,10,0))                     0.119     1.614
| (CHANX:1041084 L4 length:4 (17,10,0)-> (20,10,0))                     0.119     1.733
| (CHANY:1241140 L1 length:1 (20,11,0)-> (20,11,0))                     0.061     1.794
| (CHANX:1045400 L4 length:4 (21,11,0)-> (24,11,0))                     0.119     1.913
| (CHANY:1252856 L1 length:1 (24,12,0)-> (24,12,0))                     0.061     1.974
| (CHANX:1049716 L4 length:4 (25,12,0)-> (28,12,0))                     0.119     2.092
| (CHANY:1261680 L4 length:4 (27,13,0)-> (27,16,0))                     0.119     2.211
| (CHANX:1066140 L1 length:1 (28,16,0)-> (28,16,0))                     0.061     2.272
| (CHANY:1264852 L4 length:4 (28,17,0)-> (28,20,0))                     0.119     2.391
| (CHANX:1082456 L1 length:1 (29,20,0)-> (29,20,0))                     0.061     2.452
| (CHANY:1268024 L4 length:4 (29,21,0)-> (29,24,0))                     0.119     2.571
| (CHANX:1098772 L1 length:1 (30,24,0)-> (30,24,0))                     0.061     2.632
| (CHANY:1271196 L4 length:4 (30,25,0)-> (30,28,0))                     0.119     2.751
| (CHANX:1115088 L1 length:1 (31,28,0)-> (31,28,0))                     0.061     2.812
| (CHANY:1274368 L4 length:4 (31,29,0)-> (31,32,0))                     0.119     2.931
| (CHANX:1127348 L1 length:1 (32,31,0)-> (32,31,0))                     0.061     2.992
| (CHANY:1277468 L4 length:4 (32,32,0)-> (32,35,0))                     0.119     3.111
| (CHANX:1143664 L1 length:1 (33,35,0)-> (33,35,0))                     0.061     3.172
| (CHANY:1280640 L4 length:4 (33,36,0)-> (33,39,0))                     0.119     3.290
| (CHANX:1159980 L1 length:1 (34,39,0)-> (34,39,0))                     0.061     3.351
| (CHANY:1283812 L4 length:4 (34,40,0)-> (34,43,0))                     0.119     3.470
| (CHANX:1176296 L1 length:1 (35,43,0)-> (35,43,0))                     0.061     3.531
| (IPIN:784942 side: (TOP,) (35,43,0)0))                                0.101     3.632
| (intra 'dsp' routing)                                                 0.000     3.632
z_out[1].b[15] (RS_DSP_MULTADD_REGIN at (35,41))                       -0.000     3.632
data arrival time                                                                 3.632

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.632
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.807


#Path 27
Startpoint: b[8].inpad[0] (.input at (1,8) clocked by clk)
Endpoint  : z_out[1].b[17] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[8].inpad[0] (.input at (1,8))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:271796 side: (RIGHT,) (1,8,0)0))                                0.000     0.894
| (CHANY:1185608 L1 length:1 (1,8,0)-> (1,8,0))                         0.061     0.955
| (CHANX:1032004 L4 length:4 (2,8,0)-> (5,8,0))                         0.119     1.074
| (CHANY:1197324 L1 length:1 (5,9,0)-> (5,9,0))                         0.061     1.135
| (CHANX:1036320 L4 length:4 (6,9,0)-> (9,9,0))                         0.119     1.254
| (CHANY:1209040 L1 length:1 (9,10,0)-> (9,10,0))                       0.061     1.315
| (CHANX:1040636 L4 length:4 (10,10,0)-> (13,10,0))                     0.119     1.434
| (CHANY:1220756 L1 length:1 (13,11,0)-> (13,11,0))                     0.061     1.495
| (CHANX:1044952 L4 length:4 (14,11,0)-> (17,11,0))                     0.119     1.614
| (CHANY:1226682 L4 length:4 (15,12,0)-> (15,15,0))                     0.119     1.733
| (CHANY:1226882 L4 length:4 (15,15,0)-> (15,18,0))                     0.119     1.852
| (CHANX:1073482 L1 length:1 (16,18,0)-> (16,18,0))                     0.061     1.913
| (CHANY:1230054 L4 length:4 (16,19,0)-> (16,22,0))                     0.119     2.031
| (CHANX:1089862 L4 length:4 (17,22,0)-> (20,22,0))                     0.119     2.150
| (CHANY:1241898 L1 length:1 (20,23,0)-> (20,23,0))                     0.061     2.211
| (CHANX:1094178 L4 length:4 (21,23,0)-> (24,23,0))                     0.119     2.330
| (CHANY:1253614 L1 length:1 (24,24,0)-> (24,24,0))                     0.061     2.391
| (CHANX:1098494 L4 length:4 (25,24,0)-> (28,24,0))                     0.119     2.510
| (CHANX:1098638 L1 length:1 (28,24,0)-> (28,24,0))                     0.061     2.571
| (CHANY:1265378 L4 length:4 (28,25,0)-> (28,28,0))                     0.119     2.690
| (CHANX:1114954 L1 length:1 (29,28,0)-> (29,28,0))                     0.061     2.751
| (CHANY:1268550 L4 length:4 (29,29,0)-> (29,32,0))                     0.119     2.870
| (CHANX:1127238 L1 length:1 (30,31,0)-> (30,31,0))                     0.061     2.931
| (CHANY:1271626 L4 length:4 (30,32,0)-> (30,35,0))                     0.119     3.050
| (CHANX:1143554 L1 length:1 (31,35,0)-> (31,35,0))                     0.061     3.111
| (CHANY:1274798 L4 length:4 (31,36,0)-> (31,39,0))                     0.119     3.230
| (CHANX:1159870 L1 length:1 (32,39,0)-> (32,39,0))                     0.061     3.290
| (CHANY:1277970 L4 length:4 (32,40,0)-> (32,43,0))                     0.119     3.409
| (CHANX:1172138 L4 length:4 (33,42,0)-> (36,42,0))                     0.119     3.528
| (IPIN:784894 side: (TOP,) (35,42,0)0))                                0.101     3.629
| (intra 'dsp' routing)                                                 0.000     3.629
z_out[1].b[17] (RS_DSP_MULTADD_REGIN at (35,41))                       -0.000     3.629
data arrival time                                                                 3.629

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.629
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.804


#Path 28
Startpoint: b[2].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : z_out[1].b[11] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[2].inpad[0] (.input at (1,5))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:225928 side: (RIGHT,) (1,5,0)0))                                0.000     0.894
| (CHANY:1185464 L4 length:4 (1,5,0)-> (1,8,0))                         0.119     1.013
| (CHANX:1027932 L4 length:4 (2,7,0)-> (5,7,0))                         0.119     1.132
| (CHANY:1197268 L1 length:1 (5,8,0)-> (5,8,0))                         0.061     1.193
| (CHANX:1032248 L4 length:4 (6,8,0)-> (9,8,0))                         0.119     1.312
| (CHANY:1208984 L1 length:1 (9,9,0)-> (9,9,0))                         0.061     1.373
| (CHANX:1036564 L4 length:4 (10,9,0)-> (13,9,0))                       0.119     1.492
| (CHANX:1036752 L4 length:4 (13,9,0)-> (16,9,0))                       0.119     1.611
| (CHANY:1229440 L1 length:1 (16,10,0)-> (16,10,0))                     0.061     1.672
| (CHANX:1041068 L4 length:4 (17,10,0)-> (20,10,0))                     0.119     1.791
| (CHANY:1241156 L1 length:1 (20,11,0)-> (20,11,0))                     0.061     1.852
| (CHANX:1045384 L4 length:4 (21,11,0)-> (24,11,0))                     0.119     1.970
| (CHANY:1252872 L4 length:4 (24,12,0)-> (24,15,0))                     0.119     2.089
| (CHANX:1061892 L1 length:1 (25,15,0)-> (25,15,0))                     0.061     2.150
| (CHANY:1256044 L4 length:4 (25,16,0)-> (25,19,0))                     0.119     2.269
| (CHANX:1078208 L1 length:1 (26,19,0)-> (26,19,0))                     0.061     2.330
| (CHANY:1259216 L4 length:4 (26,20,0)-> (26,23,0))                     0.119     2.449
| (CHANY:1259396 L1 length:1 (26,23,0)-> (26,23,0))                     0.061     2.510
| (CHANX:1094536 L4 length:4 (27,23,0)-> (30,23,0))                     0.119     2.629
| (CHANY:1271112 L4 length:4 (30,24,0)-> (30,27,0))                     0.119     2.748
| (CHANX:1111044 L1 length:1 (31,27,0)-> (31,27,0))                     0.061     2.809
| (CHANY:1274284 L4 length:4 (31,28,0)-> (31,31,0))                     0.119     2.928
| (CHANX:1127360 L1 length:1 (32,31,0)-> (32,31,0))                     0.061     2.989
| (CHANY:1277456 L4 length:4 (32,32,0)-> (32,35,0))                     0.119     3.108
| (CHANX:1143676 L1 length:1 (33,35,0)-> (33,35,0))                     0.061     3.169
| (CHANY:1280628 L4 length:4 (33,36,0)-> (33,39,0))                     0.119     3.287
| (CHANX:1159992 L1 length:1 (34,39,0)-> (34,39,0))                     0.061     3.348
| (CHANY:1283800 L4 length:4 (34,40,0)-> (34,43,0))                     0.119     3.467
| (CHANX:1176308 L1 length:1 (35,43,0)-> (35,43,0))                     0.061     3.528
| (IPIN:784964 side: (TOP,) (35,43,0)0))                                0.101     3.629
| (intra 'dsp' routing)                                                 0.000     3.629
z_out[1].b[11] (RS_DSP_MULTADD_REGIN at (35,41))                       -0.000     3.629
data arrival time                                                                 3.629

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.629
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.804


#Path 29
Startpoint: z_out[1].z[1] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[1] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784735 side: (TOP,) (35,41,0)0))                                0.000     1.045
| (CHANX:1168218 L4 length:4 (35,41,0)-> (38,41,0))                     0.119     1.164
| (CHANX:1168418 L4 length:4 (38,41,0)-> (41,41,0))                     0.119     1.283
| (CHANY:1301370 L1 length:1 (40,42,0)-> (40,42,0))                     0.061     1.344
| (CHANX:1172658 L4 length:4 (41,42,0)-> (44,42,0))                     0.119     1.463
| (CHANY:1313086 L1 length:1 (44,43,0)-> (44,43,0))                     0.061     1.524
| (CHANX:1176974 L4 length:4 (45,43,0)-> (48,43,0))                     0.119     1.643
| (CHANY:1324802 L1 length:1 (48,44,0)-> (48,44,0))                     0.061     1.704
| (CHANX:1181290 L4 length:4 (49,44,0)-> (52,44,0))                     0.119     1.823
| (CHANX:1181392 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     1.884
| (CHANY:1333519 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     1.945
| (IPIN:966363 side: (RIGHT,) (51,44,0)0))                              0.101     2.045
| (intra 'io' routing)                                                  0.733     2.778
out:z_out[20].outpad[0] (.output at (51,44))                            0.000     2.778
data arrival time                                                                 2.778

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.778
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.778


#Path 30
Startpoint: z_out[1].z[3] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[3] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784737 side: (TOP,) (35,41,0)0))                                0.000     1.045
| (CHANX:1168222 L4 length:4 (35,41,0)-> (38,41,0))                     0.119     1.164
| (CHANY:1292622 L1 length:1 (37,42,0)-> (37,42,0))                     0.061     1.225
| (CHANX:1172478 L4 length:4 (38,42,0)-> (41,42,0))                     0.119     1.344
| (CHANY:1304338 L1 length:1 (41,43,0)-> (41,43,0))                     0.061     1.405
| (CHANX:1176794 L4 length:4 (42,43,0)-> (45,43,0))                     0.119     1.524
| (CHANX:1176994 L4 length:4 (45,43,0)-> (48,43,0))                     0.119     1.643
| (CHANY:1324782 L1 length:1 (48,44,0)-> (48,44,0))                     0.061     1.704
| (CHANX:1181310 L4 length:4 (49,44,0)-> (52,44,0))                     0.119     1.823
| (CHANX:1181388 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     1.884
| (CHANY:1333515 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     1.945
| (IPIN:966361 side: (RIGHT,) (51,44,0)0))                              0.101     2.045
| (intra 'io' routing)                                                  0.733     2.778
out:z_out[22].outpad[0] (.output at (51,44))                            0.000     2.778
data arrival time                                                                 2.778

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.778
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.778


#Path 31
Startpoint: z_out[1].z[36] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[36] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784776 side: (RIGHT,) (35,42,0)0))                              0.000     1.045
| (CHANY:1286792 L1 length:1 (35,42,0)-> (35,42,0))                     0.061     1.106
| (CHANX:1172356 L4 length:4 (36,42,0)-> (39,42,0))                     0.119     1.225
| (CHANY:1298508 L1 length:1 (39,43,0)-> (39,43,0))                     0.061     1.286
| (CHANX:1176672 L4 length:4 (40,43,0)-> (43,43,0))                     0.119     1.405
| (CHANY:1307316 L1 length:1 (42,44,0)-> (42,44,0))                     0.061     1.466
| (CHANX:1180920 L4 length:4 (43,44,0)-> (46,44,0))                     0.119     1.585
| (CHANX:1181116 L4 length:4 (46,44,0)-> (49,44,0))                     0.119     1.704
| (CHANX:1181254 L4 length:4 (48,44,0)-> (51,44,0))                     0.119     1.823
| (CHANY:1333487 L4 length:2 (51,44,0)-> (51,43,0))                     0.119     1.942
| (IPIN:966366 side: (RIGHT,) (51,44,0)0))                              0.101     2.042
| (intra 'io' routing)                                                  0.733     2.775
out:z_out[17].outpad[0] (.output at (51,44))                            0.000     2.775
data arrival time                                                                 2.775

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.775
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.775


#Path 32
Startpoint: z_out[1].z[0] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[0] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784734 side: (TOP,) (35,41,0)0))                                0.000     1.045
| (CHANX:1168216 L4 length:4 (35,41,0)-> (38,41,0))                     0.119     1.164
| (CHANX:1168346 L4 length:4 (37,41,0)-> (40,41,0))                     0.119     1.283
| (CHANY:1301366 L1 length:1 (40,42,0)-> (40,42,0))                     0.061     1.344
| (CHANX:1172662 L4 length:4 (41,42,0)-> (44,42,0))                     0.119     1.463
| (CHANY:1313082 L1 length:1 (44,43,0)-> (44,43,0))                     0.061     1.524
| (CHANX:1176978 L4 length:4 (45,43,0)-> (48,43,0))                     0.119     1.643
| (CHANX:1177162 L4 length:4 (48,43,0)-> (51,43,0))                     0.119     1.762
| (CHANX:1177330 L1 length:1 (51,43,0)-> (51,43,0))                     0.061     1.823
| (CHANY:1333566 L4 length:1 (51,44,0)-> (51,44,0))                     0.119     1.942
| (IPIN:966364 side: (RIGHT,) (51,44,0)0))                              0.101     2.042
| (intra 'io' routing)                                                  0.733     2.775
out:z_out[19].outpad[0] (.output at (51,44))                            0.000     2.775
data arrival time                                                                 2.775

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.775
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.775


#Path 33
Startpoint: z_out[1].z[5] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[5] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784739 side: (TOP,) (35,41,0)0))                                0.000     1.045
| (CHANX:1168210 L4 length:4 (35,41,0)-> (38,41,0))                     0.119     1.164
| (CHANX:1168394 L4 length:4 (38,41,0)-> (41,41,0))                     0.119     1.283
| (CHANY:1301362 L1 length:1 (40,42,0)-> (40,42,0))                     0.061     1.344
| (CHANX:1172666 L4 length:4 (41,42,0)-> (44,42,0))                     0.119     1.463
| (CHANX:1172800 L4 length:4 (43,42,0)-> (46,42,0))                     0.119     1.582
| (CHANY:1318896 L1 length:1 (46,43,0)-> (46,43,0))                     0.061     1.643
| (CHANX:1177116 L4 length:4 (47,43,0)-> (50,43,0))                     0.119     1.762
| (CHANX:1177254 L4 length:4 (49,43,0)-> (52,43,0))                     0.119     1.881
| (CHANY:1333542 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     1.942
| (IPIN:966359 side: (RIGHT,) (51,44,0)0))                              0.101     2.042
| (intra 'io' routing)                                                  0.733     2.775
out:z_out[24].outpad[0] (.output at (51,44))                            0.000     2.775
data arrival time                                                                 2.775

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.775
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.775


#Path 34
Startpoint: z_out[1].z[28] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[28] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784768 side: (TOP,) (35,42,0)0))                                0.000     1.045
| (CHANX:1172288 L4 length:4 (35,42,0)-> (38,42,0))                     0.119     1.164
| (CHANY:1295600 L1 length:1 (38,43,0)-> (38,43,0))                     0.061     1.225
| (CHANX:1176604 L4 length:4 (39,43,0)-> (42,43,0))                     0.119     1.344
| (CHANX:1176742 L4 length:4 (41,43,0)-> (44,43,0))                     0.119     1.463
| (CHANY:1313130 L1 length:1 (44,44,0)-> (44,44,0))                     0.061     1.524
| (CHANX:1181058 L4 length:4 (45,44,0)-> (48,44,0))                     0.119     1.643
| (CHANY:1324623 L4 length:4 (48,44,0)-> (48,41,0))                     0.119     1.762
| (CHANX:1169086 L1 length:1 (49,41,0)-> (49,41,0))                     0.061     1.823
| (CHANY:1327602 L4 length:3 (49,42,0)-> (49,44,0))                     0.119     1.942
| (IPIN:960598 side: (RIGHT,) (49,44,0)0))                              0.101     2.042
| (intra 'io' routing)                                                  0.733     2.775
out:z_out[9].outpad[0] (.output at (49,44))                             0.000     2.775
data arrival time                                                                 2.775

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.775
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.775


#Path 35
Startpoint: z_out[1].z[33] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[33] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784773 side: (TOP,) (35,42,0)0))                                0.000     1.045
| (CHANX:1172266 L4 length:4 (35,42,0)-> (38,42,0))                     0.119     1.164
| (CHANY:1292690 L1 length:1 (37,43,0)-> (37,43,0))                     0.061     1.225
| (CHANX:1176538 L4 length:4 (38,43,0)-> (41,43,0))                     0.119     1.344
| (CHANY:1304406 L1 length:1 (41,44,0)-> (41,44,0))                     0.061     1.405
| (CHANX:1180854 L4 length:4 (42,44,0)-> (45,44,0))                     0.119     1.524
| (CHANX:1181046 L4 length:4 (45,44,0)-> (48,44,0))                     0.119     1.643
| (CHANX:1181172 L4 length:4 (47,44,0)-> (50,44,0))                     0.119     1.762
| (CHANX:1181294 L4 length:4 (49,44,0)-> (52,44,0))                     0.119     1.881
| (CHANY:1327707 L1 length:1 (49,44,0)-> (49,44,0))                     0.061     1.942
| (IPIN:960593 side: (RIGHT,) (49,44,0)0))                              0.101     2.042
| (intra 'io' routing)                                                  0.733     2.775
out:z_out[14].outpad[0] (.output at (49,44))                            0.000     2.775
data arrival time                                                                 2.775

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.775
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.775


#Path 36
Startpoint: b[10].inpad[0] (.input at (1,9) clocked by clk)
Endpoint  : z_out[1].b[1] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[10].inpad[0] (.input at (1,9))                                        0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:290440 side: (RIGHT,) (1,9,0)0))                                0.000     0.894
| (CHANY:1185704 L4 length:4 (1,9,0)-> (1,12,0))                        0.119     1.013
| (CHANX:1044140 L1 length:1 (2,11,0)-> (2,11,0))                       0.061     1.074
| (CHANY:1188836 L4 length:4 (2,12,0)-> (2,15,0))                       0.119     1.193
| (CHANX:1060456 L1 length:1 (3,15,0)-> (3,15,0))                       0.061     1.254
| (CHANY:1191944 L1 length:1 (3,16,0)-> (3,16,0))                       0.061     1.315
| (CHANX:1064644 L4 length:4 (4,16,0)-> (7,16,0))                       0.119     1.434
| (CHANY:1203660 L1 length:1 (7,17,0)-> (7,17,0))                       0.061     1.495
| (CHANX:1068960 L4 length:4 (8,17,0)-> (11,17,0))                      0.119     1.614
| (CHANY:1215376 L1 length:1 (11,18,0)-> (11,18,0))                     0.061     1.675
| (CHANX:1073276 L4 length:4 (12,18,0)-> (15,18,0))                     0.119     1.794
| (CHANY:1227092 L1 length:1 (15,19,0)-> (15,19,0))                     0.061     1.855
| (CHANX:1077592 L4 length:4 (16,19,0)-> (19,19,0))                     0.119     1.974
| (CHANY:1238808 L1 length:1 (19,20,0)-> (19,20,0))                     0.061     2.034
| (CHANX:1081908 L4 length:4 (20,20,0)-> (23,20,0))                     0.119     2.153
| (CHANY:1250524 L1 length:1 (23,21,0)-> (23,21,0))                     0.061     2.214
| (CHANX:1086224 L4 length:4 (24,21,0)-> (27,21,0))                     0.119     2.333
| (CHANX:1086404 L1 length:1 (27,21,0)-> (27,21,0))                     0.061     2.394
| (CHANY:1262252 L4 length:4 (27,22,0)-> (27,25,0))                     0.119     2.513
| (CHANX:1102720 L1 length:1 (28,25,0)-> (28,25,0))                     0.061     2.574
| (CHANY:1265424 L4 length:4 (28,26,0)-> (28,29,0))                     0.119     2.693
| (CHANX:1119036 L1 length:1 (29,29,0)-> (29,29,0))                     0.061     2.754
| (CHANY:1268596 L4 length:4 (29,30,0)-> (29,33,0))                     0.119     2.873
| (CHANX:1135352 L1 length:1 (30,33,0)-> (30,33,0))                     0.061     2.934
| (CHANY:1271768 L4 length:4 (30,34,0)-> (30,37,0))                     0.119     3.053
| (CHANX:1151668 L1 length:1 (31,37,0)-> (31,37,0))                     0.061     3.114
| (CHANY:1274940 L4 length:4 (31,38,0)-> (31,41,0))                     0.119     3.233
| (CHANY:1275080 L1 length:1 (31,41,0)-> (31,41,0))                     0.061     3.293
| (CHANX:1168036 L4 length:4 (32,41,0)-> (35,41,0))                     0.119     3.412
| (CHANX:1168192 L1 length:1 (35,41,0)-> (35,41,0))                     0.061     3.473
| (IPIN:784824 side: (TOP,) (35,41,0)0))                                0.101     3.574
| (intra 'dsp' routing)                                                 0.000     3.574
z_out[1].b[1] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.574
data arrival time                                                                 3.574

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.574
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.749


#Path 37
Startpoint: b[13].inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : z_out[1].b[4] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[13].inpad[0] (.input at (1,11))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0)0))                               0.000     0.894
| (CHANY:1185854 L4 length:4 (1,11,0)-> (1,14,0))                       0.119     1.013
| (CHANX:1052270 L1 length:1 (2,13,0)-> (2,13,0))                       0.061     1.074
| (CHANY:1188962 L4 length:4 (2,14,0)-> (2,17,0))                       0.119     1.193
| (CHANX:1068586 L1 length:1 (3,17,0)-> (3,17,0))                       0.061     1.254
| (CHANY:1192134 L4 length:4 (3,18,0)-> (3,21,0))                       0.119     1.373
| (CHANX:1084966 L4 length:4 (4,21,0)-> (7,21,0))                       0.119     1.492
| (CHANX:1085126 L1 length:1 (7,21,0)-> (7,21,0))                       0.061     1.553
| (CHANY:1204010 L4 length:4 (7,22,0)-> (7,25,0))                       0.119     1.672
| (CHANX:1101442 L1 length:1 (8,25,0)-> (8,25,0))                       0.061     1.733
| (CHANY:1207182 L4 length:4 (8,26,0)-> (8,29,0))                       0.119     1.852
| (CHANY:1207358 L1 length:1 (8,29,0)-> (8,29,0))                       0.061     1.913
| (CHANX:1117774 L4 length:4 (9,29,0)-> (12,29,0))                      0.119     2.031
| (CHANY:1219074 L1 length:1 (12,30,0)-> (12,30,0))                     0.061     2.092
| (CHANX:1122090 L4 length:4 (13,30,0)-> (16,30,0))                     0.119     2.211
| (CHANY:1227858 L1 length:1 (15,31,0)-> (15,31,0))                     0.061     2.272
| (CHANX:1126362 L4 length:4 (16,31,0)-> (19,31,0))                     0.119     2.391
| (CHANY:1239574 L1 length:1 (19,32,0)-> (19,32,0))                     0.061     2.452
| (CHANX:1130678 L4 length:4 (20,32,0)-> (23,32,0))                     0.119     2.571
| (CHANY:1251290 L1 length:1 (23,33,0)-> (23,33,0))                     0.061     2.632
| (CHANX:1134994 L4 length:4 (24,33,0)-> (27,33,0))                     0.119     2.751
| (CHANX:1135178 L4 length:4 (27,33,0)-> (30,33,0))                     0.119     2.870
| (CHANY:1271750 L1 length:1 (30,34,0)-> (30,34,0))                     0.061     2.931
| (CHANX:1139494 L1 length:1 (31,34,0)-> (31,34,0))                     0.061     2.992
| (CHANY:1274730 L4 length:4 (31,35,0)-> (31,38,0))                     0.119     3.111
| (CHANY:1274898 L1 length:1 (31,38,0)-> (31,38,0))                     0.061     3.172
| (CHANX:1155834 L4 length:4 (32,38,0)-> (35,38,0))                     0.119     3.290
| (CHANY:1283746 L4 length:4 (34,39,0)-> (34,42,0))                     0.119     3.409
| (CHANX:1172234 L1 length:1 (35,42,0)-> (35,42,0))                     0.061     3.470
| (IPIN:784889 side: (TOP,) (35,42,0)0))                                0.101     3.571
| (intra 'dsp' routing)                                                 0.000     3.571
z_out[1].b[4] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.571
data arrival time                                                                 3.571

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.571
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.746


#Path 38
Startpoint: z_out[1].z[24] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[24] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784764 side: (TOP,) (35,42,0)0))                                0.000     1.045
| (CHANX:1172264 L4 length:4 (35,42,0)-> (38,42,0))                     0.119     1.164
| (CHANY:1295559 L1 length:1 (38,42,0)-> (38,42,0))                     0.061     1.225
| (CHANX:1168456 L4 length:4 (39,41,0)-> (42,41,0))                     0.119     1.344
| (CHANY:1304268 L1 length:1 (41,42,0)-> (41,42,0))                     0.061     1.405
| (CHANX:1172736 L4 length:4 (42,42,0)-> (45,42,0))                     0.119     1.524
| (CHANX:1172884 L1 length:1 (45,42,0)-> (45,42,0))                     0.061     1.585
| (CHANY:1316028 L4 length:2 (45,43,0)-> (45,44,0))                     0.119     1.704
| (CHANX:1177060 L4 length:4 (46,43,0)-> (49,43,0))                     0.119     1.823
| (CHANY:1327692 L1 length:1 (49,44,0)-> (49,44,0))                     0.061     1.884
| (IPIN:960602 side: (RIGHT,) (49,44,0)0))                              0.101     1.985
| (intra 'io' routing)                                                  0.733     2.717
out:z_out[5].outpad[0] (.output at (49,44))                             0.000     2.717
data arrival time                                                                 2.717

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.717
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.717


#Path 39
Startpoint: z_out[1].z[6] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[6] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784740 side: (TOP,) (35,41,0)0))                                0.000     1.045
| (CHANX:1168212 L4 length:4 (35,41,0)-> (38,41,0))                     0.119     1.164
| (CHANX:1168400 L4 length:4 (38,41,0)-> (41,41,0))                     0.119     1.283
| (CHANY:1304288 L1 length:1 (41,42,0)-> (41,42,0))                     0.061     1.344
| (CHANX:1172716 L4 length:4 (42,42,0)-> (45,42,0))                     0.119     1.463
| (CHANY:1313080 L1 length:1 (44,43,0)-> (44,43,0))                     0.061     1.524
| (CHANX:1176980 L4 length:4 (45,43,0)-> (48,43,0))                     0.119     1.643
| (CHANY:1324796 L1 length:1 (48,44,0)-> (48,44,0))                     0.061     1.704
| (CHANX:1181296 L4 length:4 (49,44,0)-> (52,44,0))                     0.119     1.823
| (CHANY:1333541 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     1.884
| (IPIN:966358 side: (RIGHT,) (51,44,0)0))                              0.101     1.985
| (intra 'io' routing)                                                  0.733     2.717
out:z_out[25].outpad[0] (.output at (51,44))                            0.000     2.717
data arrival time                                                                 2.717

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.717
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.717


#Path 40
Startpoint: z_out[1].z[20] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[20] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784754 side: (RIGHT,) (35,41,0)0))                              0.000     1.045
| (CHANY:1286744 L1 length:1 (35,41,0)-> (35,41,0))                     0.061     1.106
| (CHANX:1168276 L4 length:4 (36,41,0)-> (39,41,0))                     0.119     1.225
| (CHANY:1298460 L1 length:1 (39,42,0)-> (39,42,0))                     0.061     1.286
| (CHANX:1172592 L4 length:4 (40,42,0)-> (43,42,0))                     0.119     1.405
| (CHANY:1310176 L1 length:1 (43,43,0)-> (43,43,0))                     0.061     1.466
| (CHANX:1176908 L4 length:4 (44,43,0)-> (47,43,0))                     0.119     1.585
| (CHANY:1316054 L1 length:1 (45,44,0)-> (45,44,0))                     0.061     1.646
| (CHANX:1181110 L4 length:4 (46,44,0)-> (49,44,0))                     0.119     1.765
| (CHANY:1327659 L4 length:2 (49,44,0)-> (49,43,0))                     0.119     1.884
| (IPIN:960606 side: (RIGHT,) (49,44,0)0))                              0.101     1.985
| (intra 'io' routing)                                                  0.733     2.717
out:z_out[1].outpad[0] (.output at (49,44))                             0.000     2.717
data arrival time                                                                 2.717

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.717
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.717


#Path 41
Startpoint: z_out[1].z[26] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[26] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784766 side: (TOP,) (35,42,0)0))                                0.000     1.045
| (CHANX:1172268 L4 length:4 (35,42,0)-> (38,42,0))                     0.119     1.164
| (CHANY:1295620 L1 length:1 (38,43,0)-> (38,43,0))                     0.061     1.225
| (CHANX:1176584 L4 length:4 (39,43,0)-> (42,43,0))                     0.119     1.344
| (CHANY:1307271 L1 length:1 (42,43,0)-> (42,43,0))                     0.061     1.405
| (CHANX:1172776 L4 length:4 (43,42,0)-> (46,42,0))                     0.119     1.524
| (CHANY:1315980 L1 length:1 (45,43,0)-> (45,43,0))                     0.061     1.585
| (CHANX:1177056 L4 length:4 (46,43,0)-> (49,43,0))                     0.119     1.704
| (CHANX:1177204 L1 length:1 (49,43,0)-> (49,43,0))                     0.061     1.765
| (CHANY:1327740 L4 length:1 (49,44,0)-> (49,44,0))                     0.119     1.884
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                              0.101     1.985
| (intra 'io' routing)                                                  0.733     2.717
out:z_out[7].outpad[0] (.output at (49,44))                             0.000     2.717
data arrival time                                                                 2.717

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.717
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.717


#Path 42
Startpoint: z_out[1].z[4] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[4] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784738 side: (TOP,) (35,41,0)0))                                0.000     1.045
| (CHANX:1168224 L4 length:4 (35,41,0)-> (38,41,0))                     0.119     1.164
| (CHANY:1292628 L1 length:1 (37,42,0)-> (37,42,0))                     0.061     1.225
| (CHANX:1172472 L4 length:4 (38,42,0)-> (41,42,0))                     0.119     1.344
| (CHANX:1172668 L4 length:4 (41,42,0)-> (44,42,0))                     0.119     1.463
| (CHANY:1313076 L1 length:1 (44,43,0)-> (44,43,0))                     0.061     1.524
| (CHANX:1176984 L4 length:4 (45,43,0)-> (48,43,0))                     0.119     1.643
| (CHANX:1177180 L4 length:4 (48,43,0)-> (51,43,0))                     0.119     1.762
| (CHANX:1177320 L1 length:1 (51,43,0)-> (51,43,0))                     0.061     1.823
| (CHANY:1333512 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     1.884
| (IPIN:966360 side: (RIGHT,) (51,44,0)0))                              0.101     1.985
| (intra 'io' routing)                                                  0.733     2.717
out:z_out[23].outpad[0] (.output at (51,44))                            0.000     2.717
data arrival time                                                                 2.717

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.717
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.717


#Path 43
Startpoint: z_out[1].z[22] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[22] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784756 side: (RIGHT,) (35,41,0)0))                              0.000     1.045
| (CHANY:1286780 L4 length:4 (35,41,0)-> (35,44,0))                     0.119     1.164
| (CHANX:1172358 L4 length:4 (36,42,0)-> (39,42,0))                     0.119     1.283
| (CHANY:1298506 L1 length:1 (39,43,0)-> (39,43,0))                     0.061     1.344
| (CHANX:1176674 L4 length:4 (40,43,0)-> (43,43,0))                     0.119     1.463
| (CHANY:1307322 L1 length:1 (42,44,0)-> (42,44,0))                     0.061     1.524
| (CHANX:1180914 L4 length:4 (43,44,0)-> (46,44,0))                     0.119     1.643
| (CHANX:1181098 L4 length:4 (46,44,0)-> (49,44,0))                     0.119     1.762
| (CHANX:1181266 L1 length:1 (49,44,0)-> (49,44,0))                     0.061     1.823
| (CHANY:1327697 L1 length:1 (49,44,0)-> (49,44,0))                     0.061     1.884
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                              0.101     1.985
| (intra 'io' routing)                                                  0.733     2.717
out:z_out[3].outpad[0] (.output at (49,44))                             0.000     2.717
data arrival time                                                                 2.717

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.717
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.717


#Path 44
Startpoint: z_out[1].z[2] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[2] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784736 side: (TOP,) (35,41,0)0))                                0.000     1.045
| (CHANX:1168204 L4 length:4 (35,41,0)-> (38,41,0))                     0.119     1.164
| (CHANY:1292632 L1 length:1 (37,42,0)-> (37,42,0))                     0.061     1.225
| (CHANX:1172468 L4 length:4 (38,42,0)-> (41,42,0))                     0.119     1.344
| (CHANX:1172656 L4 length:4 (41,42,0)-> (44,42,0))                     0.119     1.463
| (CHANY:1313088 L1 length:1 (44,43,0)-> (44,43,0))                     0.061     1.524
| (CHANX:1176972 L4 length:4 (45,43,0)-> (48,43,0))                     0.119     1.643
| (CHANY:1324804 L1 length:1 (48,44,0)-> (48,44,0))                     0.061     1.704
| (CHANX:1181288 L4 length:4 (49,44,0)-> (52,44,0))                     0.119     1.823
| (CHANY:1333517 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     1.884
| (IPIN:966362 side: (RIGHT,) (51,44,0)0))                              0.101     1.985
| (intra 'io' routing)                                                  0.733     2.717
out:z_out[21].outpad[0] (.output at (51,44))                            0.000     2.717
data arrival time                                                                 2.717

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.717
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.717


#Path 45
Startpoint: z_out[1].z[29] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[29] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784769 side: (TOP,) (35,42,0)0))                                0.000     1.045
| (CHANX:1172274 L4 length:4 (35,42,0)-> (38,42,0))                     0.119     1.164
| (CHANX:1172458 L4 length:4 (38,42,0)-> (41,42,0))                     0.119     1.283
| (CHANY:1301426 L1 length:1 (40,43,0)-> (40,43,0))                     0.061     1.344
| (CHANX:1176730 L4 length:4 (41,43,0)-> (44,43,0))                     0.119     1.463
| (CHANX:1176930 L4 length:4 (44,43,0)-> (47,43,0))                     0.119     1.582
| (CHANY:1316056 L1 length:1 (45,44,0)-> (45,44,0))                     0.061     1.643
| (CHANX:1181108 L4 length:4 (46,44,0)-> (49,44,0))                     0.119     1.762
| (CHANY:1327595 L4 length:3 (49,44,0)-> (49,42,0))                     0.119     1.881
| (IPIN:960597 side: (RIGHT,) (49,44,0)0))                              0.101     1.982
| (intra 'io' routing)                                                  0.733     2.714
out:z_out[10].outpad[0] (.output at (49,44))                           -0.000     2.714
data arrival time                                                                 2.714

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.714
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.714


#Path 46
Startpoint: z_out[1].z[7] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[7] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784741 side: (TOP,) (35,41,0)0))                                0.000     1.045
| (CHANX:1168214 L4 length:4 (35,41,0)-> (38,41,0))                     0.119     1.164
| (CHANX:1168406 L4 length:4 (38,41,0)-> (41,41,0))                     0.119     1.283
| (CHANX:1168598 L4 length:4 (41,41,0)-> (44,41,0))                     0.119     1.402
| (CHANY:1313018 L1 length:1 (44,42,0)-> (44,42,0))                     0.061     1.463
| (CHANX:1172914 L4 length:4 (45,42,0)-> (48,42,0))                     0.119     1.582
| (CHANX:1173098 L4 length:4 (48,42,0)-> (51,42,0))                     0.119     1.701
| (CHANX:1173266 L1 length:1 (51,42,0)-> (51,42,0))                     0.061     1.762
| (CHANY:1333502 L4 length:2 (51,43,0)-> (51,44,0))                     0.119     1.881
| (IPIN:966357 side: (RIGHT,) (51,44,0)0))                              0.101     1.982
| (intra 'io' routing)                                                  0.733     2.714
out:z_out[26].outpad[0] (.output at (51,44))                           -0.000     2.714
data arrival time                                                                 2.714

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.714
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.714


#Path 47
Startpoint: z_out[1].z[34] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[34] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784774 side: (TOP,) (35,42,0)0))                                0.000     1.045
| (CHANX:1172284 L4 length:4 (35,42,0)-> (38,42,0))                     0.119     1.164
| (CHANY:1295604 L1 length:1 (38,43,0)-> (38,43,0))                     0.061     1.225
| (CHANX:1176600 L4 length:4 (39,43,0)-> (42,43,0))                     0.119     1.344
| (CHANX:1176796 L4 length:4 (42,43,0)-> (45,43,0))                     0.119     1.463
| (CHANX:1176934 L4 length:4 (44,43,0)-> (47,43,0))                     0.119     1.582
| (CHANY:1321866 L1 length:1 (47,44,0)-> (47,44,0))                     0.061     1.643
| (CHANX:1181250 L4 length:4 (48,44,0)-> (51,44,0))                     0.119     1.762
| (CHANY:1327541 L4 length:4 (49,44,0)-> (49,41,0))                     0.119     1.881
| (IPIN:960592 side: (RIGHT,) (49,44,0)0))                              0.101     1.982
| (intra 'io' routing)                                                  0.733     2.714
out:z_out[15].outpad[0] (.output at (49,44))                           -0.000     2.714
data arrival time                                                                 2.714

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.714
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.714


#Path 48
Startpoint: z_out[1].z[30] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[30] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784770 side: (TOP,) (35,42,0)0))                                0.000     1.045
| (CHANX:1172276 L4 length:4 (35,42,0)-> (38,42,0))                     0.119     1.164
| (CHANX:1172464 L4 length:4 (38,42,0)-> (41,42,0))                     0.119     1.283
| (CHANY:1298530 L1 length:1 (39,43,0)-> (39,43,0))                     0.061     1.344
| (CHANX:1176650 L4 length:4 (40,43,0)-> (43,43,0))                     0.119     1.463
| (CHANY:1307314 L1 length:1 (42,44,0)-> (42,44,0))                     0.061     1.524
| (CHANX:1180922 L4 length:4 (43,44,0)-> (46,44,0))                     0.119     1.643
| (CHANX:1181122 L4 length:4 (46,44,0)-> (49,44,0))                     0.119     1.762
| (CHANY:1327535 L4 length:4 (49,44,0)-> (49,41,0))                     0.119     1.881
| (IPIN:960596 side: (RIGHT,) (49,44,0)0))                              0.101     1.982
| (intra 'io' routing)                                                  0.733     2.714
out:z_out[11].outpad[0] (.output at (49,44))                           -0.000     2.714
data arrival time                                                                 2.714

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.714
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.714


#Path 49
Startpoint: b[14].inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : z_out[1].b[5] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[14].inpad[0] (.input at (1,11))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:317664 side: (RIGHT,) (1,11,0)0))                               0.000     0.894
| (CHANY:1185848 L4 length:4 (1,11,0)-> (1,14,0))                       0.119     1.013
| (CHANX:1052316 L4 length:4 (2,13,0)-> (5,13,0))                       0.119     1.132
| (CHANY:1197652 L1 length:1 (5,14,0)-> (5,14,0))                       0.061     1.193
| (CHANX:1056632 L4 length:4 (6,14,0)-> (9,14,0))                       0.119     1.312
| (CHANX:1056828 L4 length:4 (9,14,0)-> (12,14,0))                      0.119     1.431
| (CHANY:1218100 L1 length:1 (12,15,0)-> (12,15,0))                     0.061     1.492
| (CHANX:1061144 L4 length:4 (13,15,0)-> (16,15,0))                     0.119     1.611
| (CHANY:1229816 L1 length:1 (16,16,0)-> (16,16,0))                     0.061     1.672
| (CHANX:1065460 L4 length:4 (17,16,0)-> (20,16,0))                     0.119     1.791
| (CHANY:1241532 L1 length:1 (20,17,0)-> (20,17,0))                     0.061     1.852
| (CHANX:1069776 L4 length:4 (21,17,0)-> (24,17,0))                     0.119     1.970
| (CHANY:1253248 L1 length:1 (24,18,0)-> (24,18,0))                     0.061     2.031
| (CHANX:1074092 L4 length:4 (25,18,0)-> (28,18,0))                     0.119     2.150
| (CHANX:1074264 L1 length:1 (28,18,0)-> (28,18,0))                     0.061     2.211
| (CHANY:1264984 L4 length:4 (28,19,0)-> (28,22,0))                     0.119     2.330
| (CHANY:1265180 L4 length:4 (28,22,0)-> (28,25,0))                     0.119     2.449
| (CHANX:1102768 L1 length:1 (29,25,0)-> (29,25,0))                     0.061     2.510
| (CHANY:1268352 L4 length:4 (29,26,0)-> (29,29,0))                     0.119     2.629
| (CHANX:1119084 L1 length:1 (30,29,0)-> (30,29,0))                     0.061     2.690
| (CHANY:1271524 L4 length:4 (30,30,0)-> (30,33,0))                     0.119     2.809
| (CHANX:1135400 L1 length:1 (31,33,0)-> (31,33,0))                     0.061     2.870
| (CHANY:1274632 L1 length:1 (31,34,0)-> (31,34,0))                     0.061     2.931
| (CHANX:1139588 L4 length:4 (32,34,0)-> (35,34,0))                     0.119     3.050
| (CHANX:1139678 L1 length:1 (34,34,0)-> (34,34,0))                     0.061     3.111
| (CHANY:1283474 L4 length:4 (34,35,0)-> (34,38,0))                     0.119     3.230
| (CHANX:1155994 L1 length:1 (35,38,0)-> (35,38,0))                     0.061     3.290
| (CHANY:1286646 L4 length:4 (35,39,0)-> (35,42,0))                     0.119     3.409
| (IPIN:784922 side: (RIGHT,) (35,42,0)0))                              0.101     3.510
| (intra 'dsp' routing)                                                 0.000     3.510
z_out[1].b[5] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.510
data arrival time                                                                 3.510

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.510
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.685


#Path 50
Startpoint: z_out[1].z[21] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[21] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784755 side: (RIGHT,) (35,41,0)0))                              0.000     1.045
| (CHANY:1286746 L1 length:1 (35,41,0)-> (35,41,0))                     0.061     1.106
| (CHANX:1168274 L4 length:4 (36,41,0)-> (39,41,0))                     0.119     1.225
| (CHANY:1298462 L1 length:1 (39,42,0)-> (39,42,0))                     0.061     1.286
| (CHANX:1172590 L4 length:4 (40,42,0)-> (43,42,0))                     0.119     1.405
| (CHANY:1307262 L1 length:1 (42,43,0)-> (42,43,0))                     0.061     1.466
| (CHANX:1176846 L4 length:4 (43,43,0)-> (46,43,0))                     0.119     1.585
| (CHANY:1318978 L1 length:1 (46,44,0)-> (46,44,0))                     0.061     1.646
| (CHANX:1181162 L4 length:4 (47,44,0)-> (50,44,0))                     0.119     1.765
| (CHANY:1327699 L1 length:1 (49,44,0)-> (49,44,0))                     0.061     1.826
| (IPIN:960605 side: (RIGHT,) (49,44,0)0))                              0.101     1.927
| (intra 'io' routing)                                                  0.733     2.659
out:z_out[2].outpad[0] (.output at (49,44))                            -0.000     2.659
data arrival time                                                                 2.659

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.659
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.659


#Path 51
Startpoint: z_out[1].z[25] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[25] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784765 side: (TOP,) (35,42,0)0))                                0.000     1.045
| (CHANX:1172282 L4 length:4 (35,42,0)-> (38,42,0))                     0.119     1.164
| (CHANY:1295606 L1 length:1 (38,43,0)-> (38,43,0))                     0.061     1.225
| (CHANX:1176598 L4 length:4 (39,43,0)-> (42,43,0))                     0.119     1.344
| (CHANX:1176790 L4 length:4 (42,43,0)-> (45,43,0))                     0.119     1.463
| (CHANY:1316058 L1 length:1 (45,44,0)-> (45,44,0))                     0.061     1.524
| (CHANX:1181106 L4 length:4 (46,44,0)-> (49,44,0))                     0.119     1.643
| (CHANX:1181224 L4 length:4 (48,44,0)-> (51,44,0))                     0.119     1.762
| (CHANY:1327691 L1 length:1 (49,44,0)-> (49,44,0))                     0.061     1.823
| (IPIN:960601 side: (RIGHT,) (49,44,0)0))                              0.101     1.924
| (intra 'io' routing)                                                  0.733     2.656
out:z_out[6].outpad[0] (.output at (49,44))                             0.000     2.656
data arrival time                                                                 2.656

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.656
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.656


#Path 52
Startpoint: z_out[1].z[27] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[27] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784767 side: (TOP,) (35,42,0)0))                                0.000     1.045
| (CHANX:1172286 L4 length:4 (35,42,0)-> (38,42,0))                     0.119     1.164
| (CHANY:1295602 L1 length:1 (38,43,0)-> (38,43,0))                     0.061     1.225
| (CHANX:1176602 L4 length:4 (39,43,0)-> (42,43,0))                     0.119     1.344
| (CHANY:1307318 L1 length:1 (42,44,0)-> (42,44,0))                     0.061     1.405
| (CHANX:1180918 L4 length:4 (43,44,0)-> (46,44,0))                     0.119     1.524
| (CHANX:1180978 L4 length:4 (44,44,0)-> (47,44,0))                     0.119     1.643
| (CHANX:1181096 L4 length:4 (46,44,0)-> (49,44,0))                     0.119     1.762
| (CHANY:1327719 L1 length:1 (49,44,0)-> (49,44,0))                     0.061     1.823
| (IPIN:960599 side: (RIGHT,) (49,44,0)0))                              0.101     1.924
| (intra 'io' routing)                                                  0.733     2.656
out:z_out[8].outpad[0] (.output at (49,44))                             0.000     2.656
data arrival time                                                                 2.656

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.656
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.656


#Path 53
Startpoint: z_out[1].z[31] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[31] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784771 side: (TOP,) (35,42,0)0))                                0.000     1.045
| (CHANX:1172294 L4 length:4 (35,42,0)-> (38,42,0))                     0.119     1.164
| (CHANY:1295594 L1 length:1 (38,43,0)-> (38,43,0))                     0.061     1.225
| (CHANX:1176610 L4 length:4 (39,43,0)-> (42,43,0))                     0.119     1.344
| (CHANY:1307310 L1 length:1 (42,44,0)-> (42,44,0))                     0.061     1.405
| (CHANX:1180926 L4 length:4 (43,44,0)-> (46,44,0))                     0.119     1.524
| (CHANY:1316081 L4 length:1 (45,44,0)-> (45,44,0))                     0.119     1.643
| (CHANX:1177042 L4 length:4 (46,43,0)-> (49,43,0))                     0.119     1.762
| (CHANY:1327710 L1 length:1 (49,44,0)-> (49,44,0))                     0.061     1.823
| (IPIN:960595 side: (RIGHT,) (49,44,0)0))                              0.101     1.924
| (intra 'io' routing)                                                  0.733     2.656
out:z_out[12].outpad[0] (.output at (49,44))                            0.000     2.656
data arrival time                                                                 2.656

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.656
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.656


#Path 54
Startpoint: b[11].inpad[0] (.input at (1,10) clocked by clk)
Endpoint  : z_out[1].b[2] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[11].inpad[0] (.input at (1,10))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:304063 side: (RIGHT,) (1,10,0)0))                               0.000     0.894
| (CHANY:1185774 L4 length:4 (1,10,0)-> (1,13,0))                       0.119     1.013
| (CHANX:1052286 L1 length:1 (2,13,0)-> (2,13,0))                       0.061     1.074
| (CHANY:1188946 L4 length:4 (2,14,0)-> (2,17,0))                       0.119     1.193
| (CHANX:1068602 L1 length:1 (3,17,0)-> (3,17,0))                       0.061     1.254
| (CHANY:1192118 L4 length:4 (3,18,0)-> (3,21,0))                       0.119     1.373
| (CHANX:1080886 L4 length:4 (4,20,0)-> (7,20,0))                       0.119     1.492
| (CHANY:1203930 L1 length:1 (7,21,0)-> (7,21,0))                       0.061     1.553
| (CHANX:1085202 L4 length:4 (8,21,0)-> (11,21,0))                      0.119     1.672
| (CHANY:1215646 L1 length:1 (11,22,0)-> (11,22,0))                     0.061     1.733
| (CHANX:1089518 L4 length:4 (12,22,0)-> (15,22,0))                     0.119     1.852
| (CHANY:1227362 L1 length:1 (15,23,0)-> (15,23,0))                     0.061     1.913
| (CHANX:1093834 L4 length:4 (16,23,0)-> (19,23,0))                     0.119     2.031
| (CHANY:1239078 L1 length:1 (19,24,0)-> (19,24,0))                     0.061     2.092
| (CHANX:1098150 L1 length:1 (20,24,0)-> (20,24,0))                     0.061     2.153
| (CHANY:1242058 L4 length:4 (20,25,0)-> (20,28,0))                     0.119     2.272
| (CHANX:1114466 L1 length:1 (21,28,0)-> (21,28,0))                     0.061     2.333
| (CHANY:1245230 L4 length:4 (21,29,0)-> (21,32,0))                     0.119     2.452
| (CHANX:1126718 L1 length:1 (22,31,0)-> (22,31,0))                     0.061     2.513
| (CHANY:1248338 L4 length:4 (22,32,0)-> (22,35,0))                     0.119     2.632
| (CHANX:1143034 L1 length:1 (23,35,0)-> (23,35,0))                     0.061     2.693
| (CHANY:1251510 L4 length:4 (23,36,0)-> (23,39,0))                     0.119     2.812
| (CHANX:1155318 L4 length:4 (24,38,0)-> (27,38,0))                     0.119     2.931
| (CHANY:1263322 L1 length:1 (27,39,0)-> (27,39,0))                     0.061     2.992
| (CHANX:1159634 L4 length:4 (28,39,0)-> (31,39,0))                     0.119     3.111
| (CHANY:1275038 L1 length:1 (31,40,0)-> (31,40,0))                     0.061     3.172
| (CHANX:1163950 L4 length:4 (32,40,0)-> (35,40,0))                     0.119     3.290
| (CHANY:1286754 L1 length:1 (35,41,0)-> (35,41,0))                     0.061     3.351
| (IPIN:784852 side: (RIGHT,) (35,41,0)0))                              0.101     3.452
| (intra 'dsp' routing)                                                 0.000     3.452
z_out[1].b[2] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.452
data arrival time                                                                 3.452

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.452
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.627


#Path 55
Startpoint: b[15].inpad[0] (.input at (1,12) clocked by clk)
Endpoint  : z_out[1].b[6] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[15].inpad[0] (.input at (1,12))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:336319 side: (RIGHT,) (1,12,0)0))                               0.000     0.894
| (CHANY:1185902 L4 length:4 (1,12,0)-> (1,15,0))                       0.119     1.013
| (CHANX:1060414 L1 length:1 (2,15,0)-> (2,15,0))                       0.061     1.074
| (CHANY:1189074 L4 length:4 (2,16,0)-> (2,19,0))                       0.119     1.193
| (CHANX:1076730 L1 length:1 (3,19,0)-> (3,19,0))                       0.061     1.254
| (CHANY:1192246 L4 length:4 (3,20,0)-> (3,23,0))                       0.119     1.373
| (CHANX:1093046 L1 length:1 (4,23,0)-> (4,23,0))                       0.061     1.434
| (CHANY:1195418 L4 length:4 (4,24,0)-> (4,27,0))                       0.119     1.553
| (CHANX:1109362 L1 length:1 (5,27,0)-> (5,27,0))                       0.061     1.614
| (CHANY:1198590 L4 length:4 (5,28,0)-> (5,31,0))                       0.119     1.733
| (CHANY:1198734 L1 length:1 (5,31,0)-> (5,31,0))                       0.061     1.794
| (CHANX:1125726 L4 length:4 (6,31,0)-> (9,31,0))                       0.119     1.913
| (CHANY:1210450 L1 length:1 (9,32,0)-> (9,32,0))                       0.061     1.974
| (CHANX:1130042 L4 length:4 (10,32,0)-> (13,32,0))                     0.119     2.092
| (CHANY:1222166 L1 length:1 (13,33,0)-> (13,33,0))                     0.061     2.153
| (CHANX:1134358 L4 length:4 (14,33,0)-> (17,33,0))                     0.119     2.272
| (CHANY:1233882 L1 length:1 (17,34,0)-> (17,34,0))                     0.061     2.333
| (CHANX:1138674 L4 length:4 (18,34,0)-> (21,34,0))                     0.119     2.452
| (CHANY:1245598 L1 length:1 (21,35,0)-> (21,35,0))                     0.061     2.513
| (CHANX:1142990 L4 length:4 (22,35,0)-> (25,35,0))                     0.119     2.632
| (CHANY:1257314 L1 length:1 (25,36,0)-> (25,36,0))                     0.061     2.693
| (CHANX:1147306 L4 length:4 (26,36,0)-> (29,36,0))                     0.119     2.812
| (CHANY:1266098 L1 length:1 (28,37,0)-> (28,37,0))                     0.061     2.873
| (CHANX:1151578 L4 length:4 (29,37,0)-> (32,37,0))                     0.119     2.992
| (CHANY:1277814 L1 length:1 (32,38,0)-> (32,38,0))                     0.061     3.053
| (CHANX:1155894 L4 length:4 (33,38,0)-> (36,38,0))                     0.119     3.172
| (CHANY:1283732 L4 length:4 (34,39,0)-> (34,42,0))                     0.119     3.290
| (CHANX:1172248 L1 length:1 (35,42,0)-> (35,42,0))                     0.061     3.351
| (IPIN:784896 side: (TOP,) (35,42,0)0))                                0.101     3.452
| (intra 'dsp' routing)                                                 0.000     3.452
z_out[1].b[6] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.452
data arrival time                                                                 3.452

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.452
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.627


#Path 56
Startpoint: b[16].inpad[0] (.input at (1,12) clocked by clk)
Endpoint  : z_out[1].b[7] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[16].inpad[0] (.input at (1,12))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:336308 side: (RIGHT,) (1,12,0)0))                               0.000     0.894
| (CHANY:1185896 L4 length:4 (1,12,0)-> (1,15,0))                       0.119     1.013
| (CHANX:1060420 L1 length:1 (2,15,0)-> (2,15,0))                       0.061     1.074
| (CHANY:1189068 L4 length:4 (2,16,0)-> (2,19,0))                       0.119     1.193
| (CHANX:1076736 L1 length:1 (3,19,0)-> (3,19,0))                       0.061     1.254
| (CHANY:1192240 L4 length:4 (3,20,0)-> (3,23,0))                       0.119     1.373
| (CHANX:1093052 L1 length:1 (4,23,0)-> (4,23,0))                       0.061     1.434
| (CHANY:1195412 L4 length:4 (4,24,0)-> (4,27,0))                       0.119     1.553
| (CHANX:1105328 L4 length:4 (5,26,0)-> (8,26,0))                       0.119     1.672
| (CHANY:1207232 L1 length:1 (8,27,0)-> (8,27,0))                       0.061     1.733
| (CHANX:1109644 L4 length:4 (9,27,0)-> (12,27,0))                      0.119     1.852
| (CHANY:1218948 L1 length:1 (12,28,0)-> (12,28,0))                     0.061     1.913
| (CHANX:1113960 L4 length:4 (13,28,0)-> (16,28,0))                     0.119     2.031
| (CHANY:1230664 L4 length:4 (16,29,0)-> (16,32,0))                     0.119     2.150
| (CHANX:1130468 L1 length:1 (17,32,0)-> (17,32,0))                     0.061     2.211
| (CHANY:1233836 L4 length:4 (17,33,0)-> (17,36,0))                     0.119     2.330
| (CHANY:1234008 L1 length:1 (17,36,0)-> (17,36,0))                     0.061     2.391
| (CHANX:1146804 L4 length:4 (18,36,0)-> (21,36,0))                     0.119     2.510
| (CHANY:1245724 L1 length:1 (21,37,0)-> (21,37,0))                     0.061     2.571
| (CHANX:1151120 L4 length:4 (22,37,0)-> (25,37,0))                     0.119     2.690
| (CHANY:1257440 L1 length:1 (25,38,0)-> (25,38,0))                     0.061     2.751
| (CHANX:1155436 L4 length:4 (26,38,0)-> (29,38,0))                     0.119     2.870
| (CHANY:1266232 L1 length:1 (28,39,0)-> (28,39,0))                     0.061     2.931
| (CHANX:1159700 L4 length:4 (29,39,0)-> (32,39,0))                     0.119     3.050
| (CHANX:1159888 L4 length:4 (32,39,0)-> (35,39,0))                     0.119     3.169
| (CHANX:1160068 L1 length:1 (35,39,0)-> (35,39,0))                     0.061     3.230
| (CHANY:1286700 L4 length:4 (35,40,0)-> (35,43,0))                     0.119     3.348
| (IPIN:784933 side: (RIGHT,) (35,42,0)0))                              0.101     3.449
| (intra 'dsp' routing)                                                 0.000     3.449
z_out[1].b[7] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.449
data arrival time                                                                 3.449

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.449
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.624


#Path 57
Startpoint: b[17].inpad[0] (.input at (1,13) clocked by clk)
Endpoint  : z_out[1].b[8] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
b[17].inpad[0] (.input at (1,13))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:349925 side: (RIGHT,) (1,13,0)0))                               0.000     0.894
| (CHANY:1185970 L4 length:4 (1,13,0)-> (1,16,0))                       0.119     1.013
| (CHANX:1064474 L1 length:1 (2,16,0)-> (2,16,0))                       0.061     1.074
| (CHANY:1189142 L4 length:4 (2,17,0)-> (2,20,0))                       0.119     1.193
| (CHANX:1076758 L4 length:4 (3,19,0)-> (6,19,0))                       0.119     1.312
| (CHANY:1198070 L4 length:4 (5,20,0)-> (5,23,0))                       0.119     1.431
| (CHANX:1093174 L1 length:1 (6,23,0)-> (6,23,0))                       0.061     1.492
| (CHANY:1201242 L4 length:4 (6,24,0)-> (6,27,0))                       0.119     1.611
| (CHANX:1109490 L1 length:1 (7,27,0)-> (7,27,0))                       0.061     1.672
| (CHANY:1204414 L4 length:4 (7,28,0)-> (7,31,0))                       0.119     1.791
| (CHANY:1204558 L1 length:1 (7,31,0)-> (7,31,0))                       0.061     1.852
| (CHANX:1125854 L4 length:4 (8,31,0)-> (11,31,0))                      0.119     1.970
| (CHANY:1216274 L1 length:1 (11,32,0)-> (11,32,0))                     0.061     2.031
| (CHANX:1130170 L4 length:4 (12,32,0)-> (15,32,0))                     0.119     2.150
| (CHANY:1227990 L1 length:1 (15,33,0)-> (15,33,0))                     0.061     2.211
| (CHANX:1134486 L4 length:4 (16,33,0)-> (19,33,0))                     0.119     2.330
| (CHANX:1134678 L4 length:4 (19,33,0)-> (22,33,0))                     0.119     2.449
| (CHANX:1134870 L4 length:4 (22,33,0)-> (25,33,0))                     0.119     2.568
| (CHANY:1257178 L1 length:1 (25,34,0)-> (25,34,0))                     0.061     2.629
| (CHANX:1139186 L4 length:4 (26,34,0)-> (29,34,0))                     0.119     2.748
| (CHANX:1139370 L4 length:4 (29,34,0)-> (32,34,0))                     0.119     2.867
| (CHANY:1277638 L1 length:1 (32,35,0)-> (32,35,0))                     0.061     2.928
| (CHANX:1143686 L1 length:1 (33,35,0)-> (33,35,0))                     0.061     2.989
| (CHANY:1280618 L4 length:4 (33,36,0)-> (33,39,0))                     0.119     3.108
| (CHANX:1160002 L1 length:1 (34,39,0)-> (34,39,0))                     0.061     3.169
| (CHANY:1283790 L4 length:4 (34,40,0)-> (34,43,0))                     0.119     3.287
| (CHANX:1176318 L1 length:1 (35,43,0)-> (35,43,0))                     0.061     3.348
| (IPIN:784953 side: (TOP,) (35,43,0)0))                                0.101     3.449
| (intra 'dsp' routing)                                                 0.000     3.449
z_out[1].b[8] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     3.449
data arrival time                                                                 3.449

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.070     0.825
data required time                                                                0.825
---------------------------------------------------------------------------------------
data required time                                                                0.825
data arrival time                                                                -3.449
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.624


#Path 58
Startpoint: acc_fir[0].inpad[0] (.input at (1,15) clocked by clk)
Endpoint  : z_out[1].acc_fir[0] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
acc_fir[0].inpad[0] (.input at (1,15))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:382187 side: (RIGHT,) (1,15,0)0))                                   0.000     0.894
| (CHANY:1186094 L4 length:4 (1,15,0)-> (1,18,0))                           0.119     1.013
| (CHANX:1072606 L1 length:1 (2,18,0)-> (2,18,0))                           0.061     1.074
| (CHANY:1189266 L4 length:4 (2,19,0)-> (2,22,0))                           0.119     1.193
| (CHANX:1088922 L1 length:1 (3,22,0)-> (3,22,0))                           0.061     1.254
| (CHANY:1192438 L4 length:4 (3,23,0)-> (3,26,0))                           0.119     1.373
| (CHANX:1101206 L4 length:4 (4,25,0)-> (7,25,0))                           0.119     1.492
| (CHANX:1101398 L4 length:4 (7,25,0)-> (10,25,0))                          0.119     1.611
| (CHANX:1101590 L4 length:4 (10,25,0)-> (13,25,0))                         0.119     1.730
| (CHANY:1221722 L1 length:1 (13,26,0)-> (13,26,0))                         0.061     1.791
| (CHANX:1105906 L4 length:4 (14,26,0)-> (17,26,0))                         0.119     1.910
| (CHANX:1106024 L4 length:4 (16,26,0)-> (19,26,0))                         0.119     2.028
| (CHANY:1239272 L4 length:4 (19,27,0)-> (19,30,0))                         0.119     2.147
| (CHANX:1122532 L1 length:1 (20,30,0)-> (20,30,0))                         0.061     2.208
| (CHANY:1242444 L4 length:4 (20,31,0)-> (20,34,0))                         0.119     2.327
| (CHANX:1138848 L1 length:1 (21,34,0)-> (21,34,0))                         0.061     2.388
| (CHANY:1245616 L4 length:4 (21,35,0)-> (21,38,0))                         0.119     2.507
| (CHANY:1245796 L1 length:1 (21,38,0)-> (21,38,0))                         0.061     2.568
| (CHANX:1155176 L4 length:4 (22,38,0)-> (25,38,0))                         0.119     2.687
| (CHANY:1254572 L1 length:1 (24,39,0)-> (24,39,0))                         0.061     2.748
| (CHANX:1159456 L4 length:4 (25,39,0)-> (28,39,0))                         0.119     2.867
| (CHANY:1266288 L1 length:1 (28,40,0)-> (28,40,0))                         0.061     2.928
| (CHANX:1163772 L4 length:4 (29,40,0)-> (32,40,0))                         0.119     3.047
| (CHANY:1278004 L1 length:1 (32,41,0)-> (32,41,0))                         0.061     3.108
| (CHANX:1168088 L4 length:4 (33,41,0)-> (36,41,0))                         0.119     3.226
| (CHANY:1286589 L4 length:4 (35,41,0)-> (35,38,0))                         0.119     3.345
| (IPIN:784839 side: (RIGHT,) (35,41,0)0))                                  0.101     3.446
| (intra 'dsp' routing)                                                     0.000     3.446
z_out[1].acc_fir[0] (RS_DSP_MULTADD_REGIN at (35,41))                      -0.000     3.446
data arrival time                                                                     3.446

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,14))                                             0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'dsp' routing)                                                     0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                           0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.057     0.837
data required time                                                                    0.837
-------------------------------------------------------------------------------------------
data required time                                                                    0.837
data arrival time                                                                    -3.446
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.609


#Path 59
Startpoint: z_out[1].z[23] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[23] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784757 side: (RIGHT,) (35,41,0)0))                              0.000     1.045
| (CHANY:1286750 L1 length:1 (35,41,0)-> (35,41,0))                     0.061     1.106
| (CHANX:1168270 L4 length:4 (36,41,0)-> (39,41,0))                     0.119     1.225
| (CHANY:1298466 L1 length:1 (39,42,0)-> (39,42,0))                     0.061     1.286
| (CHANX:1172586 L4 length:4 (40,42,0)-> (43,42,0))                     0.119     1.405
| (CHANY:1307250 L1 length:1 (42,43,0)-> (42,43,0))                     0.061     1.466
| (CHANX:1176858 L4 length:4 (43,43,0)-> (46,43,0))                     0.119     1.585
| (CHANX:1177058 L4 length:4 (46,43,0)-> (49,43,0))                     0.119     1.704
| (CHANY:1327694 L1 length:1 (49,44,0)-> (49,44,0))                     0.061     1.765
| (IPIN:960603 side: (RIGHT,) (49,44,0)0))                              0.101     1.866
| (intra 'io' routing)                                                  0.733     2.598
out:z_out[4].outpad[0] (.output at (49,44))                             0.000     2.598
data arrival time                                                                 2.598

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.598
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.598


#Path 60
Startpoint: z_out[1].z[19] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[19] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784753 side: (RIGHT,) (35,41,0)0))                              0.000     1.045
| (CHANY:1286742 L1 length:1 (35,41,0)-> (35,41,0))                     0.061     1.106
| (CHANX:1168278 L4 length:4 (36,41,0)-> (39,41,0))                     0.119     1.225
| (CHANY:1298458 L1 length:1 (39,42,0)-> (39,42,0))                     0.061     1.286
| (CHANX:1172594 L4 length:4 (40,42,0)-> (43,42,0))                     0.119     1.405
| (CHANX:1172778 L4 length:4 (43,42,0)-> (46,42,0))                     0.119     1.524
| (CHANY:1315986 L1 length:1 (45,43,0)-> (45,43,0))                     0.061     1.585
| (CHANX:1177050 L4 length:4 (46,43,0)-> (49,43,0))                     0.119     1.704
| (CHANY:1327702 L1 length:1 (49,44,0)-> (49,44,0))                     0.061     1.765
| (IPIN:960607 side: (RIGHT,) (49,44,0)0))                              0.101     1.866
| (intra 'io' routing)                                                  0.733     2.598
out:z_out[0].outpad[0] (.output at (49,44))                             0.000     2.598
data arrival time                                                                 2.598

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.598
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.598


#Path 61
Startpoint: z_out[1].z[32] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                            0.151     1.045
z_out[1].z[32] (RS_DSP_MULTADD_REGIN at (35,41)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                 0.000     1.045
| (OPIN:784772 side: (TOP,) (35,42,0)0))                                0.000     1.045
| (CHANX:1172280 L4 length:4 (35,42,0)-> (38,42,0))                     0.119     1.164
| (CHANX:1172410 L4 length:4 (37,42,0)-> (40,42,0))                     0.119     1.283
| (CHANY:1301430 L1 length:1 (40,43,0)-> (40,43,0))                     0.061     1.344
| (CHANX:1176726 L4 length:4 (41,43,0)-> (44,43,0))                     0.119     1.463
| (CHANX:1176918 L4 length:4 (44,43,0)-> (47,43,0))                     0.119     1.582
| (CHANX:1177044 L4 length:4 (46,43,0)-> (49,43,0))                     0.119     1.701
| (CHANY:1327708 L1 length:1 (49,44,0)-> (49,44,0))                     0.061     1.762
| (IPIN:960594 side: (RIGHT,) (49,44,0)0))                              0.101     1.863
| (intra 'io' routing)                                                  0.733     2.595
out:z_out[13].outpad[0] (.output at (49,44))                            0.000     2.595
data arrival time                                                                 2.595

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.595
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.595


#Path 62
Startpoint: acc_fir[2].inpad[0] (.input at (1,16) clocked by clk)
Endpoint  : z_out[1].acc_fir[2] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
acc_fir[2].inpad[0] (.input at (1,16))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:395799 side: (RIGHT,) (1,16,0)0))                                   0.000     0.894
| (CHANY:1186142 L1 length:1 (1,16,0)-> (1,16,0))                           0.061     0.955
| (CHANX:1064494 L4 length:4 (2,16,0)-> (5,16,0))                           0.119     1.074
| (CHANX:1064670 L1 length:1 (5,16,0)-> (5,16,0))                           0.061     1.135
| (CHANY:1197874 L4 length:4 (5,17,0)-> (5,20,0))                           0.119     1.254
| (CHANX:1080986 L1 length:1 (6,20,0)-> (6,20,0))                           0.061     1.315
| (CHANY:1201046 L4 length:4 (6,21,0)-> (6,24,0))                           0.119     1.434
| (CHANX:1097302 L1 length:1 (7,24,0)-> (7,24,0))                           0.061     1.495
| (CHANY:1204218 L4 length:4 (7,25,0)-> (7,28,0))                           0.119     1.614
| (CHANX:1113618 L1 length:1 (8,28,0)-> (8,28,0))                           0.061     1.675
| (CHANY:1207390 L4 length:4 (8,29,0)-> (8,32,0))                           0.119     1.794
| (CHANY:1207534 L1 length:1 (8,32,0)-> (8,32,0))                           0.061     1.855
| (CHANX:1129982 L4 length:4 (9,32,0)-> (12,32,0))                          0.119     1.974
| (CHANY:1219250 L1 length:1 (12,33,0)-> (12,33,0))                         0.061     2.034
| (CHANX:1134298 L4 length:4 (13,33,0)-> (16,33,0))                         0.119     2.153
| (CHANY:1230966 L1 length:1 (16,34,0)-> (16,34,0))                         0.061     2.214
| (CHANX:1138614 L4 length:4 (17,34,0)-> (20,34,0))                         0.119     2.333
| (CHANX:1138806 L4 length:4 (20,34,0)-> (23,34,0))                         0.119     2.452
| (CHANY:1251418 L1 length:1 (23,35,0)-> (23,35,0))                         0.061     2.513
| (CHANX:1143122 L4 length:4 (24,35,0)-> (27,35,0))                         0.119     2.632
| (CHANY:1263134 L1 length:1 (27,36,0)-> (27,36,0))                         0.061     2.693
| (CHANX:1147438 L4 length:4 (28,36,0)-> (31,36,0))                         0.119     2.812
| (CHANY:1274850 L1 length:1 (31,37,0)-> (31,37,0))                         0.061     2.873
| (CHANX:1151754 L4 length:4 (32,37,0)-> (35,37,0))                         0.119     2.992
| (CHANX:1151856 L1 length:1 (34,37,0)-> (34,37,0))                         0.061     3.053
| (CHANY:1283680 L4 length:4 (34,38,0)-> (34,41,0))                         0.119     3.172
| (CHANX:1168172 L1 length:1 (35,41,0)-> (35,41,0))                         0.061     3.233
| (IPIN:784814 side: (TOP,) (35,41,0)0))                                    0.101     3.333
| (intra 'dsp' routing)                                                     0.000     3.333
z_out[1].acc_fir[2] (RS_DSP_MULTADD_REGIN at (35,41))                      -0.000     3.333
data arrival time                                                                     3.333

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,14))                                             0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'dsp' routing)                                                     0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                           0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.057     0.837
data required time                                                                    0.837
-------------------------------------------------------------------------------------------
data required time                                                                    0.837
data arrival time                                                                    -3.333
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.496


#Path 63
Startpoint: acc_fir[4].inpad[0] (.input at (1,17) clocked by clk)
Endpoint  : z_out[1].acc_fir[4] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
acc_fir[4].inpad[0] (.input at (1,17))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:409411 side: (RIGHT,) (1,17,0)0))                                   0.000     0.894
| (CHANY:1186206 L1 length:1 (1,17,0)-> (1,17,0))                           0.061     0.955
| (CHANX:1068558 L4 length:4 (2,17,0)-> (5,17,0))                           0.119     1.074
| (CHANY:1195006 L1 length:1 (4,18,0)-> (4,18,0))                           0.061     1.135
| (CHANX:1072814 L4 length:4 (5,18,0)-> (8,18,0))                           0.119     1.254
| (CHANY:1206722 L1 length:1 (8,19,0)-> (8,19,0))                           0.061     1.315
| (CHANX:1077130 L4 length:4 (9,19,0)-> (12,19,0))                          0.119     1.434
| (CHANX:1077298 L1 length:1 (12,19,0)-> (12,19,0))                         0.061     1.495
| (CHANY:1218462 L4 length:4 (12,20,0)-> (12,23,0))                         0.119     1.614
| (CHANX:1093614 L1 length:1 (13,23,0)-> (13,23,0))                         0.061     1.675
| (CHANY:1221634 L4 length:4 (13,24,0)-> (13,27,0))                         0.119     1.794
| (CHANX:1109930 L1 length:1 (14,27,0)-> (14,27,0))                         0.061     1.855
| (CHANY:1224806 L4 length:4 (14,28,0)-> (14,31,0))                         0.119     1.974
| (CHANX:1126310 L4 length:4 (15,31,0)-> (18,31,0))                         0.119     2.092
| (CHANY:1236650 L1 length:1 (18,32,0)-> (18,32,0))                         0.061     2.153
| (CHANX:1130626 L4 length:4 (19,32,0)-> (22,32,0))                         0.119     2.272
| (CHANY:1248366 L1 length:1 (22,33,0)-> (22,33,0))                         0.061     2.333
| (CHANX:1134942 L4 length:4 (23,33,0)-> (26,33,0))                         0.119     2.452
| (CHANY:1260082 L1 length:1 (26,34,0)-> (26,34,0))                         0.061     2.513
| (CHANX:1139258 L4 length:4 (27,34,0)-> (30,34,0))                         0.119     2.632
| (CHANX:1139458 L4 length:4 (30,34,0)-> (33,34,0))                         0.119     2.751
| (CHANX:1139610 L1 length:1 (33,34,0)-> (33,34,0))                         0.061     2.812
| (CHANY:1280566 L4 length:4 (33,35,0)-> (33,38,0))                         0.119     2.931
| (CHANX:1155926 L1 length:1 (34,38,0)-> (34,38,0))                         0.061     2.992
| (CHANY:1283738 L4 length:4 (34,39,0)-> (34,42,0))                         0.119     3.111
| (CHANX:1172242 L1 length:1 (35,42,0)-> (35,42,0))                         0.061     3.172
| (IPIN:784893 side: (TOP,) (35,42,0)0))                                    0.101     3.272
| (intra 'dsp' routing)                                                     0.000     3.272
z_out[1].acc_fir[4] (RS_DSP_MULTADD_REGIN at (35,41))                      -0.000     3.272
data arrival time                                                                     3.272

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,14))                                             0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'dsp' routing)                                                     0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                           0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.057     0.837
data required time                                                                    0.837
-------------------------------------------------------------------------------------------
data required time                                                                    0.837
data arrival time                                                                    -3.272
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.435


#Path 64
Startpoint: acc_fir[3].inpad[0] (.input at (1,16) clocked by clk)
Endpoint  : z_out[1].acc_fir[3] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
acc_fir[3].inpad[0] (.input at (1,16))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:395788 side: (RIGHT,) (1,16,0)0))                                   0.000     0.894
| (CHANY:1186168 L4 length:4 (1,16,0)-> (1,19,0))                           0.119     1.013
| (CHANX:1072636 L4 length:4 (2,18,0)-> (5,18,0))                           0.119     1.132
| (CHANY:1197972 L1 length:1 (5,19,0)-> (5,19,0))                           0.061     1.193
| (CHANX:1076952 L4 length:4 (6,19,0)-> (9,19,0))                           0.119     1.312
| (CHANY:1209688 L1 length:1 (9,20,0)-> (9,20,0))                           0.061     1.373
| (CHANX:1081268 L4 length:4 (10,20,0)-> (13,20,0))                         0.119     1.492
| (CHANY:1221404 L1 length:1 (13,21,0)-> (13,21,0))                         0.061     1.553
| (CHANX:1085584 L4 length:4 (14,21,0)-> (17,21,0))                         0.119     1.672
| (CHANY:1233120 L1 length:1 (17,22,0)-> (17,22,0))                         0.061     1.733
| (CHANX:1089900 L4 length:4 (18,22,0)-> (21,22,0))                         0.119     1.852
| (CHANY:1244836 L1 length:1 (21,23,0)-> (21,23,0))                         0.061     1.913
| (CHANX:1094216 L4 length:4 (22,23,0)-> (25,23,0))                         0.119     2.031
| (CHANY:1256552 L4 length:4 (25,24,0)-> (25,27,0))                         0.119     2.150
| (CHANX:1110724 L1 length:1 (26,27,0)-> (26,27,0))                         0.061     2.211
| (CHANY:1259724 L4 length:4 (26,28,0)-> (26,31,0))                         0.119     2.330
| (CHANX:1127040 L1 length:1 (27,31,0)-> (27,31,0))                         0.061     2.391
| (CHANY:1262896 L4 length:4 (27,32,0)-> (27,35,0))                         0.119     2.510
| (CHANX:1143356 L1 length:1 (28,35,0)-> (28,35,0))                         0.061     2.571
| (CHANY:1266068 L4 length:4 (28,36,0)-> (28,39,0))                         0.119     2.690
| (CHANX:1155632 L4 length:4 (29,38,0)-> (32,38,0))                         0.119     2.809
| (CHANY:1277888 L1 length:1 (32,39,0)-> (32,39,0))                         0.061     2.870
| (CHANX:1159948 L4 length:4 (33,39,0)-> (36,39,0))                         0.119     2.989
| (CHANX:1160054 L1 length:1 (35,39,0)-> (35,39,0))                         0.061     3.050
| (CHANY:1286714 L4 length:4 (35,40,0)-> (35,43,0))                         0.119     3.169
| (IPIN:784860 side: (RIGHT,) (35,41,0)0))                                  0.101     3.269
| (intra 'dsp' routing)                                                     0.000     3.269
z_out[1].acc_fir[3] (RS_DSP_MULTADD_REGIN at (35,41))                      -0.000     3.269
data arrival time                                                                     3.269

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,14))                                             0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'dsp' routing)                                                     0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                           0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.057     0.837
data required time                                                                    0.837
-------------------------------------------------------------------------------------------
data required time                                                                    0.837
data arrival time                                                                    -3.269
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.432


#Path 65
Startpoint: acc_fir[1].inpad[0] (.input at (1,15) clocked by clk)
Endpoint  : z_out[1].acc_fir[1] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
acc_fir[1].inpad[0] (.input at (1,15))                                      0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:382176 side: (RIGHT,) (1,15,0)0))                                   0.000     0.894
| (CHANY:1186088 L4 length:4 (1,15,0)-> (1,18,0))                           0.119     1.013
| (CHANX:1072612 L1 length:1 (2,18,0)-> (2,18,0))                           0.061     1.074
| (CHANY:1189260 L4 length:4 (2,19,0)-> (2,22,0))                           0.119     1.193
| (CHANX:1088928 L1 length:1 (3,22,0)-> (3,22,0))                           0.061     1.254
| (CHANY:1192432 L4 length:4 (3,23,0)-> (3,26,0))                           0.119     1.373
| (CHANY:1192612 L1 length:1 (3,26,0)-> (3,26,0))                           0.061     1.434
| (CHANX:1105256 L4 length:4 (4,26,0)-> (7,26,0))                           0.119     1.553
| (CHANY:1201388 L1 length:1 (6,27,0)-> (6,27,0))                           0.061     1.614
| (CHANX:1109536 L4 length:4 (7,27,0)-> (10,27,0))                          0.119     1.733
| (CHANY:1213104 L1 length:1 (10,28,0)-> (10,28,0))                         0.061     1.794
| (CHANX:1113852 L4 length:4 (11,28,0)-> (14,28,0))                         0.119     1.913
| (CHANY:1224820 L1 length:1 (14,29,0)-> (14,29,0))                         0.061     1.974
| (CHANX:1118168 L4 length:4 (15,29,0)-> (18,29,0))                         0.119     2.092
| (CHANY:1236536 L1 length:1 (18,30,0)-> (18,30,0))                         0.061     2.153
| (CHANX:1122484 L4 length:4 (19,30,0)-> (22,30,0))                         0.119     2.272
| (CHANY:1248252 L1 length:1 (22,31,0)-> (22,31,0))                         0.061     2.333
| (CHANX:1126800 L4 length:4 (23,31,0)-> (26,31,0))                         0.119     2.452
| (CHANY:1259968 L1 length:1 (26,32,0)-> (26,32,0))                         0.061     2.513
| (CHANX:1131116 L4 length:4 (27,32,0)-> (30,32,0))                         0.119     2.632
| (CHANY:1271684 L1 length:1 (30,33,0)-> (30,33,0))                         0.061     2.693
| (CHANX:1135432 L4 length:4 (31,33,0)-> (34,33,0))                         0.119     2.812
| (CHANY:1283400 L4 length:4 (34,34,0)-> (34,37,0))                         0.119     2.931
| (CHANX:1151940 L1 length:1 (35,37,0)-> (35,37,0))                         0.061     2.992
| (CHANY:1286572 L4 length:4 (35,38,0)-> (35,41,0))                         0.119     3.111
| (IPIN:784842 side: (RIGHT,) (35,41,0)0))                                  0.101     3.211
| (intra 'dsp' routing)                                                     0.000     3.211
z_out[1].acc_fir[1] (RS_DSP_MULTADD_REGIN at (35,41))                      -0.000     3.211
data arrival time                                                                     3.211

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,14))                                             0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'dsp' routing)                                                     0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                           0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.057     0.837
data required time                                                                    0.837
-------------------------------------------------------------------------------------------
data required time                                                                    0.837
data arrival time                                                                    -3.211
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.374


#Path 66
Startpoint: a[0].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : z_out[1].a[10] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[0].inpad[0] (.input at (51,44))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                              0.000     0.894
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     0.955
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))                     0.119     1.074
| (CHANX:1177033 L4 length:4 (49,43,0)-> (46,43,0))                     0.119     1.193
| (CHANY:1316005 L1 length:1 (45,43,0)-> (45,43,0))                     0.061     1.254
| (CHANX:1172717 L4 length:4 (45,42,0)-> (42,42,0))                     0.119     1.373
| (CHANY:1304289 L1 length:1 (41,42,0)-> (41,42,0))                     0.061     1.434
| (CHANX:1168401 L4 length:4 (41,41,0)-> (38,41,0))                     0.119     1.553
| (CHANY:1292573 L1 length:1 (37,41,0)-> (37,41,0))                     0.061     1.614
| (CHANX:1164085 L4 length:4 (37,40,0)-> (34,40,0))                     0.119     1.733
| (CHANY:1286766 L4 length:4 (35,41,0)-> (35,44,0))                     0.119     1.852
| (IPIN:784983 side: (RIGHT,) (35,43,0)0))                              0.101     1.952
| (intra 'dsp' routing)                                                 0.000     1.952
z_out[1].a[10] (RS_DSP_MULTADD_REGIN at (35,41))                        0.000     1.952
data arrival time                                                                 1.952

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.952
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.132


#Path 67
Startpoint: a[4].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : z_out[1].a[14] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[4].inpad[0] (.input at (48,44))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:957583 side: (RIGHT,) (48,44,0)0))                              0.000     0.894
| (CHANY:1324799 L1 length:1 (48,44,0)-> (48,44,0))                     0.061     0.955
| (CHANX:1176979 L4 length:4 (48,43,0)-> (45,43,0))                     0.119     1.074
| (CHANX:1176779 L4 length:4 (45,43,0)-> (42,43,0))                     0.119     1.193
| (CHANY:1304355 L1 length:1 (41,43,0)-> (41,43,0))                     0.061     1.254
| (CHANX:1172463 L4 length:4 (41,42,0)-> (38,42,0))                     0.119     1.373
| (CHANY:1292639 L1 length:1 (37,42,0)-> (37,42,0))                     0.061     1.434
| (CHANX:1168384 L1 length:1 (38,41,0)-> (38,41,0))                     0.061     1.495
| (CHANY:1295487 L1 length:1 (38,41,0)-> (38,41,0))                     0.061     1.556
| (CHANX:1164147 L4 length:4 (38,40,0)-> (35,40,0))                     0.119     1.675
| (CHANY:1286762 L4 length:4 (35,41,0)-> (35,44,0))                     0.119     1.794
| (IPIN:784975 side: (RIGHT,) (35,43,0)0))                              0.101     1.894
| (intra 'dsp' routing)                                                 0.000     1.894
z_out[1].a[14] (RS_DSP_MULTADD_REGIN at (35,41))                        0.000     1.894
data arrival time                                                                 1.894

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.894
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.074


#Path 68
Startpoint: a[3].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : z_out[1].a[13] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[3].inpad[0] (.input at (51,44))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0)0))                              0.000     0.894
| (CHANY:1333529 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     0.955
| (CHANX:1177177 L4 length:4 (51,43,0)-> (48,43,0))                     0.119     1.074
| (CHANY:1321813 L1 length:1 (47,43,0)-> (47,43,0))                     0.061     1.135
| (CHANX:1172861 L4 length:4 (47,42,0)-> (44,42,0))                     0.119     1.254
| (CHANY:1310097 L1 length:1 (43,42,0)-> (43,42,0))                     0.061     1.315
| (CHANX:1168545 L4 length:4 (43,41,0)-> (40,41,0))                     0.119     1.434
| (CHANY:1298381 L1 length:1 (39,41,0)-> (39,41,0))                     0.061     1.495
| (CHANX:1164229 L4 length:4 (39,40,0)-> (36,40,0))                     0.119     1.614
| (CHANY:1286786 L4 length:4 (35,41,0)-> (35,44,0))                     0.119     1.733
| (CHANX:1176315 L1 length:1 (35,43,0)-> (35,43,0))                     0.061     1.794
| (IPIN:784951 side: (TOP,) (35,43,0)0))                                0.101     1.894
| (intra 'dsp' routing)                                                 0.000     1.894
z_out[1].a[13] (RS_DSP_MULTADD_REGIN at (35,41))                       -0.000     1.894
data arrival time                                                                 1.894

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.894
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.074


#Path 69
Startpoint: a[1].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : z_out[1].a[11] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[1].inpad[0] (.input at (51,44))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                              0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                     0.119     1.074
| (CHANY:1321817 L1 length:1 (47,43,0)-> (47,43,0))                     0.061     1.135
| (CHANX:1172857 L4 length:4 (47,42,0)-> (44,42,0))                     0.119     1.254
| (CHANY:1310101 L1 length:1 (43,42,0)-> (43,42,0))                     0.061     1.315
| (CHANX:1168541 L4 length:4 (43,41,0)-> (40,41,0))                     0.119     1.434
| (CHANY:1298385 L1 length:1 (39,41,0)-> (39,41,0))                     0.061     1.495
| (CHANX:1164225 L4 length:4 (39,40,0)-> (36,40,0))                     0.119     1.614
| (CHANY:1286782 L4 length:4 (35,41,0)-> (35,44,0))                     0.119     1.733
| (CHANX:1176303 L1 length:1 (35,43,0)-> (35,43,0))                     0.061     1.794
| (IPIN:784961 side: (TOP,) (35,43,0)0))                                0.101     1.894
| (intra 'dsp' routing)                                                 0.000     1.894
z_out[1].a[11] (RS_DSP_MULTADD_REGIN at (35,41))                       -0.000     1.894
data arrival time                                                                 1.894

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.894
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.074


#Path 70
Startpoint: a[8].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : z_out[1].a[18] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[8].inpad[0] (.input at (48,44))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                              0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                     0.061     0.955
| (CHANX:1176987 L4 length:4 (48,43,0)-> (45,43,0))                     0.119     1.074
| (CHANY:1313075 L1 length:1 (44,43,0)-> (44,43,0))                     0.061     1.135
| (CHANX:1172671 L4 length:4 (44,42,0)-> (41,42,0))                     0.119     1.254
| (CHANY:1301359 L1 length:1 (40,42,0)-> (40,42,0))                     0.061     1.315
| (CHANX:1168355 L4 length:4 (40,41,0)-> (37,41,0))                     0.119     1.434
| (CHANY:1292571 L1 length:1 (37,41,0)-> (37,41,0))                     0.061     1.495
| (CHANX:1164087 L4 length:4 (37,40,0)-> (34,40,0))                     0.119     1.614
| (CHANY:1286772 L4 length:4 (35,41,0)-> (35,44,0))                     0.119     1.733
| (IPIN:784924 side: (RIGHT,) (35,42,0)0))                              0.101     1.833
| (intra 'dsp' routing)                                                 0.000     1.833
z_out[1].a[18] (RS_DSP_MULTADD_REGIN at (35,41))                        0.000     1.833
data arrival time                                                                 1.833

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.833
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.013


#Path 71
Startpoint: a[6].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : z_out[1].a[16] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[6].inpad[0] (.input at (48,44))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                              0.000     0.894
| (CHANY:1324693 L4 length:3 (48,44,0)-> (48,42,0))                     0.119     1.013
| (CHANX:1172913 L4 length:4 (48,42,0)-> (45,42,0))                     0.119     1.132
| (CHANY:1313021 L1 length:1 (44,42,0)-> (44,42,0))                     0.061     1.193
| (CHANX:1168597 L4 length:4 (44,41,0)-> (41,41,0))                     0.119     1.312
| (CHANY:1301305 L1 length:1 (40,41,0)-> (40,41,0))                     0.061     1.373
| (CHANX:1164281 L4 length:4 (40,40,0)-> (37,40,0))                     0.119     1.492
| (CHANX:1164217 L4 length:4 (39,40,0)-> (36,40,0))                     0.119     1.611
| (CHANY:1286774 L4 length:4 (35,41,0)-> (35,44,0))                     0.119     1.730
| (IPIN:784936 side: (RIGHT,) (35,42,0)0))                              0.101     1.830
| (intra 'dsp' routing)                                                 0.000     1.830
z_out[1].a[16] (RS_DSP_MULTADD_REGIN at (35,41))                        0.000     1.830
data arrival time                                                                 1.830

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.830
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.010


#Path 72
Startpoint: a[15].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : z_out[1].a[5] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[15].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                              0.000     0.894
| (CHANY:1324629 L4 length:4 (48,44,0)-> (48,41,0))                     0.119     1.013
| (CHANX:1172911 L4 length:4 (48,42,0)-> (45,42,0))                     0.119     1.132
| (CHANY:1313023 L1 length:1 (44,42,0)-> (44,42,0))                     0.061     1.193
| (CHANX:1168595 L4 length:4 (44,41,0)-> (41,41,0))                     0.119     1.312
| (CHANY:1301307 L1 length:1 (40,41,0)-> (40,41,0))                     0.061     1.373
| (CHANX:1164279 L4 length:4 (40,40,0)-> (37,40,0))                     0.119     1.492
| (CHANX:1164149 L4 length:4 (38,40,0)-> (35,40,0))                     0.119     1.611
| (CHANY:1286768 L4 length:4 (35,41,0)-> (35,44,0))                     0.119     1.730
| (IPIN:784916 side: (RIGHT,) (35,42,0)0))                              0.101     1.830
| (intra 'dsp' routing)                                                 0.000     1.830
z_out[1].a[5] (RS_DSP_MULTADD_REGIN at (35,41))                         0.000     1.830
data arrival time                                                                 1.830

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.830
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.010


#Path 73
Startpoint: a[9].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : z_out[1].a[19] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[9].inpad[0] (.input at (48,44))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                              0.000     0.894
| (CHANY:1324789 L1 length:1 (48,44,0)-> (48,44,0))                     0.061     0.955
| (CHANX:1176989 L4 length:4 (48,43,0)-> (45,43,0))                     0.119     1.074
| (CHANY:1313073 L1 length:1 (44,43,0)-> (44,43,0))                     0.061     1.135
| (CHANX:1172673 L4 length:4 (44,42,0)-> (41,42,0))                     0.119     1.254
| (CHANY:1301357 L1 length:1 (40,42,0)-> (40,42,0))                     0.061     1.315
| (CHANX:1168357 L4 length:4 (40,41,0)-> (37,41,0))                     0.119     1.434
| (CHANY:1289641 L1 length:1 (36,41,0)-> (36,41,0))                     0.061     1.495
| (CHANX:1164169 L1 length:1 (36,40,0)-> (36,40,0))                     0.061     1.556
| (CHANY:1286790 L4 length:4 (35,41,0)-> (35,44,0))                     0.119     1.675
| (IPIN:784920 side: (RIGHT,) (35,42,0)0))                              0.101     1.775
| (intra 'dsp' routing)                                                 0.000     1.775
z_out[1].a[19] (RS_DSP_MULTADD_REGIN at (35,41))                        0.000     1.775
data arrival time                                                                 1.775

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.775
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.955


#Path 74
Startpoint: a[10].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : z_out[1].a[0] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[10].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:957577 side: (RIGHT,) (48,44,0)0))                              0.000     0.894
| (CHANY:1324691 L4 length:3 (48,44,0)-> (48,42,0))                     0.119     1.013
| (CHANX:1172907 L4 length:4 (48,42,0)-> (45,42,0))                     0.119     1.132
| (CHANY:1313027 L1 length:1 (44,42,0)-> (44,42,0))                     0.061     1.193
| (CHANX:1168591 L4 length:4 (44,41,0)-> (41,41,0))                     0.119     1.312
| (CHANY:1301311 L1 length:1 (40,41,0)-> (40,41,0))                     0.061     1.373
| (CHANX:1164275 L4 length:4 (40,40,0)-> (37,40,0))                     0.119     1.492
| (CHANX:1164137 L4 length:4 (38,40,0)-> (35,40,0))                     0.119     1.611
| (CHANY:1286732 L1 length:1 (35,41,0)-> (35,41,0))                     0.061     1.672
| (IPIN:784841 side: (RIGHT,) (35,41,0)0))                              0.101     1.772
| (intra 'dsp' routing)                                                 0.000     1.772
z_out[1].a[0] (RS_DSP_MULTADD_REGIN at (35,41))                         0.000     1.772
data arrival time                                                                 1.772

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.772
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.952


#Path 75
Startpoint: a[5].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : z_out[1].a[15] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[5].inpad[0] (.input at (48,44))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:957582 side: (RIGHT,) (48,44,0)0))                              0.000     0.894
| (CHANY:1324797 L1 length:1 (48,44,0)-> (48,44,0))                     0.061     0.955
| (CHANX:1176981 L4 length:4 (48,43,0)-> (45,43,0))                     0.119     1.074
| (CHANY:1313081 L1 length:1 (44,43,0)-> (44,43,0))                     0.061     1.135
| (CHANX:1172665 L4 length:4 (44,42,0)-> (41,42,0))                     0.119     1.254
| (CHANY:1301365 L1 length:1 (40,42,0)-> (40,42,0))                     0.061     1.315
| (CHANX:1168349 L4 length:4 (40,41,0)-> (37,41,0))                     0.119     1.434
| (CHANY:1289754 L4 length:3 (36,42,0)-> (36,44,0))                     0.119     1.553
| (CHANX:1176225 L4 length:4 (36,43,0)-> (33,43,0))                     0.119     1.672
| (IPIN:784943 side: (TOP,) (35,43,0)0))                                0.101     1.772
| (intra 'dsp' routing)                                                 0.000     1.772
z_out[1].a[15] (RS_DSP_MULTADD_REGIN at (35,41))                        0.000     1.772
data arrival time                                                                 1.772

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.772
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.952


#Path 76
Startpoint: a[14].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : z_out[1].a[4] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[14].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:957573 side: (RIGHT,) (48,44,0)0))                              0.000     0.894
| (CHANY:1324681 L4 length:3 (48,44,0)-> (48,42,0))                     0.119     1.013
| (CHANX:1168841 L4 length:4 (48,41,0)-> (45,41,0))                     0.119     1.132
| (CHANY:1313030 L1 length:1 (44,42,0)-> (44,42,0))                     0.061     1.193
| (CHANX:1172649 L4 length:4 (44,42,0)-> (41,42,0))                     0.119     1.312
| (CHANY:1301446 L1 length:1 (40,43,0)-> (40,43,0))                     0.061     1.373
| (CHANX:1176457 L4 length:4 (40,43,0)-> (37,43,0))                     0.119     1.492
| (CHANY:1289797 L1 length:1 (36,43,0)-> (36,43,0))                     0.061     1.553
| (CHANX:1172141 L4 length:4 (36,42,0)-> (33,42,0))                     0.119     1.672
| (IPIN:784897 side: (TOP,) (35,42,0)0))                                0.101     1.772
| (intra 'dsp' routing)                                                 0.000     1.772
z_out[1].a[4] (RS_DSP_MULTADD_REGIN at (35,41))                         0.000     1.772
data arrival time                                                                 1.772

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.772
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.952


#Path 77
Startpoint: a[11].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : z_out[1].a[1] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[11].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:957576 side: (RIGHT,) (48,44,0)0))                              0.000     0.894
| (CHANY:1324631 L4 length:4 (48,44,0)-> (48,41,0))                     0.119     1.013
| (CHANX:1172917 L4 length:4 (48,42,0)-> (45,42,0))                     0.119     1.132
| (CHANY:1313017 L1 length:1 (44,42,0)-> (44,42,0))                     0.061     1.193
| (CHANX:1168601 L4 length:4 (44,41,0)-> (41,41,0))                     0.119     1.312
| (CHANX:1168413 L4 length:4 (41,41,0)-> (38,41,0))                     0.119     1.431
| (CHANY:1292561 L1 length:1 (37,41,0)-> (37,41,0))                     0.061     1.492
| (CHANX:1164097 L4 length:4 (37,40,0)-> (34,40,0))                     0.119     1.611
| (CHANY:1286738 L1 length:1 (35,41,0)-> (35,41,0))                     0.061     1.672
| (IPIN:784844 side: (RIGHT,) (35,41,0)0))                              0.101     1.772
| (intra 'dsp' routing)                                                 0.000     1.772
z_out[1].a[1] (RS_DSP_MULTADD_REGIN at (35,41))                         0.000     1.772
data arrival time                                                                 1.772

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.772
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.952


#Path 78
Startpoint: a[2].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : z_out[1].a[12] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[2].inpad[0] (.input at (51,44))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                              0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44,0)-> (51,44,0))                     0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43,0)-> (48,43,0))                     0.119     1.074
| (CHANX:1176983 L4 length:4 (48,43,0)-> (45,43,0))                     0.119     1.193
| (CHANX:1176791 L4 length:4 (45,43,0)-> (42,43,0))                     0.119     1.312
| (CHANX:1176599 L4 length:4 (42,43,0)-> (39,43,0))                     0.119     1.431
| (CHANX:1176407 L4 length:4 (39,43,0)-> (36,43,0))                     0.119     1.550
| (CHANX:1176215 L4 length:4 (36,43,0)-> (33,43,0))                     0.119     1.669
| (IPIN:784955 side: (TOP,) (35,43,0)0))                                0.101     1.769
| (intra 'dsp' routing)                                                 0.000     1.769
z_out[1].a[12] (RS_DSP_MULTADD_REGIN at (35,41))                        0.000     1.769
data arrival time                                                                 1.769

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.769
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.949


#Path 79
Startpoint: a[13].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : z_out[1].a[3] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[13].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                              0.000     0.894
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                     0.061     0.955
| (CHANX:1176997 L4 length:4 (48,43,0)-> (45,43,0))                     0.119     1.074
| (CHANY:1316001 L1 length:1 (45,43,0)-> (45,43,0))                     0.061     1.135
| (CHANX:1172721 L4 length:4 (45,42,0)-> (42,42,0))                     0.119     1.254
| (CHANY:1304285 L1 length:1 (41,42,0)-> (41,42,0))                     0.061     1.315
| (CHANX:1168405 L4 length:4 (41,41,0)-> (38,41,0))                     0.119     1.434
| (CHANX:1168209 L4 length:4 (38,41,0)-> (35,41,0))                     0.119     1.553
| (CHANX:1168197 L1 length:1 (35,41,0)-> (35,41,0))                     0.061     1.614
| (IPIN:784826 side: (TOP,) (35,41,0)0))                                0.101     1.714
| (intra 'dsp' routing)                                                 0.000     1.714
z_out[1].a[3] (RS_DSP_MULTADD_REGIN at (35,41))                        -0.000     1.714
data arrival time                                                                 1.714

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.714
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.894


#Path 80
Startpoint: a[7].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : z_out[1].a[17] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[7].inpad[0] (.input at (48,44))                                       0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                              0.000     0.894
| (CHANY:1324793 L1 length:1 (48,44,0)-> (48,44,0))                     0.061     0.955
| (CHANX:1176985 L4 length:4 (48,43,0)-> (45,43,0))                     0.119     1.074
| (CHANX:1176859 L4 length:4 (46,43,0)-> (43,43,0))                     0.119     1.193
| (CHANX:1176675 L4 length:4 (43,43,0)-> (40,43,0))                     0.119     1.312
| (CHANY:1304345 L1 length:1 (41,43,0)-> (41,43,0))                     0.061     1.373
| (CHANX:1172473 L4 length:4 (41,42,0)-> (38,42,0))                     0.119     1.492
| (CHANX:1172285 L4 length:4 (38,42,0)-> (35,42,0))                     0.119     1.611
| (IPIN:784891 side: (TOP,) (35,42,0)0))                                0.101     1.711
| (intra 'dsp' routing)                                                 0.000     1.711
z_out[1].a[17] (RS_DSP_MULTADD_REGIN at (35,41))                        0.000     1.711
data arrival time                                                                 1.711

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.711
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.891


#Path 81
Startpoint: a[12].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : z_out[1].a[2] (RS_DSP_MULTADD_REGIN at (35,41) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
a[12].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:957575 side: (RIGHT,) (48,44,0)0))                              0.000     0.894
| (CHANY:1324783 L1 length:1 (48,44,0)-> (48,44,0))                     0.061     0.955
| (CHANX:1176995 L4 length:4 (48,43,0)-> (45,43,0))                     0.119     1.074
| (CHANY:1315995 L1 length:1 (45,43,0)-> (45,43,0))                     0.061     1.135
| (CHANX:1172727 L4 length:4 (45,42,0)-> (42,42,0))                     0.119     1.254
| (CHANY:1304279 L1 length:1 (41,42,0)-> (41,42,0))                     0.061     1.315
| (CHANX:1168411 L4 length:4 (41,41,0)-> (38,41,0))                     0.119     1.434
| (CHANX:1168227 L4 length:4 (38,41,0)-> (35,41,0))                     0.119     1.553
| (IPIN:784819 side: (TOP,) (35,41,0)0))                                0.101     1.654
| (intra 'dsp' routing)                                                 0.000     1.654
z_out[1].a[2] (RS_DSP_MULTADD_REGIN at (35,41))                         0.000     1.654
data arrival time                                                                 1.654

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (1,14))                                         0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'dsp' routing)                                                 0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (35,41))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.074     0.820
data required time                                                                0.820
---------------------------------------------------------------------------------------
data required time                                                                0.820
data arrival time                                                                -1.654
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.833


#End of timing report
