/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-9.10" *)
(* top =  1  *)
module latchsr(d, clk, en, clr, pre, q);
  (* src = "dut.sv:1.24-1.25" *)
  input d;
  wire d;
  (* src = "dut.sv:1.27-1.30" *)
  input clk;
  wire clk;
  (* src = "dut.sv:1.32-1.34" *)
  input en;
  wire en;
  (* src = "dut.sv:1.36-1.39" *)
  input clr;
  wire clr;
  (* src = "dut.sv:1.41-1.44" *)
  input pre;
  wire pre;
  (* src = "dut.sv:1.57-1.58" *)
  output q;
  wire q;
  (* src = "dut.sv:2.2-8.11" *)
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  \$_NOT_  _05_ (
    .A(clr),
    .Y(_03_)
  );
  \$_NOR_  _06_ (
    .A(d),
    .B(pre),
    .Y(_04_)
  );
  \$_ANDNOT_  _07_ (
    .A(_03_),
    .B(_04_),
    .Y(_00_)
  );
  \$_OR_  _08_ (
    .A(en),
    .B(pre),
    .Y(_02_)
  );
  \$_ANDNOT_  _09_ (
    .A(_03_),
    .B(_02_),
    .Y(_01_)
  );
  (* src = "dut.sv:2.2-8.11" *)
  \$_DLATCH_N_  q_reg /* _10_ */ (
    .D(_00_),
    .E(_01_),
    .Q(q)
  );
endmodule
