[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MSP430F2013TPWR production of TEXAS INSTRUMENTS from the text:MSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nMIXEDSIGNALMICROCONTROLLER\n1FEATURES\n•LowSupplyVoltageRange1.8Vto3.6V •SerialOnboard Programming, NoExternal\nProgramming VoltageNeeded, Programmable •Ultra-Low PowerConsumption\nCodeProtection bySecurity Fuse–ActiveMode:220µAat1MHz,2.2V\n•On-Chip Emulation LogicWithSpy-Bi-Wire–Standby Mode:0.5µAInterface–OffMode(RAMRetention): 0.1µA•FamilyMembers:•FivePower-Saving Modes–MSP430F2001•Ultra-Fast Wake-Up FromStandby Modein–1KB+256BFlashMemoryLessThan1µs\n–128BRAM•16-BitRISCArchitecture, 62.5-nsInstruction\n–MSP430F2011 CycleTime\n–2KB+256BFlashMemory •BasicClockModuleConfigurations:\n–128BRAM –InternalFrequencies upto16MHzWith\nFourCalibrated Frequencies to±1% –MSP430F2002\n–InternalVeryLow-Power Low-Frequency –1KB+256BFlashMemory\nOscillator –128BRAM\n–32-kHzCrystal –MSP430F2012\n–External DigitalClockSource –2KB+256BFlashMemory\n•16-BitTimer_A WithTwoCapture/Compare –128BRAM\nRegisters–MSP430F2003\n•On-Chip Comparator forAnalogSignal–1KB+256BFlashMemoryCompare Function orSlopeA/D–128BRAM(MSP430F20x1)\n–MSP430F2013•10-Bit200-ksps A/DConverter WithInternal\n–2KB+256BFlashMemory Reference, Sample-and-Hold, andAutoscan\n(MSP430F20x2) –128BRAM\n•16-BitSigma-Delta A/DConverter With •Available in14-PinPlasticSmall-Outline Thin\nDifferential PGAInputsandInternalReference Package (TSSOP), 14-PinPlasticDualInline\n(MSP430F20x3) Package (PDIP),and16-PinQFN\n•Universal SerialInterface (USI)Supporting SPI •ForComplete ModuleDescriptions, Seethe\nandI2C(MSP430F20x2 andMSP430F20x3) MSP430x2xx FamilyUser\'sGuide(SLAU144 )\n•Brownout Detector\nDESCRIPTION\nTheTexasInstruments MSP430 familyofultra-low-power microcontrollers consistofseveraldevicesfeaturing\ndifferentsetsofperipherals targetedforvariousapplications. Thearchitecture, combined withfivelow-power\nmodesisoptimized toachieveextended batterylifeinportablemeasurement applications. Thedevicefeaturesa\npowerful16-bitRISCCPU,16-bitregisters, andconstantgenerators thatcontribute tomaximum codeefficiency.\nThedigitallycontrolled oscillator (DCO)allowswake-upfromlow-power modestoactivemodeinlessthan1µs.\nTheMSP430F20xx seriesisanultra-low-power mixedsignalmicrocontroller withabuilt-in16-bittimerandten\nI/Opins.Inaddition, theMSP430F20x1 hasaversatile analogcomparator. TheMSP430F20x2 and\nMSP430F20x3 havebuilt-incommunication capability usingsynchronous protocols (SPIorI2C)anda10-bitA/D\nconverter (MSP430F20x2) ora16-bitsigma-delta A/Dconverter (MSP430F20x3).\n1\nPleasebeawarethatanimportant noticeconcerning availability, standard warranty, anduseincriticalapplications of\nTexasInstruments semiconductor productsanddisclaimers theretoappearsattheendofthisdatasheet.\nPRODUCTION DATAinformation iscurrentasofpublication date. Copyright ©2005–2012,TexasInstruments IncorporatedProducts conform tospecifications perthetermsoftheTexas\nInstruments standard warranty. Production processing doesnot\nnecessarily includetestingofallparameters.\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nTypicalapplications includesensorsystemsthatcaptureanalogsignals,convertthemtodigitalvalues,andthen\nprocessthedatafordisplayorfortransmission toahostsystem.StandaloneRFsensorfrontendisanother\nareaofapplication.\nTable1.Available Options(1)\nPACKAGED DEVICES(2)\nTAPLASTIC 14-PINTSSOP(PW) PLASTIC 14-PINDIP(N) PLASTIC 16-PINQFN(RSA)\nMSP430F2001IPW MSP430F2001IN MSP430F2001IRSA\nMSP430F2011IPW MSP430F2011IN MSP430F2011IRSA\nMSP430F2002IPW MSP430F2002IN MSP430F2002IRSA-40°Cto85°CMSP430F2012IPW MSP430F2012IN MSP430F2012IRSA\nMSP430F2003IPW MSP430F2003IN MSP430F2003IRSA\nMSP430F2013IPW MSP430F2013IN MSP430F2013IRSA\nMSP430F2001TPW MSP430F2001TN MSP430F2001TRSA\nMSP430F2011TPW MSP430F2011TN MSP430F2011TRSA\nMSP430F2002TPW MSP430F2002TN MSP430F2002TRSA-40°Cto105°CMSP430F2012TPW MSP430F2012TN MSP430F2012TRSA\nMSP430F2003TPW MSP430F2003TN MSP430F2003TRSA\nMSP430F2013TPW MSP430F2013TN MSP430F2013TRSA\n(1)Forthemostcurrentpackageandorderinginformation, seethePackage OptionAddendum attheendofthisdocument, orseetheTI\nwebsiteatwww.ti.com .\n(2)Package drawings, thermaldata,andsymbolization areavailable atwww.ti.com/packaging .\n2SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\n1\n43214\n111213\n765\n8910TEST/SBWTCKVCC VSS\nXOUT/P2.7XIN/P2.6/T A1\nRST/NMI/SBWTDIO\nP1.7/CAOUT/CA7/TDO/TDI\nP1.6/TA1/CA6/TDI/TCLK P1.5/TA0/CA5/TMSP1.3/CAOUT/CA3P1.2/TA1/CA2P1.1/TA0/CA1P1.0/TACLK/ACLK/CA0\nP1.4/SMCLK/CA4/TCKPW or N PACKAGE\n(TOP VIEW)\n114\n2\n3\n4 9101112\n6 715RSA PACKAGE\n(TOP VIEW)VCC\nVSSNC NC\nP1.3/CAOUT/CA3P1.2/TA1/CA2P1.1/TA0/CA1P1.0/TACLK/ACLK/CA0\nTEST/SBWTCKXOUT/P2.7XIN/P2.6/T A1\nRST/NMI/SBWTDIOP1.7/CAOUT/CA7/TDO/TDIP1.6/TA1/CA6/TDI/TCLKP1.4/SMCLK/CA4/TCK\nP1.5/TA0/CA5/TMS\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nDevicePinout,MSP430F20x1\nSeeportschematics sectionfordetailedI/Oinformation.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 3\n1\n43214\n111213\n765\n8910TEST/SBWTCKVCC VSS\nXOUT/P2.7XIN/P2.6/T A1\nRST/NMI/SBWTDIO\nP1.7/A7/SDI/SDA/TDO/TDI\nP1.6/TA1/A6/SDO/SCL/TDI/TCLK P1.5/TA0/A5/SCLK/TMSP1.3/ADC10CLK/A3/VREF−/V eREF−P1.2/TA1/A2P1.1/TA0/A1P1.0/TACLK/ACLK/A0\nP1.4/SMCLK/A4/VREF+/V eREF+/TCKPW or N PACKAGE\n(TOP VIEW)\n114\n2\n3\n4 9101112\n6 715RSA PACKAGE\n(TOP VIEW)DVCC\nDVSSAVCC\nAVSS\nP1.3/ADC10CLK/A3/VREF−/V eREF−P1.2/TA1/A2P1.1/TA0/A1P1.0/TACLK/ACLK/A0\nTEST/SBWTCKXOUT/P2.7XIN/P2.6/T A1\nRST/NMI/SBWTDIOP1.7/A7/SDI/SDA/TDO/TDIP1.6/TA1/A6/SDO/SCL/TDI/TCLKP1.4/SMCLK/A4/VREF+/V eREF+/TCK\nP1.5/TA0/A5/SCLK/TMS\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nDevicePinout,MSP430F20x2\nSeeportschematics sectionfordetailedI/Oinformation.\n4SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\n1\n43214\n111213\n765\n8910TEST/SBWTCKVCC VSS\nXOUT/P2.7XIN/P2.6/T A1\nRST/NMI/SBWTDIO\nP1.7/A3−/SDI/SDA/TDO/TDI\nP1.6/TA1/A3+/SDO/SCL/TDI/TCLK P1.5/TA0/A2−/SCLK/TMSP1.3/VREF/A1−P1.2/TA1/A1+/A4−P1.1/TA0/A0−/A4+P1.0/TACLK/ACLK/A0+\nP1.4/SMCLK/A2+/TCKPW or N PACKAGE\n(TOP VIEW)\n114\n2\n3\n4 9101112\n6 715RSA PACKAGE\n(TOP VIEW)DVCC\nDVSSAVCC\nAVSS\nP1.3/VREF/A1−P1.2/TA1/A1+/A4−P1.1/TA0/A0−/A4+P1.0/TACLK/ACLK/A0+\nTEST/SBWTCKXOUT/P2.7XIN/P2.6/T A1\nRST/NMI/SBWTDIOP1.7/A3−/SDI/SDA/TDO/TDIP1.6/TA1/A3+/SDO/SCL/TDI/TCLKP1.4/SMCLK/A2+/TCK\nP1.5/TA0/A2−/SCLK/TMS\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nDevicePinout,MSP430F20x3\nSeeportschematics sectionfordetailedI/Oinformation.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 5\nBasic Clock\nSystem+RAM\n128B\n128B\nBrownout\nProtection\nRST/NMIVCC VSS\nMCLKSMCLK\nWatchdog\nWDT+\n15/16− BitTimer_A2\n2 CC\nRegisters16MHz\nCPU\nincl. 16\nRegisters\nEmulation\n(2BP)XOUT\nJTAG\nInterfaceFlash\n2kB\n1kBACLKXIN\nPort P1\n8 I/O\nInterrupt\ncapability,\npull− up/down\nresistorsADC10\n10− bit\n8 Channels\nAutoscan\nDTCP1.x & JTAG\n8 2\nPort P2\n2 I/O\nInterrupt\ncapability,\npull− up/down\nresistors\nMDBMAB\nUSI\nUniversal\nSerial\nInterface\nSPI, I2CSpy− Bi WireP2.x &\nXIN/XOUT\nBasic Clock\nSystem+RAM\n128B\n128B\nBrownout\nProtection\nRST/NMIVCC VSS\nMCLKSMCLK\nWatchdog\nWDT+\n15/16− BitTimer_A2\n2 CC\nRegisters16MHz\nCPU\nincl. 16\nRegisters\nEmulation\n(2BP)XOUT\nJTAG\nInterfaceFlash\n2kB\n1kBACLKXIN\nPort P1\n8 I/O\nInterrupt\ncapability,\npull− up/down\nresistorsComparator\n_A+\n8 channel\ninput muxP1.x & JTAG\n8 2\nPort P2\n2 I/O\nInterrupt\ncapability,\npull− up/down\nresistors\nMDBMAB\nSpy− Bi WireP2.x &\nXIN/XOUT\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nFunctional BlockDiagram, MSP430F20x1\nNOTE:Seeportschematics sectionfordetailedI/Oinformation.\nFunctional BlockDiagram, MSP430F20x2\nNOTE:Seeportschematics sectionfordetailedI/Oinformation.\n6SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nBasic Clock\nSystem+RAM\n128B\n128B\nBrownout\nProtection\nRST/NMIVCC VSS\nMCLKSMCLK\nWatchdog\nWDT+\n15/16− BitTimer_A2\n2 CC\nRegisters16MHz\nCPU\nincl. 16\nRegisters\nEmulation\n(2BP)XOUT\nJTAG\nInterfaceFlash\n2kB\n1kBACLKXIN\nPort P1\n8 I/O\nInterrupt\ncapability,\npull− up/down\nresistorsSD16_A\n16− bit\nSigma−\nDelta A/D\nConverterP1.x & JTAG\n8 2\nPort P2\n2 I/O\nInterrupt\ncapability,\npull− up/down\nresistors\nMDBMAB\nUSI\nUniversal\nSerial\nInterface\nSPI, I2CSpy− Bi WireP2.x &\nXIN/XOUT\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nFunctional BlockDiagram, MSP430F20x3\nNOTE:Seeportschematics sectionfordetailedI/Oinformation.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 7\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nTable2.Terminal Functions, MSP430F20x1\nTERMINAL\nNO. DESCRIPTION\nNAME I/O\nPW,NRSA\nGeneral-purpose digitalI/Opin\nTimer_A, clocksignalTACLKinputP1.0/TACLK/ACLK/CA0 21I/OACLKsignaloutput\nComparator_A+, CA0input\nGeneral-purpose digitalI/Opin\nP1.1/TA0/CA1 32I/OTimer_A, capture:CCI0Ainput,compare: Out0output\nComparator_A+, CA1input\nGeneral-purpose digitalI/Opin\nP1.2/TA1/CA2 43I/OTimer_A, capture:CCI1Ainput,compare: Out1output\nComparator_A+, CA2input\nGeneral-purpose digitalI/OpinP1.3/CAOUT/CA3 54I/OComparator_A+, output/CA3input\nGeneral-purpose digitalI/Opin\nSMCLKsignaloutputP1.4/SMCLK/C4/TCK 65I/OComparator_A+, CA4input\nJTAGtestclock,inputterminalfordeviceprogramming andtest\nGeneral-purpose digitalI/Opin\nTimer_A, compare: Out0outputP1.5/TA0/CA5/TMS 76I/OComparator_A+, CA5input\nJTAGtestmodeselect,inputterminalfordeviceprogramming andtest\nGeneral-purpose digitalI/Opin\nTimer_A, compare: Out1outputP1.6/TA1/CA6/TDI/TCLK 87I/OComparator_A+, CA6input\nJTAGtestdatainputortestclockinputduringprogramming andtest\nGeneral-purpose digitalI/Opin\nP1.7/CAOUT/CA7/TDO/TDI(1)98I/OComparator_A+, output/CA7input\nJTAGtestdataoutputterminalortestdatainputduringprogramming andtest\nInputterminalofcrystaloscillator\nXIN/P2.6/TA1 1312I/OGeneral-purpose digitalI/Opin\nTimer_A, compare: Out1output\nOutputterminalofcrystaloscillatorXOUT/P2.7 1211I/OGeneral-purpose digitalI/Opin(2)\nResetornonmaskable interruptinputRST/NMI/SBWTDIO 109ISpy-Bi-Wire testdatainput/output duringprogramming andtest\nSelectstestmodeforJTAGpinsonPort1.Thedeviceprotection fuseis\nTEST/SBWTCK 1110 Iconnected toTEST.\nSpy-Bi-Wire testclockinputduringprogramming andtest\nVCC 116 Supplyvoltage\nVSS 1414 Groundreference\nNC NA13,15 Notconnected\nQFNPad NAPadNAQFNpackagepad.Connection toVSSisrecommended.\n(1)TDOorTDIisselectedviaJTAGinstruction.\n(2)IfXOUT/P2.7 isusedasaninput,excesscurrentflowsuntilP2SEL.7 iscleared.Thisisduetotheoscillator outputdriverconnection to\nthispadafterreset.\n8SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nTable3.Terminal Functions, MSP430F20x2\nTERMINAL\nNO. DESCRIPTION\nNAME I/O\nPW,NRSA\nGeneral-purpose digitalI/Opin\nTimer_A, clocksignalTACLKinputP1.0/TACLK/ACLK/A0 2 1I/OACLKsignaloutput\nADC10analoginputA0\nGeneral-purpose digitalI/Opin\nP1.1/TA0/A1 3 2I/OTimer_A, capture:CCI0Ainput,compare: Out0output\nADC10analoginputA1\nGeneral-purpose digitalI/Opin\nP1.2/TA1/A2 4 3I/OTimer_A, capture:CCI1Ainput,compare: Out1output\nADC10analoginputA2\nGeneral-purpose digitalI/Opin\nADC10conversion clockoutputP1.3/ADC10CLK/A3/5 4I/OADC10analoginputA3VREF-/VeREF-Inputfornegativeexternalreference voltage/negative internalreference voltage\noutput\nGeneral-purpose digitalI/Opin\nSMCLKsignaloutput\nP1.4/SMCLK/A4/VREF+/ ADC10analoginputA46 5I/OVeREF+/TCK Inputforpositiveexternalreference voltage/positive internalreference voltage\noutput\nJTAGtestclock,inputterminalfordeviceprogramming andtest\nGeneral-purpose digitalI/Opin\nTimer_A, compare: Out0output\nP1.5/TA0/A5/SCLK/TMS 7 6I/OADC10analoginputA5\nUSI:externalclockinputinSPIorI2Cmode;clockoutputinSPImode\nJTAGtestmodeselect,inputterminalfordeviceprogramming andtest\nGeneral-purpose digitalI/Opin\nTimer_A, capture:CCI1Binput,compare: Out1outputP1.6/TA1/A6/SDO/SCL/8 7I/OADC10analoginputA6TDI/TCLKUSI:DataoutputinSPImode;I2CclockinI2Cmode\nJTAGtestdatainputortestclockinputduringprogramming andtest\nGeneral-purpose digitalI/Opin\nP1.7/A7/SDI/SDA/ ADC10analoginputA79 8I/OTDO/TDI(1)USI:DatainputinSPImode;I2CdatainI2Cmode\nJTAGtestdataoutputterminalortestdatainputduringprogramming andtest\nInputterminalofcrystaloscillator\nXIN/P2.6/TA1 13 12 I/OGeneral-purpose digitalI/Opin\nTimer_A, compare: Out1output\nOutputterminalofcrystaloscillatorXOUT/P2.7 12 11 I/OGeneral-purpose digitalI/Opin(2)\nResetornonmaskable interruptinputRST/NMI/SBWTDIO 10 9 ISpy-Bi-Wire testdatainput/output duringprogramming andtest\nSelectstestmodeforJTAGpinsonPort1.Thedeviceprotection fuseis\nTEST/SBWTCK 11 10 Iconnected toTEST.\nSpy-Bi-Wire testclockinputduringprogramming andtest\nVCC 1NA Supplyvoltage\nVSS 14 NA Groundreference\nDVCC NA 16 Digitalsupplyvoltage\nAVCC NA 15 Analogsupplyvoltage\nDVSS NA 14 Digitalgroundreference\nAVSS NA 13 Analoggroundreference\nQFNPad NAPad NAQFNpackagepad.Connection toVSSisrecommended.\n(1)TDOorTDIisselectedviaJTAGinstruction.\n(2)IfXOUT/P2.7 isusedasaninput,excesscurrentflowsuntilP2SEL.7 iscleared.Thisisduetotheoscillator outputdriverconnection to\nthispadafterreset.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 9\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nTable4.Terminal Functions, MSP430F20x3\nTERMINAL\nNO. DESCRIPTION\nNAME I/O\nPW,NRSA\nGeneral-purpose digitalI/Opin\nTimer_A, clocksignalTACLKinputP1.0/TACLK/ACLK/A0+ 2 1I/OACLKsignaloutput\nSD16_ApositiveanaloginputA0\nGeneral-purpose digitalI/Opin\nTimer_A, capture:CCI0Ainput,compare: Out0outputP1.1/TA0/A0-/A4+ 3 2I/OSD16_AnegativeanaloginputA0\nSD16_ApositiveanaloginputA4\nGeneral-purpose digitalI/Opin\nTimer_A, capture:CCI1Ainput,compare: Out1outputP1.2/TA1/A1+/A4- 4 3I/OSD16_ApositiveanaloginputA1\nSD16_AnegativeanaloginputA4\nGeneral-purpose digitalI/Opin\nInputforanexternalreference voltage/internal reference voltageoutput(canbeP1.3/VREF/A1- 5 4I/Ousedasmid-voltage)\nSD16_AnegativeanaloginputA1\nGeneral-purpose digitalI/Opin\nSMCLKsignaloutputP1.4/SMCLK/A2+/TCK 6 5I/OSD16_ApositiveanaloginputA2\nJTAGtestclock,inputterminalfordeviceprogramming andtest\nGeneral-purpose digitalI/Opin\nTimer_A, compare: Out0output\nP1.5/TA0/A2-/SCLK/TMS 7 6I/OSD16_AnegativeanaloginputA2\nUSI:externalclockinputinSPIorI2Cmode;clockoutputinSPImode\nJTAGtestmodeselect,inputterminalfordeviceprogramming andtest\nGeneral-purpose digitalI/Opin\nTimer_A, capture:CCI1Binput,compare: Out1outputP1.6/TA1/A3+/SDO/SCL/8 7I/OSD16_ApositiveanaloginputA3TDI/TCLKUSI:DataoutputinSPImode;I2CclockinI2Cmode\nJTAGtestdatainputortestclockinputduringprogramming andtest\nGeneral-purpose digitalI/Opin\nP1.7/A3-/SDI/SDA/ SD16_AnegativeanaloginputA39 8I/OTDO/TDI(1)USI:DatainputinSPImode;I2CdatainI2Cmode\nJTAGtestdataoutputterminalortestdatainputduringprogramming andtest\nInputterminalofcrystaloscillator\nXIN/P2.6/TA1 13 12 I/OGeneral-purpose digitalI/Opin\nTimer_A, compare: Out1output\nOutputterminalofcrystaloscillatorXOUT/P2.7 12 11 I/OGeneral-purpose digitalI/Opin(2)\nResetornonmaskable interruptinputRST/NMI/SBWTDIO 10 9 ISpy-Bi-Wire testdatainput/output duringprogramming andtest\nSelectstestmodeforJTAGpinsonPort1.Thedeviceprotection fuseis\nTEST/SBWTCK 11 10 Iconnected toTEST.\nSpy-Bi-Wire testclockinputduringprogramming andtest\nVCC 1NA Supplyvoltage\nVSS 14 NA Groundreference\nDVCC NA 16 Digitalsupplyvoltage\nAVCC NA 15 Analogsupplyvoltage\nDVSS NA 14 Digitalgroundreference\nAVSS NA 13 Analoggroundreference\nQFNPad NAPad NAQFNpackagepad.Connection toVSSisrecommended.\n(1)TDOorTDIisselectedviaJTAGinstruction.\n(2)IfXOUT/P2.7 isusedasaninput,excesscurrentflowsuntilP2SEL.7 iscleared.Thisisduetotheoscillator outputdriverconnection to\nthispadafterreset.\n10SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nGeneral-Purpose RegisterProgram Counter\nStack Pointer\nStatus Register\nConstant Generator\nGeneral-Purpose Register\nGeneral-Purpose Register\nGeneral-Purpose RegisterPC/R0\nSP/R1\nSR/CG1/R2\nCG2/R3\nR4\nR5\nR12\nR13General-Purpose Register\nGeneral-Purpose RegisterR6\nR7\nGeneral-Purpose Register\nGeneral-Purpose RegisterR8\nR9\nGeneral-Purpose Register\nGeneral-Purpose RegisterR10\nR11\nGeneral-Purpose Register\nGeneral-Purpose RegisterR14\nR15\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nSHORT-FORM DESCRIPTION\nCPU\nTheMSP430 CPUhasa16-bitRISCarchitecture\nthatishighlytransparent totheapplication. All\noperations, otherthanprogram-flow instructions, are\nperformed asregisteroperations inconjunction with\nsevenaddressing modesforsourceoperandandfour\naddressing modesfordestination operand.\nTheCPUisintegrated with16registers thatprovide\nreduced instruction execution time.Theregister-to-\nregisteroperation execution timeisonecycleofthe\nCPUclock.\nFouroftheregisters, R0toR3,arededicated as\nprogram counter,stackpointer,statusregister,and\nconstant generator respectively. Theremaining\nregistersaregeneral-purpose registers.\nPeripherals areconnected totheCPUusingdata,\naddress, andcontrolbuses,andcanbehandledwith\nallinstructions.\nInstruction Set\nTheinstruction setconsists of51instructions with\nthreeformatsandsevenaddress modes.Each\ninstruction canoperateonwordandbytedata.\nTable5showsexamples ofthethreetypesof\ninstruction formats; Table6showstheaddress\nmodes.\nTable5.Instruction WordFormats\nINSTRUCTION FORMAT EXAMPLE OPERATION\nDualoperands, source-destination ADDR4,R5 R4+R5--->R5\nSingleoperands, destination only CALLR8 PC-->(TOS),R8-->PC\nRelativejump,un/conditional JNE Jump-on-equal bit=0\nTable6.Address ModeDescriptions\nADDRESS MODE S(1)D(1)SYNTAX EXAMPLE OPERATION\nRegister ✓ ✓ MOVRs,Rd MOVR10,R11 R10-->R11\nIndexed ✓ ✓ MOVX(Rn),Y(Rm) MOV2(R5),6(R6) M(2+R5)-- >M(6+R6)\nSymbolic (PCrelative) ✓ ✓ MOVEDE,TONI M(EDE)-->M(TONI)\nAbsolute ✓ ✓MOV&MEM,&TCDAT M(MEM)-->M(TCDAT)\nIndirect ✓ MOV@Rn,Y(Rm) MOV@R10,Tab(R6) M(R10)-->M(Tab+R6)\nM(R10)-->R11Indirectautoincrement ✓ MOV@Rn+,Rm MOV@R10+,R11R10+2-->R10\nImmediate ✓ MOV#X,TONI MOV#45,TONI #45-->M(TONI)\n(1)S=source,D=destination\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 11\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nOperating Modes\nTheMSP430 hasoneactivemodeandfivesoftware-selectable low-power modesofoperation. Aninterrupt\neventcanwakethedevicefromanyofthefivelow-power modes,servicetherequest,andrestorebacktothe\nlow-power modeonreturnfromtheinterruptprogram.\nThefollowing sixoperating modescanbeconfigured bysoftware:\n•Activemode(AM)\n–Allclocksareactive\n•Low-power mode0(LPM0)\n–CPUisdisabled\n–ACLKandSMCLKremainactive\n–MCLKisdisabled\n•Low-power mode1(LPM1)\n–CPUisdisabled\n–ACLKandSMCLKremainactive.MCLKisdisabled\n–DCO\'sdc-generator isdisabledifDCOnotusedinactivemode\n•Low-power mode2(LPM2)\n–CPUisdisabled\n–MCLKandSMCLKaredisabled\n–DCO\'sdc-generator remainsenabled\n–ACLKremainsactive\n•Low-power mode3(LPM3)\n–CPUisdisabled\n–MCLKandSMCLKaredisabled\n–DCO\'sdc-generator isdisabled\n–ACLKremainsactive\n•Low-power mode4(LPM4)\n–CPUisdisabled\n–ACLKisdisabled\n–MCLKandSMCLKaredisabled\n–DCO\'sdc-generator isdisabled\n–Crystaloscillator isstopped\n12SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nInterrupt VectorAddresses\nTheinterruptvectorsandthepower-up startingaddressarelocatedintheaddressrangeof0FFFFhto0FFC0h.\nThevectorcontainsthe16-bitaddressoftheappropriate interrupthandlerinstruction sequence.\nIftheresetvector(locatedataddress0FFFEh) contains0FFFFh(forexample, flashisnotprogrammed) the\nCPUgoesintoLPM4immediately afterpower-up.\nTable7.Interrupt Sources\nSYSTEMINTERRUPT SOURCE INTERRUPT FLAG WORDADDRESS PRIORITYINTERRUPT\nPower-up PORIFG\nExternalreset RSTIFG\nWatchdog Timer+ WDTIFG Reset 0FFFEh 31,highest\nFlashkeyviolation KEYV\nPCout-of-range(1)See(2)\nNMI NMIIFG (non)-maskable,\nOscillator fault OFIFG (non)-maskable, 0FFFCh 30\nFlashmemoryaccessviolation ACCVIFG(2)(3)(non)-maskable\n0FFFAh 29\n0FFF8h 28\nComparator_A+ (MSP430F20x1) CAIFG(4)maskable 0FFF6h 27\nWatchdog Timer+ WDTIFG maskable 0FFF4h 26\nTimer_A2 TACCR0 CCIFG(4)maskable 0FFF2h 25\nTimer_A2 TACCR1 CCIFG.TAIFG(2)(4)maskable 0FFF0h 24\n0FFEEh 23\n0FFECh 22\nADC10(MSP430F20x2) ADC10IFG(4)maskable 0FFEAh 21\nSD16CCTL0 SD16OVIFG,SD16_A(MSP430F20x3) maskableSD16CCTL0 SD16IFG(2)(4)\nUSIUSIIFG,USISTTIFG(2)(4)maskable 0FFE8h 20(MSP430F20x2, MSP430F20x3)\nI/OPortP2(twoflags) P2IFG.6toP2IFG.7(2)(4)maskable 0FFE6h 19\nI/OPortP1(eightflags) P1IFG.0toP1IFG.7(2)(4)maskable 0FFE4h 18\n0FFE2h 17\n0FFE0h 16\nSee(5)0FFDEhto0FFC0h 15to0,lowest\n(1)Aresetisgenerated iftheCPUtriestofetchinstructions fromwithinthemoduleregistermemoryaddressrange(0hto01FFh)orfrom\nwithinunusedaddressranges.\n(2)Multiplesourceflags\n(3)(non)-maskable: theindividual interrupt-enable bitcandisableaninterruptevent,butthegeneralinterruptenablecannot.\n(4)Interruptflagsarelocatedinthemodule.\n(5)Theinterruptvectorsataddresses 0FFDEhto0FFC0harenotusedinthisdeviceandcanbeusedforregularprogramcodeif\nnecessary.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 13\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nSpecialFunction Registers\nMostinterruptandmoduleenablebitsarecollected intothelowestaddressspace.Specialfunctionregisterbits\nnotallocated toafunctional purposearenotphysically presentinthedevice.Simplesoftwareaccessisprovided\nwiththisarrangement.\nLegend rw: Bitcanbereadandwritten.\nrw-0,1: Bitcanbereadandwritten.ItisresetorsetbyPUC.\nrw-(0,1): Bitcanbereadandwritten.ItisresetorsetbyPOR.\nSFRbitisnotpresentindevice.\nTable8.Interrupt EnableRegister 1and2\nAddress 7 6 5 4 3 2 1 0\n00h ACCVIE NMIIE OFIE WDTIE\nrw-0 rw-0 rw-0 rw-0\nWDTIE Watchdog Timerinterruptenable.Inactiveifwatchdog modeisselected. ActiveifWatchdog Timerisconfigured in\nintervaltimermode.\nOFIE Oscillator faultinterruptenable\nNMIIE (Non)maskable interruptenable\nACCVIE Flashaccessviolationinterruptenable\nAddress 7 6 5 4 3 2 1 0\n01h\nTable9.Interrupt FlagRegister 1and2\nAddress 7 6 5 4 3 2 1 0\n02h NMIIFG RSTIFG PORIFG OFIFG WDTIFG\nrw-0 rw-(0) rw-(1) rw-1 rw-(0)\nWDTIFG Setonwatchdog timeroverflow(inwatchdog mode)orsecuritykeyviolation.\nResetonVCCpower-on oraresetcondition attheRST/NMI pininresetmode.\nOFIFG Flagsetonoscillator fault.\nPORIFG Power-On Resetinterruptflag.SetonVCCpower-up.\nRSTIFG Externalresetinterruptflag.Setonaresetcondition atRST/NMI pininresetmode.ResetonVCCpower-up.\nNMIIFG SetviaRST/NMI pin\nAddress 7 6 5 4 3 2 1 0\n03h\n14SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nMemoryOrganization\nTable10.MemoryOrganization\nMSP430F200x MSP430F201x\nMemory Size 1KBFlash 2KBFlash\nMain:interruptvector Flash 0FFFFh-0FFC0h 0FFFFh-0FFC0h\nMain:codememory Flash 0FFFFh-0FC00h 0FFFFh-0F800h\nSize 256Byte 256ByteInformation memoryFlash 010FFh-01000h 010FFh-01000h\n128Byte 128ByteRAM Size027Fh-0200h 027Fh-0200h\n16-bit 01FFh-0100h 01FFh-0100h\nPeripherals 8-bit 0FFh-010h 0FFh-010h\n8-bitSFR 0Fh-00h 0Fh-00h\nFlashMemory\nTheflashmemorycanbeprogrammed viatheSpy-Bi-Wire/JTAG port,orin-system bytheCPU.TheCPUcan\nperformsingle-byte andsingle-word writestotheflashmemory. Features oftheflashmemoryinclude:\n•Flashmemoryhasnsegments ofmainmemoryandfoursegments ofinformation memory(AtoD)of\n64byteseach.Eachsegmentinmainmemoryis512bytesinsize.\n•Segments 0tonmaybeerasedinonestep,oreachsegmentmaybeindividually erased.\n•Segments AtoDcanbeerasedindividually, orasagroupwithsegments 0ton.Segments AtoDarealso\ncalledinformation memory.\n•Segment Acontainscalibration data.Afterresetsegment Aisprotected againstprogramming anderasing.It\ncanbeunlocked butcareshouldbetakennottoerasethissegment ifthedevice-specific calibration datais\nrequired.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 15\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nPeripherals\nPeripherals areconnected totheCPUthroughdata,address, andcontrolbussesandcanbehandledusingall\ninstructions. Forcomplete moduledescriptions, refertotheMSP430F2xx FamilyUser\'sGuide.\nOscillator andSystemClock\nTheclocksystemissupported bythebasicclockmodulethatincludessupportfora32768-Hz watchcrystal\noscillator, aninternalvery-low-power low-frequency oscillator andaninternaldigitally-controlled oscillator (DCO).\nThebasicclockmoduleisdesigned tomeettherequirements ofbothlowsystemcostandlowpower\nconsumption. TheinternalDCOprovidesafastturn-onclocksourceandstabilizes inlessthan1µs.Thebasic\nclockmoduleprovidesthefollowing clocksignals:\n•Auxiliaryclock(ACLK),sourcedeitherfroma32768-Hz watchcrystalortheinternalLFoscillator.\n•Mainclock(MCLK),thesystemclockusedbytheCPU.\n•Sub-Main clock(SMCLK), thesub-system clockusedbytheperipheral modules.\nTable11.DCOCalibration Data(Provided FromFactoryinFlashInformation\nMemorySegment A)\nDCOFREQUENCY CALIBRATION REGISTER SIZE ADDRESS\nCALBC1_1MHZ byte 010FFh\n1MHz\nCALDCO_1MHZ byte 010FEh\nCALBC1_8MHZ byte 010FDh\n8MHz\nCALDCO_8MHZ byte 010FCh\nCALBC1_12MHZ byte 010FBh\n12MHz\nCALDCO_12MHZ byte 010FAh\nCALBC1_16MHZ byte 010F9h\n16MHz\nCALDCO_16MHZ byte 010F8h\nBrownout\nThebrownout circuitisimplemented toprovidetheproperinternalresetsignaltothedeviceduringpoweronand\npoweroff.\nDigitalI/O\nThereisone8-bitI/Oportimplemented —portP1—andtwobitsofI/OportP2:\n•Allindividual I/Obitsareindependently programmable.\n•Anycombination ofinput,output,andinterruptcondition ispossible.\n•Edge-selectable interruptinputcapability foralltheeightbitsofportP1andthetwobitsofportP2.\n•Readandwriteaccesstoport-control registersissupported byallinstructions.\n•EachI/Ohasanindividually programmable pulluporpulldown resistor.\nWatchdog Timer(WDT+)\nTheprimaryfunctionofthewatchdog timer(WDT+)moduleistoperformacontrolled systemrestartaftera\nsoftware problemoccurs.Iftheselected timeintervalexpires,asystemresetisgenerated. Ifthewatchdog\nfunctionisnotneededinanapplication, themodulecanbedisabledorconfigured asanintervaltimerandcan\ngenerate interrupts atselectedtimeintervals.\n16SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nTimer_A2\nTimer_A2 isa16-bittimer/counter withtwocapture/compare registers. Timer_A2 cansupportmultiple\ncapture/compares, PWMoutputs, andintervaltiming.Timer_A2 alsohasextensive interrupt capabilities.\nInterrupts maybegenerated fromthecounteronoverflow conditions andfromeachofthecapture/compare\nregisters.\nTable12.Timer_A2 SignalConnections (MSP430F20x1)\nINPUTPINNUMBER MODULE OUTPUT PINNUMBERDEVICEINPUT MODULE MODULEOUTPUTSIGNAL INPUTNAME BLOCK PW,N RSA PW,N RSA SIGNAL\n2-P1.0 1-P1.0 TACLK TACLK\nACLK ACLK\nTimer NA\nSMCLK SMCLK\n2-P1.0 1-P1.0 TACLK INCLK\n3-P1.1 2-P1.1 TA0 CCI0A 3-P1.1 2-P1.1\nACLK(internal) CCI0B 7-P1.5 6-P1.5\nCCR0 TA0\nVSS GND\nVCC VCC\n4-P1.2 3-P1.2 TA1 CCI1A 4-P1.2 3-P1.2\nCAOUTCCI1B 8-P1.6 7-P1.6(internal) CCR1 TA1\nVSS GND 13-P2.6 12-P2.6\nVCC VCC\nTable13.Timer_A2 SignalConnections (MSP430F20x2, MSP430F20x3)\nINPUTPINNUMBER MODULE OUTPUT PINNUMBERDEVICEINPUT MODULE MODULEOUTPUTSIGNAL INPUTNAME BLOCK PW,N RSA PW,N RSA SIGNAL\n2-P1.0 1-P1.0 TACLK TACLK Timer NA\nACLK ACLK\nSMCLK SMCLK\n2-P1.0 1-P1.0 TACLK INCLK\n3-P1.1 2-P1.1 TA0 CCI0A CCR0 TA0 3-P1.1 2-P1.1\n7-P1.5 6-P1.5 ACLK(internal) CCI0B 7-P1.5 6-P1.5\nVSS GND\nVCC VCC\n4-P1.2 3-P1.2 TA1 CCI1A CCR1 TA1 4-P1.2 3-P1.2\n8-P1.6 7-P1.6 TA1 CCI1B 8-P1.6 7-P1.6\nVSS GND 13-P2.6 12-P2.6\nVCC VCC\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 17\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nComparator_A+ (MSP430F20x1)\nTheprimaryfunctionofthecomparator_A+ moduleistosupportprecision slopeanalog-to-digital conversions,\nbattery-voltage supervision, andmonitoring ofexternalanalogsignals.\nUSI(MSP430F20x2 andMSP430F20x3)\nTheuniversal serialinterface (USI)moduleisusedforserialdatacommunication andprovides thebasic\nhardware forsynchronous communication protocols likeSPIandI2C.\nADC10(MSP430F20x2)\nTheADC10modulesupports fast,10-bitanalog-to-digital conversions. Themoduleimplements a10-bitSAR\ncore,sampleselectcontrol,reference generator anddatatransfercontroller, orDTC,forautomatic conversion\nresulthandling, allowingADCsamplestobeconverted andstoredwithoutanyCPUintervention.\nSD16_A(MSP430F20x3)\nTheSD16_Amodulesupports 16-bitanalog-to-digital conversions. Themoduleimplements a16-bitsigma-delta\ncoreandreference generator. Inadditiontoexternalanaloginputs,internalVCCsenseandtemperature sensors\narealsoavailable.\n18SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nPeripheral FileMap\nTable14.Peripherals WithWordAccess\nADC10 ADCcontrol0 ADC10CTL0 01B0h\n(MSP430F20x2) ADCcontrol1 ADC10CTL1 01B2h\nADCmemory ADC10MEM 01B4h\nADCdatatransferstartaddress ADC10SA 01BCh\nSD16_A GeneralControl SD16CTL 0100h\n(MSP430F20x3) Channel0Control SD16CCTL0 0102h\nInterruptvectorwordregister SD16IV 0110h\nChannel0conversion memory SD16MEM0 0112h\nTimer_A Capture/compare register TACCR1 0174h\nCapture/compare register TACCR0 0172h\nTimer_Aregister TAR 0170h\nCapture/compare control TACCTL1 0164h\nCapture/compare control TACCTL0 0162h\nTimer_Acontrol TACTL 0160h\nTimer_Ainterruptvector TAIV 012Eh\nFlashMemory Flashcontrol3 FCTL3 012Ch\nFlashcontrol2 FCTL2 012Ah\nFlashcontrol1 FCTL1 0128h\nWatchdog Timer+ Watchdog/timer control WDTCTL 0120h\nTable15.Peripherals WithByteAccess\nADC10 Analogenable ADC10AE 04Ah\n(MSP430F20x2) ADCdatatransfercontrolregister1 ADC10DTC1 049h\nADCdatatransfercontrolregister0 ADC10DTC0 048h\nSD16_A Channel0InputControl SD16INCTL0 0B0h\n(MSP430F20x3) AnalogEnable SD16AE 0B7h\nUSI USIcontrol0 USICTL0 078h\n(MSP430F20x2 andMSP430F20x3) USIcontrol1 USICTL1 079h\nUSIclockcontrol USICKCTL 07Ah\nUSIbitcounter USICNT 07Bh\nUSIshiftregister USISR 07Ch\nComparator_A+ Comparator_A+ portdisable CAPD 05Bh\n(MSP430F20x1) Comparator_A+ control2 CACTL2 05Ah\nComparator_A+ control1 CACTL1 059h\nBasicClockSystem+ Basicclocksystemcontrol3 BCSCTL3 053h\nBasicclocksystemcontrol2 BCSCTL2 058h\nBasicclocksystemcontrol1 BCSCTL1 057h\nDCOclockfrequency control DCOCTL 056h\nPortP2 PortP2resistorenable P2REN 02Fh\nPortP2selection P2SEL 02Eh\nPortP2interruptenable P2IE 02Dh\nPortP2interruptedgeselect P2IES 02Ch\nPortP2interruptflag P2IFG 02Bh\nPortP2direction P2DIR 02Ah\nPortP2output P2OUT 029h\nPortP2input P2IN 028h\nPortP1 PortP1resistorenable P1REN 027h\nPortP1selection P1SEL 026h\nPortP1interruptenable P1IE 025h\nPortP1interruptedgeselect P1IES 024h\nPortP1interruptflag P1IFG 023h\nPortP1direction P1DIR 022h\nPortP1output P1OUT 021h\nPortP1input P1IN 020h\nSpecialFunction SFRinterruptflag2 IFG2 003h\nSFRinterruptflag1 IFG1 002h\nSFRinterruptenable2 IE2 001h\nSFRinterruptenable1 IE1 000h\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 19\n6 MHz12 MHz16 MHz\n1.8 V 2.2 V 2.7 V 3.3 V 3.6 V\nSupply Voltage −VSystem Frequency −MHzSupply voltage range,\nduring flash memory\nprogramming\nSupply voltage range,\nduring program executionLegend :\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nAbsolute Maximum Ratings(1)\nVoltageappliedatVCCtoVSS -0.3Vto4.1V\nVoltageappliedtoanypin(2)-0.3VtoVCC+0.3V\nDiodecurrentatanydeviceterminal ±2mA\nUnprogrammed device -55°Cto150°C\nTstgStoragetemperature(3)\nProgrammed device -55°Cto150°C\n(1)Stresses beyondthoselistedunder"absolutemaximum ratings"maycausepermanent damagetothedevice.Thesearestressratings\nonly,andfunctional operation ofthedeviceattheseoranyotherconditions beyondthoseindicated under"recommended operating\nconditions "isnotimplied.Exposure toabsolute-maximum-rated conditions forextended periodsmayaffectdevicereliability.\n(2)Allvoltagesreferenced toVSS.TheJTAGfuse-blow voltage,VFB,isallowedtoexceedtheabsolutemaximum rating.Thevoltageis\nappliedtotheTESTpinwhenblowingtheJTAGfuse.\n(3)Highertemperature maybeappliedduringboardsoldering according tothecurrentJEDECJ-STD-020 specification withpeakreflow\ntemperatures nothigherthanclassified onthedevicelabelontheshippingboxesorreels.\nRecommended Operating Conditions\nTypicalvaluesarespecified atVCC=3.3VandTA=25°C(unlessotherwise noted)\nMINNOMMAXUNIT\nDuringprogramexecution 1.8 3.6\nVCCSupplyvoltage V\nDuringflashprogram/erase 2.2 3.6\nVSSSupplyvoltage 0 V\nIversion -40 85\nTAOperating free-airtemperature °C\nTversion -40 105\nVCC=1.8V,dc 6Dutycycle=50%±10%\nfSYSTE VCC=2.7V,Processor frequency (maximum MCLKfrequency)(1)(2)dc 12MHz\nM Dutycycle=50%±10%\nVCC≥3.3V,dc 16Dutycycle=50%±10%\n(1)TheMSP430CPUisclockeddirectlywithMCLK.BoththehighandlowphaseofMCLKmustnotexceedthepulsewidthofthe\nspecified maximum frequency.\n(2)Modulesmighthaveadifferentmaximum inputclockspecification. Seethespecification oftherespective moduleinthisdatasheet.\nNote:Minimum processor frequency isdefinedbysystemclock.Flashprogramoreraseoperations requireaminimum VCC\nof2.2V.\nFigure1.SafeOperating Area\n20SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nElectrical Characteristics\nActiveModeSupplyCurrentIntoVCCExcluding External Current\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)(1)(2)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\nfDCO=fMCLK=fSMCLK=1MHz, 2.2V 220270\nfACLK=32768Hz,\nProgramexecutes inflash,Activemode(AM)IAM,1MHz BCSCTL1 =CALBC1_1MHZ, µAcurrent(1MHz) 3V 300370 DCOCTL =CALDCO_1MHZ,\nCPUOFF =0,SCG0=0,\nSCG1=0,OSCOFF =0\nfDCO=fMCLK=fSMCLK=1MHz, 2.2V 190\nfACLK=32768Hz,\nProgramexecutes inRAM,Activemode(AM)IAM,1MHz BCSCTL1 =CALBC1_1MHZ, µAcurrent(1MHz) 3V 260DCOCTL =CALDCO_1MHZ,\nCPUOFF =0,SCG0=0,\nSCG1=0,OSCOFF =0\nfMCLK=fSMCLK=fACLK=32768Hz/8-40°Cto85°C2.2V 1.2 3\n=4096Hz,105°C 2.2V 6fDCO=0Hz,\n-40°Cto85°C3V 1.6 4 Activemode(AM) Programexecutes inflash,IAM,4kHz µAcurrent(4kHz) SELMx=11,SELS=1,\nDIVMx=DIVSx=DIVAx=11,105°C 3V 7CPUOFF =0,SCG0=1,\nSCG1=0,OSCOFF =0\nfMCLK=fSMCLK=fDCO(0,0)≈100kHz,-40°Cto85°C2.2V 3750\nfACLK=0Hz,105°C 2.2V 60Activemode(AM) Programexecutes inflash,IAM,100kHz µA-40°Cto85°C3V 4055 current(100kHz) RSELx=0,DCOx=0,\nCPUOFF =0,SCG0=0,105°C 3V 65SCG1=0,OSCOFF =1\n(1)Allinputsaretiedto0VortoVCC.Outputsdonotsourceorsinkanycurrent.\n(2)Thecurrentsarecharacterized withaMicroCrystalCC4V-T1A SMDcrystalwithaloadcapacitance of9pF.Theinternalandexternal\nloadcapacitance ischosentocloselymatchtherequired9pF.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 21\n0.01.02.03.04.05.0\n1.5 2.0 2.5 3.0 3.5 4.0\nVCC− Supply Voltage − VActive Mode Current − mA\nfDCO= 1 MHzfDCO= 8 MHzfDCO= 12 MHzfDCO= 16 MHz\n0.01.02.03.04.0\n0.0 4.0 8.0 12.0 16.0\nfDCO− DCO Frequency − MHzActive Mode Current − mAT = 25°CA\nV = 2.2 VCCV = 3 VCCT = 85°CA\nT = 25°CAT = 85°CA\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nTypicalCharacteristics -ActiveModeSupplyCurrent(IntoVCC)\nACTIVEMODECURRENT\nvs ACTIVEMODECURRENT\nVCC vs\n(TA=25°C) DCOFREQUENCY\nFigure2. Figure3.\n22SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nLow-Power ModeSupplyCurrents (IntoVCC)Excluding External Current\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)(1)(2)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\nfMCLK=0MHz, 2.2V 6580\nfSMCLK=fDCO=1MHz,\nfACLK=32,768Hz,Low-power mode0ILPM0,1MHz BCSCTL1 =CALBC1_1MHZ, µA(LPM0)current(3)3V 85100 DCOCTL =CALDCO_1MHZ,\nCPUOFF =1,SCG0=0,\nSCG1=0,OSCOFF =0\nfMCLK=0MHz, 2.2V 3748\nfSMCLK=fDCO(0,0)≈100kHz,\nLow-power mode0fACLK=0Hz,ILPM0,100kHz µA(LPM0)current(3)RSELx=0,DCOx=0, 3V 4152\nCPUOFF =1,SCG0=0,\nSCG1=0,OSCOFF =1\nfMCLK=fSMCLK=0MHz,fDCO=1-40°Cto85°C 2229\n2.2V MHz,105°C 31fACLK=32,768Hz,Low-power mode2-40°Cto85°C 2532 ILPM2 BCSCTL1 =CALBC1_1MHZ, µA(LPM2)current(4)\nDCOCTL =CALDCO_1MHZ,3VCPUOFF =1,SCG0=0, 105°C 34\nSCG1=1,OSCOFF =0\n-40°C 0.71.2\n25°C 0.7 1\n2.2V\n85°C 1.42.3fDCO=fMCLK=fSMCLK=0MHz,\n105°C 36 Low-power mode3fACLK=32,768Hz,ILPM3,LFXT1 µA(LPM3)current(3)CPUOFF =1,SCG0=1, -40°C 0.91.2\nSCG1=1,OSCOFF =025°C 0.91.2\n3V\n85°C 1.62.8\n105°C 37\n-40°C 0.40.7\n25°C 0.50.7\n2.2V\n85°C 11.6 fDCO=fMCLK=fSMCLK=0MHz,\nfACLKfrominternalLFoscillator105°C 25 Low-power mode3ILPM3,VLO (VLO), µA(LPM3)current(4)-40°C 0.50.9 CPUOFF =1,SCG0=1,\nSCG1=1,OSCOFF =0 25°C 0.60.9\n3V\n85°C 1.31.8\n105°C 2.5 6\n-40°C 0.10.5fDCO=fMCLK=fSMCLK=0MHz,\n25°C 0.10.5 Low-power mode4fACLK=0Hz,ILPM4 2.2V,3V µA(LPM4)current(5)CPUOFF =1,SCG0=1, 85°C 0.81.5\nSCG1=1,OSCOFF =1105°C 24\n(1)Allinputsaretiedto0VortoVCC.Outputsdonotsourceorsinkanycurrent.\n(2)Thecurrentsarecharacterized withaMicroCrystalCC4V-T1A SMDcrystalwithaloadcapacitance of9pF.\n(3)Currentforbrownout andWDTclockedbySMCLKincluded.\n(4)Currentforbrownout andWDTclockedbyACLKincluded.\n(5)Currentforbrownout included.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 23\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nSchmitt-Trigger Inputs(PortsP1andP2)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYP MAXUNIT\n0.45VCC 0.75VCC\nVIT+Positive-going inputthreshold voltage 2.2V 1.00 1.65V\n3V 1.35 2.25\n0.25VCC 0.55VCC\nVIT-Negative-going inputthreshold voltage 2.2V 0.55 1.20V\n3V 0.75 1.65\n2.2V 0.2 1.0\nVhysInputvoltagehysteresis (VIT+-VIT-) V\n3V 0.3 1.0\nForpullup:VIN=VSS,RPullPullup/pulldown resistor 2035 50kΩForpulldown: VIN=VCC\nCIInputcapacitance VIN=VSSorVCC 5 pF\nInputs(PortsP1andP2)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nPortP1,P2:P1.xtoP2.x,Externaltriggerpulset(int)Externalinterrupttiming 2.2V,3V20 nswidthtosetinterruptflag(1)\n(1)Anexternalsignalsetstheinterruptflageverytimetheminimum interruptpulsewidtht(int)ismet.Itmaybesetevenwithtriggersignals\nshorterthant(int).\nLeakage Current(PortsP1andP2)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINMAXUNIT\nIlkg(Px.y) High-impedance leakagecurrent(1)(2)2.2V,3V ±50nA\n(1)Theleakagecurrentismeasured withVSSorVCCappliedtothecorresponding pins,unlessotherwise noted.\n(2)Theleakageofthedigitalportpinsismeasured individually. Theportpinisselectedforinputandthepulluporpulldown resistoris\ndisabled.\n24SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nOutputs(PortsP1andP2)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYP MAXUNIT\nI(OHmax)=-1.5mA(1)2.2VVCC-0.25 VCC\nI(OHmax)=-6mA(2)2.2VVCC-0.6 VCCVOHHigh-level outputvoltage V\nI(OHmax)=-1.5mA(1)3VVCC-0.25 VCC\nI(OHmax)=-6mA(2)3VVCC-0.6 VCC\nI(OLmax)=1.5mA(1)2.2V VSS VSS+0.25\nI(OLmax)=6mA(2)2.2V VSS VSS+0.6\nVOLLow-level outputvoltage V\nI(OLmax)=1.5mA(1)3V VSS VSS+0.25\nI(OLmax)=6mA(2)3V VSS VSS+0.6\n(1)Themaximum totalcurrent,I(OHmax)andI(OLmax),foralloutputscombined shouldnotexceed±12mAtoholdthemaximum voltagedrop\nspecified.\n(2)Themaximum totalcurrent,I(OHmax)andI(OLmax),foralloutputscombined shouldnotexceed±48mAtoholdthemaximum voltagedrop\nspecified.\nOutputFrequency (PortsP1andP2)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\n2.2V 10 PortoutputfrequencyfPx.y P1.4/SMCLK, CL=20pF,RL=1kΩ(1)(2)MHz(withload) 3V 12\n2.2V 12\nfPort°CLKClockoutputfrequency P2.0/ACLK, P1.4/SMCLK, CL=20pF(2)MHz\n3V 16\n(1)Aresistivedividerwith2×0.5kΩbetweenVCCandVSSisusedasload.Theoutputisconnected tothecentertapofthedivider.\n(2)Theoutputvoltagereachesatleast10%and90%VCCatthespecified togglefrequency.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 25\nVOH− High-Level Output Voltage − V−25.0−20.0−15.0−10.0−5.00.0\n0.0 0.5 1.0 1.5 2.0 2.5VCC= 2.2 V\nP1.7\nTA= 25°CTA= 85°COHI − Typical High-Level Output Current − mA\nVOH− High-Level Output Voltage − V−50.0−40.0−30.0−20.0−10.00.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5VCC= 3 V\nP1.7\nTA= 25°CTA= 85°COHI − Typical High-Level Output Current − mA\nVOL− Low-Level Output Voltage − V0.05.010.015.020.025.030.0\n0.0 0.5 1.0 1.5 2.0 2.5VCC= 2.2 V\nP1.7 TA= 25°C\nTA= 85°COLI − Typical Low-Level Output Current − mA\nVOL− Low-Level Output Voltage − V0.010.020.030.040.050.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5VCC= 3 V\nP1.7TA= 25°C\nTA= 85°COLI − Typical Low-Level Output Current − mA\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nTypicalCharacteristics -Outputs\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nLOW-LEVEL OUTPUT CURRENT LOW-LEVEL OUTPUT CURRENT\nvs vs\nLOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE\nFigure4. Figure5.\nHIGH-LEVEL OUTPUT CURRENT HIGH-LEVEL OUTPUT CURRENT\nvs vs\nHIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT VOLTAGE\nFigure6. Figure7.\n26SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\n01\ntd(BOR)VCC\nV(B_IT−)Vhys(B_IT−)\nVCC(start)\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nPORandBrownout Reset(BOR)(1)(2)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MIN TYPMAXUNIT\n0.7×VCC(start) SeeFigure8 dVCC/dt≤3V/s VV(B_IT-)\nV(B_IT-) SeeFigure8throughFigure10 dVCC/dt≤3V/s 1.71V\nVhys(B_IT-) SeeFigure8 dVCC/dt≤3V/s 70130 210mV\ntd(BOR) SeeFigure8 2000µs\nPulsedurationneededatRST/NMI pinto 2.2V,t(reset) 2 µsacceptresetinternally 3V\n(1)Thecurrentconsumption ofthebrownout moduleisalreadyincludedintheICCcurrentconsumption data.ThevoltagelevelV(B_IT-)+\nVhys(B_IT-)is≤1.8V.\n(2)Duringpowerup,theCPUbeginscodeexecution following aperiodoftd(BOR)afterVCC=V(B_IT-)+Vhys(B_IT-).ThedefaultDCOsettings\nmustnotbechangeduntilVCC≥VCC(min),whereVCC(min)istheminimum supplyvoltageforthedesiredoperating frequency.\nFigure8.POR/Brownout Reset(BOR)vsSupplyVoltage\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 27\nVCC\n00.511.52\nVCC(drop)tpw\ntpw− Pulse Width − µsVCC(drop)− V3 V\n0.001 1 1000 tf tr\ntpw− Pulse Width − µstf= trTypical ConditionsVCC= 3 V\nVCC(drop)VCC\n3 Vtpw\n00.511.52\n0.001 1 1000Typical Conditions\n1 ns 1 ns\ntpw− Pulse Width − µsVCC(drop)− V\ntpw− Pulse Width − µsVCC= 3 V\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nTypicalCharacteristics -POR/Brownout Reset(BOR)\nFigure9.VCC(drop)LevelWithaSquareVoltageDroptoGenerate aPOR/Brownout Signal\nFigure10.VCC(drop)LevelWithaTriangle VoltageDroptoGenerate aPOR/Brownout Signal\n28SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nDCO(RSEL,DCO+1) DCO(RSEL,DCO)\naverage\nDCO(RSEL,DCO) DCO(RSEL,DCO+1)32 × f × f\nf =MOD × f + (32 – MOD) × f\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nMainDCOCharacteristics\n•AllrangesselectedbyRSELxoverlapwithRSELx+1:RSELx=0overlaps RSELx=1,...RSELx=14\noverlapsRSELx=15.\n•DCOcontrolbitsDCOxhaveastepsizeasdefinedbyparameter SDCO.\n•Modulation controlbitsMODxselecthowoftenfDCO(RSEL,DCO+1) isusedwithintheperiodof32DCOCLK\ncycles.Thefrequency fDCO(RSEL,DCO) isusedfortheremaining cycles.Thefrequency isanaverageequalto:\nDCOFrequency\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nRSELx<14 1.8 3.6\nVCC Supplyvoltage RSELx=14 2.2 3.6V\nRSELx=15 3.0 3.6\nfDCO(0,0) DCOfrequency (0,0) RSELx=0,DCOx=0,MODx=0 2.2V,3V0.06 0.14MHz\nfDCO(0,3) DCOfrequency (0,3) RSELx=0,DCOx=3,MODx=0 2.2V,3V0.07 0.17MHz\nfDCO(1,3) DCOfrequency (1,3) RSELx=1,DCOx=3,MODx=0 2.2V,3V0.10 0.20MHz\nfDCO(2,3) DCOfrequency (2,3) RSELx=2,DCOx=3,MODx=0 2.2V,3V0.14 0.28MHz\nfDCO(3,3) DCOfrequency (3,3) RSELx=3,DCOx=3,MODx=0 2.2V,3V0.20 0.40MHz\nfDCO(4,3) DCOfrequency (4,3) RSELx=4,DCOx=3,MODx=0 2.2V,3V0.28 0.54MHz\nfDCO(5,3) DCOfrequency (5,3) RSELx=5,DCOx=3,MODx=0 2.2V,3V0.39 0.77MHz\nfDCO(6,3) DCOfrequency (6,3) RSELx=6,DCOx=3,MODx=0 2.2V,3V0.54 1.06MHz\nfDCO(7,3) DCOfrequency (7,3) RSELx=7,DCOx=3,MODx=0 2.2V,3V0.80 1.50MHz\nfDCO(8,3) DCOfrequency (8,3) RSELx=8,DCOx=3,MODx=0 2.2V,3V1.10 2.10MHz\nfDCO(9,3) DCOfrequency (9,3) RSELx=9,DCOx=3,MODx=0 2.2V,3V1.60 3.00MHz\nfDCO(10,3) DCOfrequency (10,3) RSELx=10,DCOx=3,MODx=0 2.2V,3V2.50 4.30MHz\nfDCO(11,3) DCOfrequency (11,3) RSELx=11,DCOx=3,MODx=0 2.2V,3V3.00 5.50MHz\nfDCO(12,3) DCOfrequency (12,3) RSELx=12,DCOx=3,MODx=0 2.2V,3V4.30 7.30MHz\nfDCO(13,3) DCOfrequency (13,3) RSELx=13,DCOx=3,MODx=0 2.2V,3V6.00 9.60MHz\nfDCO(14,3) DCOfrequency (14,3) RSELx=14,DCOx=3,MODx=0 2.2V,3V8.60 13.9MHz\nfDCO(15,3) DCOfrequency (15,3) RSELx=15,DCOx=3,MODx=0 3V 12.0 18.5MHz\nfDCO(15,7) DCOfrequency (15,7) RSELx=15,DCOx=7,MODx=0 3V 16.0 26.0MHz\nFrequency stepbetweenSRSEL SRSEL=fDCO(RSEL+1,DCO) /fDCO(RSEL,DCO) 2.2V,3V 1.55ratiorangeRSELandRSEL+1\nFrequency stepbetweentapSDCO SDCO=fDCO(RSEL,DCO+1) /fDCO(RSEL,DCO) 2.2V,3V1.051.081.12DCOandDCO+1\nDutycycle Measured atP1.4/SMCLK 2.2V,3V405060%\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 29\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nCalibrated DCOFrequencies -Tolerance atCalibration\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS TAVCCMINTYPMAXUNIT\nFrequency tolerance atcalibration 25°C3V -1±0.2+1%\nBCSCTL1 =CALBC1_1MHZ,\nfCAL(1MHz) 1-MHzcalibration value DCOCTL =CALDCO_1MHZ, 25°C3V0.990 11.010MHz\nGatingtime:5ms\nBCSCTL1 =CALBC1_8MHZ,\nfCAL(8MHz) 8-MHzcalibration value DCOCTL =CALDCO_8MHZ, 25°C3V7.920 88.080MHz\nGatingtime:5ms\nBCSCTL1 =CALBC1_12MHZ,\nfCAL(12MHz) 12-MHzcalibration value DCOCTL =CALDCO_12MHZ, 25°C3V11.88 1212.12MHz\nGatingtime:5ms\nBCSCTL1 =CALBC1_16MHZ,\nfCAL(16MHz) 16-MHzcalibration value DCOCTL =CALDCO_16MHZ, 25°C3V15.84 1616.16MHz\nGatingtime:2ms\nCalibrated DCOFrequencies -Tolerance OverTemperature 0°Cto85°C\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS TA VCCMINTYPMAXUNIT\n1-MHztolerance over0°Cto85°C 3V -2.5±0.5+2.5%temperature\n8-MHztolerance over0°Cto85°C 3V -2.5±1.0+2.5%temperature\n12-MHztolerance over0°Cto85°C 3V -2.5±1.0+2.5%temperature\n16-MHztolerance over0°Cto85°C 3V -3±2.0+3%temperature\n2.2V0.97 11.03BCSCTL1 =CALBC1_1MHZ,\nfCAL(1MHz) 1-MHzcalibration valueDCOCTL =CALDCO_1MHZ, 0°Cto85°C 3V0.975 11.025MHz\nGatingtime:5ms3.6V0.97 11.03\n2.2V7.76 88.4BCSCTL1 =CALBC1_8MHZ,\nfCAL(8MHz) 8-MHzcalibration valueDCOCTL =CALDCO_8MHZ, 0°Cto85°C 3V 7.8 88.2MHz\nGatingtime:5ms3.6V 7.6 88.24\n2.2V11.7 1212.3BCSCTL1 =CALBC1_12MHZ,\nfCAL(12MHz) 12-MHzcalibration valueDCOCTL =CALDCO_12MHZ, 0°Cto85°C 3V 11.7 1212.3MHz\nGatingtime:5ms3.6V11.7 1212.3\nBCSCTL1 =CALBC1_16MHZ, 3V15.52 1616.48\nfCAL(16MHz) 16-MHzcalibration valueDCOCTL =CALDCO_16MHZ, 0°Cto85°C MHz\n3.6V 151616.48Gatingtime:2ms\n30SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nCalibrated DCOFrequencies -Tolerance OverSupplyVoltageVCC\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\n1-MHztolerance overVCC 25°C1.8Vto3.6V -3±2+3%\n8-MHztolerance overVCC 25°C1.8Vto3.6V -3±2+3%\n12-MHztolerance overVCC 25°C2.2Vto3.6V -3±2+3%\n16-MHztolerance overVCC 25°C3Vto3.6V -6±2+3%\nBCSCTL1 =CALBC1_1MHZ,\nfCAL(1MHz) 1-MHzcalibration value DCOCTL =CALDCO_1MHZ, 25°C1.8Vto3.6V0.97 11.03MHz\nGatingtime:5ms\nBCSCTL1 =CALBC1_8MHZ,\nfCAL(8MHz) 8-MHzcalibration value DCOCTL =CALDCO_8MHZ, 25°C1.8Vto3.6V7.76 88.24MHz\nGatingtime:5ms\nBCSCTL1 =CALBC1_12MHZ,\nfCAL(12MHz) 12-MHzcalibration value DCOCTL =CALDCO_12MHZ, 25°C2.2Vto3.6V11.64 1212.36MHz\nGatingtime:5ms\nBCSCTL1 =CALBC1_16MHZ,\nfCAL(16MHz) 16-MHzcalibration value DCOCTL =CALDCO_16MHZ, 25°C3Vto3.6V 151616.48MHz\nGatingtime:2ms\nCalibrated DCOFrequencies -OverallTolerance\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\n1-MHztolerance I:-40°Cto85°C1.8Vto3.6V -5±2+5%overall T:-40°Cto105°C\n8-MHztolerance I:-40°Cto85°C1.8Vto3.6V -5±2+5%overall T:-40°Cto105°C\n12-MHz I:-40°Cto85°C2.2Vto3.6V -5±2+5%tolerance overall T:-40°Cto105°C\n16-MHz I:-40°Cto85°C3Vto3.6V -6±3+6%tolerance overall T:-40°Cto105°C\nBCSCTL1 =CALBC1_1MHZ,1-MHz I:-40°Cto85°CfCAL(1MHz) DCOCTL =CALDCO_1MHZ, 1.8Vto3.6V0.95 11.05MHzcalibration value T:-40°Cto105°CGatingtime:5ms\nBCSCTL1 =CALBC1_8MHZ,8-MHz I:-40°Cto85°CfCAL(8MHz) DCOCTL =CALDCO_8MHZ, 1.8Vto3.6V7.6 88.4MHzcalibration value T:-40°Cto105°CGatingtime:5ms\nBCSCTL1 =CALBC1_12MHZ,12-MHz I:-40°Cto85°CfCAL(12MHz) DCOCTL =CALDCO_12MHZ, 2.2Vto3.6V11.4 1212.6MHzcalibration value T:-40°Cto105°CGatingtime:5ms\nBCSCTL1 =CALBC1_16MHZ,16-MHz I:-40°Cto85°CfCAL(16MHz) DCOCTL =CALDCO_16MHZ, 3Vto3.6V 151617MHzcalibration value T:-40°Cto105°CGatingtime:2ms\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 31\nTA− Temperature − °C0.970.980.991.001.011.021.03\n−50.0 −25.0 0.0 25.0 50.0 75.0 100.0Frequency − MHzVCC= 1.8 V\nVCC= 2.2 V\nVCC= 3.0 V\nVCC= 3.6 V\nVCC− Supply Voltage − V0.970.980.991.001.011.021.03\n1.5 2.0 2.5 3.0 3.5 4.0Frequency − MHz\nTA= −40 °CTA= 25 °CTA= 85 °CTA= 105 °C\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nTypicalCharacteristics -Calibrated 1-MHzDCOFrequency\nCALIBRATED 1-MHzFREQUENCY CALIBRATED 1-MHzFREQUENCY\nvs vs\nTEMPERATURE SUPPLY VOLTAGE\nFigure11. Figure12.\n32SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nDCO Frequency − MHz0.101.0010.00\n0.10 1.00 10.00DCO Wake Time − usRSELx = 0...11\nRSELx = 12...15\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nWake-Up FromLower-Power Modes(LPM3,LPM4)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MIN TYPMAXUNIT\nBCSCTL1 =CALBC1_1MHZ,2DCOCTL =CALDCO_1MHZ\nBCSCTL1 =CALBC1_8MHZ,2.2V,3V 1.5DCOCTL =CALDCO_8MHZ DCOclockwake-uptimetDCO,LPM3/4 µsfromLPM3orLPM4(1)BCSCTL1 =CALBC1_12MHZ,1DCOCTL =CALDCO_12MHZ\nBCSCTL1 =CALBC1_16MHZ,3V 1DCOCTL =CALDCO_16MHZ\nCPUwake-uptimefrom 1/fMCLK+tCPU,LPM3/4LPM3orLPM4(2)tClock,LPM3/4\n(1)TheDCOclockwake-uptimeismeasured fromtheedgeofanexternalwake-upsignal(forexample, portinterrupt) tothefirstclock\nedgeobservable externally onaclockpin(MCLKorSMCLK).\n(2)Parameter applicable onlyifDCOCLK isusedforMCLK.\nTypicalCharacteristics -DCOClockWake-Up TimeFromLPM3orLPM4\nDCOWAKE-UP TIMEFROMLPM3\nvs\nDCOFREQUENCY\nFigure13.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 33\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nCrystalOscillator, XT1,Low-Frequency Mode(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MIN TYPMAXUNIT\nLFXT1oscillator crystalfLFXT1,LF XTS=0,LFXT1Sx =0or1 1.8Vto3.6V 32768 Hzfrequency, LFmode0,1\nLFXT1oscillator logiclevel\nfLFXT1,LF,logic squarewaveinputfrequency, XTS=0,LFXT1Sx =3 1.8Vto3.6V10000 3276850000 Hz\nLFmode\nXTS=0,LFXT1Sx =0,500fLFXT1,LF=32768Hz,CL,eff=6pF Oscillation allowance forOALF kΩLFcrystals XTS=0,LFXT1Sx =0,200fLFXT1,LF=32768Hz,CL,eff=12pF\nXTS=0,XCAPx=0 1\nXTS=0,XCAPx=1 5.5 Integrated effectiveloadCL,eff pFcapacitance, LFmode(2)XTS=0,XCAPx=2 8.5\nXTS=0,XCAPx=3 11\nXTS=0,Measured atP1.0/ACLK,Dutycycle,LFmode 2.2V,3V 30 5070%fLFXT1,LF=32768Hz\nOscillator faultfrequency,fFault,LF XTS=0,LFXT1Sx =3(4)2.2V,3V 10 10000 HzLFmode(3)\n(1)ToimproveEMIontheXT1oscillator, thefollowing guidelines shouldbeobserved.\n(a)Keepthetracebetweenthedeviceandthecrystalasshortaspossible.\n(b)Designagoodgroundplanearoundtheoscillator pins.\n(c)Preventcrosstalk fromotherclockordatalinesintooscillator pinsXINandXOUT.\n(d)AvoidrunningPCBtracesunderneath oradjacenttotheXINandXOUTpins.\n(e)Useassembly materials andpraxistoavoidanyparasiticloadontheoscillator XINandXOUTpins.\n(f)Ifconformal coatingisused,ensurethatitdoesnotinducecapacitive/resistive leakagebetweentheoscillator pins.\n(g)DonotroutetheXOUTlinetotheJTAGheadertosupporttheserialprogramming adapterasshowninotherdocumentation. This\nsignalisnolongerrequiredfortheserialprogramming adapter.\n(2)Includesparasiticbondandpackagecapacitance (approximately 2pFperpin).\nSincethePCBaddsadditional capacitance, itisrecommended toverifythecorrectloadbymeasuring theACLKfrequency. Fora\ncorrectsetup,theeffectiveloadcapacitance shouldalwaysmatchthespecification oftheusedcrystal.\n(3)Frequencies belowtheMINspecification setthefaultflag.Frequencies abovetheMAXspecification donotsetthefaultflag.\nFrequencies inbetweenmightsettheflag.\n(4)Measured withlogic-level inputfrequency butalsoappliestooperation withcrystals.\nInternalVery-Low-Power Low-Frequency Oscillator (VLO)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TA VCC MINTYPMAXUNIT\n-40°Cto85°C 41220\nfVLO VLOfrequency 2.2V,3V kHz\n105°C 22\nI:-40°Cto85°CdfVLO/dT VLOfrequency temperature drift(1)2.2V,3V 0.5 %/°CT:-40°Cto105°C\ndfVLO/dVCC VLOfrequency supplyvoltagedrift(2)25°C 1.8Vto3.6V 4 %/V\n(1)Calculated usingtheboxmethod:\nI:(MAX(-40 to85°C)-MIN(-40to85°C))/MIN(-40to85°C)/(85°C-(-40°C))\nT:(MAX(-40 to105°C)-MIN(-40to105°C))/MIN(-40to105°C)/(105°C-(-40°C))\n(2)Calculated usingtheboxmethod:(MAX(1.8 to3.6V)-MIN(1.8to3.6V))/MIN(1.8to3.6V)/(3.6V-1.8V)\nTimer_A\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYP MAXUNIT\nInternal:SMCLK,ACLK 2.2V 10\nfTA Timer_Aclockfrequency External: TACLK,INCLK MHz\n3V 16 Dutycycle=50%±10%\ntTA,cap Timer_Acapturetiming TA0,TA1 2.2V,3V20 ns\n34SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nVOL− Low-Level Output Voltage − V0.01.02.03.04.05.0\n0.0 0.2 0.4 0.6 0.8 1.0VCC= 2.2 V\nTA= 25°COLI − Low-Level Output Current − mATA= 85°C\nVOL− Low-Level Output V oltage − V0.01.02.03.04.05.0\n0.0 0.2 0.4 0.6 0.8 1.0VCC= 3 V TA= 25°COLI − Low-Level Output Current − mATA= 85°C\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nUSI,Universal SerialInterface (MSP430F20x2, MSP430F20x3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYP MAXUNIT\nExternal: SCLK, 2.2V 10\nfUSIUSIclockfrequency Dutycycle=50%±10%, MHz\n3V 16 SPIslavemode\nUSImoduleinI2Cmode,VOL,I2CLow-level outputvoltageonSDAandSCL 2.2V,3VVSS VSS+0.4VI(OLmax)=1.5mA\nTypicalCharacteristics, USILow-Level OutputVoltageonSDAandSCL\n(MSP430F20x2, MSP430F20x3)\nUSILOW-LEVEL OUTPUT VOLTAGE USILOW-LEVEL OUTPUT VOLTAGE\nvs vs\nOUTPUT CURRENT OUTPUT CURRENT\nFigure14. Figure15.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 35\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nComparator_A+ (MSP430F20x1)(1)\noverrecommended operating free-airtemperature range(unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYP MAXUNIT\n2.2V 25 40\nI(DD) CAON=1,CARSEL =0,CAREF=0 μA\n3V 45 60\n2.2V 30 50 CAON=1,CARSEL =0,CAREF=1/2/3,I(Refladder/RefDiode) μANoloadatP1.0/CA0 andP1.1/CA1 3V 45 71\nCommon-mode inputvoltageVIC CAON=1 2.2V,3V 0 VCC-1Vrange\nVoltageat0.25VCCnode/PCA0=1,CARSEL =1,CAREF=1,V(Ref025) 2.2V,3V0.230.24 0.25VCC NoloadatP1.0/CA0 andP1.1/CA1\nVoltageat0.5VCCnode/PCA0=1,CARSEL =1,CAREF=2,V(Ref050) 2.2V,3V0.470.48 0.5VCC NoloadatP1.0/CA0 andP1.1/CA1\nPCA0=1,CARSEL =1,CAREF=3, 2.2V 390480 540\nV(RefVT) SeeFigure20andFigure21NoloadatP1.0/CA0 andP1.1/CA1, mV\n3V 400490 550 TA=85°C\nVp-VSOffsetvoltage(2)2.2V,3V-30 30mV\nVhys Inputhysteresis CAON=1 2.2V,3V 00.7 1.4mV\nTA=25°C,Overdrive 10mV, 2.2V 80165 300\nWithoutfilter:CAF=0(3)ns\n3V 70120 240 (seeFigure16andFigure17) Response timet(response)(low-high andhigh-low) TA=25°C,Overdrive 10mV, 2.2V 1.41.9 2.8\nWithfilter:CAF=1(3)μs\n3V 0.91.5 2.2 (seeFigure16andFigure17)\n(1)TheleakagecurrentfortheComparator_A+ terminals isidenticaltoIlkg(Px.y)specification.\n(2)Theinputoffsetvoltagecanbecancelled byusingtheCAEXbittoinverttheComparator_A+ inputsonsuccessive measurements. The\ntwosuccessive measurements arethensummedtogether.\n(3)Response timemeasured atP1.3/CAOUT\n36SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nCASHORT\n1\nComparator_A+\nCASHORT = 1CA1 CA0\nVIN+\n−IOUT= 10µA\nOverdrive VCAOUT\nt(response) V+V−\n400 mV\n_+CAON\n0\n1V+0\n1CAF\nLow Pass Filter\nτ≈2.0 µsTo Internal\nModules\nSet CAIFG\nFlagCAOUTV−VCC\n10 V\n0\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nFigure16.BlockDiagram ofComparator_A+ Module\nFigure17.Overdrive Definition\nFigure18.Comparator_A+ ShortResistance TestCondition\nFigure19.Comparator_A+ ShortResistance TestCondition\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 37\nVIN/VCC− Normalized Input Voltage − V/V1.0010.00100.00\n0.0 0.2 0.4 0.6 0.8 1.0Short Resistance − kOhmsVCC= 1.8V\nVCC= 3.6VVCC= 2.2V\nVCC= 3.0V\nTA− Free-Air Temperature − °C400450500550600650\n−45 −25 −5 15 35 55 75 95 115VCC= 3 VV(REFVT)− Reference Volts −mVTypical\nTA− Free-Air Temperature − °C400450500550600650\n−45 −25 −5 15 35 55 75 95 115VCC= 2.2 VV(REFVT)− Reference Volts −mVTypical\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nTypicalCharacteristics, Comparator_A+ (MSP430x20x1)\nV(RefVT) V(RefVT)\nvs vs\nTEMPERATURE TEMPERATURE\n(VCC=3V) (VCC=2.2V)\nFigure20. Figure21.\nSHORTRESISTANCE\nvs\nVIN/VCC\nFigure22.\n38SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\n10-BitADC,PowerSupplyandInputRangeConditions (MSP430F20x2)(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)(1)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\nAnalogsupplyvoltageVCC VSS=0V 2.2 3.6Vrange\nAllAxterminals,AnaloginputvoltageVAx Analoginputsselectedin 0 VCCVrange(2)\nADC10AE register\nfADC10CLK =5MHz, 2.2V 0.521.05\nADC10ON =1,REFON=0, I:-40°Cto85°CIADC10ADC10supplycurrent(3)mAADC10SHT0 =1, T:-40°Cto105°C3V 0.61.2\nADC10SHT1 =0,ADC10DIV =0\nfADC10CLK =5MHz,\nADC10ON =0,REF2_5V =0, 2.2V,3V 0.25 0.4\nReference supply REFON=1,REFOUT =0 I:-40°Cto85°CIREF+current,reference buffer mAT:-40°Cto105°C fADC10CLK =5MHz,disabled(4)\nADC10ON =0,REF2_5V =1, 3V 0.25 0.4\nREFON=1,REFOUT =0\nfADC10CLK =5MHz -40°Cto85°C2.2V,3V 1.11.4Reference buffersupplyADC10ON =0,REFON=1,IREFB,0currentwith mAREF2_5V =0,REFOUT =1, 105°C 2.2V,3V 1.8 ADC10SR =0(4)\nADC10SR =0\nfADC10CLK =5MHz, -40°Cto85°C2.2V,3V 0.50.7Reference buffersupplyADC10ON =0,REFON=1,IREFB,1currentwith mAREF2_5V =0,REFOUT =1, 105°C 2.2V,3V 0.8 ADC10SR =1(4)\nADC10SR =1\nOnlyoneterminalAxselectedatI:-40°Cto85°CCIInputcapacitance 27pFatime T:-40°Cto105°C\nInputMUXON I:-40°Cto85°CRI 0V≤VAx≤VCC 2.2V,3V 2000 Ωresistance T:-40°Cto105°C\n(1)TheleakagecurrentisdefinedintheleakagecurrenttablewithPx.x/Axparameter.\n(2)Theanaloginputvoltagerangemustbewithintheselectedreference voltagerangeVR+toVR-forvalidconversion results.\n(3)Theinternalreference supplycurrentisnotincludedincurrentconsumption parameter IADC10.\n(4)Theinternalreference currentissuppliedviaterminalVCC.Consumption isindependent oftheADC10ON controlbit,unlessa\nconversion isactive.TheREFONbitenablesthebuilt-inreference tosettlebeforestartinganA/Dconversion.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 39\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\n10-BitADC,Built-InVoltageReference (MSP430F20x2)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCCMINTYPMAX UNIT\nIVREF+≤1mA,REF2_5V =0 2.2Positivebuilt-in\nVCC,REF+ reference analog IVREF+≤0.5mA,REF2_5V =1 2.8 V\nsupplyvoltagerangeIVREF+≤1mA,REF2_5V =1 2.9\nIVREF+≤IVREF+max,REF2_5V =0 2.2V,3V1.41 1.51.59 Positivebuilt-inVREF+ Vreference voltage IVREF+≤IVREF+max,REF2_5V =1 3V2.35 2.52.65\n2.2V ±0.5 Maximum VREF+loadILD,VREF+ mAcurrent 3V ±1\nIVREF+=500µA±100µA,\nAnaloginputvoltageVAx≈0.75V, 2.2V,3V ±2\nREF2_5V =0\nVREF+loadregulation LSB\nIVREF+=500µA±100µA,\nAnaloginputvoltageVAx≈1.25V, 3V ±2\nREF2_5V =1\nIVREF+=100µAto900µA,ADC10SR =0 400\nVREF+loadregulation VAx≈0.5xVREF+,3V nsresponse time Errorofconversion result ADC10SR =1 2000\n≤1LSB\nMaximum capacitance IVREF+≤±1mA,CVREF+ 2.2V,3V 100pFatpinVREF+(1)REFON=1,REFOUT =1\nTemperature IVREF+=constantwithTCREF+ 2.2V,3V ±100ppm/°Ccoefficient 0mA≤IVREF+≤1mA\nSettlingtimeofinternal IVREF+=0.5mA,REF2_5V =0,tREFON 3.6V 30µsreference voltage(2)REFON=0to1\nIVREF+=0.5mA, ADC10SR =0 1\nREF2_5V =0,2.2VREFON=1, ADC10SR =1 2.5\nREFBURST =1 SettlingtimeoftREFBURST µsreference buffer(2)IVREF+=0.5mA, ADC10SR =0 2\nREF2_5V =1,3VREFON=1, ADC10SR =1 4.5\nREFBURST =1\n(1)Thecapacitance appliedtotheinternalbufferoperational amplifier, ifswitched toterminalP1.4/SMCLK/A4/VREF+/VeREF+/TCK\n(REFOUT =1),mustbelimited;otherwise, thereference buffermaybecomeunstable.\n(2)Thecondition isthattheerrorinaconversion startedaftertREFONortRefBufislessthan±0.5LSB.\n40SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\n10-BitADC,External Reference (MSP430F20x2)(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINMAXUNIT\nVeREF+>VeREF-,1.4VCCSREF1=1,SREF0=0 Positiveexternalreference inputVeREF+ Vvoltagerange(2)VeREF-≤VeREF+≤VCC-0.15V,1.4 3SREF1=1,SREF0=1(3)\nNegative externalreference inputVeREF- VeREF+>VeREF- 01.2Vvoltagerange(4)\nDifferential externalreference\nΔVeREF inputvoltagerange VeREF+>VeREF-(5)1.4VCCV\nΔVeREF=VeREF+-VeREF-\n0V≤VeREF+≤VCC,±1SREF1=1,SREF0=0\nIVeREF+ StaticinputcurrentintoVeREF+ 2.2V,3V µA\n0V≤VeREF+≤VCC-0.15V≤3V,0SREF1=1,SREF0=1(3)\nIVeREF- StaticinputcurrentintoVeREF- 0V≤VeREF-≤VCC 2.2V,3V ±1µA\n(1)Theexternalreference isusedduringconversion tochargeanddischarge thecapacitance array.Theinputcapacitance, CI,isalsothe\ndynamicloadforanexternalreference duringconversion. Thedynamicimpedance ofthereference supplyshouldfollowthe\nrecommendations onanalog-source impedance toallowthechargetosettlefor10-bitaccuracy.\n(2)Theaccuracy limitstheminimum positiveexternalreference voltage.Lowerreference voltagelevelsmaybeappliedwithreduced\naccuracy requirements.\n(3)Underthiscondition, theexternalreference isinternally buffered. Thereference bufferisactiveandrequiresthereference buffersupply\ncurrentIREFB.Thecurrentconsumption canbelimitedtothesampleandconversion periodwithREBURST =1.\n(4)Theaccuracy limitsthemaximum negativeexternalreference voltage.Higherreference voltagelevelsmaybeappliedwithreduced\naccuracy requirements.\n(5)Theaccuracy limitstheminimum externaldifferential reference voltage.Lowerdifferential reference voltagelevelsmaybeappliedwith\nreducedaccuracy requirements.\n10-BitADC,TimingParameters (MSP430F20x2)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MIN TYPMAXUNIT\nADC10SR =0 0.45 6.3 ADC10inputclockForspecified performance offADC10CLK 2.2V,3V MHzfrequency ADC10linearityparameters ADC10SR =1 0.45 1.5\nADC10built-in ADC10DIVx =0,ADC10SSELx =0,fADC10OSC 2.2V,3V3.7 6.3MHzoscillator frequency fADC10CLK =fADC10OSC\nADC10built-inoscillator, ADC10SSELx =0,2.2V,3V2.06 3.51fADC10CLK =fADC10OSC\ntCONVERT Conversion time µs 13×fADC10CLK fromACLK,MCLKorSMCLK,ADC10DIVx ×ADC10SSELx ≠01/fADC10CLK\nTurnonsettlingtimetADC10ON 100nsoftheADC(1)\n(1)Thecondition isthattheerrorinaconversion startedaftertADC10ONislessthan±0.5LSB.Thereference andinputsignalarealready\nsettled.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 41\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\n10-BitADC,Linearity Parameters (MSP430F20x2)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nEIIntegrallinearityerror 2.2V,3V ±1LSB\nEDDifferential linearityerror 2.2V,3V ±1LSB\nEOOffseterror Sourceimpedance RS<100Ω 2.2V,3V ±1LSB\nEGGainerror 2.2V,3V ±1.1±2LSB\nETTotalunadjusted error 2.2V,3V ±2±5LSB\n10-BitADC,Temperature SensorandBuilt-InVMID(MSP430F20x2)(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\n2.2V 40120 Temperature sensorsupply REFON=0,INCHx=0Ah,ISENSOR µAcurrent(1)TA=25°C 3V 60160\nTCSENSOR ADC10ON =1,INCHx=0Ah(2)2.2V,3V3.443.553.66mV/°C\nVOffset,Sensor Sensoroffsetvoltage ADC10ON =1,INCHx=0Ah(2)-100 100mV\nTemperature sensorvoltageat126513651465TA=105°C(Tversiononly)\nTemperature sensorvoltageat119512951395TA=85°C\nVSENSOR Sensoroutputvoltage(3)2.2V,3V mV\nTemperature sensorvoltageat98510851185TA=25°C\nTemperature sensorvoltageat8959951095TA=0°C\nSampletimerequiredifADC10ON =1,INCHx=0Ah,tSENSOR(sample) 2.2V,3V 30 µschannel10isselected(4)Errorofconversion result≤1LSB\n2.2V N/A CurrentintodivideratIVMID ADC10ON =1,INCHx=0Bh µAchannel11(4)3V N/A\n2.2V 1.06 1.11.14 ADC10ON =1,INCHx=0Bh,VMID VCCdivideratchannel11 VVMID≈0.5×VCC 3V 1.46 1.51.54\n2.2V 1400 SampletimerequiredifADC10ON =1,INCHx=0Bh,tVMID(sample) nschannel11isselected(5)Errorofconversion result≤1LSB 3V 1220\n(1)ThesensorcurrentISENSORisconsumed if(ADC10ON =1andREFON=1),or(ADC10ON =1andINCH=0Ahandsamplesignalis\nhigh).When REFON=1,ISENSORisincludedinIREF+.WhenREFON=0,ISENSORappliesduringconversion ofthetemperature sensor\ninput(INCH=0Ah).\n(2)Thefollowing formulacanbeusedtocalculate thetemperature sensoroutputvoltage:\nVSensor,typ=TCSensor(273+T[°C])+VOffset,sensor [mV]or\nVSensor,typ=TCSensorT[°C]+VSensor(TA=0°C)[mV]\n(3)Resultsbasedoncharacterization and/orproduction test,notTCSensororVOffset,sensor .\n(4)Noadditional currentisneeded.TheVMIDisusedduringsampling.\n(5)Theontime,tVMID(on),isincludedinthesampling time,tVMID(sample) ;noadditional ontimeisneeded.\n42SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nSD16_A, PowerSupplyandRecommended Operating Conditions (MSP430F20x3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\nAnalogsupplyvoltage AVCC=DVCC=VCC,AVCC 2.5 3.6Vrange AVSS=DVSS=VSS=0V\n-40°Cto85°C 7301050\nGAIN:1,2\n105°C 1170\nSD16LP=0, -40°Cto85°C 8101150\nfSD16=1MHz, GAIN:4,8,16\n105°C 1300SD16OSR =256\nAnalogsupplycurrent -40°Cto85°C 11601700\nISD16including internal GAIN:32 3V µA\n105°C 1850 reference\n-40°Cto85°C 7201030\nGAIN:1SD16LP=1, 105°C 1160\nfSD16=0.5MHz,\n-40°Cto85°C 8101150SD16OSR =256GAIN:32\n105°C 1300\nSD16LP=00.03 11.1(Lowpowermodedisabled) SD16inputclockfSD16 3V MHzfrequency SD16LP=10.03 0.5(Lowpowermodeenabled)\nSD16_A, InputRange(MSP430F20x3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYP MAXUNIT\n-(VREF/2)/ +(VREF/2)/Bipolarmode,SD16UNI =0GAIN GAIN Differential fullscaleinputvoltageVID,FSR mVrange(1)+(VREF/2)/Unipolarmode,SD16UNI =1 0GAIN\nSD16GAINx =1 ±500\nSD16GAINx =2 ±250\nSD16GAINx =4 ±125 Differential inputvoltagerangeforVID SD16REFON =1 mVspecified performance(1)SD16GAINx =8 ±62\nSD16GAINx =16 ±31\nSD16GAINx =32 ±15\nSD16GAINx =1 200 InputimpedanceZI fSD16=1MHz 3V kΩ(oneinputpintoAVSS) SD16GAINx =32 75\nSD16GAINx =1 300400 Differential inputimpedanceZID fSD16=1MHz 3V kΩ(IN+toIN-) SD16GAINx =32 100150\nVI Absolute inputvoltagerange AVSS-0.1 AVCCV\nCommon-mode inputvoltageVIC AVSS-0.1 AVCCVrange\n(1)Theanaloginputrangedependsonthereference voltageappliedtoVREF.IfVREFissourcedexternally, thefull-scale rangeisdefined\nbyVFSR+=+(VREF/2)/GAIN andVFSR-=-(VREF/2)/GAIN. Theanaloginputrangeshouldnotexceed80%ofVFSR+orVFSR-.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 43\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nSD16_A, SINADPerformance (fSD16=1MHz,SD16OSRx =1024,SD16REFON =1)\n(MSP430F20x3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPW,N RSA\nPARAMETER TESTCONDITIONS VCC UNIT\nMINTYPMINTYP\nSD16GAINx =1,\nSignalamplitude: VIN=500mV, 84858687\nSignalfrequency: fIN=100Hz\nSD16GAINx =2,\nSignalamplitude: VIN=250mV, 82838283\nSignalfrequency: fIN=100Hz\nSD16GAINx =4,\nSignalamplitude: VIN=125mV, 78797879\nSignalfrequency: fIN=100Hz Signal-to-noise +distortion ratioSINAD1024 3V dB(OSR=1024) SD16GAINx =8,\nSignalamplitude: VIN=62mV, 73747374\nSignalfrequency: fIN=100Hz\nSD16GAINx =16,\nSignalamplitude: VIN=31mV, 68696869\nSignalfrequency: fIN=100Hz\nSD16GAINx =32,\nSignalamplitude: VIN=15mV, 62636263\nSignalfrequency: fIN=100Hz\nSD16_A, SINADPerformance (fSD16=1MHz,SD16OSRx =256,SD16REFON =1)(MSP430F20x3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPW,N RSA\nPARAMETER TESTCONDITIONS VCC UNIT\nMINTYPMINTYP\nSD16GAINx =1,\nSignalamplitude: VIN=500mV, 80818283\nSignalfrequency: fIN=100Hz\nSD16GAINx =2,\nSignalamplitude: VIN=250mV, 74757677\nSignalfrequency: fIN=100Hz\nSD16GAINx =4,\nSignalamplitude: VIN=125mV, 69707172\nSignalfrequency: fIN=100Hz Signal-to-noise +distortion ratioSINAD256 3V dB(OSR=256) SD16GAINx =8,\nSignalamplitude: VIN=62mV, 63646768\nSignalfrequency: fIN=100Hz\nSD16GAINx =16,\nSignalamplitude: VIN=31mV, 58596364\nSignalfrequency: fIN=100Hz\nSD16GAINx =32,\nSignalamplitude: VIN=15mV, 52535758\nSignalfrequency: fIN=100Hz\n44SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nOSR55.060.065.070.075.080.085.090.0\n10.00 100.00 1000.00SINAD − dB\nPW, or NRSA\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nTypicalCharacteristics, SD16_ASINADPerformance OverOSR(MSP430F20x3)\nSINADPERFORMANCE\nvs\nOSR\n(fSD16=1MHz,SD16REFON =1,SD16GAINx =1)\nFigure23.\nSD16_A, Performance (fSD16=1MHz,SD16OSRx =256,SD16REFON =1)(MSP430F20x3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nSD16GAINx =1 0.971.001.02\nSD16GAINx =2 1.901.962.02\nSD16GAINx =4 3.763.863.96\nG Nominalgain 3V\nSD16GAINx =8 7.367.627.84\nSD16GAINx =16 14.5615.0415.52\nSD16GAINx =32 27.2028.3529.76\nΔG/ΔTGaintemperature drift SD16GAINx =1(1)3V 15 ppm/°C\nSD16GAINx =1 ±0.2\nEOS Offseterror 3V %FSR\nSD16GAINx =32 ±1.5\nSD16GAINx =1 ±4±20 Offseterrortemperature ppmΔEOS/ΔT 3Vcoefficient FSR/°C SD16GAINx =32 ±20±100\nSD16GAINx =1,\nCommon-mode inputsignal: >90\nVID=500mV,fIN=50Hz,100Hz Common-mode rejectionCMRR 3V dBratio SD16GAINx =32,\nCommon-mode inputsignal: >75\nVID=16mV,fIN=50Hz,100Hz\nSD16GAINx =1,VIN=500mV,DCPSRDCpowersupplyrejection 2.5Vto3.6V 0.35 %/VVCC=2.5Vto3.6V(2)\nACpowersupplyrejection SD16GAINx =1,ACPSRR 3V >80 dBratio VCC=3V±100mV,fIN=50Hz\n(1)Calculated usingtheboxmethod:(MAX(-40 °Cto85°C)-MIN(-40°Cto85°C))/MIN(-40°Cto85°C)/(85°C-(-40°C))\n(2)Calculated usingtheADCoutputcodeandtheboxmethod:\n(MAX-code(2.5 Vto3.6V)-MIN-code(2.5 Vto3.6V))/MIN-code(2.5 Vto3.6V)/(3.6V-2.5V)\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 45\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nSD16_A, Built-InVoltageReference (MSP430F20x3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\nSD16REFON =1,VREF Internalreference voltage 3V 1.141.201.26 VSD16VMIDON =0\n-40°Cto85°C 3V 190280 SD16REFON =1,IREF Reference supplycurrent µASD16VMIDON =0 105°C 3V 295\nSD16REFON =1,TC Temperature coefficient 3V 1850ppm/°CSD16VMIDON =0\nSD16REFON =1,CREF VREFloadcapacitance 100 nFSD16VMIDON =0(1)\nSD16REFON =1,ILOAD VREF(I)maximum loadcurrent 3V ±200nASD16VMIDON =0\nSD16REFON =0→1,\ntON Turn-ontime SD16VMIDON =0, 3V 5 ms\nCREF=100nF\nSD16REFON =1,DCpowersupplyrejectionDCPSR SD16VMIDON =0, 2.5Vto3.6V 100 µV/VΔVREF/ΔVCCVCC=2.5Vto3.6V\n(1)Thereisnocapacitance requiredonVREF.However, acapacitance ofatleast100nFisrecommended toreduceanyreference voltage\nnoise.\nSD16_A, Reference OutputBuffer(MSP430F20x3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\nSD16REFON =1,VREF,BUF Reference bufferoutputvoltage 3V 1.2 VSD16VMIDON =1\n-40°Cto85°C 385600 Reference supply+reference SD16REFON =1,IREF,BUF 3V µAoutputbufferquiescent current SD16VMIDON =1 105°C 660\nRequired loadcapacitance onSD16REFON =1,CREF(O) 470 nFVREF SD16VMIDON =1\nSD16REFON =1,ILOAD,Max Maximum loadcurrentonVREF 3V ±1mASD16VMIDON =1\nMaximum voltagevariationvs|ILOAD|=0to1mA 3V -15 +15mVloadcurrent\nSD16REFON =0→1,\ntON Turnontime SD16VMIDON =1, 3V 100 µs\nCREF=470nF\nSD16_A, External Reference Input(MSP430F20x3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nVREF(I)Inputvoltagerange SD16REFON =0 3V 11.25 1.5V\nIREF(I)Inputcurrent SD16REFON =0 3V 50nA\n46SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nSD16_A, Temperature Sensor(1)(MSP430F20x3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nTCSensor Sensortemperature coefficient 1.181.321.46mV/°C\nVOffset,Sensor Sensoroffsetvoltage -100 100mV\nTemperature sensorvoltageat435475515TA=85°C\nTemperature sensorvoltageatVSensor Sensoroutputvoltage(2)3V 355395435mVTA=25°C\nTemperature sensorvoltageat320360400TA=0°C\n(1)Valuesarenotbasedoncalculations usingTCSensororVOffset,sensor butonmeasurements.\n(2)Thefollowing formulacanbeusedtocalculate thetemperature sensoroutputvoltage:\nVSensor,typ=TCSensor(273+T[°C])+VOffset,sensor [mV]or\nVSensor,typ=TCSensorT[°C]+VSensor(TA=0°C)[mV]\nFlashMemory\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nTESTPARAMETER VCC MINTYPMAXUNITCONDITIONS\nVCC(PGM/ERASE) Programanderasesupplyvoltage 2.2 3.6V\nfFTG Flashtiminggenerator frequency 257 476kHz\nIPGM SupplycurrentfromVCCduringprogram 2.2V/3.6V 15mA\nIERASE SupplycurrentfromVCCduringerase 2.2V/3.6V 17mA\ntCPT Cumulative programtime(1)2.2V/3.6V 10ms\ntCMErase Cumulative masserasetime 2.2V/3.6V 20 ms\nProgram/erase endurance 104105cycles\ntRetention Dataretention duration TJ=25°C 100 years\ntWord Wordorbyteprogramtime(2)30 tFTG\ntBlock,0 Blockprogramtimeforfirstbyteorword(2)25 tFTG\nBlockprogramtimeforeachadditional byteortBlock,1-63(2)18 tFTGword\ntBlock,End Blockprogramend-sequence waittime(2)6 tFTG\ntMassErase Masserasetime(2)10593 tFTG\ntSegErase Segment erasetime(2)4819 tFTG\n(1)Thecumulative programtimemustnotbeexceeded whenwritingtoa64-byteflashblock.Thisparameter appliestoallprogramming\nmethods: individual word/byte writeandblockwritemodes.\n(2)Thesevaluesarehardwired intotheFlashController \'sstatemachine(tFTG=1/fFTG).\nRAM\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS MINMAXUNIT\nV(RAMh) RAMretention supplyvoltage(1)CPUhalted 1.6 V\n(1)Thisparameter definestheminimum supplyvoltageVCCwhenthedatainRAMremainsunchanged. Noprogramexecution should\nhappenduringthissupplyvoltagecondition.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 47\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nJTAGandSpy-Bi-Wire Interface\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER VCC MINTYPMAXUNIT\nfSBW Spy-Bi-Wire inputfrequency 2.2V,3V 0 20MHz\ntSBW,Low Spy-Bi-Wire lowclockpulselength 2.2V,3V0.025 15µs\ntSBW,En Spy-Bi-Wire enabletime(TESThightoacceptance offirstclockedge(1)) 2.2V,3V 1µs\ntSBW,Ret Spy-Bi-Wire returntonormaloperation time 2.2V,3V15 100µs\n2.2V 0 5MHz\nfTCK TCKinputfrequency(2)\n3V 0 10MHz\nRInternal Internalpulldown resistance onTEST 2.2V,3V256090kΩ\n(1)Toolsaccessing theSpy-Bi-Wire interfaceneedtowaitforthemaximum tSBW,EntimeafterpullingtheTEST/SBWCLK pinhighbefore\napplyingthefirstSBWCLK clockedge.\n(2)fTCKmayberestricted tomeetthetimingrequirements ofthemoduleselected.\nJTAGFuse(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS MINMAXUNIT\nVCC(FB) Supplyvoltageduringfuse-blow condition TA=25°C 2.5 V\nVFB VoltagelevelonTESTforfuseblow 67V\nIFB SupplycurrentintoTESTduringfuseblow 100mA\ntFB Timetoblowfuse 1ms\n(1)Oncethefuseisblown,nofurtheraccesstotheJTAG/Test, Spy-Bi-Wire, andemulation featureispossible, andJTAGisswitched to\nbypassmode.\n48SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.x10 P1DIR.x\nP1IN.x\nP1IRQ.xDEN\nModule X IN10\nModule X OUTP1OUT.x\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.x\nP1IES.xP1IFG.xP1IE.xP1.0/TACLK/ACLK/CA0\nP1.1/TA0/CA1\nP1.2/TA1/CA2\nP1.3/CAOUT/CA310 DVSS\nDVCCP1REN.xCAPD.xPad Logic\nFrom Comparator_A+To Comparator_A+\n1\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nAPPLICATION INFORMATION, MSP430F20X1\nPortP1(P1.0toP1.3)PinSchematics, MSP430F20x1\nTable16.ControlSignal"FromComparator_A+ "\nSIGNAL"FromComparator_A+" =1(1)\nPINNAME FUNCTION\nP2CA4 P2CA0 P2CA3 P2CA2 P2CA1\nP1.0/TACLK/ACLK/CA0 CA0 0 1 N/A N/A N/A\nP1.1/TA0/CA1 CA1 1 0 0 0 1\nOR\nP1.2/TA1/CA2 CA2 1 1 0 1 0\nP1.3/CAOUT/CA3 CA3 N/A N/A 0 1 1\n(1)N/A=Notavailable ornotapplicable\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 49\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nTable17.PortP1(P1.0toP1.3)PinFunctions, MSP430F20x1\nCONTROL BITS/SIGNALS(1)\nPINNAME(P1.x) x FUNCTION\nP1DIR.x P1SEL.x CAPD.x\nP1.0(2)input/output 0/1 0 0\nTimer_A2.TACLK/INCLK 0 1 0\nP1.0/TACLK/ACLK/CA0 0\nACLK 1 1 0\nCA0(3)X X 1\nP1.1(2)input/output 0/1 0 0\nTimer_A2.CCI0A 0 1 0\nP1.1/TA0/CA1 1\nTimer_A2.TA0 1 1 0\nCA1(3)X X 1\nP1.2(2)input/output 0/1 0 0\nTimer_A2.CCI1A 0 1 0\nP1.2/TA1/CA2 2\nTimer_A2.TA1 1 1 0\nCA2(3)X X 1\nP1.3(2)input/output 0/1 0 0\nN/A 0 1 0\nP1.3/CAOUT/CA3 3\nCAOUT 1 1 0\nCA3(3)X X 1\n(1)X=Don\'tcare\n(2)Defaultafterreset(PUC/POR)\n(3)SettingtheCAPD.xbitdisablestheoutputdriverandtheinputSchmitttriggertopreventparasiticcrosscurrentswhenapplyinganalog\nsignals.Selecting theCAxinputpintothecomparator multiplexer withtheP2CAxbitsautomatically disablestheinputbufferforthatpin,\nregardless ofthestateoftheassociated CAPD.xbit.\n50SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.x10 P1DIR.x\nP1IN.x\nP1IRQ.xDEN\nModule X IN10\nModule X OUTP1OUT.x\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.x\nP1IES.xP1IFG.xP1IE.xP1.4/SMCLK/CA4/TCK\nP1.5/TA0/CA5/TMS\nP1.6/TA1/CA6/TDI10 DVSS\nDVCCP1REN.x\nTo JTAG\nFrom JTAG1CAPD.xPad Logic\nFrom Comparator_A+To Comparator_A+\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nPortP1(P1.4toP1.6)PinSchematics, MSP430F20x1\nTable18.ControlSignal"FromComparator_A+ "\nSIGNAL"FromComparator_A+" =1\nPINNAME FUNCTION\nP2CA3 P2CA2 P2CA1\nP1.4/SMCLK/CA4/TCK CA4 1 0 0\nP1.5/TA0/CA5/TMS CA5 1 0 1\nP1.6/TA1/CA6/TDI CA6 1 1 0\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 51\nFrom JTAG\nFrom JTAG (TDO)Bus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.710 P1DIR.7\nP1IN.7\nP1IRQ.7DEN\nModule X IN10\nModule X OUTP1OUT.7\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.7\nP1IES.7P1IFG.7P1IE.7P1.7/CAOUT/CA7/TDO/TDI10 DVSS\nDVCCP1REN.7\nTo JTAG\nFrom JTAG1CAPD.7Pad Logic\nFrom Comparator_A+To Comparator_A+\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nPortP1(P1.7)PinSchematics, MSP430F20x1\nTable19.ControlSignal"FromComparator_A+ "\nSIGNAL"FromComparator_A+" =1\nPINNAME FUNCTION\nP2CA3 P2CA2 P2CA1\nP1.7/CAOUT/CA7/TDO/TDI CA7 1 1 1\n52SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nTable20.PortP1(P1.4toP1.7)PinFunctions, MSP430F20x1\nCONTROL BITS/SIGNALS(2)\nPINNAME(P1.x) x FUNCTION(1)\nP1DIR.x P1SEL.x CAPD.x JTAGMode\nP1.4(3)input/output 0/1 0 0 0\nN/A 0 1 0 0\nP1.4/SMCLK/CA4/TCK 4SMCLK 1 1 0 0\nCA4(4)X X 1 0\nTCK(5)X X X 1\nP1.5(3)input/output 0/1 0 0 0\nN/A 0 1 0 0\nP1.5/TA0/CA5/TMS 5Timer_A2.TA0 1 1 0 0\nCA5(4)X X 1 0\nTMS(5)X X X 1\nP1.6(3)input/output 0/1 0 0 0\nN/A 0 1 0 0\nP1.6/TA1/CA6/TDI 6Timer_A2.TA1 1 1 0 0\nCA6(4)X X 1 0\nTDI(5)X X X 1\nP1.7(3)input/output 0/1 0 0 0\nN/A 0 1 0 0\nP1.7/CAOUT/CA7/TDO/TDI 7CAOUT 1 1 0 0\nCA7(4)X X 1 0\nTDO/TDI(5)(6)X X X 1\n(1)N/A=Notavailable ornotapplicable\n(2)X=Don\'tcare\n(3)Defaultafterreset(PUC/POR)\n(4)SettingtheCAPD.xbitdisablestheoutputdriverandtheinputSchmitttriggertopreventparasiticcrosscurrentswhenapplyinganalog\nsignals.Selecting theCAxinputpintothecomparator multiplexer withtheP2CAxbitsautomatically disablestheinputbufferforthatpin,\nregardless ofthestateoftheassociated CAPD.xbit.\n(5)InJTAGmodetheinternalpullup/down resistorsaredisabled.\n(6)Functioncontrolled byJTAG\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 53\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP2SEL.610 P2DIR.6\nP2IN.6\nP2IRQ.6DEN\nModule X IN10\nModule X OUTP2OUT.6\nInterrupt\nEdge\nSelectQEN\nSet\nP2SEL.6\nP2IES.6P2IFG.6P2IE.6P2.6/XIN/TA110 DVSS\nDVCCP2REN.6Pad LogicLFXT1 Oscillator BCSCTL3.LFXT1Sx = 11\nP2.7/XOUT\nLFXT1 off\n0\n1\n1LFXT1CLK\nP2SEL.7\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nPortP2(P2.6)PinSchematics, MSP430F20x1\nTable21.PortP2(P2.6)PinFunctions, MSP430F20x1\nCONTROL BITS/SIGNALS\nPINNAME(P2.x) x FUNCTION\nP2DIR.x P2SEL.x\nP2.6input/output 0/1 0\nP2.6/XIN/TA1 6XIN(1)(2)0 1\nTimer_A2.TA1 1 1\n(1)Defaultafterreset(PUC/POR)\n(2)XINisusedasdigitalclockinputifthebitsLFXT1Sx inregisterBCSCTL3 aresetto11.\n54SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nLFXT1 off\nP2SEL.6\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP2SEL.710 P2DIR.7\nP2IN.7\nP2IRQ.7DEN\nModule X IN10\nModule X OUTP2OUT.7\nInterrupt\nEdge\nSelectQEN\nSet\nP2SEL.7\nP2IES.7P2IFG.7P2IE.7P2.7/XOUT10 DVSS\nDVCCP2REN.7Pad LogicLFXT1 Oscillator BCSCTL3.LFXT1Sx = 11\n0\n1\n1LFXT1CLKFrom P2.6/XIN P2.6/XIN/TA1\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nPortP2(P2.7)PinSchematics, MSP430F20x1\nTable22.PortP2(P2.7)PinFunctions, MSP430F20x1\nCONTROL BITS/SIGNALS\nPINNAME(P2.x) x FUNCTION\nP2DIR.x P2SEL.x\nP2.7input/output 0/1 0\nP2.7/XOUT 7DVSS 0 1\nXOUT(1)(2)1 1\n(1)Defaultafterreset(PUC/POR)\n(2)IfthepinP2.7/XOUT isusedasaninputacurrentcanflowuntilP2SEL.7 isclearedduetotheoscillator outputdriverconnection tothis\npinafterreset.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 55\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.x10 P1DIR.x\nP1IN.x\nP1IRQ.xDEN\nModule X IN10\nModule X OUTP1OUT.x\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.x\nP1IES.xP1IFG.xP1IE.xP1.0/TACLK/ACLK/A0\nP1.1/TA0/A1\nP1.2/TA1/A210 DVSS\nDVCCP1REN.xADC10AE.xPad Logic\nINCHx = xTo ADC 10\n1\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nAPPLICATION INFORMATION, MSP430F20X2\nPortP1(P1.0toP1.2)PinSchematics, MSP430F20x2\n56SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nTable23.PortP1(P1.0toP1.2)PinFunctions, MSP430F20x2\nCONTROL BITS/SIGNALS(1)(2)\nPINNAME(P1.x) x FUNCTION\nP1DIR.x P1SEL.x ADC10AE.x INCHx\nP1.0(3)input/output 0/1 0 0 N/A\nTimer_A2.TACLK/INCLK 0 1 0 N/A\nP1.0/TACLK/ACLK/A0 0\nACLK 1 1 0 N/A\nA0(4)X X 1 0\nP1.1(3)input/output 0/1 0 0 N/A\nTimer_A2.CCI0A 0 1 0 N/A\nP1.1/TA0/A1 1\nTimer_A2.TA0 1 1 0 N/A\nA1(4)X X 1 1\nP1.2(3)input/output 0/1 0 0 N/A\nTimer_A2.CCI1A 0 1 0 N/A\nP1.2/TA1/A2 2\nTimer_A2.TA1 1 1 0 N/A\nA2(4)X X 1 2\n(1)X=Don\'tcare\n(2)N/A=Notavailable ornotapplicable\n(3)Defaultafterreset(PUC/POR)\n(4)SettingtheADC10AE.x bitdisablestheoutputdriverandtheinputSchmitttriggertopreventparasiticcrosscurrentswhenapplying\nanalogsignals.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 57\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.310 P1DIR.3\nP1IN.3\nP1IRQ.3DEN\nModule X IN10\nModule X OUTP1OUT.3\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.3\nP1IES.3P1IFG.3P1IE.3P1.3/ADC10CLK/\nA3/VREF− /VeREF−10 DVSS\nDVCCP1REN.3ADC10AE.3\n1To ADC 10 VPad Logic\nINCHx = 3A3R−10SREF2\nVSS\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nPortP1(P1.3)PinSchematics, MSP430F20x2\nTable24.PortP1(P1.3)PinFunctions, MSP430F20x2\nCONTROL BITS/SIGNALS(1)(2)\nPINNAME(P1.x) x FUNCTION\nP1DIR.x P1SEL.x ADC10AE.x INCHx\nP1.3(3)input/output 0/1 0 0 N/A\nN/A 0 1 0 N/A\nP1.3/ADC10CLK/A3/ VREF-3ADC10CLK 1 1 0 N/A/VeREF-\nA3(4)X X 1 3\nVREF-/VeREF-(4)(5)X X 1 N/A\n(1)X=Don\'tcare\n(2)N/A=Notavailable ornotapplicable\n(3)Defaultafterreset(PUC/POR)\n(4)SettingtheADC10AE.x bitdisablestheoutputdriverandtheinputSchmitttriggertopreventparasiticcrosscurrentswhenapplying\nanalogsignals.\n(5)Anappliedvoltageisusedasnegativereference ifbitSREF3inregisterADC10CTL0 isset.\n58SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.410 P1DIR.4\nP1IRQ.4DEN\nModule X IN10\nModule X OUTP1OUT.4\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.4\nP1IES.4P1IFG.4P1IE.4P1.4/SMCLK/A4/VREF+/VeREF+/TCK10 DVSS\nDVCCP1REN.4\nTo JTAG\nFrom JTAG1ADC10AE.4Pad Logic\nINCHx = 4A4To/from ADC 10\npositive reference\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nPortP1(P1.4)PinSchematic, MSP430F20x2\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 59\nBus\nKeeper\nENDirection\n0: Input\n1: Output10 P1DIR.5\nP1IN.5\nP1IRQ.5DEN\nModule X IN10\nModule X OUTP1OUT.5\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.5\nP1IES.5P1IFG.5P1IE.5P1.5/TA0/SCLK/A5/TMS10 DVSS\nDVCCP1REN.5\nP1SEL.5\nUSIPE5\nUSI Module Direction1\nTo JTAG\nFrom JTAGADC10AE.5Pad Logic\nINCHx = 5A5\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nPortP1(P1.5)PinSchematics, MSP430F20x2\n60SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nBus\nKeeper\nENDirection\n0: Input\n1: Output10 P1DIR.6\nP1IN.6\nP1IRQ.6DEN\nModule X IN10\nModule X OUTP1OUT.6\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.6\nP1IES.6P1IFG.6P1IE.6P1.6/TA1/SDO/SCL/A6/TDI10 DVSS\nDVCCP1REN.6\nP1SEL.6\nUSIPE6\nUSI Module Direction\nUSI Module Output\n(I2C Mode)1\nTo JTAG\nFrom JTAGADC10AE.6Pad Logic\nINCHx = 6A6\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nPortP1(P1.6)PinSchematics, MSP430F20x2\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 61\nADC10AE.7Pad Logic\nINCHx = 7A7\nBus\nKeeper\nENDirection\n0: Input\n1: Output10 P1DIR.7\nP1IN.7\nP1IRQ.7DEN\nModule X IN10\nModule X OUTP1OUT.7\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.7\nP1IES.7P1IFG.7P1IE.7P1.7/SDI/SDA/A7/TDO/TDI10 DVSS\nDVCCP1REN.7\nP1SEL.7\nUSIPE7\nUSI Module Direction\nFrom JTAG\nFrom JTAG (TDO)USI Module Output\n(I2C Mode)1\nTo JTAG\nFrom JTAG\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nPortP1(P1.7)PinSchematics, MSP430F20x2\n62SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nTable25.PortP1(P1.4toP1.7)PinFunctions, MSP430F20x2\nCONTROL BITS/SIGNALS(1)(2)\nPINNAME(P1.x) x FUNCTION\nP1DIR.x P1SEL.x USIP.x ADC10AE.x INCHx JTAGMode\nP1.4(3)input/output 0/1 0 N/A 0 N/A 0\nN/A 0 1 N/A 0 N/A 0\nSMCLK 1 1 N/A 0 N/A 0P1.4/SMCLK/A4/4VREF+/VeREF+/TCK A4(4)X X N/A 1 4 0\nVREF+/VeREF+(4)(5)X X N/A 1 N/A 0\nTCK(6)X X N/A X X 1\nP1.5(3)input/output 0/1 0 0 0 N/A 0\nN/A 0 1 0 0 N/A 0\nTimer_A2.TA0 1 1 0 0 N/A 0\nP1.5/TA0/SCLK/A5/TMS 5\nSCLK X X 1 0 N/A 0\nA5(4)X X X 1 5 0\nTMS(6)X X X X X 1\nP1.6(3)input/output 0/1 0 0 0 N/A 0\nTimer_A2.CCI1B 0 1 0 0 N/A 0\nTimer_A2.TA1 1 1 0 0 N/A 0\nP1.6/TA1/SDO/SCL/A6/TDI 6\nSDO(SPI)/SCL(I2C) X X 1 0 N/A 0\nA6(4)X X X 1 6 0\nTDI(6)X X X X X 1\nP1.7(3)input/output 0/1 0 0 0 N/A 0\nN/A 0 1 0 0 N/A 0\nDVSS 1 1 0 0 N/A 0\nP1.7/SDI/SDA/A7/TDO/TDI 7\nSDI(SPI)/SDA(I2C) X X 1 0 N/A 0\nA7(4)X X X 1 7 0\nTDO/TDI(6)(7)X X X X X 1\n(1)X=Don\'tcare\n(2)N/A=Notavailable ornotapplicable\n(3)Defaultafterreset(PUC/POR)\n(4)SettingtheADC10AE.x bitdisablestheoutputdriverandtheinputSchmitttriggertopreventparasiticcrosscurrentswhenapplying\nanalogsignals.\n(5)Thereference voltageisoutputifbitREFOUT inregisterADC10CTL0 isset.Anappliedvoltageisusedaspositivereference ifbits\nSREF0/1 inregisterADC10CTL0 aresetto10or11.\n(6)InJTAGmodetheinternalpullup/down resistorsaredisabled.\n(7)Functioncontrolled byJTAG.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 63\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP2SEL.610 P2DIR.6\nP2IN.6\nP2IRQ.6DEN\nModule X IN10\nModule X OUTP2OUT.6\nInterrupt\nEdge\nSelectQEN\nSet\nP2SEL.6\nP2IES.6P2IFG.6P2IE.6P2.6/XIN/TA110 DVSS\nDVCCP2REN.6Pad LogicLFXT1 Oscillator BCSCTL3.LFXT1Sx = 11\nP2.7/XOUT\nLFXT1 off\n0\n1\n1LFXT1CLK\nP2SEL.7\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nPortP2(P2.6)PinSchematics, MSP430F20x2\nTable26.PortP2(P2.6)PinFunctions, MSP430F20x2\nCONTROL BITS/SIGNALS\nPINNAME(P2.x) x FUNCTION\nP2DIR.x P2SEL.x\nP2.6input/output 0/1 0\nP2.6/XIN/TA1 6XIN(1)(2)0 1\nTimer_A2.TA1 1 1\n(1)Defaultafterreset(PUC/POR)\n(2)XINisusedasdigitalclockinputifthebitsLFXT1Sx inregisterBCSCTL3 aresetto11.\n64SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nLFXT1 off\nP2SEL.6\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP2SEL.710 P2DIR.7\nP2IN.7\nP2IRQ.7DEN\nModule X IN10\nModule X OUTP2OUT.7\nInterrupt\nEdge\nSelectQEN\nSet\nP2SEL.7\nP2IES.7P2IFG.7P2IE.7P2.7/XOUT10 DVSS\nDVCCP2REN.7Pad LogicLFXT1 Oscillator BCSCTL3.LFXT1Sx = 11\n0\n1\n1LFXT1CLKFrom P2.6/XIN P2.6/XIN/TA1\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nPortP2(P2.7)PinSchematics, MSP430F20x2\nTable27.PortP2(P2.7)PinFunctions, MSP430F20x2\nCONTROL BITS/SIGNALS\nPINNAME(P2.x) x FUNCTION\nP2DIR.x P2SEL.x\nP2.7input/output 0/1 0\nP2.7/XOUT 7DVSS 0 1\nXOUT(1)(2)1 1\n(1)Defaultafterreset(PUC/POR)\n(2)IfthepinP2.7/XOUT isusedasaninputacurrentcanflowuntilP2SEL.7 isclearedduetotheoscillator outputdriverconnection tothis\npinafterreset.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 65\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.010 P1DIR.0\nP1IN.0\nP1IRQ.0DEN\nModule X IN10\nModule X OUTP1OUT.0\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.0\nP1IES.0P1IFG.0P1IE.0P1.0/ TACLK /ACLK /A0+10 DVSS\nDVCCP1REN .0SD16AE .0Pad Logic INCH =0\nA0+\n1\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nAPPLICATION INFORMATION, MSP430F20X3\nPortP1(P1.0)PinSchematics, MSP430F20x3\n66SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.110 P1DIR.1\nP1IN.1\nP1IRQ.1DEN\nModule X IN10\nModule X OUTP1OUT.1\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.1\nP1IES.1P1IFG.1P1IE.1P1.1/ TA0/A0− /A4+10 DVSS\nDVCCP1REN .1A0−\nSD16AE .110 AVSSPad Logic\nINCH =0INCH =4\nA4+\n1\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nPortP1(P1.1)PinSchematics, MSP430F20x3\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 67\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.210 P1DIR.2\nP1IN.2\nP1IRQ.2DEN\nModule X IN10\nModule X OUTP1OUT.2\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.2\nP1IES.2P1IFG.2P1IE.2P1.2/ TA1/A1+/A4−10 DVSS\nDVCCP1REN .2A4−\nSD16AE .210 AVSSPad Logic\nINCH =4INCH =1\nA1+\n1\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nPortP1(P1.2)PinSchematics, MSP430F20x3\n68SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.310 P1DIR.3\nP1IN.3\nP1IRQ.310 P1OUT.3\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.3\nP1IES.3P1IFG.3P1IE.3P1.3/VREF/A1−10 DVSS\nDVCCP1REN .3A1−\nSD16AE .310 AVSSPad Logic\nINCH =1VREF\n1\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nPortP1(P1.3)PinSchematics, MSP430F20x3\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 69\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nTable28.PortP1(P1.0toP1.3)PinFunctions, MSP430F20x3\nCONTROL BITS/SIGNALS(1)(2)\nPINNAME(P1.x) x FUNCTION\nP1DIR.x P1SEL.x SD16AE.x INCHx\nP1.0(3)input/output 0/1 0 0 N/A\nTimer_A2.TACLK/INCLK 0 1 0 N/A\nP1.0/TACLK/ACLK/A0+ 0\nACLK 1 1 0 N/A\nA0+(4)X X 1 0\nP1.1(3)input/output 0/1 0 0 N/A\nTimer_A2.CCI0A 0 1 0 N/A\nP1.1/TA0/A0-/A4+ 1Timer_A2.TA0 1 1 0 N/A\nA0-(4)(5)X X 1 0\nA4+(4)X X 1 4\nP1.2(3)input/output 0/1 0 0 N/A\nTimer_A2.CCI1A 0 1 0 N/A\nP1.2/TA1/A1+/A4- 2Timer_A2.TA1 1 1 0 N/A\nA1+(4)X X 1 1\nA4-(4)(5)X X 1 4\nP1.3(3)input/output 0/1 0 0 N/A\nP1.3/VREF/A1- 3VREF X 1 0 N/A\nA1-(4)(5)X X 1 1\n(1)X=Don\'tcare\n(2)N/A=Notavailable ornotapplicable\n(3)Defaultafterreset(PUC/POR)\n(4)SettingtheSD16AE.x bitdisablestheoutputdriverandtheinputSchmitttriggertopreventparasiticcrosscurrentswhenapplying\nanalogsignals.\n(5)WithSD16AE.x =0thenegativeinputsareconnected toVSSifthecorresponding inputisselected.\n70SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.410 P1DIR.4\nP1IN.4\nP1IRQ.4DEN\nModule X IN10\nModule X OUTP1OUT.4\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.4\nP1IES.4P1IFG.4P1IE.4P1.4/ SMCLK /A2+/ TCK10 DVSS\nDVCCP1REN .4SD16AE .4Pad Logic INCH =2\nA2+\nTo JTAG\nFrom JTAG1\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nPortP1(P1.4)PinSchematics, MSP430F20x3\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 71\nBus\nKeeper\nENDirection\n0: Input\n1: Output10 P1DIR.5\nP1IN.5\nP1IRQ.5DEN\nModule X IN10\nModule X OUTP1OUT.5\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.5\nP1IES.5P1IFG.5P1IE.5P1.5/ TA0/SCLK /A2− / TMS10 DVSS\nDVCCP1REN .5SD16AE .5Pad Logic\nA2−\n10 AVSSINCH =2\nP1SEL.5\nUSIPE 5\nUSI Module Direction1\nTo JTAG\nFrom JTAG\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nPortP1(P1.5)PinSchematics, MSP430F20x3\n72SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nBus\nKeeper\nENDirection\n0: Input\n1: Output10 P1DIR.6\nP1IN.6\nP1IRQ.6DEN\nModule X IN10\nModule X OUTP1OUT.6\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.6\nP1IES.6P1IFG.6P1IE.6P1.6/ TA1/SDO /SCL/A3+/TDI10 DVSS\nDVCCP1REN .6SD16AE .6Pad Logic\nP1SEL.6\nUSIPE 6\nUSI Module Direction\nUSI Module Output\n(I2C Mode)INCH =3\nA3+\n1\nTo JTAG\nFrom JTAG\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nPortP1(P1.6)PinSchematics, MSP430F20x3\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 73\nBus\nKeeper\nENDirection\n0: Input\n1: Output10 P1DIR.x\nP1IN.x\nP1IRQ.xDEN\nModule X IN10\nModule X OUTP1OUT.x\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.x\nP1IES.xP1IFG.xP1IE.xP1.7/SDI/SDA/A3− / TDO /TDI10 DVSS\nDVCCP1REN .xSD16AE .xPad Logic\nA3−\n10 AVSSINCH =3\nP1SEL.x\nUSIPE 7\nUSI Module Direction\nFrom JTAG\nFrom JTAG ( TDO )USI Module Output\n(I2C Mode )1\nTo JTAG\nFrom JTAG\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nPortP1(P1.7)PinSchematics, MSP430F20x3\n74SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nTable29.PortP1(P1.4toP1.7)PinFunctions, MSP430F20x3\nCONTROL BITS/SIGNALS(1)(2)\nPINNAME(P1.x) x FUNCTION\nP1DIR.x P1SEL.x USIP.x SD16AE.x INCHx JTAGMode\nP1.4(3)input/output 0/1 0 N/A 0 N/A 0\nN/A 0 1 N/A 0 N/A 0\nP1.4/SMCLK/A2+/TCK 4SMCLK 1 1 N/A 0 N/A 0\nA2+(4)X X N/A 1 2 0\nTCK(5)X X N/A X X 1\nP1.5(3)input/output 0/1 0 0 0 N/A 0\nN/A 0 1 0 0 N/A 0\nTimer_A2.TA0 1 1 0 0 N/A 0\nP1.5/TA0/SCLK/A2-/TMS 5\nSCLK X X 1 0 N/A 0\nA2-(4)(6)X X X 1 2 0\nTMS(5)X X X X X 1\nP1.6(3)input/output 0/1 0 0 0 N/A 0\nTimer_A2.CCI1B 0 1 0 0 N/A 0\nTimer_A2.TA1 1 1 0 0 N/A 0 P1.6/TA1/SDO/SCL/6A3+/TDISDO(SPI)/SCL(I2C) X X 1 0 N/A 0\nA3+(4)X X X 1 3 0\nTDI(5)X X X X X 1\nP1.7(3)input/output 0/1 0 0 0 N/A 0\nN/A 0 1 0 0 N/A 0\nDVSS 1 1 0 0 N/A 0P1.7/SDI/SDA/A3-/7TDO/TDI SDI(SPI)/SDA(I2C) X X 1 0 N/A 0\nA3-(4)(6)X X X 1 3 0\nTDO/TDI(7)(5)X X X X X 1\n(1)X=Don\'tcare\n(2)N/A=Notavailable ornotapplicable\n(3)Defaultafterreset(PUC/POR)\n(4)SettingtheSD16AE.x bitdisablestheoutputdriverandtheinputSchmitttriggertopreventparasiticcrosscurrentswhenapplying\nanalogsignals.\n(5)InJTAGmode,theinternalpullupandpulldown resistorsaredisabled.\n(6)WithSD16AE.x =0thenegativeinputsareconnected toVSSifthecorresponding inputisselected.\n(7)Functioncontrolled byJTAG\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 75\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP2SEL.610 P2DIR.6\nP2IN.6\nP2IRQ.6DEN\nModule X IN10\nModule X OUTP2OUT.6\nInterrupt\nEdge\nSelectQEN\nSet\nP2SEL.6\nP2IES.6P2IFG.6P2IE.6P2.6/XIN/TA110 DVSS\nDVCCP2REN.6Pad LogicLFXT1 Oscillator BCSCTL3.LFXT1Sx = 11\nP2.7/XOUT\nLFXT1 off\n0\n1\n1LFXT1CLK\nP2SEL.7\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nPortP2(P2.6)PinSchematics, MSP430F20x3\nTable30.PortP2(P2.6)PinFunctions, MSP430F20x3\nCONTROL BITS/SIGNALS\nPINNAME(P2.x) x FUNCTION\nP2DIR.x P2SEL.x\nP2.6input/output 0/1 0\nP2.6/XIN/TA1 6XIN(1)(2)0 1\nTimer_A2.TA1 1 1\n(1)Defaultafterreset(PUC/POR)\n(2)XINisusedasdigitalclockinputifthebitsLFXT1Sx inregisterBCSCTL3 aresetto11.\n76SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nLFXT1 off\nP2SEL.6\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP2SEL.710 P2DIR.7\nP2IN.7\nP2IRQ.7DEN\nModule X IN10\nModule X OUTP2OUT.7\nInterrupt\nEdge\nSelectQEN\nSet\nP2SEL.7\nP2IES.7P2IFG.7P2IE.7P2.7/XOUT10 DVSS\nDVCCP2REN.7Pad LogicLFXT1 Oscillator BCSCTL3.LFXT1Sx = 11\n0\n1\n1LFXT1CLKFrom P2.6/XIN P2.6/XIN/TA1\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nwww.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012\nPortP2(P2.7)PinSchematics, MSP430F20x3\nTable31.PortP2(P2.7)PinFunctions, MSP430F20x3\nCONTROL BITS/SIGNALS\nPINNAME(P2.x) x FUNCTION\nP2DIR.x P2SEL.x\nP2.7input/output 0/1 0\nP2.7/XOUT 7DVSS 0 1\nXOUT(1)(2)1 1\n(1)Defaultafterreset(PUC/POR)\n(2)IfthepinP2.7/XOUT isusedasaninputacurrentcanflowuntilP2SEL.7 isclearedduetotheoscillator outputdriverconnection tothis\npinafterreset.\nCopyright ©2005–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 77\nMSP430F20x3\nMSP430F20x2\nMSP430F20x1\nSLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com\nREVISION HISTORY\nLITERATURESUMMARYNUMBER\nSLAS491 Preliminary PRODUCT PREVIEW datasheetrelease\nProduction datasheetreleaseforMSP430F20x3I.SLAS491AUpdatedspecification andaddedcharacterization graphs.\nProduction datasheetreleaseforMSP430F20x3T, MSP430F20x1I andMSP430F20x1T.\n105°Ccharacterization resultsadded.\nSD16_ASINADcharacterization resultsforMSP430F20x3.\nRSApackageadded.\nSLAS491BUpdatedSD16_APowerSupplyRejection specification.\nDCOCalibration Registernames:lowercase"z"changedtouppercase"Z".\nVhys(B_IT-)MAXspecification increased from180mVto210mV.\nMINandMAXpercentages for"calibrated DCOfrequencies -tolerance oversupplyvoltageVCC"corrected from2.5%to\n3.0%tomatchthespecified frequency ranges.\nSLAS491C Production datasheetreleaseforMSP430F20x2I andMSP430F20x2T.\nChanged fACLKto0HzinILPM4testconditions inLow-Power ModeSupplyCurrents(IntoVCC)Excluding ExternalSLAS491DCurrent.\nSLAS491E Changed Tstgmaximum forprogrammed devicesto150°CinAbsolute Maximum Ratings.\nSLAS491F AddedADC10datatransferregisterstoPeripheral FileMap\nChanged TestConditions for"Dutycycle,LFmode"inCrystalOscillator, XT1,Low-Frequency Mode.\nSLAS491G Changed note(1)on10-BitADC,Built-InVoltageReference .\nChanged USIP.xControlBitsinTable25andTable29.\nSLAS491H Changed Tstg,Programmed device,to-55°Cto150°CinAbsolute Maximum Ratings.\nAddedtypicalvaluetestconditions toRecommended Operating Conditions .SLAS491I\nAddednote(2)toPORandBrownout Reset(BOR).\n78SubmitDocumentation Feedback Copyright ©2005–2012,TexasInstruments Incorporated\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Jan-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430F2001IN ACTIVE PDIP N1425RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MSP430F2001\nMSP430F2001IPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 F2001\nMSP430F2001IPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 F2001\nMSP430F2001IRSAR ACTIVE QFN RSA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 M430F\n2001\nMSP430F2001IRSAT ACTIVE QFN RSA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 M430F\n2001\nMSP430F2001TN ACTIVE PDIP N1425RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 MSP430F2001T\nMSP430F2001TPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 F2001T\nMSP430F2001TPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 F2001T\nMSP430F2001TRSAR ACTIVE QFN RSA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 M430F\n2001T\nMSP430F2001TRSAT ACTIVE QFN RSA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 M430F\n2001T\nMSP430F2002IN ACTIVE PDIP N1425RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MSP430F2002\nMSP430F2002IPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 F2002\nMSP430F2002IPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 F2002\nMSP430F2002IRSAR ACTIVE QFN RSA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 M430F\n2002\nMSP430F2002IRSAT ACTIVE QFN RSA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 M430F\n2002\nMSP430F2002TN ACTIVE PDIP N1425RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 MSP430F2002T\nMSP430F2002TPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 F2002T\nMSP430F2002TPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 F2002T\nMSP430F2002TRSAR ACTIVE QFN RSA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 M430F\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Jan-2021\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n2002T\nMSP430F2002TRSAT ACTIVE QFN RSA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 M430F\n2002T\nMSP430F2003IN ACTIVE PDIP N1425RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MSP430F2003\nMSP430F2003IPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 F2003\nMSP430F2003IPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 F2003\nMSP430F2003IRSAR ACTIVE QFN RSA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 M430F\n2003\nMSP430F2003IRSAT ACTIVE QFN RSA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 M430F\n2003\nMSP430F2003TN ACTIVE PDIP N1425RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 MSP430F2003T\nMSP430F2003TPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 F2003T\nMSP430F2003TPWR ACTIVE TSSOP PW142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 F2003T\nMSP430F2003TRSAR ACTIVE QFN RSA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 M430F\n2003T\nMSP430F2003TRSAT ACTIVE QFN RSA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 M430F\n2003T\nMSP430F2011IN ACTIVE PDIP N1425RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MSP430F2011\nMSP430F2011IPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 F2011\nMSP430F2011IPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 F2011\nMSP430F2011IRSAR ACTIVE QFN RSA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 M430F\n2011\nMSP430F2011IRSAT ACTIVE QFN RSA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 M430F\n2011\nMSP430F2011TN ACTIVE PDIP N1425RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 MSP430F2011T\nMSP430F2011TPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 F2011T\nMSP430F2011TPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 F2011T\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Jan-2021\nAddendum-Page 3Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430F2011TRSAR ACTIVE QFN RSA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 M430F\n2011T\nMSP430F2011TRSAT ACTIVE QFN RSA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 M430F\n2011T\nMSP430F2012IN ACTIVE PDIP N1425RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MSP430F2012\nMSP430F2012IPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 F2012\nMSP430F2012IPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 F2012\nMSP430F2012IRSAR ACTIVE QFN RSA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 M430F\n2012\nMSP430F2012IRSAT ACTIVE QFN RSA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 M430F\n2012\nMSP430F2012TN ACTIVE PDIP N1425RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 MSP430F2012T\nMSP430F2012TPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 F2012T\nMSP430F2012TPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 F2012T\nMSP430F2012TRSAR ACTIVE QFN RSA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 M430F\n2012T\nMSP430F2012TRSAT ACTIVE QFN RSA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 M430F\n2012T\nMSP430F2013IN ACTIVE PDIP N1425RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 MSP430F2013\nMSP430F2013IPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 F2013\nMSP430F2013IPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 F2013\nMSP430F2013IRSAR ACTIVE QFN RSA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 M430F\n2013\nMSP430F2013IRSAT ACTIVE QFN RSA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 M430F\n2013\nMSP430F2013TN ACTIVE PDIP N1425RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 MSP430F2013T\nMSP430F2013TPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 F2013T\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Jan-2021\nAddendum-Page 4Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430F2013TPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 F2013T\nMSP430F2013TRSAR ACTIVE QFN RSA 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 M430F\n2013T\nMSP430F2013TRSAT ACTIVE QFN RSA 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 M430F\n2013T\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Jan-2021\nAddendum-Page 5 \n OTHER QUALIFIED VERSIONS OF MSP430F2013 :\n•Enhanced Product: MSP430F2013-EP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 11-Aug-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nMSP430F2001IRSAR QFN RSA 163000 330.0 12.44.254.251.158.012.0 Q2\nMSP430F2001IRSAT QFN RSA 16250 180.0 12.44.254.251.158.012.0 Q2\nMSP430F2001TPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nMSP430F2001TRSAR QFN RSA 163000 330.0 12.44.254.251.158.012.0 Q2\nMSP430F2001TRSAT QFN RSA 16250 180.0 12.44.254.251.158.012.0 Q2\nMSP430F2002IPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nMSP430F2002IRSAR QFN RSA 163000 330.0 12.44.254.251.158.012.0 Q2\nMSP430F2002IRSAT QFN RSA 16250 180.0 12.44.254.251.158.012.0 Q2\nMSP430F2002TPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nMSP430F2002TRSAR QFN RSA 163000 330.0 12.44.254.251.158.012.0 Q2\nMSP430F2002TRSAT QFN RSA 16250 180.0 12.44.254.251.158.012.0 Q2\nMSP430F2003IRSAR QFN RSA 163000 330.0 12.44.254.251.158.012.0 Q2\nMSP430F2003IRSAT QFN RSA 16250 180.0 12.44.254.251.158.012.0 Q2\nMSP430F2003TPWR TSSOP PW142500 330.0 12.4 6.95.61.68.012.0 Q1\nMSP430F2003TRSAR QFN RSA 163000 330.0 12.44.254.251.158.012.0 Q2\nMSP430F2003TRSAT QFN RSA 16250 180.0 12.44.254.251.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 11-Aug-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nMSP430F2011IRSAR QFN RSA 163000 330.0 12.44.254.251.158.012.0 Q2\nMSP430F2011IRSAT QFN RSA 16250 180.0 12.44.254.251.158.012.0 Q2\nMSP430F2011TPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nMSP430F2011TRSAT QFN RSA 16250 180.0 12.44.254.251.158.012.0 Q2\nMSP430F2012IRSAT QFN RSA 16250 180.0 12.44.254.251.158.012.0 Q2\nMSP430F2012TPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nMSP430F2012TRSAR QFN RSA 163000 330.0 12.44.254.251.158.012.0 Q2\nMSP430F2012TRSAT QFN RSA 16250 180.0 12.44.254.251.158.012.0 Q2\nMSP430F2013IRSAT QFN RSA 16250 180.0 12.44.254.251.158.012.0 Q2\nMSP430F2013TPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nMSP430F2013TRSAR QFN RSA 163000 330.0 12.44.254.251.158.012.0 Q2\nMSP430F2013TRSAT QFN RSA 16250 180.0 12.44.254.251.158.012.0 Q2\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 11-Aug-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nMSP430F2001IRSAR QFN RSA 163000 367.0 367.0 35.0\nMSP430F2001IRSAT QFN RSA 16250 210.0 185.0 35.0\nMSP430F2001TPWR TSSOP PW 142000 356.0 356.0 35.0\nMSP430F2001TRSAR QFN RSA 163000 367.0 367.0 35.0\nMSP430F2001TRSAT QFN RSA 16250 210.0 185.0 35.0\nMSP430F2002IPWR TSSOP PW 142000 356.0 356.0 35.0\nMSP430F2002IRSAR QFN RSA 163000 367.0 367.0 35.0\nMSP430F2002IRSAT QFN RSA 16250 210.0 185.0 35.0\nMSP430F2002TPWR TSSOP PW 142000 356.0 356.0 35.0\nMSP430F2002TRSAR QFN RSA 163000 367.0 367.0 35.0\nMSP430F2002TRSAT QFN RSA 16250 210.0 185.0 35.0\nMSP430F2003IRSAR QFN RSA 163000 367.0 367.0 35.0\nMSP430F2003IRSAT QFN RSA 16250 210.0 185.0 35.0\nMSP430F2003TPWR TSSOP PW 142500 356.0 356.0 35.0\nMSP430F2003TRSAR QFN RSA 163000 367.0 367.0 35.0\nMSP430F2003TRSAT QFN RSA 16250 210.0 185.0 35.0\nMSP430F2011IRSAR QFN RSA 163000 367.0 367.0 35.0\nMSP430F2011IRSAT QFN RSA 16250 210.0 185.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 11-Aug-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nMSP430F2011TPWR TSSOP PW 142000 356.0 356.0 35.0\nMSP430F2011TRSAT QFN RSA 16250 210.0 185.0 35.0\nMSP430F2012IRSAT QFN RSA 16250 210.0 185.0 35.0\nMSP430F2012TPWR TSSOP PW 142000 356.0 356.0 35.0\nMSP430F2012TRSAR QFN RSA 163000 367.0 367.0 35.0\nMSP430F2012TRSAT QFN RSA 16250 210.0 185.0 35.0\nMSP430F2013IRSAT QFN RSA 16250 210.0 185.0 35.0\nMSP430F2013TPWR TSSOP PW 142000 356.0 356.0 35.0\nMSP430F2013TRSAR QFN RSA 163000 367.0 367.0 35.0\nMSP430F2013TRSAT QFN RSA 16250 210.0 185.0 35.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 11-Aug-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nMSP430F2001IN N PDIP 14 25 506 13.97 11230 4.32\nMSP430F2001IPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2001IPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2001TN N PDIP 14 25 506 13.97 11230 4.32\nMSP430F2001TPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2001TPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2002IN N PDIP 14 25 506 13.97 11230 4.32\nMSP430F2002IPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2002IPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2002TN N PDIP 14 25 506 13.97 11230 4.32\nMSP430F2002TPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2002TPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2003IN N PDIP 14 25 506 13.97 11230 4.32\nMSP430F2003IPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2003IPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2003TN N PDIP 14 25 506 13.97 11230 4.32\nMSP430F2003TPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2003TPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2011IN N PDIP 14 25 506 13.97 11230 4.32\nMSP430F2011IPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2011IPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2011TN N PDIP 14 25 506 13.97 11230 4.32\nMSP430F2011TPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2011TPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2012IN N PDIP 14 25 506 13.97 11230 4.32\nMSP430F2012IPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2012IPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2012TN N PDIP 14 25 506 13.97 11230 4.32\nMSP430F2012TPW PW TSSOP 14 90 530 10.2 3600 3.5\nPack Materials-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 11-Aug-2023\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nMSP430F2012TPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2013IN N PDIP 14 25 506 13.97 11230 4.32\nMSP430F2013IPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2013IPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2013TN N PDIP 14 25 506 13.97 11230 4.32\nMSP430F2013TPW PW TSSOP 14 90 530 10.2 3600 3.5\nMSP430F2013TPW PW TSSOP 14 90 530 10.2 3600 3.5\nPack Materials-Page 6\n\n\n\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: MSP430F2013TPWR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.8V to 3.6V
  - Flash Programming Voltage: 2.2V to 3.6V
- **Current Ratings**: 
  - Active Mode: 220 µA at 1 MHz, 2.2V
  - Standby Mode: 0.5 µA
  - Off Mode (RAM Retention): 0.1 µA
- **Power Consumption**: 
  - Active Mode: 220 µA at 1 MHz
  - Standby Mode: 0.5 µA
  - Off Mode: 0.1 µA
- **Operating Temperature Range**: 
  - Standard: -40°C to 85°C
  - Extended: -40°C to 105°C
- **Package Type**: 
  - Available in 14-Pin Plastic Small-Outline Thin Package (TSSOP), 14-Pin Plastic Dual Inline Package (PDIP), and 16-Pin QFN.
- **Special Features**: 
  - Ultra-low power consumption with multiple low-power modes.
  - Integrated 10-bit ADC (MSP430F20x2) and 16-bit Sigma-Delta ADC (MSP430F20x3).
  - Universal Serial Interface (USI) supporting SPI and I2C.
  - On-chip comparator for analog signal processing.
  - Brownout detector for power management.
- **Moisture Sensitive Level**: 
  - MSL Level 1 per JEDEC J-STD-020E.

#### Description:
The **MSP430F2013TPWR** is a member of the Texas Instruments MSP430 family of ultra-low-power mixed-signal microcontrollers. It features a 16-bit RISC architecture optimized for low power consumption, making it suitable for battery-operated devices. The device includes a variety of integrated peripherals, including a 10-bit ADC, a 16-bit timer, and a universal serial interface, which enhance its functionality for various applications.

#### Typical Applications:
- **Sensor Systems**: The MSP430F2013 is commonly used in sensor applications where it captures analog signals, converts them to digital values, and processes the data for display or transmission to a host system.
- **Portable Measurement Devices**: Its low power consumption and multiple low-power modes make it ideal for portable measurement applications, extending battery life.
- **Data Acquisition Systems**: The integrated ADC allows for effective data acquisition from various sensors.
- **Wireless Communication**: The USI interface supports communication protocols like SPI and I2C, making it suitable for wireless sensor networks and other communication applications.

This microcontroller is particularly well-suited for applications requiring efficient power management and compact design, making it a popular choice in the embedded systems market.