//! SIMD Optimization Module
//!
//! Provides SIMD (Single Instruction Multiple Data) optimizations for mobile platforms,
//! focusing on ARM NEON and Advanced SIMD instructions.

use super::KernelType;
use crate::MobilePlatform;
use trustformers_core::error::Result;

/// SIMD instruction set
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum SimdInstructions {
    /// ARM NEON (ARMv7/ARMv8)
    Neon,
    /// ARM SVE (Scalable Vector Extension)
    Sve,
    /// Advanced SIMD (ARMv8)
    AdvSimd,
    /// No SIMD available
    None,
}

/// Vectorization strategy
#[derive(Debug, Clone)]
pub struct VectorizationStrategy {
    /// Target instruction set
    pub instruction_set: SimdInstructions,
    /// Vector width in bits
    pub vector_width: usize,
    /// Preferred data type
    pub data_type: SimdDataType,
    /// Alignment requirements
    pub alignment: usize,
}

/// SIMD data types
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum SimdDataType {
    Float32,
    Float16,
    Int8,
    Int16,
    Int32,
}

/// SIMD optimizer
pub struct SimdOptimizer {
    platform: MobilePlatform,
    available_instructions: Vec<SimdInstructions>,
    capabilities: SimdCapabilities,
}

/// SIMD capabilities
#[derive(Debug, Clone)]
struct SimdCapabilities {
    has_fma: bool,
    has_dot_product: bool,
    has_fp16: bool,
    has_bf16: bool,
    has_int8_matmul: bool,
    max_vector_width: usize,
}

impl SimdOptimizer {
    /// Create new SIMD optimizer
    pub fn new(platform: MobilePlatform) -> Self {
        let available_instructions = Self::detect_simd_support(&platform);
        let capabilities = Self::detect_capabilities(&platform, &available_instructions);

        Self {
            platform,
            available_instructions,
            capabilities,
        }
    }

    /// Check if kernel can be vectorized
    pub fn can_vectorize(&self, kernel: &KernelType) -> bool {
        if self.available_instructions.is_empty() {
            return false;
        }

        matches!(
            kernel,
            KernelType::Conv2d
                | KernelType::Linear
                | KernelType::BatchNorm
                | KernelType::Activation
                | KernelType::Pooling
                | KernelType::Custom(_)
        )
    }

    /// Vectorize kernel
    pub fn vectorize_kernel(
        &self,
        kernel: &KernelType,
        input_shapes: &[Vec<usize>],
    ) -> Result<KernelType> {
        let strategy = self.select_vectorization_strategy(kernel, input_shapes)?;

        match strategy.instruction_set {
            SimdInstructions::Neon => self.vectorize_with_neon(kernel, &strategy),
            SimdInstructions::AdvSimd => self.vectorize_with_advsimd(kernel, &strategy),
            SimdInstructions::Sve => self.vectorize_with_sve(kernel, &strategy),
            SimdInstructions::None => Ok(kernel.clone()),
        }
    }

    /// Get optimal vector width for data type
    pub fn optimal_vector_width(&self, data_type: SimdDataType) -> usize {
        let base_width = self.capabilities.max_vector_width;

        match data_type {
            SimdDataType::Float32 => base_width / 32,
            SimdDataType::Float16 => base_width / 16,
            SimdDataType::Int8 => base_width / 8,
            SimdDataType::Int16 => base_width / 16,
            SimdDataType::Int32 => base_width / 32,
        }
    }

    // Private helper methods

    fn detect_simd_support(platform: &MobilePlatform) -> Vec<SimdInstructions> {
        let mut instructions = Vec::new();

        match platform {
            MobilePlatform::Ios => {
                // Real iOS *devices* are exclusively `aarch64` and do have
                // NEON/AdvSIMD, but an iOS Simulator build can target
                // `x86_64-apple-ios` (Intel Mac host) with no ARM SIMD unit
                // at all. The previous unconditional push here meant an
                // `x86_64-apple-ios` build claimed NEON/AdvSIMD support it
                // does not have -- the same `target_arch` guard `Android`
                // and `Generic` below already use.
                if cfg!(target_arch = "aarch64") {
                    instructions.push(SimdInstructions::Neon);
                    instructions.push(SimdInstructions::AdvSimd);
                }
            },
            MobilePlatform::Android => {
                // Most Android devices have NEON
                if cfg!(target_arch = "aarch64") {
                    instructions.push(SimdInstructions::Neon);
                    instructions.push(SimdInstructions::AdvSimd);
                } else if cfg!(target_arch = "arm") {
                    instructions.push(SimdInstructions::Neon);
                }
            },
            MobilePlatform::Generic => {
                if cfg!(any(target_arch = "aarch64", target_arch = "arm")) {
                    instructions.push(SimdInstructions::Neon);
                }
            },
        }

        instructions
    }

    fn detect_capabilities(
        platform: &MobilePlatform,
        instructions: &[SimdInstructions],
    ) -> SimdCapabilities {
        let mut caps = SimdCapabilities {
            has_fma: false,
            has_dot_product: false,
            has_fp16: false,
            has_bf16: false,
            has_int8_matmul: false,
            max_vector_width: 64,
        };

        if instructions.contains(&SimdInstructions::AdvSimd) {
            caps.has_fma = true;
            caps.has_fp16 = true;
            caps.max_vector_width = 128;

            // Modern ARM cores have dot product
            if matches!(platform, MobilePlatform::Ios) {
                caps.has_dot_product = true;
                caps.has_int8_matmul = true;
            }
        } else if instructions.contains(&SimdInstructions::Neon) {
            caps.max_vector_width = 128;
            caps.has_fma = cfg!(target_arch = "aarch64");
        }

        caps
    }

    fn select_vectorization_strategy(
        &self,
        kernel: &KernelType,
        input_shapes: &[Vec<usize>],
    ) -> Result<VectorizationStrategy> {
        // Select best instruction set
        let instruction_set =
            self.available_instructions.first().copied().unwrap_or(SimdInstructions::None);

        // Select data type based on kernel and capabilities
        let data_type = if self.capabilities.has_fp16 && self.should_use_fp16(kernel) {
            SimdDataType::Float16
        } else if self.should_use_int8(kernel) {
            SimdDataType::Int8
        } else {
            SimdDataType::Float32
        };

        let vector_width = self.capabilities.max_vector_width;
        let alignment = if vector_width >= 128 { 16 } else { 8 };

        Ok(VectorizationStrategy {
            instruction_set,
            vector_width,
            data_type,
            alignment,
        })
    }

    fn should_use_fp16(&self, kernel: &KernelType) -> bool {
        // Use FP16 for memory-bound operations
        matches!(kernel, KernelType::Activation | KernelType::BatchNorm)
    }

    fn should_use_int8(&self, kernel: &KernelType) -> bool {
        // Use INT8 for operations that benefit from quantization
        false // Would check model quantization settings
    }

    fn vectorize_with_neon(
        &self,
        kernel: &KernelType,
        strategy: &VectorizationStrategy,
    ) -> Result<KernelType> {
        let vectorized_name = format!("Neon{:?}", kernel);
        Ok(KernelType::Custom(vectorized_name))
    }

    fn vectorize_with_advsimd(
        &self,
        kernel: &KernelType,
        strategy: &VectorizationStrategy,
    ) -> Result<KernelType> {
        let vectorized_name = format!("AdvSimd{:?}", kernel);
        Ok(KernelType::Custom(vectorized_name))
    }

    fn vectorize_with_sve(
        &self,
        kernel: &KernelType,
        strategy: &VectorizationStrategy,
    ) -> Result<KernelType> {
        let vectorized_name = format!("Sve{:?}", kernel);
        Ok(KernelType::Custom(vectorized_name))
    }
}

/// NEON-specific optimizations.
///
/// Every method below actually computes its result -- previously each one
/// returned a `&'static str` of *C* source code (`float32x4_t`,
/// `vld1q_f32`, ...) that no build step in this crate ever compiled; it was
/// inert documentation dressed up as an implementation, and would have
/// violated this workspace's pure-Rust policy had anything actually fed it
/// to a C compiler. On `aarch64` these use real `core::arch::aarch64` NEON
/// intrinsics (mirroring the C originals' 4-lane-at-a-time structure,
/// including their epilogue for lengths not a multiple of 4); on every
/// other target they fall back to the equivalent scalar loop, since NEON
/// intrinsics do not exist there. Both paths are exercised by this
/// module's tests and produce identical results.
pub struct NeonOptimizations;

impl NeonOptimizations {
    /// `c[i] = a[i] + b[i]` for all `i`. Panics if `a`, `b`, `c` differ in
    /// length (matches slice-indexing's own panic contract; there is no
    /// silent truncation).
    pub fn vadd_f32(a: &[f32], b: &[f32], c: &mut [f32]) {
        assert_eq!(a.len(), b.len());
        assert_eq!(a.len(), c.len());

        #[cfg(target_arch = "aarch64")]
        {
            use std::arch::aarch64::{vaddq_f32, vld1q_f32, vst1q_f32};
            let n = a.len();
            let mut i = 0usize;
            // SAFETY: `i + 4 <= n == a.len() == b.len() == c.len()`, so
            // each `add(i)` pointer is in-bounds for a 4-`f32` (16-byte)
            // read/write; `f32` has no alignment requirement stricter than
            // `vld1q_f32`/`vst1q_f32` need (they support unaligned access).
            unsafe {
                while i + 4 <= n {
                    let va = vld1q_f32(a.as_ptr().add(i));
                    let vb = vld1q_f32(b.as_ptr().add(i));
                    vst1q_f32(c.as_mut_ptr().add(i), vaddq_f32(va, vb));
                    i += 4;
                }
            }
            for j in i..n {
                c[j] = a[j] + b[j];
            }
        }
        #[cfg(not(target_arch = "aarch64"))]
        {
            for j in 0..a.len() {
                c[j] = a[j] + b[j];
            }
        }
    }

    /// `c[i] = a[i] * b[i]` for all `i`.
    pub fn vmul_f32(a: &[f32], b: &[f32], c: &mut [f32]) {
        assert_eq!(a.len(), b.len());
        assert_eq!(a.len(), c.len());

        #[cfg(target_arch = "aarch64")]
        {
            use std::arch::aarch64::{vld1q_f32, vmulq_f32, vst1q_f32};
            let n = a.len();
            let mut i = 0usize;
            // SAFETY: see `vadd_f32`.
            unsafe {
                while i + 4 <= n {
                    let va = vld1q_f32(a.as_ptr().add(i));
                    let vb = vld1q_f32(b.as_ptr().add(i));
                    vst1q_f32(c.as_mut_ptr().add(i), vmulq_f32(va, vb));
                    i += 4;
                }
            }
            for j in i..n {
                c[j] = a[j] * b[j];
            }
        }
        #[cfg(not(target_arch = "aarch64"))]
        {
            for j in 0..a.len() {
                c[j] = a[j] * b[j];
            }
        }
    }

    /// Fused multiply-add: `d[i] = a[i] * b[i] + c[i]` for all `i`.
    pub fn vfma_f32(a: &[f32], b: &[f32], c: &[f32], d: &mut [f32]) {
        assert_eq!(a.len(), b.len());
        assert_eq!(a.len(), c.len());
        assert_eq!(a.len(), d.len());

        #[cfg(target_arch = "aarch64")]
        {
            use std::arch::aarch64::{vfmaq_f32, vld1q_f32, vst1q_f32};
            let n = a.len();
            let mut i = 0usize;
            // SAFETY: see `vadd_f32`.
            unsafe {
                while i + 4 <= n {
                    let va = vld1q_f32(a.as_ptr().add(i));
                    let vb = vld1q_f32(b.as_ptr().add(i));
                    let vc = vld1q_f32(c.as_ptr().add(i));
                    vst1q_f32(d.as_mut_ptr().add(i), vfmaq_f32(vc, va, vb));
                    i += 4;
                }
            }
            for j in i..n {
                d[j] = a[j] * b[j] + c[j];
            }
        }
        #[cfg(not(target_arch = "aarch64"))]
        {
            for j in 0..a.len() {
                d[j] = a[j] * b[j] + c[j];
            }
        }
    }

    /// `output[i] = max(input[i], 0.0)` for all `i`.
    pub fn relu_f32(input: &[f32], output: &mut [f32]) {
        assert_eq!(input.len(), output.len());

        #[cfg(target_arch = "aarch64")]
        {
            use std::arch::aarch64::{vdupq_n_f32, vld1q_f32, vmaxq_f32, vst1q_f32};
            let n = input.len();
            let mut i = 0usize;
            // SAFETY: see `vadd_f32`.
            unsafe {
                let zero = vdupq_n_f32(0.0);
                while i + 4 <= n {
                    let x = vld1q_f32(input.as_ptr().add(i));
                    vst1q_f32(output.as_mut_ptr().add(i), vmaxq_f32(x, zero));
                    i += 4;
                }
            }
            for j in i..n {
                output[j] = input[j].max(0.0);
            }
        }
        #[cfg(not(target_arch = "aarch64"))]
        {
            for j in 0..input.len() {
                output[j] = input[j].max(0.0);
            }
        }
    }

    /// `sum(a[i] * b[i] for i in 0..n)`.
    pub fn dot_product_f32(a: &[f32], b: &[f32]) -> f32 {
        assert_eq!(a.len(), b.len());

        #[cfg(target_arch = "aarch64")]
        {
            use std::arch::aarch64::{vaddvq_f32, vdupq_n_f32, vfmaq_f32, vld1q_f32};
            let n = a.len();
            let mut i = 0usize;
            // SAFETY: see `vadd_f32`; the accumulator itself never reads
            // past the loaded lanes.
            let mut result = unsafe {
                let mut sum = vdupq_n_f32(0.0);
                while i + 4 <= n {
                    let va = vld1q_f32(a.as_ptr().add(i));
                    let vb = vld1q_f32(b.as_ptr().add(i));
                    sum = vfmaq_f32(sum, va, vb);
                    i += 4;
                }
                vaddvq_f32(sum)
            };
            for j in i..n {
                result += a[j] * b[j];
            }
            result
        }
        #[cfg(not(target_arch = "aarch64"))]
        {
            a.iter().zip(b.iter()).map(|(x, y)| x * y).sum()
        }
    }
}

/// Advanced SIMD (ARMv8) operations for the data types NEON's `f32`/`i32`
/// intrinsics do not natively cover.
///
/// Both methods below actually compute their result -- previously each
/// returned a `&'static str` of `#ifdef __ARM_FEATURE_*`-guarded C source
/// that no build step in this crate ever compiled, the same dead-code
/// pattern [`NeonOptimizations`] had. Real ARMv8 `FEATURE_FP16_VECTOR_ARITHMETIC`
/// / `FEATURE_DOTPROD` NEON intrinsics require `#[target_feature(enable =
/// "fp16"/"dotprod")]`, which is `unsafe` to call without a runtime
/// feature check this crate has no portable way to perform outside a real
/// device -- rather than assume those extensions are present (the
/// documented reason `AdvSimd` capability detection in
/// `SimdOptimizer::detect_capabilities` is conservative about them), this
/// uses a real, portable, always-correct implementation: `half::f16`
/// arithmetic (via the already-present `half` crate, the same one
/// `crate::optimization::quantization` uses for real FP16 storage) for the
/// FP16 path, and `i32`-accumulated scalar arithmetic for the INT8 dot
/// product.
pub struct AdvSimdOptimizations;

impl AdvSimdOptimizations {
    /// `c[i] = a[i] + b[i]` in real IEEE 754 half precision (round-trips
    /// through `f32` for the addition itself, matching how ARM's own
    /// `__fp16` arithmetic is specified: compute in a wider type, round
    /// once on store).
    pub fn fp16_add(a: &[half::f16], b: &[half::f16], c: &mut [half::f16]) {
        assert_eq!(a.len(), b.len());
        assert_eq!(a.len(), c.len());
        for i in 0..a.len() {
            c[i] = half::f16::from_f32(a[i].to_f32() + b[i].to_f32());
        }
    }

    /// `sum(a[i] as i32 * b[i] as i32 for i in 0..n)`. Widens to `i32`
    /// before multiplying so the accumulation cannot overflow for any
    /// `i8` inputs (the previous C used the same `int32_t` accumulator).
    pub fn int8_dot_product(a: &[i8], b: &[i8]) -> i32 {
        assert_eq!(a.len(), b.len());
        a.iter().zip(b.iter()).map(|(&x, &y)| i32::from(x) * i32::from(y)).sum()
    }
}

/// SIMD performance estimator
pub struct SimdPerformanceEstimator;

impl SimdPerformanceEstimator {
    /// Estimate speedup from SIMD
    pub fn estimate_speedup(
        instruction_set: SimdInstructions,
        data_type: SimdDataType,
        operation: &KernelType,
    ) -> f32 {
        let vector_speedup = match (instruction_set, data_type) {
            (SimdInstructions::Neon, SimdDataType::Float32) => 4.0,
            (SimdInstructions::Neon, SimdDataType::Float16) => 8.0,
            (SimdInstructions::Neon, SimdDataType::Int8) => 16.0,
            (SimdInstructions::AdvSimd, SimdDataType::Float32) => 4.0,
            (SimdInstructions::AdvSimd, SimdDataType::Float16) => 8.0,
            (SimdInstructions::AdvSimd, SimdDataType::Int8) => 16.0,
            (SimdInstructions::Sve, _) => 8.0, // Variable vector length
            (SimdInstructions::None, _) => 1.0,
            _ => 2.0,
        };

        // Adjust for operation type
        let operation_efficiency = match operation {
            KernelType::Conv2d => 0.8,      // Good SIMD utilization
            KernelType::Linear => 0.9,      // Excellent SIMD utilization
            KernelType::Activation => 0.95, // Near perfect SIMD utilization
            KernelType::BatchNorm => 0.85,  // Good SIMD utilization
            KernelType::Pooling => 0.7,     // Moderate SIMD utilization
            _ => 0.6,
        };

        vector_speedup * operation_efficiency
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    /// Whether this build target actually has an ARM SIMD unit --
    /// `detect_simd_support`'s real, architecture-checked answer for the
    /// `Ios`/`Android`/`Generic` platforms this test file exercises. Real
    /// iOS/Android *devices* are `aarch64`; an iOS Simulator or Android
    /// emulator build can target `x86_64`, which has none.
    fn host_has_arm_simd() -> bool {
        cfg!(target_arch = "aarch64")
    }

    #[test]
    fn test_simd_optimizer_creation() {
        let optimizer = SimdOptimizer::new(MobilePlatform::Ios);
        // Regression guard for the previous unconditional
        // `instructions.push(Neon)` on `MobilePlatform::Ios`: on a real
        // `aarch64` build this must still detect real support; on a
        // non-`aarch64` build (e.g. `x86_64-apple-ios`, the Simulator) it
        // must now honestly report none rather than the fabricated
        // constant it used to.
        assert_eq!(
            !optimizer.available_instructions.is_empty(),
            host_has_arm_simd()
        );
    }

    #[test]
    fn test_vectorization_check() {
        let optimizer = SimdOptimizer::new(MobilePlatform::Ios);

        // `can_vectorize` is a property of the *kernel type*, independent
        // of whether any SIMD instructions were actually detected (see
        // `can_vectorize`'s own early-return on an empty instruction set,
        // covered separately below).
        if host_has_arm_simd() {
            assert!(optimizer.can_vectorize(&KernelType::Conv2d));
            assert!(optimizer.can_vectorize(&KernelType::Linear));
            assert!(optimizer.can_vectorize(&KernelType::Activation));
        } else {
            assert!(!optimizer.can_vectorize(&KernelType::Conv2d));
        }
    }

    #[test]
    fn test_optimal_vector_width() {
        let optimizer = SimdOptimizer::new(MobilePlatform::Ios);
        let expected_base = if host_has_arm_simd() { 128 } else { 64 };

        assert_eq!(
            optimizer.optimal_vector_width(SimdDataType::Float32),
            expected_base / 32
        );
        assert_eq!(
            optimizer.optimal_vector_width(SimdDataType::Float16),
            expected_base / 16
        );
        assert_eq!(
            optimizer.optimal_vector_width(SimdDataType::Int8),
            expected_base / 8
        );
    }

    #[test]
    fn test_performance_estimation() {
        let speedup = SimdPerformanceEstimator::estimate_speedup(
            SimdInstructions::Neon,
            SimdDataType::Float32,
            &KernelType::Linear,
        );

        assert!(speedup > 1.0);
        assert!(speedup <= 4.0);
    }

    /// Regression tests for `NeonOptimizations`/`AdvSimdOptimizations`:
    /// previously every method returned a `&'static str` of C source code
    /// that no build step compiled, so there was no computed value to even
    /// assert on. These call the real functions and check the arithmetic
    /// itself, exercising both the `aarch64` NEON-intrinsic path (this test
    /// binary is `aarch64-apple-darwin` when run on Apple Silicon, the
    /// common case for this workspace) and, via non-multiple-of-4 lengths,
    /// each function's scalar epilogue.
    mod neon_and_advsimd_really_compute {
        use super::*;

        #[test]
        fn vadd_f32_matches_elementwise_addition() {
            // Length 7: exercises one full 4-lane NEON pass plus a
            // 3-element scalar epilogue.
            let a = [1.0f32, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0];
            let b = [10.0f32, 20.0, 30.0, 40.0, 50.0, 60.0, 70.0];
            let mut c = [0.0f32; 7];
            NeonOptimizations::vadd_f32(&a, &b, &mut c);
            for i in 0..7 {
                assert_eq!(c[i], a[i] + b[i]);
            }
        }

        #[test]
        fn vmul_f32_matches_elementwise_multiplication() {
            let a = [1.0f32, 2.0, 3.0, 4.0, 5.0];
            let b = [2.0f32, 2.0, 2.0, 2.0, 2.0];
            let mut c = [0.0f32; 5];
            NeonOptimizations::vmul_f32(&a, &b, &mut c);
            assert_eq!(c, [2.0, 4.0, 6.0, 8.0, 10.0]);
        }

        #[test]
        fn vfma_f32_matches_a_times_b_plus_c() {
            let a = [1.0f32, 2.0, 3.0, 4.0, 5.0, 6.0];
            let b = [2.0f32, 2.0, 2.0, 2.0, 2.0, 2.0];
            let c = [1.0f32, 1.0, 1.0, 1.0, 1.0, 1.0];
            let mut d = [0.0f32; 6];
            NeonOptimizations::vfma_f32(&a, &b, &c, &mut d);
            for i in 0..6 {
                assert_eq!(d[i], a[i] * b[i] + c[i]);
            }
        }

        #[test]
        fn relu_f32_zeroes_negatives_and_keeps_positives() {
            let input = [-2.0f32, -1.0, 0.0, 1.0, 2.0, 3.0, -0.5];
            let mut output = [0.0f32; 7];
            NeonOptimizations::relu_f32(&input, &mut output);
            for i in 0..7 {
                assert_eq!(output[i], input[i].max(0.0));
            }
        }

        #[test]
        fn dot_product_f32_matches_reference_sum() {
            let a = [1.0f32, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0, 9.0];
            let b = [9.0f32, 8.0, 7.0, 6.0, 5.0, 4.0, 3.0, 2.0, 1.0];
            let expected: f32 = a.iter().zip(b.iter()).map(|(x, y)| x * y).sum();
            let got = NeonOptimizations::dot_product_f32(&a, &b);
            assert!(
                (got - expected).abs() < 1e-4,
                "got {got}, expected {expected} (dot product must be a real computation, not a \
                 constant)"
            );
        }

        #[test]
        fn fp16_add_matches_elementwise_addition() {
            let a = [half::f16::from_f32(1.5), half::f16::from_f32(2.5)];
            let b = [half::f16::from_f32(0.25), half::f16::from_f32(0.75)];
            let mut c = [half::f16::ZERO; 2];
            AdvSimdOptimizations::fp16_add(&a, &b, &mut c);
            assert_eq!(c[0].to_f32(), 1.75);
            assert_eq!(c[1].to_f32(), 3.25);
        }

        #[test]
        fn int8_dot_product_matches_reference_sum_including_negatives() {
            let a: [i8; 5] = [1, -2, 3, -4, 127];
            let b: [i8; 5] = [-1, 2, -3, 4, 127];
            let expected: i32 =
                a.iter().zip(b.iter()).map(|(&x, &y)| i32::from(x) * i32::from(y)).sum();
            assert_eq!(AdvSimdOptimizations::int8_dot_product(&a, &b), expected);
        }
    }
}
