<stg><name>sha256Accel</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="iterneeded" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="iterneeded" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="addSize_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="addSize_1_loc_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="9" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="15" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %counter = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="64">
<![CDATA[
entry:2 %addSize_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="addSize_2_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="64">
<![CDATA[
entry:3 %addSize_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="addSize_1_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="64">
<![CDATA[
entry:11 %buffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64">
<![CDATA[
entry:12 %buffer_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64">
<![CDATA[
entry:13 %buffer_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="64">
<![CDATA[
entry:14 %buffer_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64">
<![CDATA[
entry:15 %buffer_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="64">
<![CDATA[
entry:16 %buffer_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="64">
<![CDATA[
entry:17 %buffer_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_6"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="64">
<![CDATA[
entry:18 %buffer_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_7"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="64">
<![CDATA[
entry:19 %buffer_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_8"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="64">
<![CDATA[
entry:20 %buffer_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_9"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="64">
<![CDATA[
entry:21 %buffer_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_10"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64">
<![CDATA[
entry:22 %buffer_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_11"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="64">
<![CDATA[
entry:23 %buffer_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_12"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64">
<![CDATA[
entry:24 %buffer_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_13"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="64">
<![CDATA[
entry:25 %buffer_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_14"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="64">
<![CDATA[
entry:26 %buffer_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_15"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %interHash = alloca i64 1

]]></Node>
<StgValue><ssdm name="interHash"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %wordsout = alloca i64 1

]]></Node>
<StgValue><ssdm name="wordsout"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %message = alloca i64 1

]]></Node>
<StgValue><ssdm name="message"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %interHash_addr = getelementptr i32 %interHash, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="interHash_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:31 %store_ln6 = store i32 1779033703, i3 %interHash_addr

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %interHash_addr_1 = getelementptr i32 %interHash, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="interHash_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:33 %store_ln6 = store i32 3144134277, i3 %interHash_addr_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:46 %store_ln4 = store i64 0, i64 %counter

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %interHash_addr_2 = getelementptr i32 %interHash, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="interHash_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:35 %store_ln6 = store i32 1013904242, i3 %interHash_addr_2

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %interHash_addr_3 = getelementptr i32 %interHash, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="interHash_addr_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:37 %store_ln6 = store i32 2773480762, i3 %interHash_addr_3

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %interHash_addr_4 = getelementptr i32 %interHash, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="interHash_addr_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:39 %store_ln6 = store i32 1359893119, i3 %interHash_addr_4

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %interHash_addr_5 = getelementptr i32 %interHash, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="interHash_addr_5"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:41 %store_ln6 = store i32 2600822924, i3 %interHash_addr_5

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %size_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %size

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:4 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %bitstream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %bitstream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %size, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %output_r, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %interHash_addr_6 = getelementptr i32 %interHash, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="interHash_addr_6"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:43 %store_ln6 = store i32 528734635, i3 %interHash_addr_6

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %interHash_addr_7 = getelementptr i32 %interHash, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="interHash_addr_7"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:45 %store_ln6 = store i32 1541459225, i3 %interHash_addr_7

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
entry:47 %br_ln10 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:0 %addSize = phi i1 0, void %entry, i1 %addSize_2, void %VITIS_LOOP_43_5

]]></Node>
<StgValue><ssdm name="addSize"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:1 %iterneeded = phi i1 1, void %entry, i1 %iterneeded_1, void %VITIS_LOOP_43_5

]]></Node>
<StgValue><ssdm name="iterneeded"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:2 %br_ln10 = br i1 %iterneeded, void %while.end, void %VITIS_LOOP_12_2

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iterneeded" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_12_2:0 %counter_load_1 = load i64 %counter

]]></Node>
<StgValue><ssdm name="counter_load_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iterneeded" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="64" op_21_bw="1">
<![CDATA[
VITIS_LOOP_12_2:2 %call_ln0 = call void @sha256Accel_Pipeline_VITIS_LOOP_12_2, i1 %addSize, i64 %counter_load_1, i1 %bitstream, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i64 %size_read, i1 %addSize_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iterneeded" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="55" op_0_bw="55" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_12_2:4 %tmp = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %counter_load_1, i32 9, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iterneeded" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="3">
<![CDATA[
while.end:0 %interHash_load = load i3 %interHash_addr_7

]]></Node>
<StgValue><ssdm name="interHash_load"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iterneeded" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="3">
<![CDATA[
while.end:1 %interHash_load_1 = load i3 %interHash_addr_6

]]></Node>
<StgValue><ssdm name="interHash_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="64" op_21_bw="1">
<![CDATA[
VITIS_LOOP_12_2:2 %call_ln0 = call void @sha256Accel_Pipeline_VITIS_LOOP_12_2, i1 %addSize, i64 %counter_load_1, i1 %bitstream, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i64 %size_read, i1 %addSize_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_12_2:1 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
VITIS_LOOP_12_2:3 %addSize_1_loc_load = load i1 %addSize_1_loc

]]></Node>
<StgValue><ssdm name="addSize_1_loc_load"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
VITIS_LOOP_12_2:5 %or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 %tmp, i9 448

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_12_2:6 %br_ln22 = br i1 %addSize_1_loc_load, void %for.body19.preheader, void %_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addSize_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="64" op_20_bw="1" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.body19.preheader:0 %call_ln12 = call void @sha256Accel_Pipeline_VITIS_LOOP_23_3, i64 %or_ln, i1 %bitstream, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i64 %size_read, i1 %addSize_2_loc

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addSize_1_loc_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="64" op_18_bw="0" op_19_bw="0">
<![CDATA[
_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.preheader:0 %call_ln0 = call void @sha256Accel_Pipeline_VITIS_LOOP_35_4, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i64 %size_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="64" op_20_bw="1" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.body19.preheader:0 %call_ln12 = call void @sha256Accel_Pipeline_VITIS_LOOP_23_3, i64 %or_ln, i1 %bitstream, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i64 %size_read, i1 %addSize_2_loc

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addSize_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.body19.preheader:1 %addSize_2_loc_load = load i1 %addSize_2_loc

]]></Node>
<StgValue><ssdm name="addSize_2_loc_load"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addSize_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
for.body19.preheader:2 %br_ln0 = br void %VITIS_LOOP_43_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_43_5:2 %counter_load = load i64 %counter

]]></Node>
<StgValue><ssdm name="counter_load"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_43_5:3 %counter_5 = add i64 %counter_load, i64 512

]]></Node>
<StgValue><ssdm name="counter_5"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
VITIS_LOOP_43_5:4 %call_ln0 = call void @sha256Accel_Pipeline_VITIS_LOOP_43_5, i32 %message, i1 %buffer, i1 %buffer_1, i1 %buffer_2, i1 %buffer_3, i1 %buffer_4, i1 %buffer_5, i1 %buffer_6, i1 %buffer_7, i1 %buffer_8, i1 %buffer_9, i1 %buffer_10, i1 %buffer_11, i1 %buffer_12, i1 %buffer_13, i1 %buffer_14, i1 %buffer_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_43_5:7 %store_ln4 = store i64 %counter_5, i64 %counter

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="90" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="64" op_18_bw="0" op_19_bw="0">
<![CDATA[
_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.preheader:0 %call_ln0 = call void @sha256Accel_Pipeline_VITIS_LOOP_35_4, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i64 %size_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.preheader:1 %br_ln0 = br void %VITIS_LOOP_43_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_43_5:0 %addSize_2 = phi i1 1, void %_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.preheader, i1 %addSize_2_loc_load, void %for.body19.preheader

]]></Node>
<StgValue><ssdm name="addSize_2"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
VITIS_LOOP_43_5:4 %call_ln0 = call void @sha256Accel_Pipeline_VITIS_LOOP_43_5, i32 %message, i1 %buffer, i1 %buffer_1, i1 %buffer_2, i1 %buffer_3, i1 %buffer_4, i1 %buffer_5, i1 %buffer_6, i1 %buffer_7, i1 %buffer_8, i1 %buffer_9, i1 %buffer_10, i1 %buffer_11, i1 %buffer_12, i1 %buffer_13, i1 %buffer_14, i1 %buffer_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="94" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_43_5:5 %call_ln48 = call void @chunkProcessor, i32 %interHash, i32 %message, i32 %wordsout, i32 %kValues

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="95" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_43_5:5 %call_ln48 = call void @chunkProcessor, i32 %interHash, i32 %message, i32 %wordsout, i32 %kValues

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="96" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_43_5:6 %call_ln0 = call void @sha256Accel_Pipeline_VITIS_LOOP_49_7, i32 %wordsout, i32 %interHash

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_43_5:1 %iterneeded_1 = phi i1 0, void %_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.preheader, i1 1, void %for.body19.preheader

]]></Node>
<StgValue><ssdm name="iterneeded_1"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_43_5:6 %call_ln0 = call void @sha256Accel_Pipeline_VITIS_LOOP_49_7, i32 %wordsout, i32 %interHash

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_43_5:8 %br_ln10 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="100" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="3">
<![CDATA[
while.end:0 %interHash_load = load i3 %interHash_addr_7

]]></Node>
<StgValue><ssdm name="interHash_load"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="3">
<![CDATA[
while.end:1 %interHash_load_1 = load i3 %interHash_addr_6

]]></Node>
<StgValue><ssdm name="interHash_load_1"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="3">
<![CDATA[
while.end:2 %interHash_load_2 = load i3 %interHash_addr_5

]]></Node>
<StgValue><ssdm name="interHash_load_2"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="3">
<![CDATA[
while.end:3 %interHash_load_3 = load i3 %interHash_addr_4

]]></Node>
<StgValue><ssdm name="interHash_load_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="104" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="3">
<![CDATA[
while.end:2 %interHash_load_2 = load i3 %interHash_addr_5

]]></Node>
<StgValue><ssdm name="interHash_load_2"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="3">
<![CDATA[
while.end:3 %interHash_load_3 = load i3 %interHash_addr_4

]]></Node>
<StgValue><ssdm name="interHash_load_3"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="3">
<![CDATA[
while.end:4 %interHash_load_4 = load i3 %interHash_addr_3

]]></Node>
<StgValue><ssdm name="interHash_load_4"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="3">
<![CDATA[
while.end:5 %interHash_load_5 = load i3 %interHash_addr_2

]]></Node>
<StgValue><ssdm name="interHash_load_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="108" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="3">
<![CDATA[
while.end:4 %interHash_load_4 = load i3 %interHash_addr_3

]]></Node>
<StgValue><ssdm name="interHash_load_4"/></StgValue>
</operation>

<operation id="109" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="3">
<![CDATA[
while.end:5 %interHash_load_5 = load i3 %interHash_addr_2

]]></Node>
<StgValue><ssdm name="interHash_load_5"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
while.end:6 %interHash_load_6 = load i3 %interHash_addr_1

]]></Node>
<StgValue><ssdm name="interHash_load_6"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="3">
<![CDATA[
while.end:7 %interHash_load_7 = load i3 %interHash_addr

]]></Node>
<StgValue><ssdm name="interHash_load_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="112" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
while.end:6 %interHash_load_6 = load i3 %interHash_addr_1

]]></Node>
<StgValue><ssdm name="interHash_load_6"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="3">
<![CDATA[
while.end:7 %interHash_load_7 = load i3 %interHash_addr

]]></Node>
<StgValue><ssdm name="interHash_load_7"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
while.end:8 %tmp_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %interHash_load_7, i32 %interHash_load_6, i32 %interHash_load_5, i32 %interHash_load_4, i32 %interHash_load_3, i32 %interHash_load_2, i32 %interHash_load_1, i32 %interHash_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
while.end:9 %write_ln53 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %output_r, i256 %tmp_6

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0">
<![CDATA[
while.end:10 %ret_ln54 = ret

]]></Node>
<StgValue><ssdm name="ret_ln54"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="142" name="bitstream" dir="0" iftype="3">
<core>NULL</core><StgValue><ssdm name="bitstream"/></StgValue>
</port>
<port id="143" name="size" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size"/></StgValue>
</port>
<port id="144" name="output_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="145" name="kValues" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="kValues"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="147" from="StgValue_146" to="counter" fromId="146" toId="20">
</dataflow>
<dataflow id="149" from="StgValue_148" to="addSize_2_loc" fromId="148" toId="21">
</dataflow>
<dataflow id="150" from="StgValue_148" to="addSize_1_loc" fromId="148" toId="22">
</dataflow>
<dataflow id="151" from="StgValue_148" to="buffer" fromId="148" toId="23">
</dataflow>
<dataflow id="152" from="StgValue_148" to="buffer_1" fromId="148" toId="24">
</dataflow>
<dataflow id="153" from="StgValue_148" to="buffer_2" fromId="148" toId="25">
</dataflow>
<dataflow id="154" from="StgValue_148" to="buffer_3" fromId="148" toId="26">
</dataflow>
<dataflow id="155" from="StgValue_148" to="buffer_4" fromId="148" toId="27">
</dataflow>
<dataflow id="156" from="StgValue_148" to="buffer_5" fromId="148" toId="28">
</dataflow>
<dataflow id="157" from="StgValue_148" to="buffer_6" fromId="148" toId="29">
</dataflow>
<dataflow id="158" from="StgValue_148" to="buffer_7" fromId="148" toId="30">
</dataflow>
<dataflow id="159" from="StgValue_148" to="buffer_8" fromId="148" toId="31">
</dataflow>
<dataflow id="160" from="StgValue_148" to="buffer_9" fromId="148" toId="32">
</dataflow>
<dataflow id="161" from="StgValue_148" to="buffer_10" fromId="148" toId="33">
</dataflow>
<dataflow id="162" from="StgValue_148" to="buffer_11" fromId="148" toId="34">
</dataflow>
<dataflow id="163" from="StgValue_148" to="buffer_12" fromId="148" toId="35">
</dataflow>
<dataflow id="164" from="StgValue_148" to="buffer_13" fromId="148" toId="36">
</dataflow>
<dataflow id="165" from="StgValue_148" to="buffer_14" fromId="148" toId="37">
</dataflow>
<dataflow id="166" from="StgValue_148" to="buffer_15" fromId="148" toId="38">
</dataflow>
<dataflow id="167" from="StgValue_148" to="interHash" fromId="148" toId="39">
</dataflow>
<dataflow id="168" from="StgValue_148" to="wordsout" fromId="148" toId="40">
</dataflow>
<dataflow id="169" from="StgValue_148" to="message" fromId="148" toId="41">
</dataflow>
<dataflow id="170" from="interHash" to="interHash_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="172" from="StgValue_171" to="interHash_addr" fromId="171" toId="42">
</dataflow>
<dataflow id="173" from="StgValue_171" to="interHash_addr" fromId="171" toId="42">
</dataflow>
<dataflow id="175" from="StgValue_174" to="store_ln6" fromId="174" toId="43">
</dataflow>
<dataflow id="176" from="interHash_addr" to="store_ln6" fromId="42" toId="43">
</dataflow>
<dataflow id="177" from="interHash" to="interHash_addr_1" fromId="39" toId="44">
</dataflow>
<dataflow id="178" from="StgValue_171" to="interHash_addr_1" fromId="171" toId="44">
</dataflow>
<dataflow id="179" from="StgValue_148" to="interHash_addr_1" fromId="148" toId="44">
</dataflow>
<dataflow id="181" from="StgValue_180" to="store_ln6" fromId="180" toId="45">
</dataflow>
<dataflow id="182" from="interHash_addr_1" to="store_ln6" fromId="44" toId="45">
</dataflow>
<dataflow id="183" from="StgValue_171" to="store_ln4" fromId="171" toId="46">
</dataflow>
<dataflow id="184" from="counter" to="store_ln4" fromId="20" toId="46">
</dataflow>
<dataflow id="185" from="interHash" to="interHash_addr_2" fromId="39" toId="47">
</dataflow>
<dataflow id="186" from="StgValue_171" to="interHash_addr_2" fromId="171" toId="47">
</dataflow>
<dataflow id="188" from="StgValue_187" to="interHash_addr_2" fromId="187" toId="47">
</dataflow>
<dataflow id="190" from="StgValue_189" to="store_ln6" fromId="189" toId="48">
</dataflow>
<dataflow id="191" from="interHash_addr_2" to="store_ln6" fromId="47" toId="48">
</dataflow>
<dataflow id="192" from="interHash" to="interHash_addr_3" fromId="39" toId="49">
</dataflow>
<dataflow id="193" from="StgValue_171" to="interHash_addr_3" fromId="171" toId="49">
</dataflow>
<dataflow id="195" from="StgValue_194" to="interHash_addr_3" fromId="194" toId="49">
</dataflow>
<dataflow id="197" from="StgValue_196" to="store_ln6" fromId="196" toId="50">
</dataflow>
<dataflow id="198" from="interHash_addr_3" to="store_ln6" fromId="49" toId="50">
</dataflow>
<dataflow id="199" from="interHash" to="interHash_addr_4" fromId="39" toId="51">
</dataflow>
<dataflow id="200" from="StgValue_171" to="interHash_addr_4" fromId="171" toId="51">
</dataflow>
<dataflow id="202" from="StgValue_201" to="interHash_addr_4" fromId="201" toId="51">
</dataflow>
<dataflow id="204" from="StgValue_203" to="store_ln6" fromId="203" toId="52">
</dataflow>
<dataflow id="205" from="interHash_addr_4" to="store_ln6" fromId="51" toId="52">
</dataflow>
<dataflow id="206" from="interHash" to="interHash_addr_5" fromId="39" toId="53">
</dataflow>
<dataflow id="207" from="StgValue_171" to="interHash_addr_5" fromId="171" toId="53">
</dataflow>
<dataflow id="209" from="StgValue_208" to="interHash_addr_5" fromId="208" toId="53">
</dataflow>
<dataflow id="211" from="StgValue_210" to="store_ln6" fromId="210" toId="54">
</dataflow>
<dataflow id="212" from="interHash_addr_5" to="store_ln6" fromId="53" toId="54">
</dataflow>
<dataflow id="214" from="_ssdm_op_Read.ap_auto.i64" to="size_read" fromId="213" toId="55">
</dataflow>
<dataflow id="215" from="size" to="size_read" fromId="143" toId="55">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="216" toId="56">
</dataflow>
<dataflow id="219" from="empty_2" to="spectopmodule_ln3" fromId="218" toId="56">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="220" toId="57">
</dataflow>
<dataflow id="222" from="bitstream" to="specinterface_ln0" fromId="142" toId="57">
</dataflow>
<dataflow id="224" from="empty_0" to="specinterface_ln0" fromId="223" toId="57">
</dataflow>
<dataflow id="226" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="57">
</dataflow>
<dataflow id="227" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="57">
</dataflow>
<dataflow id="229" from="empty" to="specinterface_ln0" fromId="228" toId="57">
</dataflow>
<dataflow id="230" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="57">
</dataflow>
<dataflow id="231" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="57">
</dataflow>
<dataflow id="232" from="empty" to="specinterface_ln0" fromId="228" toId="57">
</dataflow>
<dataflow id="233" from="empty" to="specinterface_ln0" fromId="228" toId="57">
</dataflow>
<dataflow id="234" from="empty" to="specinterface_ln0" fromId="228" toId="57">
</dataflow>
<dataflow id="235" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="57">
</dataflow>
<dataflow id="236" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="57">
</dataflow>
<dataflow id="237" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="57">
</dataflow>
<dataflow id="238" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="57">
</dataflow>
<dataflow id="239" from="empty" to="specinterface_ln0" fromId="228" toId="57">
</dataflow>
<dataflow id="240" from="empty" to="specinterface_ln0" fromId="228" toId="57">
</dataflow>
<dataflow id="242" from="StgValue_241" to="specinterface_ln0" fromId="241" toId="57">
</dataflow>
<dataflow id="243" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="57">
</dataflow>
<dataflow id="244" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="57">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="245" toId="58">
</dataflow>
<dataflow id="247" from="bitstream" to="specbitsmap_ln0" fromId="142" toId="58">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="245" toId="59">
</dataflow>
<dataflow id="249" from="size" to="specbitsmap_ln0" fromId="143" toId="59">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="220" toId="60">
</dataflow>
<dataflow id="251" from="size" to="specinterface_ln0" fromId="143" toId="60">
</dataflow>
<dataflow id="253" from="empty_1" to="specinterface_ln0" fromId="252" toId="60">
</dataflow>
<dataflow id="254" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="60">
</dataflow>
<dataflow id="255" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="60">
</dataflow>
<dataflow id="256" from="empty" to="specinterface_ln0" fromId="228" toId="60">
</dataflow>
<dataflow id="257" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="60">
</dataflow>
<dataflow id="258" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="60">
</dataflow>
<dataflow id="259" from="empty" to="specinterface_ln0" fromId="228" toId="60">
</dataflow>
<dataflow id="260" from="empty" to="specinterface_ln0" fromId="228" toId="60">
</dataflow>
<dataflow id="261" from="empty" to="specinterface_ln0" fromId="228" toId="60">
</dataflow>
<dataflow id="262" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="60">
</dataflow>
<dataflow id="263" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="60">
</dataflow>
<dataflow id="264" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="60">
</dataflow>
<dataflow id="265" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="60">
</dataflow>
<dataflow id="266" from="empty" to="specinterface_ln0" fromId="228" toId="60">
</dataflow>
<dataflow id="267" from="empty" to="specinterface_ln0" fromId="228" toId="60">
</dataflow>
<dataflow id="268" from="StgValue_241" to="specinterface_ln0" fromId="241" toId="60">
</dataflow>
<dataflow id="269" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="60">
</dataflow>
<dataflow id="270" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="60">
</dataflow>
<dataflow id="271" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="245" toId="61">
</dataflow>
<dataflow id="272" from="output_r" to="specbitsmap_ln0" fromId="144" toId="61">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="220" toId="62">
</dataflow>
<dataflow id="274" from="output_r" to="specinterface_ln0" fromId="144" toId="62">
</dataflow>
<dataflow id="275" from="empty_1" to="specinterface_ln0" fromId="252" toId="62">
</dataflow>
<dataflow id="276" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="62">
</dataflow>
<dataflow id="277" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="62">
</dataflow>
<dataflow id="278" from="empty" to="specinterface_ln0" fromId="228" toId="62">
</dataflow>
<dataflow id="279" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="62">
</dataflow>
<dataflow id="280" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="62">
</dataflow>
<dataflow id="281" from="empty" to="specinterface_ln0" fromId="228" toId="62">
</dataflow>
<dataflow id="282" from="empty" to="specinterface_ln0" fromId="228" toId="62">
</dataflow>
<dataflow id="283" from="empty" to="specinterface_ln0" fromId="228" toId="62">
</dataflow>
<dataflow id="284" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="62">
</dataflow>
<dataflow id="285" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="62">
</dataflow>
<dataflow id="286" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="62">
</dataflow>
<dataflow id="287" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="62">
</dataflow>
<dataflow id="288" from="empty" to="specinterface_ln0" fromId="228" toId="62">
</dataflow>
<dataflow id="289" from="empty" to="specinterface_ln0" fromId="228" toId="62">
</dataflow>
<dataflow id="290" from="StgValue_241" to="specinterface_ln0" fromId="241" toId="62">
</dataflow>
<dataflow id="291" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="62">
</dataflow>
<dataflow id="292" from="StgValue_225" to="specinterface_ln0" fromId="225" toId="62">
</dataflow>
<dataflow id="293" from="interHash" to="interHash_addr_6" fromId="39" toId="63">
</dataflow>
<dataflow id="294" from="StgValue_171" to="interHash_addr_6" fromId="171" toId="63">
</dataflow>
<dataflow id="296" from="StgValue_295" to="interHash_addr_6" fromId="295" toId="63">
</dataflow>
<dataflow id="298" from="StgValue_297" to="store_ln6" fromId="297" toId="64">
</dataflow>
<dataflow id="299" from="interHash_addr_6" to="store_ln6" fromId="63" toId="64">
</dataflow>
<dataflow id="300" from="interHash" to="interHash_addr_7" fromId="39" toId="65">
</dataflow>
<dataflow id="301" from="StgValue_171" to="interHash_addr_7" fromId="171" toId="65">
</dataflow>
<dataflow id="303" from="StgValue_302" to="interHash_addr_7" fromId="302" toId="65">
</dataflow>
<dataflow id="305" from="StgValue_304" to="store_ln6" fromId="304" toId="66">
</dataflow>
<dataflow id="306" from="interHash_addr_7" to="store_ln6" fromId="65" toId="66">
</dataflow>
<dataflow id="308" from="StgValue_307" to="addSize" fromId="307" toId="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="309" from="br_ln10" to="addSize" fromId="67" toId="68">
</dataflow>
<dataflow id="310" from="addSize_2" to="addSize" fromId="92" toId="68">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="311" from="br_ln10" to="addSize" fromId="99" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="313" from="StgValue_312" to="iterneeded" fromId="312" toId="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="314" from="br_ln10" to="iterneeded" fromId="67" toId="69">
</dataflow>
<dataflow id="315" from="iterneeded_1" to="iterneeded" fromId="97" toId="69">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="316" from="br_ln10" to="iterneeded" fromId="99" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="317" from="iterneeded" to="br_ln10" fromId="69" toId="70">
</dataflow>
<dataflow id="318" from="counter" to="counter_load_1" fromId="20" toId="71">
</dataflow>
<dataflow id="320" from="sha256Accel_Pipeline_VITIS_LOOP_12_2" to="call_ln0" fromId="319" toId="72">
</dataflow>
<dataflow id="321" from="addSize" to="call_ln0" fromId="68" toId="72">
</dataflow>
<dataflow id="322" from="counter_load_1" to="call_ln0" fromId="71" toId="72">
</dataflow>
<dataflow id="323" from="bitstream" to="call_ln0" fromId="142" toId="72">
</dataflow>
<dataflow id="324" from="buffer_15" to="call_ln0" fromId="38" toId="72">
</dataflow>
<dataflow id="325" from="buffer_14" to="call_ln0" fromId="37" toId="72">
</dataflow>
<dataflow id="326" from="buffer_13" to="call_ln0" fromId="36" toId="72">
</dataflow>
<dataflow id="327" from="buffer_12" to="call_ln0" fromId="35" toId="72">
</dataflow>
<dataflow id="328" from="buffer_11" to="call_ln0" fromId="34" toId="72">
</dataflow>
<dataflow id="329" from="buffer_10" to="call_ln0" fromId="33" toId="72">
</dataflow>
<dataflow id="330" from="buffer_9" to="call_ln0" fromId="32" toId="72">
</dataflow>
<dataflow id="331" from="buffer_8" to="call_ln0" fromId="31" toId="72">
</dataflow>
<dataflow id="332" from="buffer_7" to="call_ln0" fromId="30" toId="72">
</dataflow>
<dataflow id="333" from="buffer_6" to="call_ln0" fromId="29" toId="72">
</dataflow>
<dataflow id="334" from="buffer_5" to="call_ln0" fromId="28" toId="72">
</dataflow>
<dataflow id="335" from="buffer_4" to="call_ln0" fromId="27" toId="72">
</dataflow>
<dataflow id="336" from="buffer_3" to="call_ln0" fromId="26" toId="72">
</dataflow>
<dataflow id="337" from="buffer_2" to="call_ln0" fromId="25" toId="72">
</dataflow>
<dataflow id="338" from="buffer_1" to="call_ln0" fromId="24" toId="72">
</dataflow>
<dataflow id="339" from="buffer" to="call_ln0" fromId="23" toId="72">
</dataflow>
<dataflow id="340" from="size_read" to="call_ln0" fromId="55" toId="72">
</dataflow>
<dataflow id="341" from="addSize_1_loc" to="call_ln0" fromId="22" toId="72">
</dataflow>
<dataflow id="343" from="_ssdm_op_PartSelect.i55.i64.i32.i32" to="tmp" fromId="342" toId="73">
</dataflow>
<dataflow id="344" from="counter_load_1" to="tmp" fromId="71" toId="73">
</dataflow>
<dataflow id="346" from="StgValue_345" to="tmp" fromId="345" toId="73">
</dataflow>
<dataflow id="348" from="StgValue_347" to="tmp" fromId="347" toId="73">
</dataflow>
<dataflow id="349" from="interHash_addr_7" to="interHash_load" fromId="65" toId="74">
</dataflow>
<dataflow id="350" from="interHash_addr_6" to="interHash_load_1" fromId="63" toId="75">
</dataflow>
<dataflow id="351" from="sha256Accel_Pipeline_VITIS_LOOP_12_2" to="call_ln0" fromId="319" toId="76">
</dataflow>
<dataflow id="352" from="addSize" to="call_ln0" fromId="68" toId="76">
</dataflow>
<dataflow id="353" from="counter_load_1" to="call_ln0" fromId="71" toId="76">
</dataflow>
<dataflow id="354" from="bitstream" to="call_ln0" fromId="142" toId="76">
</dataflow>
<dataflow id="355" from="buffer_15" to="call_ln0" fromId="38" toId="76">
</dataflow>
<dataflow id="356" from="buffer_14" to="call_ln0" fromId="37" toId="76">
</dataflow>
<dataflow id="357" from="buffer_13" to="call_ln0" fromId="36" toId="76">
</dataflow>
<dataflow id="358" from="buffer_12" to="call_ln0" fromId="35" toId="76">
</dataflow>
<dataflow id="359" from="buffer_11" to="call_ln0" fromId="34" toId="76">
</dataflow>
<dataflow id="360" from="buffer_10" to="call_ln0" fromId="33" toId="76">
</dataflow>
<dataflow id="361" from="buffer_9" to="call_ln0" fromId="32" toId="76">
</dataflow>
<dataflow id="362" from="buffer_8" to="call_ln0" fromId="31" toId="76">
</dataflow>
<dataflow id="363" from="buffer_7" to="call_ln0" fromId="30" toId="76">
</dataflow>
<dataflow id="364" from="buffer_6" to="call_ln0" fromId="29" toId="76">
</dataflow>
<dataflow id="365" from="buffer_5" to="call_ln0" fromId="28" toId="76">
</dataflow>
<dataflow id="366" from="buffer_4" to="call_ln0" fromId="27" toId="76">
</dataflow>
<dataflow id="367" from="buffer_3" to="call_ln0" fromId="26" toId="76">
</dataflow>
<dataflow id="368" from="buffer_2" to="call_ln0" fromId="25" toId="76">
</dataflow>
<dataflow id="369" from="buffer_1" to="call_ln0" fromId="24" toId="76">
</dataflow>
<dataflow id="370" from="buffer" to="call_ln0" fromId="23" toId="76">
</dataflow>
<dataflow id="371" from="size_read" to="call_ln0" fromId="55" toId="76">
</dataflow>
<dataflow id="372" from="addSize_1_loc" to="call_ln0" fromId="22" toId="76">
</dataflow>
<dataflow id="374" from="_ssdm_op_SpecLoopName" to="specloopname_ln10" fromId="373" toId="77">
</dataflow>
<dataflow id="376" from="empty_8" to="specloopname_ln10" fromId="375" toId="77">
</dataflow>
<dataflow id="377" from="addSize_1_loc" to="addSize_1_loc_load" fromId="22" toId="78">
</dataflow>
<dataflow id="379" from="_ssdm_op_BitConcatenate.i64.i55.i9" to="or_ln" fromId="378" toId="79">
</dataflow>
<dataflow id="380" from="tmp" to="or_ln" fromId="73" toId="79">
</dataflow>
<dataflow id="382" from="StgValue_381" to="or_ln" fromId="381" toId="79">
</dataflow>
<dataflow id="383" from="addSize_1_loc_load" to="br_ln22" fromId="78" toId="80">
</dataflow>
<dataflow id="385" from="sha256Accel_Pipeline_VITIS_LOOP_23_3" to="call_ln12" fromId="384" toId="81">
</dataflow>
<dataflow id="386" from="or_ln" to="call_ln12" fromId="79" toId="81">
</dataflow>
<dataflow id="387" from="bitstream" to="call_ln12" fromId="142" toId="81">
</dataflow>
<dataflow id="388" from="buffer_15" to="call_ln12" fromId="38" toId="81">
</dataflow>
<dataflow id="389" from="buffer_14" to="call_ln12" fromId="37" toId="81">
</dataflow>
<dataflow id="390" from="buffer_13" to="call_ln12" fromId="36" toId="81">
</dataflow>
<dataflow id="391" from="buffer_12" to="call_ln12" fromId="35" toId="81">
</dataflow>
<dataflow id="392" from="buffer_11" to="call_ln12" fromId="34" toId="81">
</dataflow>
<dataflow id="393" from="buffer_10" to="call_ln12" fromId="33" toId="81">
</dataflow>
<dataflow id="394" from="buffer_9" to="call_ln12" fromId="32" toId="81">
</dataflow>
<dataflow id="395" from="buffer_8" to="call_ln12" fromId="31" toId="81">
</dataflow>
<dataflow id="396" from="buffer_7" to="call_ln12" fromId="30" toId="81">
</dataflow>
<dataflow id="397" from="buffer_6" to="call_ln12" fromId="29" toId="81">
</dataflow>
<dataflow id="398" from="buffer_5" to="call_ln12" fromId="28" toId="81">
</dataflow>
<dataflow id="399" from="buffer_4" to="call_ln12" fromId="27" toId="81">
</dataflow>
<dataflow id="400" from="buffer_3" to="call_ln12" fromId="26" toId="81">
</dataflow>
<dataflow id="401" from="buffer_2" to="call_ln12" fromId="25" toId="81">
</dataflow>
<dataflow id="402" from="buffer_1" to="call_ln12" fromId="24" toId="81">
</dataflow>
<dataflow id="403" from="buffer" to="call_ln12" fromId="23" toId="81">
</dataflow>
<dataflow id="404" from="size_read" to="call_ln12" fromId="55" toId="81">
</dataflow>
<dataflow id="405" from="addSize_2_loc" to="call_ln12" fromId="21" toId="81">
</dataflow>
<dataflow id="407" from="sha256Accel_Pipeline_VITIS_LOOP_35_4" to="call_ln0" fromId="406" toId="82">
</dataflow>
<dataflow id="408" from="buffer_15" to="call_ln0" fromId="38" toId="82">
</dataflow>
<dataflow id="409" from="buffer_14" to="call_ln0" fromId="37" toId="82">
</dataflow>
<dataflow id="410" from="buffer_13" to="call_ln0" fromId="36" toId="82">
</dataflow>
<dataflow id="411" from="buffer_12" to="call_ln0" fromId="35" toId="82">
</dataflow>
<dataflow id="412" from="buffer_11" to="call_ln0" fromId="34" toId="82">
</dataflow>
<dataflow id="413" from="buffer_10" to="call_ln0" fromId="33" toId="82">
</dataflow>
<dataflow id="414" from="buffer_9" to="call_ln0" fromId="32" toId="82">
</dataflow>
<dataflow id="415" from="buffer_8" to="call_ln0" fromId="31" toId="82">
</dataflow>
<dataflow id="416" from="buffer_7" to="call_ln0" fromId="30" toId="82">
</dataflow>
<dataflow id="417" from="buffer_6" to="call_ln0" fromId="29" toId="82">
</dataflow>
<dataflow id="418" from="buffer_5" to="call_ln0" fromId="28" toId="82">
</dataflow>
<dataflow id="419" from="buffer_4" to="call_ln0" fromId="27" toId="82">
</dataflow>
<dataflow id="420" from="buffer_3" to="call_ln0" fromId="26" toId="82">
</dataflow>
<dataflow id="421" from="buffer_2" to="call_ln0" fromId="25" toId="82">
</dataflow>
<dataflow id="422" from="buffer_1" to="call_ln0" fromId="24" toId="82">
</dataflow>
<dataflow id="423" from="buffer" to="call_ln0" fromId="23" toId="82">
</dataflow>
<dataflow id="424" from="size_read" to="call_ln0" fromId="55" toId="82">
</dataflow>
<dataflow id="425" from="sha256Accel_Pipeline_VITIS_LOOP_23_3" to="call_ln12" fromId="384" toId="83">
</dataflow>
<dataflow id="426" from="or_ln" to="call_ln12" fromId="79" toId="83">
</dataflow>
<dataflow id="427" from="bitstream" to="call_ln12" fromId="142" toId="83">
</dataflow>
<dataflow id="428" from="buffer_15" to="call_ln12" fromId="38" toId="83">
</dataflow>
<dataflow id="429" from="buffer_14" to="call_ln12" fromId="37" toId="83">
</dataflow>
<dataflow id="430" from="buffer_13" to="call_ln12" fromId="36" toId="83">
</dataflow>
<dataflow id="431" from="buffer_12" to="call_ln12" fromId="35" toId="83">
</dataflow>
<dataflow id="432" from="buffer_11" to="call_ln12" fromId="34" toId="83">
</dataflow>
<dataflow id="433" from="buffer_10" to="call_ln12" fromId="33" toId="83">
</dataflow>
<dataflow id="434" from="buffer_9" to="call_ln12" fromId="32" toId="83">
</dataflow>
<dataflow id="435" from="buffer_8" to="call_ln12" fromId="31" toId="83">
</dataflow>
<dataflow id="436" from="buffer_7" to="call_ln12" fromId="30" toId="83">
</dataflow>
<dataflow id="437" from="buffer_6" to="call_ln12" fromId="29" toId="83">
</dataflow>
<dataflow id="438" from="buffer_5" to="call_ln12" fromId="28" toId="83">
</dataflow>
<dataflow id="439" from="buffer_4" to="call_ln12" fromId="27" toId="83">
</dataflow>
<dataflow id="440" from="buffer_3" to="call_ln12" fromId="26" toId="83">
</dataflow>
<dataflow id="441" from="buffer_2" to="call_ln12" fromId="25" toId="83">
</dataflow>
<dataflow id="442" from="buffer_1" to="call_ln12" fromId="24" toId="83">
</dataflow>
<dataflow id="443" from="buffer" to="call_ln12" fromId="23" toId="83">
</dataflow>
<dataflow id="444" from="size_read" to="call_ln12" fromId="55" toId="83">
</dataflow>
<dataflow id="445" from="addSize_2_loc" to="call_ln12" fromId="21" toId="83">
</dataflow>
<dataflow id="446" from="addSize_2_loc" to="addSize_2_loc_load" fromId="21" toId="84">
</dataflow>
<dataflow id="447" from="counter" to="counter_load" fromId="20" toId="86">
</dataflow>
<dataflow id="448" from="counter_load" to="counter_5" fromId="86" toId="87">
</dataflow>
<dataflow id="450" from="StgValue_449" to="counter_5" fromId="449" toId="87">
</dataflow>
<dataflow id="452" from="sha256Accel_Pipeline_VITIS_LOOP_43_5" to="call_ln0" fromId="451" toId="88">
</dataflow>
<dataflow id="453" from="message" to="call_ln0" fromId="41" toId="88">
</dataflow>
<dataflow id="454" from="buffer" to="call_ln0" fromId="23" toId="88">
</dataflow>
<dataflow id="455" from="buffer_1" to="call_ln0" fromId="24" toId="88">
</dataflow>
<dataflow id="456" from="buffer_2" to="call_ln0" fromId="25" toId="88">
</dataflow>
<dataflow id="457" from="buffer_3" to="call_ln0" fromId="26" toId="88">
</dataflow>
<dataflow id="458" from="buffer_4" to="call_ln0" fromId="27" toId="88">
</dataflow>
<dataflow id="459" from="buffer_5" to="call_ln0" fromId="28" toId="88">
</dataflow>
<dataflow id="460" from="buffer_6" to="call_ln0" fromId="29" toId="88">
</dataflow>
<dataflow id="461" from="buffer_7" to="call_ln0" fromId="30" toId="88">
</dataflow>
<dataflow id="462" from="buffer_8" to="call_ln0" fromId="31" toId="88">
</dataflow>
<dataflow id="463" from="buffer_9" to="call_ln0" fromId="32" toId="88">
</dataflow>
<dataflow id="464" from="buffer_10" to="call_ln0" fromId="33" toId="88">
</dataflow>
<dataflow id="465" from="buffer_11" to="call_ln0" fromId="34" toId="88">
</dataflow>
<dataflow id="466" from="buffer_12" to="call_ln0" fromId="35" toId="88">
</dataflow>
<dataflow id="467" from="buffer_13" to="call_ln0" fromId="36" toId="88">
</dataflow>
<dataflow id="468" from="buffer_14" to="call_ln0" fromId="37" toId="88">
</dataflow>
<dataflow id="469" from="buffer_15" to="call_ln0" fromId="38" toId="88">
</dataflow>
<dataflow id="470" from="counter_5" to="store_ln4" fromId="87" toId="89">
</dataflow>
<dataflow id="471" from="counter" to="store_ln4" fromId="20" toId="89">
</dataflow>
<dataflow id="472" from="sha256Accel_Pipeline_VITIS_LOOP_35_4" to="call_ln0" fromId="406" toId="90">
</dataflow>
<dataflow id="473" from="buffer_15" to="call_ln0" fromId="38" toId="90">
</dataflow>
<dataflow id="474" from="buffer_14" to="call_ln0" fromId="37" toId="90">
</dataflow>
<dataflow id="475" from="buffer_13" to="call_ln0" fromId="36" toId="90">
</dataflow>
<dataflow id="476" from="buffer_12" to="call_ln0" fromId="35" toId="90">
</dataflow>
<dataflow id="477" from="buffer_11" to="call_ln0" fromId="34" toId="90">
</dataflow>
<dataflow id="478" from="buffer_10" to="call_ln0" fromId="33" toId="90">
</dataflow>
<dataflow id="479" from="buffer_9" to="call_ln0" fromId="32" toId="90">
</dataflow>
<dataflow id="480" from="buffer_8" to="call_ln0" fromId="31" toId="90">
</dataflow>
<dataflow id="481" from="buffer_7" to="call_ln0" fromId="30" toId="90">
</dataflow>
<dataflow id="482" from="buffer_6" to="call_ln0" fromId="29" toId="90">
</dataflow>
<dataflow id="483" from="buffer_5" to="call_ln0" fromId="28" toId="90">
</dataflow>
<dataflow id="484" from="buffer_4" to="call_ln0" fromId="27" toId="90">
</dataflow>
<dataflow id="485" from="buffer_3" to="call_ln0" fromId="26" toId="90">
</dataflow>
<dataflow id="486" from="buffer_2" to="call_ln0" fromId="25" toId="90">
</dataflow>
<dataflow id="487" from="buffer_1" to="call_ln0" fromId="24" toId="90">
</dataflow>
<dataflow id="488" from="buffer" to="call_ln0" fromId="23" toId="90">
</dataflow>
<dataflow id="489" from="size_read" to="call_ln0" fromId="55" toId="90">
</dataflow>
<dataflow id="490" from="StgValue_312" to="addSize_2" fromId="312" toId="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="491" from="br_ln0" to="addSize_2" fromId="91" toId="92">
</dataflow>
<dataflow id="492" from="addSize_2_loc_load" to="addSize_2" fromId="84" toId="92">
<condition id="-1">
<or_exp><and_exp><literal name="addSize_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="493" from="br_ln0" to="addSize_2" fromId="85" toId="92">
</dataflow>
<dataflow id="494" from="sha256Accel_Pipeline_VITIS_LOOP_43_5" to="call_ln0" fromId="451" toId="93">
</dataflow>
<dataflow id="495" from="message" to="call_ln0" fromId="41" toId="93">
</dataflow>
<dataflow id="496" from="buffer" to="call_ln0" fromId="23" toId="93">
</dataflow>
<dataflow id="497" from="buffer_1" to="call_ln0" fromId="24" toId="93">
</dataflow>
<dataflow id="498" from="buffer_2" to="call_ln0" fromId="25" toId="93">
</dataflow>
<dataflow id="499" from="buffer_3" to="call_ln0" fromId="26" toId="93">
</dataflow>
<dataflow id="500" from="buffer_4" to="call_ln0" fromId="27" toId="93">
</dataflow>
<dataflow id="501" from="buffer_5" to="call_ln0" fromId="28" toId="93">
</dataflow>
<dataflow id="502" from="buffer_6" to="call_ln0" fromId="29" toId="93">
</dataflow>
<dataflow id="503" from="buffer_7" to="call_ln0" fromId="30" toId="93">
</dataflow>
<dataflow id="504" from="buffer_8" to="call_ln0" fromId="31" toId="93">
</dataflow>
<dataflow id="505" from="buffer_9" to="call_ln0" fromId="32" toId="93">
</dataflow>
<dataflow id="506" from="buffer_10" to="call_ln0" fromId="33" toId="93">
</dataflow>
<dataflow id="507" from="buffer_11" to="call_ln0" fromId="34" toId="93">
</dataflow>
<dataflow id="508" from="buffer_12" to="call_ln0" fromId="35" toId="93">
</dataflow>
<dataflow id="509" from="buffer_13" to="call_ln0" fromId="36" toId="93">
</dataflow>
<dataflow id="510" from="buffer_14" to="call_ln0" fromId="37" toId="93">
</dataflow>
<dataflow id="511" from="buffer_15" to="call_ln0" fromId="38" toId="93">
</dataflow>
<dataflow id="513" from="chunkProcessor" to="call_ln48" fromId="512" toId="94">
</dataflow>
<dataflow id="514" from="interHash" to="call_ln48" fromId="39" toId="94">
</dataflow>
<dataflow id="515" from="message" to="call_ln48" fromId="41" toId="94">
</dataflow>
<dataflow id="516" from="wordsout" to="call_ln48" fromId="40" toId="94">
</dataflow>
<dataflow id="517" from="kValues" to="call_ln48" fromId="145" toId="94">
</dataflow>
<dataflow id="518" from="chunkProcessor" to="call_ln48" fromId="512" toId="95">
</dataflow>
<dataflow id="519" from="interHash" to="call_ln48" fromId="39" toId="95">
</dataflow>
<dataflow id="520" from="message" to="call_ln48" fromId="41" toId="95">
</dataflow>
<dataflow id="521" from="wordsout" to="call_ln48" fromId="40" toId="95">
</dataflow>
<dataflow id="522" from="kValues" to="call_ln48" fromId="145" toId="95">
</dataflow>
<dataflow id="524" from="sha256Accel_Pipeline_VITIS_LOOP_49_7" to="call_ln0" fromId="523" toId="96">
</dataflow>
<dataflow id="525" from="wordsout" to="call_ln0" fromId="40" toId="96">
</dataflow>
<dataflow id="526" from="interHash" to="call_ln0" fromId="39" toId="96">
</dataflow>
<dataflow id="527" from="StgValue_307" to="iterneeded_1" fromId="307" toId="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="528" from="br_ln0" to="iterneeded_1" fromId="91" toId="97">
</dataflow>
<dataflow id="529" from="StgValue_312" to="iterneeded_1" fromId="312" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="addSize_1_loc_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="530" from="br_ln0" to="iterneeded_1" fromId="85" toId="97">
</dataflow>
<dataflow id="531" from="sha256Accel_Pipeline_VITIS_LOOP_49_7" to="call_ln0" fromId="523" toId="98">
</dataflow>
<dataflow id="532" from="wordsout" to="call_ln0" fromId="40" toId="98">
</dataflow>
<dataflow id="533" from="interHash" to="call_ln0" fromId="39" toId="98">
</dataflow>
<dataflow id="534" from="interHash_addr_7" to="interHash_load" fromId="65" toId="100">
</dataflow>
<dataflow id="535" from="interHash_addr_6" to="interHash_load_1" fromId="63" toId="101">
</dataflow>
<dataflow id="536" from="interHash_addr_5" to="interHash_load_2" fromId="53" toId="102">
</dataflow>
<dataflow id="537" from="interHash_addr_4" to="interHash_load_3" fromId="51" toId="103">
</dataflow>
<dataflow id="538" from="interHash_addr_5" to="interHash_load_2" fromId="53" toId="104">
</dataflow>
<dataflow id="539" from="interHash_addr_4" to="interHash_load_3" fromId="51" toId="105">
</dataflow>
<dataflow id="540" from="interHash_addr_3" to="interHash_load_4" fromId="49" toId="106">
</dataflow>
<dataflow id="541" from="interHash_addr_2" to="interHash_load_5" fromId="47" toId="107">
</dataflow>
<dataflow id="542" from="interHash_addr_3" to="interHash_load_4" fromId="49" toId="108">
</dataflow>
<dataflow id="543" from="interHash_addr_2" to="interHash_load_5" fromId="47" toId="109">
</dataflow>
<dataflow id="544" from="interHash_addr_1" to="interHash_load_6" fromId="44" toId="110">
</dataflow>
<dataflow id="545" from="interHash_addr" to="interHash_load_7" fromId="42" toId="111">
</dataflow>
<dataflow id="546" from="interHash_addr_1" to="interHash_load_6" fromId="44" toId="112">
</dataflow>
<dataflow id="547" from="interHash_addr" to="interHash_load_7" fromId="42" toId="113">
</dataflow>
<dataflow id="549" from="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32" to="tmp_6" fromId="548" toId="114">
</dataflow>
<dataflow id="550" from="interHash_load_7" to="tmp_6" fromId="113" toId="114">
</dataflow>
<dataflow id="551" from="interHash_load_6" to="tmp_6" fromId="112" toId="114">
</dataflow>
<dataflow id="552" from="interHash_load_5" to="tmp_6" fromId="109" toId="114">
</dataflow>
<dataflow id="553" from="interHash_load_4" to="tmp_6" fromId="108" toId="114">
</dataflow>
<dataflow id="554" from="interHash_load_3" to="tmp_6" fromId="105" toId="114">
</dataflow>
<dataflow id="555" from="interHash_load_2" to="tmp_6" fromId="104" toId="114">
</dataflow>
<dataflow id="556" from="interHash_load_1" to="tmp_6" fromId="101" toId="114">
</dataflow>
<dataflow id="557" from="interHash_load" to="tmp_6" fromId="100" toId="114">
</dataflow>
<dataflow id="559" from="_ssdm_op_Write.ap_auto.i256P0A" to="write_ln53" fromId="558" toId="115">
</dataflow>
<dataflow id="560" from="output_r" to="write_ln53" fromId="144" toId="115">
</dataflow>
<dataflow id="561" from="tmp_6" to="write_ln53" fromId="114" toId="115">
</dataflow>
<dataflow id="562" from="iterneeded" to="StgValue_5" fromId="69" toId="5">
</dataflow>
<dataflow id="563" from="addSize_1_loc_load" to="StgValue_7" fromId="78" toId="7">
</dataflow>
<dataflow id="564" from="addSize_1_loc_load" to="StgValue_9" fromId="78" toId="9">
</dataflow>
</dataflows>


</stg>
