// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Wed Jun 29 17:18:15 2022
// Host        : alveo-build-01.inf.ethz.ch running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_85ad_hbm_inst_0_stub.v
// Design      : bd_85ad_hbm_inst_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xcu55c-fsvh2892-2L-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "hbm_v1_0_12,Vivado 2022.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(HBM_REF_CLK_0, HBM_REF_CLK_1, AXI_00_ACLK, 
  AXI_00_ARESET_N, AXI_00_ARADDR, AXI_00_ARBURST, AXI_00_ARID, AXI_00_ARLEN, AXI_00_ARSIZE, 
  AXI_00_ARVALID, AXI_00_AWADDR, AXI_00_AWBURST, AXI_00_AWID, AXI_00_AWLEN, AXI_00_AWSIZE, 
  AXI_00_AWVALID, AXI_00_RREADY, AXI_00_BREADY, AXI_00_WDATA, AXI_00_WLAST, AXI_00_WSTRB, 
  AXI_00_WDATA_PARITY, AXI_00_WVALID, AXI_01_ACLK, AXI_01_ARESET_N, AXI_01_ARADDR, 
  AXI_01_ARBURST, AXI_01_ARID, AXI_01_ARLEN, AXI_01_ARSIZE, AXI_01_ARVALID, AXI_01_AWADDR, 
  AXI_01_AWBURST, AXI_01_AWID, AXI_01_AWLEN, AXI_01_AWSIZE, AXI_01_AWVALID, AXI_01_RREADY, 
  AXI_01_BREADY, AXI_01_WDATA, AXI_01_WLAST, AXI_01_WSTRB, AXI_01_WDATA_PARITY, 
  AXI_01_WVALID, AXI_20_ACLK, AXI_20_ARESET_N, AXI_20_ARADDR, AXI_20_ARBURST, AXI_20_ARID, 
  AXI_20_ARLEN, AXI_20_ARSIZE, AXI_20_ARVALID, AXI_20_AWADDR, AXI_20_AWBURST, AXI_20_AWID, 
  AXI_20_AWLEN, AXI_20_AWSIZE, AXI_20_AWVALID, AXI_20_RREADY, AXI_20_BREADY, AXI_20_WDATA, 
  AXI_20_WLAST, AXI_20_WSTRB, AXI_20_WDATA_PARITY, AXI_20_WVALID, AXI_21_ACLK, 
  AXI_21_ARESET_N, AXI_21_ARADDR, AXI_21_ARBURST, AXI_21_ARID, AXI_21_ARLEN, AXI_21_ARSIZE, 
  AXI_21_ARVALID, AXI_21_AWADDR, AXI_21_AWBURST, AXI_21_AWID, AXI_21_AWLEN, AXI_21_AWSIZE, 
  AXI_21_AWVALID, AXI_21_RREADY, AXI_21_BREADY, AXI_21_WDATA, AXI_21_WLAST, AXI_21_WSTRB, 
  AXI_21_WDATA_PARITY, AXI_21_WVALID, AXI_28_ACLK, AXI_28_ARESET_N, AXI_28_ARADDR, 
  AXI_28_ARBURST, AXI_28_ARID, AXI_28_ARLEN, AXI_28_ARSIZE, AXI_28_ARVALID, AXI_28_AWADDR, 
  AXI_28_AWBURST, AXI_28_AWID, AXI_28_AWLEN, AXI_28_AWSIZE, AXI_28_AWVALID, AXI_28_RREADY, 
  AXI_28_BREADY, AXI_28_WDATA, AXI_28_WLAST, AXI_28_WSTRB, AXI_28_WDATA_PARITY, 
  AXI_28_WVALID, APB_0_PWDATA, APB_0_PADDR, APB_0_PCLK, APB_0_PENABLE, APB_0_PRESET_N, 
  APB_0_PSEL, APB_0_PWRITE, APB_1_PWDATA, APB_1_PADDR, APB_1_PCLK, APB_1_PENABLE, 
  APB_1_PRESET_N, APB_1_PSEL, APB_1_PWRITE, AXI_00_ARREADY, AXI_00_AWREADY, 
  AXI_00_RDATA_PARITY, AXI_00_RDATA, AXI_00_RID, AXI_00_RLAST, AXI_00_RRESP, AXI_00_RVALID, 
  AXI_00_WREADY, AXI_00_BID, AXI_00_BRESP, AXI_00_BVALID, AXI_01_ARREADY, AXI_01_AWREADY, 
  AXI_01_RDATA_PARITY, AXI_01_RDATA, AXI_01_RID, AXI_01_RLAST, AXI_01_RRESP, AXI_01_RVALID, 
  AXI_01_WREADY, AXI_01_BID, AXI_01_BRESP, AXI_01_BVALID, AXI_20_ARREADY, AXI_20_AWREADY, 
  AXI_20_RDATA_PARITY, AXI_20_RDATA, AXI_20_RID, AXI_20_RLAST, AXI_20_RRESP, AXI_20_RVALID, 
  AXI_20_WREADY, AXI_20_BID, AXI_20_BRESP, AXI_20_BVALID, AXI_21_ARREADY, AXI_21_AWREADY, 
  AXI_21_RDATA_PARITY, AXI_21_RDATA, AXI_21_RID, AXI_21_RLAST, AXI_21_RRESP, AXI_21_RVALID, 
  AXI_21_WREADY, AXI_21_BID, AXI_21_BRESP, AXI_21_BVALID, AXI_28_ARREADY, AXI_28_AWREADY, 
  AXI_28_RDATA_PARITY, AXI_28_RDATA, AXI_28_RID, AXI_28_RLAST, AXI_28_RRESP, AXI_28_RVALID, 
  AXI_28_WREADY, AXI_28_BID, AXI_28_BRESP, AXI_28_BVALID, APB_0_PRDATA, APB_0_PREADY, 
  APB_0_PSLVERR, APB_1_PRDATA, APB_1_PREADY, APB_1_PSLVERR, apb_complete_0, apb_complete_1, 
  DRAM_0_STAT_CATTRIP, DRAM_0_STAT_TEMP, DRAM_1_STAT_CATTRIP, DRAM_1_STAT_TEMP)
/* synthesis syn_black_box black_box_pad_pin="HBM_REF_CLK_0,HBM_REF_CLK_1,AXI_00_ACLK,AXI_00_ARESET_N,AXI_00_ARADDR[33:0],AXI_00_ARBURST[1:0],AXI_00_ARID[5:0],AXI_00_ARLEN[3:0],AXI_00_ARSIZE[2:0],AXI_00_ARVALID,AXI_00_AWADDR[33:0],AXI_00_AWBURST[1:0],AXI_00_AWID[5:0],AXI_00_AWLEN[3:0],AXI_00_AWSIZE[2:0],AXI_00_AWVALID,AXI_00_RREADY,AXI_00_BREADY,AXI_00_WDATA[255:0],AXI_00_WLAST,AXI_00_WSTRB[31:0],AXI_00_WDATA_PARITY[31:0],AXI_00_WVALID,AXI_01_ACLK,AXI_01_ARESET_N,AXI_01_ARADDR[33:0],AXI_01_ARBURST[1:0],AXI_01_ARID[5:0],AXI_01_ARLEN[3:0],AXI_01_ARSIZE[2:0],AXI_01_ARVALID,AXI_01_AWADDR[33:0],AXI_01_AWBURST[1:0],AXI_01_AWID[5:0],AXI_01_AWLEN[3:0],AXI_01_AWSIZE[2:0],AXI_01_AWVALID,AXI_01_RREADY,AXI_01_BREADY,AXI_01_WDATA[255:0],AXI_01_WLAST,AXI_01_WSTRB[31:0],AXI_01_WDATA_PARITY[31:0],AXI_01_WVALID,AXI_20_ACLK,AXI_20_ARESET_N,AXI_20_ARADDR[33:0],AXI_20_ARBURST[1:0],AXI_20_ARID[5:0],AXI_20_ARLEN[3:0],AXI_20_ARSIZE[2:0],AXI_20_ARVALID,AXI_20_AWADDR[33:0],AXI_20_AWBURST[1:0],AXI_20_AWID[5:0],AXI_20_AWLEN[3:0],AXI_20_AWSIZE[2:0],AXI_20_AWVALID,AXI_20_RREADY,AXI_20_BREADY,AXI_20_WDATA[255:0],AXI_20_WLAST,AXI_20_WSTRB[31:0],AXI_20_WDATA_PARITY[31:0],AXI_20_WVALID,AXI_21_ACLK,AXI_21_ARESET_N,AXI_21_ARADDR[33:0],AXI_21_ARBURST[1:0],AXI_21_ARID[5:0],AXI_21_ARLEN[3:0],AXI_21_ARSIZE[2:0],AXI_21_ARVALID,AXI_21_AWADDR[33:0],AXI_21_AWBURST[1:0],AXI_21_AWID[5:0],AXI_21_AWLEN[3:0],AXI_21_AWSIZE[2:0],AXI_21_AWVALID,AXI_21_RREADY,AXI_21_BREADY,AXI_21_WDATA[255:0],AXI_21_WLAST,AXI_21_WSTRB[31:0],AXI_21_WDATA_PARITY[31:0],AXI_21_WVALID,AXI_28_ACLK,AXI_28_ARESET_N,AXI_28_ARADDR[33:0],AXI_28_ARBURST[1:0],AXI_28_ARID[5:0],AXI_28_ARLEN[3:0],AXI_28_ARSIZE[2:0],AXI_28_ARVALID,AXI_28_AWADDR[33:0],AXI_28_AWBURST[1:0],AXI_28_AWID[5:0],AXI_28_AWLEN[3:0],AXI_28_AWSIZE[2:0],AXI_28_AWVALID,AXI_28_RREADY,AXI_28_BREADY,AXI_28_WDATA[255:0],AXI_28_WLAST,AXI_28_WSTRB[31:0],AXI_28_WDATA_PARITY[31:0],AXI_28_WVALID,APB_0_PWDATA[31:0],APB_0_PADDR[21:0],APB_0_PCLK,APB_0_PENABLE,APB_0_PRESET_N,APB_0_PSEL,APB_0_PWRITE,APB_1_PWDATA[31:0],APB_1_PADDR[21:0],APB_1_PCLK,APB_1_PENABLE,APB_1_PRESET_N,APB_1_PSEL,APB_1_PWRITE,AXI_00_ARREADY,AXI_00_AWREADY,AXI_00_RDATA_PARITY[31:0],AXI_00_RDATA[255:0],AXI_00_RID[5:0],AXI_00_RLAST,AXI_00_RRESP[1:0],AXI_00_RVALID,AXI_00_WREADY,AXI_00_BID[5:0],AXI_00_BRESP[1:0],AXI_00_BVALID,AXI_01_ARREADY,AXI_01_AWREADY,AXI_01_RDATA_PARITY[31:0],AXI_01_RDATA[255:0],AXI_01_RID[5:0],AXI_01_RLAST,AXI_01_RRESP[1:0],AXI_01_RVALID,AXI_01_WREADY,AXI_01_BID[5:0],AXI_01_BRESP[1:0],AXI_01_BVALID,AXI_20_ARREADY,AXI_20_AWREADY,AXI_20_RDATA_PARITY[31:0],AXI_20_RDATA[255:0],AXI_20_RID[5:0],AXI_20_RLAST,AXI_20_RRESP[1:0],AXI_20_RVALID,AXI_20_WREADY,AXI_20_BID[5:0],AXI_20_BRESP[1:0],AXI_20_BVALID,AXI_21_ARREADY,AXI_21_AWREADY,AXI_21_RDATA_PARITY[31:0],AXI_21_RDATA[255:0],AXI_21_RID[5:0],AXI_21_RLAST,AXI_21_RRESP[1:0],AXI_21_RVALID,AXI_21_WREADY,AXI_21_BID[5:0],AXI_21_BRESP[1:0],AXI_21_BVALID,AXI_28_ARREADY,AXI_28_AWREADY,AXI_28_RDATA_PARITY[31:0],AXI_28_RDATA[255:0],AXI_28_RID[5:0],AXI_28_RLAST,AXI_28_RRESP[1:0],AXI_28_RVALID,AXI_28_WREADY,AXI_28_BID[5:0],AXI_28_BRESP[1:0],AXI_28_BVALID,APB_0_PRDATA[31:0],APB_0_PREADY,APB_0_PSLVERR,APB_1_PRDATA[31:0],APB_1_PREADY,APB_1_PSLVERR,apb_complete_0,apb_complete_1,DRAM_0_STAT_CATTRIP,DRAM_0_STAT_TEMP[6:0],DRAM_1_STAT_CATTRIP,DRAM_1_STAT_TEMP[6:0]" */;
  input HBM_REF_CLK_0;
  input HBM_REF_CLK_1;
  input AXI_00_ACLK;
  input AXI_00_ARESET_N;
  input [33:0]AXI_00_ARADDR;
  input [1:0]AXI_00_ARBURST;
  input [5:0]AXI_00_ARID;
  input [3:0]AXI_00_ARLEN;
  input [2:0]AXI_00_ARSIZE;
  input AXI_00_ARVALID;
  input [33:0]AXI_00_AWADDR;
  input [1:0]AXI_00_AWBURST;
  input [5:0]AXI_00_AWID;
  input [3:0]AXI_00_AWLEN;
  input [2:0]AXI_00_AWSIZE;
  input AXI_00_AWVALID;
  input AXI_00_RREADY;
  input AXI_00_BREADY;
  input [255:0]AXI_00_WDATA;
  input AXI_00_WLAST;
  input [31:0]AXI_00_WSTRB;
  input [31:0]AXI_00_WDATA_PARITY;
  input AXI_00_WVALID;
  input AXI_01_ACLK;
  input AXI_01_ARESET_N;
  input [33:0]AXI_01_ARADDR;
  input [1:0]AXI_01_ARBURST;
  input [5:0]AXI_01_ARID;
  input [3:0]AXI_01_ARLEN;
  input [2:0]AXI_01_ARSIZE;
  input AXI_01_ARVALID;
  input [33:0]AXI_01_AWADDR;
  input [1:0]AXI_01_AWBURST;
  input [5:0]AXI_01_AWID;
  input [3:0]AXI_01_AWLEN;
  input [2:0]AXI_01_AWSIZE;
  input AXI_01_AWVALID;
  input AXI_01_RREADY;
  input AXI_01_BREADY;
  input [255:0]AXI_01_WDATA;
  input AXI_01_WLAST;
  input [31:0]AXI_01_WSTRB;
  input [31:0]AXI_01_WDATA_PARITY;
  input AXI_01_WVALID;
  input AXI_20_ACLK;
  input AXI_20_ARESET_N;
  input [33:0]AXI_20_ARADDR;
  input [1:0]AXI_20_ARBURST;
  input [5:0]AXI_20_ARID;
  input [3:0]AXI_20_ARLEN;
  input [2:0]AXI_20_ARSIZE;
  input AXI_20_ARVALID;
  input [33:0]AXI_20_AWADDR;
  input [1:0]AXI_20_AWBURST;
  input [5:0]AXI_20_AWID;
  input [3:0]AXI_20_AWLEN;
  input [2:0]AXI_20_AWSIZE;
  input AXI_20_AWVALID;
  input AXI_20_RREADY;
  input AXI_20_BREADY;
  input [255:0]AXI_20_WDATA;
  input AXI_20_WLAST;
  input [31:0]AXI_20_WSTRB;
  input [31:0]AXI_20_WDATA_PARITY;
  input AXI_20_WVALID;
  input AXI_21_ACLK;
  input AXI_21_ARESET_N;
  input [33:0]AXI_21_ARADDR;
  input [1:0]AXI_21_ARBURST;
  input [5:0]AXI_21_ARID;
  input [3:0]AXI_21_ARLEN;
  input [2:0]AXI_21_ARSIZE;
  input AXI_21_ARVALID;
  input [33:0]AXI_21_AWADDR;
  input [1:0]AXI_21_AWBURST;
  input [5:0]AXI_21_AWID;
  input [3:0]AXI_21_AWLEN;
  input [2:0]AXI_21_AWSIZE;
  input AXI_21_AWVALID;
  input AXI_21_RREADY;
  input AXI_21_BREADY;
  input [255:0]AXI_21_WDATA;
  input AXI_21_WLAST;
  input [31:0]AXI_21_WSTRB;
  input [31:0]AXI_21_WDATA_PARITY;
  input AXI_21_WVALID;
  input AXI_28_ACLK;
  input AXI_28_ARESET_N;
  input [33:0]AXI_28_ARADDR;
  input [1:0]AXI_28_ARBURST;
  input [5:0]AXI_28_ARID;
  input [3:0]AXI_28_ARLEN;
  input [2:0]AXI_28_ARSIZE;
  input AXI_28_ARVALID;
  input [33:0]AXI_28_AWADDR;
  input [1:0]AXI_28_AWBURST;
  input [5:0]AXI_28_AWID;
  input [3:0]AXI_28_AWLEN;
  input [2:0]AXI_28_AWSIZE;
  input AXI_28_AWVALID;
  input AXI_28_RREADY;
  input AXI_28_BREADY;
  input [255:0]AXI_28_WDATA;
  input AXI_28_WLAST;
  input [31:0]AXI_28_WSTRB;
  input [31:0]AXI_28_WDATA_PARITY;
  input AXI_28_WVALID;
  input [31:0]APB_0_PWDATA;
  input [21:0]APB_0_PADDR;
  input APB_0_PCLK;
  input APB_0_PENABLE;
  input APB_0_PRESET_N;
  input APB_0_PSEL;
  input APB_0_PWRITE;
  input [31:0]APB_1_PWDATA;
  input [21:0]APB_1_PADDR;
  input APB_1_PCLK;
  input APB_1_PENABLE;
  input APB_1_PRESET_N;
  input APB_1_PSEL;
  input APB_1_PWRITE;
  output AXI_00_ARREADY;
  output AXI_00_AWREADY;
  output [31:0]AXI_00_RDATA_PARITY;
  output [255:0]AXI_00_RDATA;
  output [5:0]AXI_00_RID;
  output AXI_00_RLAST;
  output [1:0]AXI_00_RRESP;
  output AXI_00_RVALID;
  output AXI_00_WREADY;
  output [5:0]AXI_00_BID;
  output [1:0]AXI_00_BRESP;
  output AXI_00_BVALID;
  output AXI_01_ARREADY;
  output AXI_01_AWREADY;
  output [31:0]AXI_01_RDATA_PARITY;
  output [255:0]AXI_01_RDATA;
  output [5:0]AXI_01_RID;
  output AXI_01_RLAST;
  output [1:0]AXI_01_RRESP;
  output AXI_01_RVALID;
  output AXI_01_WREADY;
  output [5:0]AXI_01_BID;
  output [1:0]AXI_01_BRESP;
  output AXI_01_BVALID;
  output AXI_20_ARREADY;
  output AXI_20_AWREADY;
  output [31:0]AXI_20_RDATA_PARITY;
  output [255:0]AXI_20_RDATA;
  output [5:0]AXI_20_RID;
  output AXI_20_RLAST;
  output [1:0]AXI_20_RRESP;
  output AXI_20_RVALID;
  output AXI_20_WREADY;
  output [5:0]AXI_20_BID;
  output [1:0]AXI_20_BRESP;
  output AXI_20_BVALID;
  output AXI_21_ARREADY;
  output AXI_21_AWREADY;
  output [31:0]AXI_21_RDATA_PARITY;
  output [255:0]AXI_21_RDATA;
  output [5:0]AXI_21_RID;
  output AXI_21_RLAST;
  output [1:0]AXI_21_RRESP;
  output AXI_21_RVALID;
  output AXI_21_WREADY;
  output [5:0]AXI_21_BID;
  output [1:0]AXI_21_BRESP;
  output AXI_21_BVALID;
  output AXI_28_ARREADY;
  output AXI_28_AWREADY;
  output [31:0]AXI_28_RDATA_PARITY;
  output [255:0]AXI_28_RDATA;
  output [5:0]AXI_28_RID;
  output AXI_28_RLAST;
  output [1:0]AXI_28_RRESP;
  output AXI_28_RVALID;
  output AXI_28_WREADY;
  output [5:0]AXI_28_BID;
  output [1:0]AXI_28_BRESP;
  output AXI_28_BVALID;
  output [31:0]APB_0_PRDATA;
  output APB_0_PREADY;
  output APB_0_PSLVERR;
  output [31:0]APB_1_PRDATA;
  output APB_1_PREADY;
  output APB_1_PSLVERR;
  output apb_complete_0;
  output apb_complete_1;
  output DRAM_0_STAT_CATTRIP;
  output [6:0]DRAM_0_STAT_TEMP;
  output DRAM_1_STAT_CATTRIP;
  output [6:0]DRAM_1_STAT_TEMP;
endmodule
