EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 11 11
Title "WishMaster 1200"
Date ""
Rev "ES1"
Comp "Konfusion"
Comment1 "A1200 version (engineering prototype)"
Comment2 "Wishmaster ARM \\ JIT turbo board for Amiga"
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L WM1200:AC7020 X6
U 1 1 5EB9A3F4
P 3200 3300
F 0 "X6" H 3200 4200 50  0000 C CNN
F 1 "AC7020" H 3200 3250 50  0000 C CNN
F 2 "" H 3200 3300 50  0001 C CNN
F 3 "" H 3200 3300 50  0001 C CNN
	1    3200 3300
	1    0    0    -1  
$EndComp
$Comp
L WM1200:AC7020 X6
U 2 1 5EBA0B64
P 3200 6100
F 0 "X6" H 3200 6950 50  0000 C CNN
F 1 "AC7020" H 3200 6050 50  0000 C CNN
F 2 "" H 3200 6100 50  0001 C CNN
F 3 "" H 3200 6100 50  0001 C CNN
	2    3200 6100
	1    0    0    -1  
$EndComp
$Comp
L WM1200:AC7020 X6
U 3 1 5EBA7395
P 8200 3300
F 0 "X6" H 8200 4200 50  0000 C CNN
F 1 "AC7020" H 8200 3250 50  0000 C CNN
F 2 "" H 8200 3300 50  0001 C CNN
F 3 "" H 8200 3300 50  0001 C CNN
	3    8200 3300
	1    0    0    -1  
$EndComp
$Comp
L WM1200:AC7020 X6
U 4 1 5EBCCB73
P 8200 5350
F 0 "X6" H 8200 5900 50  0000 C CNN
F 1 "AC7020" H 8200 5300 50  0000 C CNN
F 2 "" H 8200 5350 50  0001 C CNN
F 3 "" H 8200 5350 50  0001 C CNN
	4    8200 5350
	1    0    0    -1  
$EndComp
Wire Wire Line
	4300 1600 4600 1600
Wire Wire Line
	4600 1700 4300 1700
Wire Wire Line
	4300 1800 4600 1800
Wire Wire Line
	4600 1900 4300 1900
Wire Wire Line
	4300 2000 4600 2000
Wire Wire Line
	4300 2100 4600 2100
Wire Wire Line
	4300 2200 4600 2200
Wire Wire Line
	4600 2300 4300 2300
Wire Wire Line
	4300 2400 4600 2400
Wire Wire Line
	4600 2500 4300 2500
Wire Wire Line
	4300 2600 4600 2600
Wire Wire Line
	4600 2700 4300 2700
Wire Wire Line
	4300 2800 4600 2800
Wire Wire Line
	4300 4400 4600 4400
Wire Wire Line
	4600 4500 4300 4500
Wire Wire Line
	4300 4600 4600 4600
Wire Wire Line
	4600 4700 4300 4700
Wire Wire Line
	4300 4800 4600 4800
Wire Wire Line
	4300 4900 4600 4900
Wire Wire Line
	4300 5000 4600 5000
Wire Wire Line
	4600 5100 4300 5100
Wire Wire Line
	4300 5200 4600 5200
Wire Wire Line
	4600 5300 4300 5300
Wire Wire Line
	4300 5400 4600 5400
Wire Wire Line
	4600 5500 4300 5500
Wire Wire Line
	4300 5600 4600 5600
Wire Wire Line
	4600 5700 4300 5700
Wire Wire Line
	4300 5800 4600 5800
Wire Wire Line
	4600 5900 4300 5900
Wire Wire Line
	4300 6000 4600 6000
Wire Wire Line
	6800 3200 7100 3200
Wire Wire Line
	6800 1600 7100 1600
Wire Wire Line
	6800 1700 7100 1700
Wire Wire Line
	6800 1800 7100 1800
Wire Wire Line
	6800 1900 7100 1900
Wire Wire Line
	6800 2000 7100 2000
Wire Wire Line
	6800 2100 7100 2100
Wire Wire Line
	6800 2200 7100 2200
Wire Wire Line
	6800 2300 7100 2300
Wire Wire Line
	6800 2400 7100 2400
Wire Wire Line
	6800 2500 7100 2500
Wire Wire Line
	6800 2600 7100 2600
Wire Wire Line
	6800 2700 7100 2700
Wire Wire Line
	6800 2800 7100 2800
Wire Wire Line
	6800 2900 7100 2900
Wire Wire Line
	6800 3000 7100 3000
Wire Wire Line
	6800 3100 7100 3100
Wire Wire Line
	9300 1600 9600 1600
Wire Wire Line
	9600 1700 9300 1700
Wire Wire Line
	9300 1800 9600 1800
Wire Wire Line
	9600 1900 9300 1900
Wire Wire Line
	9300 2000 9600 2000
Wire Wire Line
	9300 2100 9600 2100
Wire Wire Line
	9300 2200 9600 2200
Wire Wire Line
	9600 2300 9300 2300
Wire Wire Line
	9300 2400 9600 2400
Wire Wire Line
	9600 2500 9300 2500
Wire Wire Line
	9300 2600 9600 2600
Wire Wire Line
	9600 2700 9300 2700
Wire Wire Line
	9300 2800 9600 2800
Wire Wire Line
	9600 2900 9300 2900
Wire Wire Line
	9300 3000 9600 3000
Wire Wire Line
	9600 3100 9300 3100
Wire Wire Line
	9300 3200 9600 3200
Wire Wire Line
	1800 4400 2100 4400
Wire Wire Line
	2100 4500 1800 4500
Wire Wire Line
	1800 4600 2100 4600
Wire Wire Line
	2100 4700 1800 4700
Wire Wire Line
	1800 4800 2100 4800
Wire Wire Line
	1800 4900 2100 4900
Wire Wire Line
	1800 5000 2100 5000
Wire Wire Line
	2100 5100 1800 5100
Wire Wire Line
	1800 5200 2100 5200
Wire Wire Line
	2100 5300 1800 5300
Wire Wire Line
	1800 5400 2100 5400
Wire Wire Line
	2100 5500 1800 5500
Wire Wire Line
	1800 5600 2100 5600
Wire Wire Line
	2100 5700 1800 5700
Wire Wire Line
	1800 5800 2100 5800
Wire Wire Line
	2100 5900 1800 5900
Wire Wire Line
	2100 2800 1800 2800
Wire Wire Line
	1800 2700 2100 2700
Wire Wire Line
	2100 2600 1800 2600
Wire Wire Line
	1800 2500 2100 2500
Wire Wire Line
	2100 2400 1800 2400
Wire Wire Line
	1800 2300 2100 2300
Wire Wire Line
	1800 2200 2100 2200
Wire Wire Line
	2100 2100 1800 2100
Wire Wire Line
	1800 2000 2100 2000
Wire Wire Line
	2100 1900 1800 1900
Wire Wire Line
	1800 1800 2100 1800
Wire Wire Line
	2100 1700 1800 1700
Wire Wire Line
	1800 1600 2100 1600
Wire Wire Line
	6750 4400 6950 4400
Wire Wire Line
	7100 4500 6950 4500
Wire Wire Line
	7100 4700 6950 4700
Wire Wire Line
	7100 5100 6950 5100
Wire Wire Line
	9300 4350 9500 4350
Wire Wire Line
	9300 4550 9500 4550
Wire Wire Line
	9300 4750 9500 4750
Wire Wire Line
	9300 4850 9500 4850
Wire Wire Line
	9300 4950 9500 4950
Wire Wire Line
	9300 5150 9500 5150
Text Notes 8000 1450 0    50   ~ 0
Data lines
Text Notes 3050 1450 0    50   ~ 0
Addr lines
Text GLabel 6750 4400 0    50   BiDi ~ 0
GND
Wire Wire Line
	6950 4400 6950 4500
Connection ~ 6950 4400
Wire Wire Line
	6950 4400 7100 4400
Connection ~ 6950 4500
Wire Wire Line
	6950 4500 6950 4600
Connection ~ 6950 4600
Wire Wire Line
	6950 4600 7100 4600
Wire Wire Line
	6950 4600 6950 4700
Connection ~ 6950 4700
Wire Wire Line
	6950 4700 6950 4800
Connection ~ 6950 4800
Wire Wire Line
	6950 4800 7100 4800
Wire Wire Line
	6950 4800 6950 4900
Connection ~ 6950 4900
Wire Wire Line
	6950 4900 7100 4900
Wire Wire Line
	6950 4900 6950 5000
Connection ~ 6950 5000
Wire Wire Line
	6950 5000 7100 5000
Wire Wire Line
	6950 5000 6950 5100
Connection ~ 6950 5100
Wire Wire Line
	6950 5100 6950 5200
Wire Wire Line
	6950 5200 7100 5200
Text GLabel 9750 4350 2    50   BiDi ~ 0
FPGA_VCC5V
Wire Wire Line
	9500 4350 9500 4450
Connection ~ 9500 4350
Wire Wire Line
	9500 4350 9750 4350
Connection ~ 9500 4450
Wire Wire Line
	9500 4450 9300 4450
Wire Wire Line
	9500 4450 9500 4550
Wire Wire Line
	9500 4750 9500 4850
Connection ~ 9500 4750
Wire Wire Line
	9500 4750 9750 4750
Connection ~ 9500 4850
Wire Wire Line
	9500 4850 9500 4950
Connection ~ 9500 4950
Wire Wire Line
	9500 4950 9500 5050
Connection ~ 9500 5050
Wire Wire Line
	9500 5050 9300 5050
Wire Wire Line
	9500 5050 9500 5150
Connection ~ 9500 5150
Wire Wire Line
	9500 5150 9500 5250
Wire Wire Line
	9500 5250 9300 5250
Text GLabel 9750 4750 2    50   BiDi ~ 0
FPGA_VCC3V3
Text GLabel 1800 1600 0    50   BiDi ~ 0
FPGA_A0
Text GLabel 1800 1700 0    50   BiDi ~ 0
FPGA_A1
Text GLabel 1800 1800 0    50   BiDi ~ 0
FPGA_A2
Text GLabel 1800 1900 0    50   BiDi ~ 0
FPGA_A3
Text GLabel 1800 2000 0    50   BiDi ~ 0
FPGA_A4
Text GLabel 1800 2100 0    50   BiDi ~ 0
FPGA_A5
Text GLabel 1800 2200 0    50   BiDi ~ 0
FPGA_A6
Text GLabel 1800 2300 0    50   BiDi ~ 0
FPGA_A7
Text GLabel 1800 2400 0    50   BiDi ~ 0
FPGA_A8
Text GLabel 1800 2500 0    50   BiDi ~ 0
FPGA_A9
Text GLabel 1800 2600 0    50   BiDi ~ 0
FPGA_A10
Text GLabel 1800 2700 0    50   BiDi ~ 0
FPGA_A11
Text GLabel 1800 2800 0    50   BiDi ~ 0
FPGA_A12
Text GLabel 4600 1600 2    50   BiDi ~ 0
FPGA_A13
Text GLabel 4600 1700 2    50   BiDi ~ 0
FPGA_A14
Text GLabel 4600 1800 2    50   BiDi ~ 0
FPGA_A15
Text GLabel 4600 1900 2    50   BiDi ~ 0
FPGA_A16
Text GLabel 4600 2000 2    50   BiDi ~ 0
FPGA_A17
Text GLabel 4600 2100 2    50   BiDi ~ 0
FPGA_A18
Text GLabel 4600 2200 2    50   BiDi ~ 0
FPGA_A19
Text GLabel 4600 2300 2    50   BiDi ~ 0
FPGA_A20
Text GLabel 4600 2400 2    50   BiDi ~ 0
FPGA_A21
Text GLabel 4600 2500 2    50   BiDi ~ 0
FPGA_A22
Text GLabel 4600 2600 2    50   BiDi ~ 0
FPGA_A23
Text GLabel 4600 2700 2    50   BiDi ~ 0
FPGA_A_BUFF_DIR
Text GLabel 4600 2800 2    50   BiDi ~ 0
_FPGA_A_BUFF_OE
Text GLabel 6800 1600 0    50   BiDi ~ 0
FPGA_D0
Text GLabel 6800 1700 0    50   BiDi ~ 0
FPGA_D1
Text GLabel 6800 1800 0    50   BiDi ~ 0
FPGA_D2
Text GLabel 6800 1900 0    50   BiDi ~ 0
FPGA_D3
Text GLabel 6800 2000 0    50   BiDi ~ 0
FPGA_D4
Text GLabel 6800 2100 0    50   BiDi ~ 0
FPGA_D5
Text GLabel 6800 2200 0    50   BiDi ~ 0
FPGA_D6
Text GLabel 6800 2300 0    50   BiDi ~ 0
FPGA_D7
Text GLabel 6800 2400 0    50   BiDi ~ 0
FPGA_D8
Text GLabel 6800 2500 0    50   BiDi ~ 0
FPGA_D9
Text GLabel 6800 2600 0    50   BiDi ~ 0
FPGA_D10
Text GLabel 6800 2700 0    50   BiDi ~ 0
FPGA_D11
Text GLabel 6800 2800 0    50   BiDi ~ 0
FPGA_D12
Text GLabel 6800 2900 0    50   BiDi ~ 0
FPGA_D13
Text GLabel 6800 3000 0    50   BiDi ~ 0
FPGA_D14
Text GLabel 6800 3100 0    50   BiDi ~ 0
FPGA_D15
Text GLabel 6800 3200 0    50   BiDi ~ 0
FPGA_D16
Text GLabel 9600 1600 2    50   BiDi ~ 0
FPGA_D17
Text GLabel 9600 1700 2    50   BiDi ~ 0
FPGA_D18
Text GLabel 9600 1800 2    50   BiDi ~ 0
FPGA_D19
Text GLabel 9600 1900 2    50   BiDi ~ 0
FPGA_D20
Text GLabel 9600 2000 2    50   BiDi ~ 0
FPGA_D21
Text GLabel 9600 2100 2    50   BiDi ~ 0
FPGA_D22
Text GLabel 9600 2200 2    50   BiDi ~ 0
FPGA_D23
Text GLabel 9600 2300 2    50   BiDi ~ 0
FPGA_D24
Text GLabel 9600 2400 2    50   BiDi ~ 0
FPGA_D25
Text GLabel 9600 2500 2    50   BiDi ~ 0
FPGA_D26
Text GLabel 9600 2600 2    50   BiDi ~ 0
FPGA_D27
Text GLabel 9600 2700 2    50   BiDi ~ 0
FPGA_D28
Text GLabel 9600 2800 2    50   BiDi ~ 0
FPGA_D29
Text GLabel 9600 2900 2    50   BiDi ~ 0
FPGA_D30
Text GLabel 9600 3000 2    50   BiDi ~ 0
FPGA_D31
Text GLabel 9600 3100 2    50   BiDi ~ 0
FPGA_D_BUFF_DIR
Text GLabel 9600 3200 2    50   BiDi ~ 0
_FPGA_D_BUFF_OE
Text GLabel 4600 5800 2    50   BiDi ~ 0
FPGA_AUD_PWM_L
Text GLabel 4600 5900 2    50   BiDi ~ 0
FPGA_AUD_PWM_R
Text GLabel 4600 6000 2    50   BiDi ~ 0
FPGA_AUD_SD
Text GLabel 1800 4400 0    50   BiDi ~ 0
FPGA_A_BUFF_DIR
Text GLabel 1800 4700 0    50   BiDi ~ 0
_FPGA_D_BUFF_OE
Text GLabel 1800 4500 0    50   BiDi ~ 0
_FPGA_A_BUFF_OE
Text GLabel 1800 4600 0    50   BiDi ~ 0
FPGA_D_BUFF_DIR
Text GLabel 1800 4800 0    50   BiDi ~ 0
_FPGA_INONLY_BUFF_OE
Text GLabel 1800 4900 0    50   BiDi ~ 0
FPGA_INONLY_BUFF_DIR
Text GLabel 1800 5000 0    50   BiDi ~ 0
FPGA_CPUCLK_A
Text GLabel 1800 5100 0    50   BiDi ~ 0
FPGA_FC0
Text GLabel 1800 5200 0    50   BiDi ~ 0
FPGA_FC1
Text GLabel 1800 5300 0    50   BiDi ~ 0
FPGA_FC2
Text GLabel 4600 5200 2    50   BiDi ~ 0
FPGA_OC_BOSS
Text GLabel 4600 5300 2    50   BiDi ~ 0
FPGA_OC_HLT
Text GLabel 4600 5400 2    50   BiDi ~ 0
FPGA_OC_INT2
Text GLabel 4600 5500 2    50   BiDi ~ 0
FPGA_OC_INT6
Text GLabel 4600 5600 2    50   BiDi ~ 0
FPGA_OC_OVR
Text GLabel 4600 5700 2    50   BiDi ~ 0
FPGA_OC_RST
Text GLabel 1800 5400 0    50   BiDi ~ 0
FPGA_R_W
Text GLabel 1800 5500 0    50   BiDi ~ 0
FPGA_SIZE0
Text GLabel 1800 5600 0    50   BiDi ~ 0
FPGA_SIZE1
Text GLabel 1800 5700 0    50   BiDi ~ 0
_FPGA_AS
Text GLabel 1800 5800 0    50   BiDi ~ 0
_FPGA_BERR
Text GLabel 1800 5900 0    50   BiDi ~ 0
_FPGA_DS
Text GLabel 4600 4400 2    50   BiDi ~ 0
_FPGA_DSACK0
Text GLabel 4600 4500 2    50   BiDi ~ 0
_FPGA_DSACK1
Text GLabel 4600 4600 2    50   BiDi ~ 0
_FPGA_HLT
Text GLabel 4600 4700 2    50   BiDi ~ 0
_FPGA_IPL0
Text GLabel 4600 4800 2    50   BiDi ~ 0
_FPGA_IPL1
Text GLabel 4600 4900 2    50   BiDi ~ 0
_FPGA_IPL2
Text GLabel 4600 5000 2    50   BiDi ~ 0
_FPGA_KBRESET
Text GLabel 4600 5100 2    50   BiDi ~ 0
_FPGA_RST
$Comp
L Connector_Generic:Conn_02x06_Odd_Even X5
U 1 1 5E59EB5F
P 3150 6900
F 0 "X5" H 3200 7317 50  0000 C CNN
F 1 "Conn_02x06_Odd_Even" H 3200 7226 50  0000 C CNN
F 2 "" H 3150 6900 50  0001 C CNN
F 3 "~" H 3150 6900 50  0001 C CNN
	1    3150 6900
	1    0    0    -1  
$EndComp
Text GLabel 2950 7200 0    50   BiDi ~ 0
GND
Text GLabel 3450 7100 2    50   BiDi ~ 0
FPGA_VCC3V3
Text GLabel 1800 6000 0    50   BiDi ~ 0
FPGA_GPIO0
Text GLabel 2950 7100 0    50   BiDi ~ 0
FPGA_GPIO0
Text GLabel 1800 2900 0    50   BiDi ~ 0
FPGA_PS_MIO9
Text GLabel 1800 3000 0    50   BiDi ~ 0
FPGA_PS_MIO11
Text GLabel 1800 3100 0    50   BiDi ~ 0
FPGA_PS_MIO13
Text GLabel 1800 3200 0    50   BiDi ~ 0
FPGA_PS_MIO10
Text GLabel 4600 3200 2    50   BiDi ~ 0
FPGA_PS_MIO12
Text GLabel 4600 3100 2    50   BiDi ~ 0
FPGA_PS_MIO15
Text GLabel 4600 3000 2    50   BiDi ~ 0
FPGA_PS_MIO8
Text GLabel 4600 2900 2    50   BiDi ~ 0
FPGA_PS_MIO14
Text GLabel 2950 6700 0    50   BiDi ~ 0
FPGA_PS_MIO8
Text GLabel 3450 6700 2    50   BiDi ~ 0
FPGA_PS_MIO9
Text GLabel 2950 6800 0    50   BiDi ~ 0
FPGA_PS_MIO10
Text GLabel 3450 6800 2    50   BiDi ~ 0
FPGA_PS_MIO11
Text GLabel 2950 6900 0    50   BiDi ~ 0
FPGA_PS_MIO12
Text GLabel 3450 6900 2    50   BiDi ~ 0
FPGA_PS_MIO13
Text GLabel 2950 7000 0    50   BiDi ~ 0
FPGA_PS_MIO14
Text GLabel 3450 7000 2    50   BiDi ~ 0
FPGA_PS_MIO15
Text GLabel 3450 7200 2    50   BiDi ~ 0
GND
Wire Wire Line
	1800 6000 2100 6000
Wire Wire Line
	1800 2900 2100 2900
Wire Wire Line
	2100 3000 1800 3000
Wire Wire Line
	1800 3100 2100 3100
Wire Wire Line
	2100 3200 1800 3200
Wire Wire Line
	4300 2900 4600 2900
Wire Wire Line
	4600 3000 4300 3000
Wire Wire Line
	4300 3100 4600 3100
Wire Wire Line
	4600 3200 4300 3200
$Comp
L WM1200:testpoint XT61
U 1 1 5E5A11BD
P 5550 6650
F 0 "XT61" H 5600 6700 50  0000 C CNN
F 1 "testpoint" H 5550 6800 50  0001 C CNN
F 2 "" H 5550 6650 50  0001 C CNN
F 3 "" H 5550 6650 50  0001 C CNN
	1    5550 6650
	1    0    0    -1  
$EndComp
$Comp
L WM1200:testpoint XT62
U 1 1 5E5B690A
P 5550 6750
F 0 "XT62" H 5600 6800 50  0000 C CNN
F 1 "testpoint" H 5550 6900 50  0001 C CNN
F 2 "" H 5550 6750 50  0001 C CNN
F 3 "" H 5550 6750 50  0001 C CNN
	1    5550 6750
	1    0    0    -1  
$EndComp
$Comp
L WM1200:testpoint XT63
U 1 1 5E5BE856
P 5550 6850
F 0 "XT63" H 5600 6900 50  0000 C CNN
F 1 "testpoint" H 5550 7000 50  0001 C CNN
F 2 "" H 5550 6850 50  0001 C CNN
F 3 "" H 5550 6850 50  0001 C CNN
	1    5550 6850
	1    0    0    -1  
$EndComp
$Comp
L WM1200:testpoint XT64
U 1 1 5E5C67D2
P 5550 6950
F 0 "XT64" H 5600 7000 50  0000 C CNN
F 1 "testpoint" H 5550 7100 50  0001 C CNN
F 2 "" H 5550 6950 50  0001 C CNN
F 3 "" H 5550 6950 50  0001 C CNN
	1    5550 6950
	1    0    0    -1  
$EndComp
$Comp
L WM1200:testpoint XT65
U 1 1 5E5CE745
P 5550 7050
F 0 "XT65" H 5600 7100 50  0000 C CNN
F 1 "testpoint" H 5550 7200 50  0001 C CNN
F 2 "" H 5550 7050 50  0001 C CNN
F 3 "" H 5550 7050 50  0001 C CNN
	1    5550 7050
	1    0    0    -1  
$EndComp
$Comp
L WM1200:testpoint XT66
U 1 1 5E5D6657
P 5550 7150
F 0 "XT66" H 5600 7200 50  0000 C CNN
F 1 "testpoint" H 5550 7300 50  0001 C CNN
F 2 "" H 5550 7150 50  0001 C CNN
F 3 "" H 5550 7150 50  0001 C CNN
	1    5550 7150
	1    0    0    -1  
$EndComp
$Comp
L WM1200:testpoint XT67
U 1 1 5E5DE64C
P 5550 7250
F 0 "XT67" H 5600 7300 50  0000 C CNN
F 1 "testpoint" H 5550 7400 50  0001 C CNN
F 2 "" H 5550 7250 50  0001 C CNN
F 3 "" H 5550 7250 50  0001 C CNN
	1    5550 7250
	1    0    0    -1  
$EndComp
$Comp
L WM1200:testpoint XT68
U 1 1 5E5E66B0
P 5550 7350
F 0 "XT68" H 5600 7400 50  0000 C CNN
F 1 "testpoint" H 5550 7500 50  0001 C CNN
F 2 "" H 5550 7350 50  0001 C CNN
F 3 "" H 5550 7350 50  0001 C CNN
	1    5550 7350
	1    0    0    -1  
$EndComp
Text GLabel 5300 6600 0    50   BiDi ~ 0
FPGA_PS_MIO8
Text GLabel 5300 6700 0    50   BiDi ~ 0
FPGA_PS_MIO9
Text GLabel 5300 6800 0    50   BiDi ~ 0
FPGA_PS_MIO10
Text GLabel 5300 6900 0    50   BiDi ~ 0
FPGA_PS_MIO11
Text GLabel 5300 7000 0    50   BiDi ~ 0
FPGA_PS_MIO12
Text GLabel 5300 7100 0    50   BiDi ~ 0
FPGA_PS_MIO13
Text GLabel 5300 7200 0    50   BiDi ~ 0
FPGA_PS_MIO14
Text GLabel 5300 7300 0    50   BiDi ~ 0
FPGA_PS_MIO15
Text Notes 6600 6000 0    118  ~ 24
We need to leave 8 fpga pins for hdmi
Wire Notes Line
	5450 5750 5450 6050
Wire Notes Line
	5450 6050 4550 6050
Wire Notes Line
	4550 6050 4550 5750
Wire Notes Line
	4550 5750 5450 5750
Wire Notes Line
	5500 5150 4600 5150
Wire Notes Line
	4600 5150 4600 5250
Wire Notes Line
	4600 5250 5500 5250
Wire Notes Line
	5500 5250 5500 5150
Wire Notes Line
	700  4750 1800 4750
Wire Notes Line
	1800 4750 1800 4950
Wire Notes Line
	1800 4950 700  4950
Wire Notes Line
	700  4950 700  4750
Wire Notes Line
	4600 4950 4600 5050
Wire Notes Line
	4600 5050 5500 5050
Wire Notes Line
	5500 5050 5500 4950
Wire Notes Line
	5500 4950 4600 4950
Wire Notes Line
	1800 5950 1800 6050
Wire Notes Line
	1800 6050 700  6050
Wire Notes Line
	700  6050 700  5950
Wire Notes Line
	700  5950 1800 5950
$EndSCHEMATC
