// Seed: 3235130261
module module_0 ();
  wire id_1;
  assign id_1 = (1);
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output tri  id_1,
    input  wand id_2,
    input  wire id_3,
    input  tri1 id_4,
    input  tri0 id_5,
    input  wire id_6,
    input  wire id_7
);
  id_9 :
  assert property (@(negedge 1) -1)
  else if (1) begin : LABEL_0
    id_9 <= 1'b0;
  end
  module_0 modCall_1 ();
  assign id_9 = id_4;
endmodule
module module_2 #(
    parameter id_1 = 32'd17,
    parameter id_8 = 32'd96
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  inout wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire _id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire _id_1;
  struct packed {
    logic [id_1 : id_8  *  id_1] id_10;
    id_11 id_12;
  } id_13;
endmodule
