// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "01/21/2022 17:20:10"

// 
// Device: Altera 5CGXFC9E6F35I7 Package FBGA1152
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memoria (
	reset,
	clock,
	writen,
	address,
	data_in,
	port_in_00,
	port_in_01,
	port_in_02,
	port_in_03,
	port_in_04,
	port_in_05,
	port_in_06,
	port_in_07,
	port_in_08,
	port_in_09,
	port_in_10,
	port_in_11,
	port_in_12,
	port_in_13,
	port_in_14,
	port_in_15,
	port_out_00,
	port_out_01,
	port_out_02,
	port_out_03,
	port_out_04,
	port_out_05,
	port_out_06,
	port_out_07,
	port_out_08,
	port_out_09,
	port_out_10,
	port_out_11,
	port_out_12,
	port_out_13,
	port_out_14,
	port_out_15,
	data_out);
input 	reset;
input 	clock;
input 	writen;
input 	[7:0] address;
input 	[7:0] data_in;
input 	[7:0] port_in_00;
input 	[7:0] port_in_01;
input 	[7:0] port_in_02;
input 	[7:0] port_in_03;
input 	[7:0] port_in_04;
input 	[7:0] port_in_05;
input 	[7:0] port_in_06;
input 	[7:0] port_in_07;
input 	[7:0] port_in_08;
input 	[7:0] port_in_09;
input 	[7:0] port_in_10;
input 	[7:0] port_in_11;
input 	[7:0] port_in_12;
input 	[7:0] port_in_13;
input 	[7:0] port_in_14;
input 	[7:0] port_in_15;
output 	[7:0] port_out_00;
output 	[7:0] port_out_01;
output 	[7:0] port_out_02;
output 	[7:0] port_out_03;
output 	[7:0] port_out_04;
output 	[7:0] port_out_05;
output 	[7:0] port_out_06;
output 	[7:0] port_out_07;
output 	[7:0] port_out_08;
output 	[7:0] port_out_09;
output 	[7:0] port_out_10;
output 	[7:0] port_out_11;
output 	[7:0] port_out_12;
output 	[7:0] port_out_13;
output 	[7:0] port_out_14;
output 	[7:0] port_out_15;
output 	[7:0] data_out;

// Design Ports Information
// port_out_00[0]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[1]	=>  Location: PIN_AH33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[2]	=>  Location: PIN_AD31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[3]	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[4]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[5]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[6]	=>  Location: PIN_AK33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[7]	=>  Location: PIN_AH31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[0]	=>  Location: PIN_AN29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[1]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[2]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[3]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[4]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[5]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[6]	=>  Location: PIN_AM29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[7]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[0]	=>  Location: PIN_AL31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[1]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[2]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[3]	=>  Location: PIN_AL30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[4]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[5]	=>  Location: PIN_AK25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[6]	=>  Location: PIN_AM30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[7]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[0]	=>  Location: PIN_AP11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[1]	=>  Location: PIN_AM4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[2]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[3]	=>  Location: PIN_AN13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[4]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[5]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[6]	=>  Location: PIN_AM14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[7]	=>  Location: PIN_AP15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[1]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[2]	=>  Location: PIN_AC31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[3]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[4]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[6]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[7]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[0]	=>  Location: PIN_AL26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[2]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[3]	=>  Location: PIN_AL23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[4]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[5]	=>  Location: PIN_AM25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[6]	=>  Location: PIN_AP29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[7]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[0]	=>  Location: PIN_AG31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[1]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[2]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[3]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[4]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[5]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[7]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[0]	=>  Location: PIN_AM21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[1]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[2]	=>  Location: PIN_AN14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[3]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[4]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[5]	=>  Location: PIN_AN16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[6]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[7]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[0]	=>  Location: PIN_AN12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[1]	=>  Location: PIN_AL18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[2]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[3]	=>  Location: PIN_AM19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[4]	=>  Location: PIN_AP20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[5]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[6]	=>  Location: PIN_AL16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[7]	=>  Location: PIN_AP19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[0]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[1]	=>  Location: PIN_AL20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[2]	=>  Location: PIN_AE30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[3]	=>  Location: PIN_AA31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[4]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[5]	=>  Location: PIN_AK30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[6]	=>  Location: PIN_Y32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[7]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[0]	=>  Location: PIN_AL32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[1]	=>  Location: PIN_W31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[2]	=>  Location: PIN_AJ32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[3]	=>  Location: PIN_AJ31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[4]	=>  Location: PIN_Y29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[5]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[6]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[7]	=>  Location: PIN_AA32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[0]	=>  Location: PIN_AH32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[1]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[2]	=>  Location: PIN_AF32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[3]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[5]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[6]	=>  Location: PIN_AE32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[7]	=>  Location: PIN_AM20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[0]	=>  Location: PIN_AM33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[2]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[3]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[4]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[5]	=>  Location: PIN_AC34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[6]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[7]	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[0]	=>  Location: PIN_AP22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[1]	=>  Location: PIN_AL21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[2]	=>  Location: PIN_AP21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[3]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[4]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[5]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[6]	=>  Location: PIN_AN22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[7]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[0]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[1]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[2]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[3]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[4]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[5]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[6]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[7]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[0]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[1]	=>  Location: PIN_AL33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[2]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[3]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[4]	=>  Location: PIN_AD32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[5]	=>  Location: PIN_AK34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[6]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[7]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[0]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[1]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[2]	=>  Location: PIN_AD34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[3]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[4]	=>  Location: PIN_AC32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[5]	=>  Location: PIN_AP30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[6]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[7]	=>  Location: PIN_AN33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_AN31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_AP32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_AL28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_AM31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_AN21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_AN26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[0]	=>  Location: PIN_AP16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[0]	=>  Location: PIN_AP17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[0]	=>  Location: PIN_AL17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[0]	=>  Location: PIN_AP12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[0]	=>  Location: PIN_AN19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[0]	=>  Location: PIN_AN18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[0]	=>  Location: PIN_AL13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[0]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[0]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[0]	=>  Location: PIN_AP14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[0]	=>  Location: PIN_AM18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[0]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[0]	=>  Location: PIN_AM16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[0]	=>  Location: PIN_AL12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[0]	=>  Location: PIN_AE34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[1]	=>  Location: PIN_AF33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[1]	=>  Location: PIN_AL25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[1]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[1]	=>  Location: PIN_AE33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[1]	=>  Location: PIN_AC33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[1]	=>  Location: PIN_AL7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[1]	=>  Location: PIN_AN5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[1]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[1]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[1]	=>  Location: PIN_AP5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[1]	=>  Location: PIN_AN4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[1]	=>  Location: PIN_AP10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[1]	=>  Location: PIN_AL11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[1]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[1]	=>  Location: PIN_AP31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[2]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[2]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[2]	=>  Location: PIN_AP24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[2]	=>  Location: PIN_AP26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[2]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[2]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[2]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[2]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[2]	=>  Location: PIN_AP6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[2]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[2]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[2]	=>  Location: PIN_V31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[2]	=>  Location: PIN_AG33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[2]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[3]	=>  Location: PIN_AG34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[3]	=>  Location: PIN_AN27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[3]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[3]	=>  Location: PIN_AP27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[3]	=>  Location: PIN_AN24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[3]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[3]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[3]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[3]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[3]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[3]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[3]	=>  Location: PIN_AN7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[3]	=>  Location: PIN_AL15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[3]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[3]	=>  Location: PIN_AN11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[4]	=>  Location: PIN_AJ34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[4]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[4]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[4]	=>  Location: PIN_AK32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[4]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[4]	=>  Location: PIN_AN32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[4]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[4]	=>  Location: PIN_AL8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[4]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[4]	=>  Location: PIN_AN8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[4]	=>  Location: PIN_AL10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[4]	=>  Location: PIN_AM9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[4]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[4]	=>  Location: PIN_AP9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[4]	=>  Location: PIN_AM26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[5]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[5]	=>  Location: PIN_AL22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[5]	=>  Location: PIN_AN28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[5]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[5]	=>  Location: PIN_AM28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[5]	=>  Location: PIN_AF31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[5]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[5]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[5]	=>  Location: PIN_AM8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[5]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[5]	=>  Location: PIN_AM10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[5]	=>  Location: PIN_AM13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[5]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[5]	=>  Location: PIN_AL27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[6]	=>  Location: PIN_Y30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[6]	=>  Location: PIN_AN17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[6]	=>  Location: PIN_AM23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[6]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[6]	=>  Location: PIN_AN23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[6]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[6]	=>  Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[6]	=>  Location: PIN_AL6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[6]	=>  Location: PIN_AM6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[6]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[6]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[6]	=>  Location: PIN_AN9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[6]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[6]	=>  Location: PIN_AM15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[6]	=>  Location: PIN_AM34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[7]	=>  Location: PIN_AH34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[7]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[7]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[7]	=>  Location: PIN_AM24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[7]	=>  Location: PIN_AP25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[7]	=>  Location: PIN_AB31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[7]	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[7]	=>  Location: PIN_AM5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[7]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[7]	=>  Location: PIN_AP7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[7]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[7]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[7]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[7]	=>  Location: PIN_AM11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[7]	=>  Location: PIN_AN34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writen	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \data_in[0]~input_o ;
wire \reset~input_o ;
wire \reset~inputCLKENA0_outclk ;
wire \address[0]~input_o ;
wire \address[1]~input_o ;
wire \address[3]~input_o ;
wire \address[2]~input_o ;
wire \Equal1~0_combout ;
wire \address[7]~input_o ;
wire \address[5]~input_o ;
wire \address[6]~input_o ;
wire \address[4]~input_o ;
wire \writen~input_o ;
wire \ports_out|U3~0_combout ;
wire \ports_out|U3~1_combout ;
wire \data_in[1]~input_o ;
wire \data_in[2]~input_o ;
wire \data_in[3]~input_o ;
wire \ports_out|port_out_00[3]~feeder_combout ;
wire \data_in[4]~input_o ;
wire \ports_out|port_out_00[4]~feeder_combout ;
wire \data_in[5]~input_o ;
wire \data_in[6]~input_o ;
wire \ports_out|port_out_00[6]~feeder_combout ;
wire \data_in[7]~input_o ;
wire \ports_out|port_out_01[0]~feeder_combout ;
wire \ports_out|U4~0_combout ;
wire \ports_out|port_out_01[1]~feeder_combout ;
wire \ports_out|port_out_01[2]~feeder_combout ;
wire \ports_out|port_out_01[3]~feeder_combout ;
wire \ports_out|port_out_01[4]~feeder_combout ;
wire \ports_out|port_out_01[5]~feeder_combout ;
wire \ports_out|port_out_01[6]~feeder_combout ;
wire \ports_out|port_out_02[0]~feeder_combout ;
wire \ports_out|U5~0_combout ;
wire \ports_out|port_out_02[1]~feeder_combout ;
wire \ports_out|port_out_02[2]~feeder_combout ;
wire \ports_out|port_out_02[3]~feeder_combout ;
wire \ports_out|port_out_02[4]~feeder_combout ;
wire \ports_out|port_out_02[5]~feeder_combout ;
wire \ports_out|port_out_02[6]~feeder_combout ;
wire \ports_out|port_out_03[0]~feeder_combout ;
wire \ports_out|U6~0_combout ;
wire \ports_out|port_out_03[1]~feeder_combout ;
wire \ports_out|port_out_03[2]~feeder_combout ;
wire \ports_out|port_out_03[3]~feeder_combout ;
wire \ports_out|port_out_03[6]~feeder_combout ;
wire \ports_out|port_out_04[0]~feeder_combout ;
wire \ports_out|U7~0_combout ;
wire \ports_out|port_out_04[1]~feeder_combout ;
wire \ports_out|port_out_04[2]~feeder_combout ;
wire \ports_out|port_out_04[3]~feeder_combout ;
wire \ports_out|port_out_04[4]~feeder_combout ;
wire \ports_out|port_out_04[5]~feeder_combout ;
wire \ports_out|port_out_05[0]~feeder_combout ;
wire \ports_out|U8~0_combout ;
wire \ports_out|port_out_05[2]~feeder_combout ;
wire \ports_out|port_out_05[3]~feeder_combout ;
wire \ports_out|port_out_05[4]~feeder_combout ;
wire \ports_out|port_out_05[5]~feeder_combout ;
wire \ports_out|U9~0_combout ;
wire \ports_out|port_out_06[1]~feeder_combout ;
wire \ports_out|port_out_06[4]~feeder_combout ;
wire \ports_out|port_out_06[6]~feeder_combout ;
wire \ports_out|port_out_07[0]~feeder_combout ;
wire \ports_out|U10~0_combout ;
wire \ports_out|port_out_07[1]~feeder_combout ;
wire \ports_out|port_out_07[3]~feeder_combout ;
wire \ports_out|port_out_07[6]~feeder_combout ;
wire \Equal8~0_combout ;
wire \ports_out|U11~0_combout ;
wire \ports_out|port_out_08[1]~feeder_combout ;
wire \ports_out|port_out_08[3]~feeder_combout ;
wire \ports_out|port_out_08[6]~feeder_combout ;
wire \ports_out|port_out_08[7]~feeder_combout ;
wire \ports_out|port_out_09[0]~feeder_combout ;
wire \ports_out|U12~0_combout ;
wire \ports_out|port_out_09[2]~feeder_combout ;
wire \ports_out|port_out_09[4]~feeder_combout ;
wire \ports_out|port_out_09[5]~feeder_combout ;
wire \ports_out|port_out_09[6]~feeder_combout ;
wire \ports_out|port_out_09[7]~feeder_combout ;
wire \ports_out|port_out_10[0]~feeder_combout ;
wire \ports_out|U13~0_combout ;
wire \ports_out|port_out_10[2]~feeder_combout ;
wire \ports_out|port_out_10[4]~feeder_combout ;
wire \ports_out|port_out_10[5]~feeder_combout ;
wire \ports_out|port_out_10[6]~feeder_combout ;
wire \ports_out|port_out_10[7]~feeder_combout ;
wire \ports_out|U14~0_combout ;
wire \ports_out|port_out_11[2]~feeder_combout ;
wire \ports_out|port_out_11[4]~feeder_combout ;
wire \ports_out|port_out_11[5]~feeder_combout ;
wire \ports_out|port_out_11[6]~feeder_combout ;
wire \ports_out|port_out_12[0]~feeder_combout ;
wire \Equal12~0_combout ;
wire \ports_out|U15~0_combout ;
wire \ports_out|port_out_12[2]~feeder_combout ;
wire \ports_out|port_out_12[3]~feeder_combout ;
wire \ports_out|port_out_12[4]~feeder_combout ;
wire \ports_out|port_out_12[5]~feeder_combout ;
wire \ports_out|port_out_13[0]~feeder_combout ;
wire \ports_out|U16~0_combout ;
wire \ports_out|port_out_13[2]~feeder_combout ;
wire \ports_out|port_out_13[4]~feeder_combout ;
wire \ports_out|port_out_13[6]~feeder_combout ;
wire \ports_out|U17~0_combout ;
wire \ports_out|port_out_14[1]~feeder_combout ;
wire \ports_out|port_out_14[4]~feeder_combout ;
wire \ports_out|port_out_14[6]~feeder_combout ;
wire \ports_out|U18~0_combout ;
wire \ports_out|port_out_15[3]~feeder_combout ;
wire \ports_out|port_out_15[4]~feeder_combout ;
wire \ports_out|port_out_15[6]~feeder_combout ;
wire \ram|memory~1_combout ;
wire \ram|data_out[0]~0_combout ;
wire \ram|RW_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \LessThan3~0_combout ;
wire \Equal1~1_combout ;
wire \Equal0~0_combout ;
wire \data_out~6_combout ;
wire \port_in_12[0]~input_o ;
wire \port_in_11[0]~input_o ;
wire \port_in_15[0]~input_o ;
wire \data_out~0_combout ;
wire \Equal12~1_combout ;
wire \Equal11~0_combout ;
wire \port_in_13[0]~input_o ;
wire \port_in_14[0]~input_o ;
wire \data_out~1_combout ;
wire \data_out~2_combout ;
wire \port_in_10[0]~input_o ;
wire \data_out~4_combout ;
wire \port_in_09[0]~input_o ;
wire \port_in_08[0]~input_o ;
wire \data_out~5_combout ;
wire \port_in_06[0]~input_o ;
wire \data_out~8_combout ;
wire \port_in_05[0]~input_o ;
wire \data_out~9_combout ;
wire \port_in_02[0]~input_o ;
wire \port_in_01[0]~input_o ;
wire \data_out~12_combout ;
wire \port_in_07[0]~input_o ;
wire \data_out~7_combout ;
wire \port_in_04[0]~input_o ;
wire \data_out~10_combout ;
wire \port_in_03[0]~input_o ;
wire \data_out~11_combout ;
wire \data_out~13_combout ;
wire \data_out~3_combout ;
wire \data_out~14_combout ;
wire \port_in_00[0]~input_o ;
wire \data_out~15_combout ;
wire \data_out~31_combout ;
wire \data_out~33_combout ;
wire \Equal6~0_combout ;
wire \data_out~32_combout ;
wire \port_in_04[1]~input_o ;
wire \port_in_02[1]~input_o ;
wire \port_in_05[1]~input_o ;
wire \data_out~16_combout ;
wire \port_in_03[1]~input_o ;
wire \data_out~17_combout ;
wire \data_out~18_combout ;
wire \ram|RW_rtl_0|auto_generated|ram_block1a1 ;
wire \ram|memory~0_combout ;
wire \data_out~20_combout ;
wire \data_out~19_combout ;
wire \port_in_00[1]~input_o ;
wire \port_in_01[1]~input_o ;
wire \data_out~21_combout ;
wire \port_in_06[1]~input_o ;
wire \rom|Mux6~0_combout ;
wire \rom|Mux6~1_combout ;
wire \port_in_10[1]~input_o ;
wire \port_in_12[1]~input_o ;
wire \port_in_15[1]~input_o ;
wire \data_out~22_combout ;
wire \port_in_14[1]~input_o ;
wire \port_in_13[1]~input_o ;
wire \data_out~23_combout ;
wire \data_out~24_combout ;
wire \data_out~26_combout ;
wire \port_in_11[1]~input_o ;
wire \data_out~25_combout ;
wire \data_out~27_combout ;
wire \port_in_07[1]~input_o ;
wire \port_in_09[1]~input_o ;
wire \data_out~29_combout ;
wire \data_out~28_combout ;
wire \port_in_08[1]~input_o ;
wire \data_out~30_combout ;
wire \data_out~34_combout ;
wire \port_in_05[2]~input_o ;
wire \port_in_02[2]~input_o ;
wire \port_in_03[2]~input_o ;
wire \port_in_04[2]~input_o ;
wire \data_out~35_combout ;
wire \ram|RW_rtl_0|auto_generated|ram_block1a2 ;
wire \port_in_01[2]~input_o ;
wire \port_in_00[2]~input_o ;
wire \data_out~36_combout ;
wire \rom|Mux3~0_combout ;
wire \port_in_06[2]~input_o ;
wire \port_in_09[2]~input_o ;
wire \port_in_12[2]~input_o ;
wire \port_in_11[2]~input_o ;
wire \port_in_14[2]~input_o ;
wire \port_in_15[2]~input_o ;
wire \port_in_13[2]~input_o ;
wire \data_out~37_combout ;
wire \port_in_10[2]~input_o ;
wire \data_out~38_combout ;
wire \port_in_08[2]~input_o ;
wire \port_in_07[2]~input_o ;
wire \data_out~39_combout ;
wire \data_out~40_combout ;
wire \rom|Mux0~0_combout ;
wire \rom|Mux4~0_combout ;
wire \port_in_09[3]~input_o ;
wire \port_in_08[3]~input_o ;
wire \port_in_07[3]~input_o ;
wire \port_in_10[3]~input_o ;
wire \port_in_11[3]~input_o ;
wire \port_in_12[3]~input_o ;
wire \port_in_15[3]~input_o ;
wire \port_in_14[3]~input_o ;
wire \port_in_13[3]~input_o ;
wire \data_out~43_combout ;
wire \data_out~44_combout ;
wire \data_out~45_combout ;
wire \port_in_05[3]~input_o ;
wire \port_in_02[3]~input_o ;
wire \port_in_04[3]~input_o ;
wire \port_in_03[3]~input_o ;
wire \data_out~41_combout ;
wire \ram|RW_rtl_0|auto_generated|ram_block1a3 ;
wire \port_in_01[3]~input_o ;
wire \port_in_00[3]~input_o ;
wire \data_out~42_combout ;
wire \port_in_06[3]~input_o ;
wire \data_out~46_combout ;
wire \port_in_06[4]~input_o ;
wire \rom|Mux3~1_combout ;
wire \port_in_09[4]~input_o ;
wire \port_in_07[4]~input_o ;
wire \port_in_12[4]~input_o ;
wire \port_in_11[4]~input_o ;
wire \port_in_10[4]~input_o ;
wire \port_in_14[4]~input_o ;
wire \port_in_13[4]~input_o ;
wire \port_in_15[4]~input_o ;
wire \data_out~49_combout ;
wire \data_out~50_combout ;
wire \port_in_08[4]~input_o ;
wire \data_out~51_combout ;
wire \ram|RW_rtl_0|auto_generated|ram_block1a4 ;
wire \port_in_00[4]~input_o ;
wire \port_in_01[4]~input_o ;
wire \port_in_04[4]~input_o ;
wire \port_in_05[4]~input_o ;
wire \port_in_03[4]~input_o ;
wire \port_in_02[4]~input_o ;
wire \data_out~47_combout ;
wire \data_out~48_combout ;
wire \data_out~52_combout ;
wire \rom|Mux2~0_combout ;
wire \rom|Mux2~1_combout ;
wire \port_in_07[5]~input_o ;
wire \port_in_09[5]~input_o ;
wire \port_in_08[5]~input_o ;
wire \port_in_10[5]~input_o ;
wire \port_in_12[5]~input_o ;
wire \port_in_11[5]~input_o ;
wire \port_in_13[5]~input_o ;
wire \port_in_15[5]~input_o ;
wire \port_in_14[5]~input_o ;
wire \data_out~55_combout ;
wire \data_out~56_combout ;
wire \data_out~57_combout ;
wire \port_in_00[5]~input_o ;
wire \port_in_05[5]~input_o ;
wire \port_in_04[5]~input_o ;
wire \port_in_02[5]~input_o ;
wire \port_in_03[5]~input_o ;
wire \data_out~53_combout ;
wire \ram|RW_rtl_0|auto_generated|ram_block1a5 ;
wire \port_in_01[5]~input_o ;
wire \data_out~54_combout ;
wire \port_in_06[5]~input_o ;
wire \data_out~58_combout ;
wire \rom|Mux1~0_combout ;
wire \port_in_00[6]~input_o ;
wire \ram|RW_rtl_0|auto_generated|ram_block1a6 ;
wire \port_in_02[6]~input_o ;
wire \port_in_05[6]~input_o ;
wire \port_in_03[6]~input_o ;
wire \port_in_04[6]~input_o ;
wire \data_out~59_combout ;
wire \port_in_01[6]~input_o ;
wire \data_out~60_combout ;
wire \port_in_06[6]~input_o ;
wire \port_in_07[6]~input_o ;
wire \port_in_08[6]~input_o ;
wire \port_in_09[6]~input_o ;
wire \port_in_11[6]~input_o ;
wire \port_in_12[6]~input_o ;
wire \port_in_15[6]~input_o ;
wire \port_in_13[6]~input_o ;
wire \port_in_14[6]~input_o ;
wire \data_out~61_combout ;
wire \port_in_10[6]~input_o ;
wire \data_out~62_combout ;
wire \data_out~63_combout ;
wire \data_out~64_combout ;
wire \ram|RW_rtl_0|auto_generated|ram_block1a7 ;
wire \port_in_01[7]~input_o ;
wire \port_in_04[7]~input_o ;
wire \port_in_02[7]~input_o ;
wire \port_in_05[7]~input_o ;
wire \port_in_03[7]~input_o ;
wire \data_out~65_combout ;
wire \port_in_00[7]~input_o ;
wire \data_out~66_combout ;
wire \port_in_06[7]~input_o ;
wire \port_in_08[7]~input_o ;
wire \port_in_12[7]~input_o ;
wire \port_in_15[7]~input_o ;
wire \port_in_13[7]~input_o ;
wire \port_in_14[7]~input_o ;
wire \data_out~67_combout ;
wire \port_in_11[7]~input_o ;
wire \port_in_10[7]~input_o ;
wire \data_out~68_combout ;
wire \port_in_09[7]~input_o ;
wire \port_in_07[7]~input_o ;
wire \data_out~69_combout ;
wire \data_out~70_combout ;
wire [7:0] \ports_out|port_out_08 ;
wire [7:0] \ports_out|port_out_00 ;
wire [7:0] \ports_out|port_out_01 ;
wire [7:0] \ports_out|port_out_02 ;
wire [7:0] \ports_out|port_out_03 ;
wire [7:0] \ports_out|port_out_04 ;
wire [7:0] \ports_out|port_out_05 ;
wire [7:0] \ports_out|port_out_06 ;
wire [7:0] \ports_out|port_out_07 ;
wire [7:0] \ports_out|port_out_09 ;
wire [7:0] \ports_out|port_out_10 ;
wire [7:0] \ports_out|port_out_11 ;
wire [7:0] \ports_out|port_out_12 ;
wire [7:0] \ports_out|port_out_13 ;
wire [7:0] \ports_out|port_out_14 ;
wire [7:0] \ports_out|port_out_15 ;
wire [7:0] \rom|data_out ;

wire [39:0] \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \ram|RW_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram|RW_rtl_0|auto_generated|ram_block1a1  = \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram|RW_rtl_0|auto_generated|ram_block1a2  = \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram|RW_rtl_0|auto_generated|ram_block1a3  = \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ram|RW_rtl_0|auto_generated|ram_block1a4  = \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ram|RW_rtl_0|auto_generated|ram_block1a5  = \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ram|RW_rtl_0|auto_generated|ram_block1a6  = \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ram|RW_rtl_0|auto_generated|ram_block1a7  = \ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X121_Y22_N39
cyclonev_io_obuf \port_out_00[0]~output (
	.i(\ports_out|port_out_00 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[0]),
	.obar());
// synopsys translate_off
defparam \port_out_00[0]~output .bus_hold = "false";
defparam \port_out_00[0]~output .open_drain_output = "false";
defparam \port_out_00[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y45_N39
cyclonev_io_obuf \port_out_00[1]~output (
	.i(\ports_out|port_out_00 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[1]),
	.obar());
// synopsys translate_off
defparam \port_out_00[1]~output .bus_hold = "false";
defparam \port_out_00[1]~output .open_drain_output = "false";
defparam \port_out_00[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y46_N39
cyclonev_io_obuf \port_out_00[2]~output (
	.i(\ports_out|port_out_00 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[2]),
	.obar());
// synopsys translate_off
defparam \port_out_00[2]~output .bus_hold = "false";
defparam \port_out_00[2]~output .open_drain_output = "false";
defparam \port_out_00[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y26_N39
cyclonev_io_obuf \port_out_00[3]~output (
	.i(\ports_out|port_out_00 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[3]),
	.obar());
// synopsys translate_off
defparam \port_out_00[3]~output .bus_hold = "false";
defparam \port_out_00[3]~output .open_drain_output = "false";
defparam \port_out_00[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N5
cyclonev_io_obuf \port_out_00[4]~output (
	.i(\ports_out|port_out_00 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[4]),
	.obar());
// synopsys translate_off
defparam \port_out_00[4]~output .bus_hold = "false";
defparam \port_out_00[4]~output .open_drain_output = "false";
defparam \port_out_00[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y22_N56
cyclonev_io_obuf \port_out_00[5]~output (
	.i(\ports_out|port_out_00 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[5]),
	.obar());
// synopsys translate_off
defparam \port_out_00[5]~output .bus_hold = "false";
defparam \port_out_00[5]~output .open_drain_output = "false";
defparam \port_out_00[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y33_N56
cyclonev_io_obuf \port_out_00[6]~output (
	.i(\ports_out|port_out_00 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[6]),
	.obar());
// synopsys translate_off
defparam \port_out_00[6]~output .bus_hold = "false";
defparam \port_out_00[6]~output .open_drain_output = "false";
defparam \port_out_00[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y33_N5
cyclonev_io_obuf \port_out_00[7]~output (
	.i(\ports_out|port_out_00 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[7]),
	.obar());
// synopsys translate_off
defparam \port_out_00[7]~output .bus_hold = "false";
defparam \port_out_00[7]~output .open_drain_output = "false";
defparam \port_out_00[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N53
cyclonev_io_obuf \port_out_01[0]~output (
	.i(\ports_out|port_out_01 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[0]),
	.obar());
// synopsys translate_off
defparam \port_out_01[0]~output .bus_hold = "false";
defparam \port_out_01[0]~output .open_drain_output = "false";
defparam \port_out_01[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N42
cyclonev_io_obuf \port_out_01[1]~output (
	.i(\ports_out|port_out_01 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[1]),
	.obar());
// synopsys translate_off
defparam \port_out_01[1]~output .bus_hold = "false";
defparam \port_out_01[1]~output .open_drain_output = "false";
defparam \port_out_01[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y14_N22
cyclonev_io_obuf \port_out_01[2]~output (
	.i(\ports_out|port_out_01 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[2]),
	.obar());
// synopsys translate_off
defparam \port_out_01[2]~output .bus_hold = "false";
defparam \port_out_01[2]~output .open_drain_output = "false";
defparam \port_out_01[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N42
cyclonev_io_obuf \port_out_01[3]~output (
	.i(\ports_out|port_out_01 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[3]),
	.obar());
// synopsys translate_off
defparam \port_out_01[3]~output .bus_hold = "false";
defparam \port_out_01[3]~output .open_drain_output = "false";
defparam \port_out_01[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N19
cyclonev_io_obuf \port_out_01[4]~output (
	.i(\ports_out|port_out_01 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[4]),
	.obar());
// synopsys translate_off
defparam \port_out_01[4]~output .bus_hold = "false";
defparam \port_out_01[4]~output .open_drain_output = "false";
defparam \port_out_01[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cyclonev_io_obuf \port_out_01[5]~output (
	.i(\ports_out|port_out_01 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[5]),
	.obar());
// synopsys translate_off
defparam \port_out_01[5]~output .bus_hold = "false";
defparam \port_out_01[5]~output .open_drain_output = "false";
defparam \port_out_01[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N36
cyclonev_io_obuf \port_out_01[6]~output (
	.i(\ports_out|port_out_01 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[6]),
	.obar());
// synopsys translate_off
defparam \port_out_01[6]~output .bus_hold = "false";
defparam \port_out_01[6]~output .open_drain_output = "false";
defparam \port_out_01[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N2
cyclonev_io_obuf \port_out_01[7]~output (
	.i(\ports_out|port_out_01 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[7]),
	.obar());
// synopsys translate_off
defparam \port_out_01[7]~output .bus_hold = "false";
defparam \port_out_01[7]~output .open_drain_output = "false";
defparam \port_out_01[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X110_Y0_N36
cyclonev_io_obuf \port_out_02[0]~output (
	.i(\ports_out|port_out_02 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[0]),
	.obar());
// synopsys translate_off
defparam \port_out_02[0]~output .bus_hold = "false";
defparam \port_out_02[0]~output .open_drain_output = "false";
defparam \port_out_02[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N76
cyclonev_io_obuf \port_out_02[1]~output (
	.i(\ports_out|port_out_02 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[1]),
	.obar());
// synopsys translate_off
defparam \port_out_02[1]~output .bus_hold = "false";
defparam \port_out_02[1]~output .open_drain_output = "false";
defparam \port_out_02[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X110_Y0_N19
cyclonev_io_obuf \port_out_02[2]~output (
	.i(\ports_out|port_out_02 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[2]),
	.obar());
// synopsys translate_off
defparam \port_out_02[2]~output .bus_hold = "false";
defparam \port_out_02[2]~output .open_drain_output = "false";
defparam \port_out_02[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N36
cyclonev_io_obuf \port_out_02[3]~output (
	.i(\ports_out|port_out_02 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[3]),
	.obar());
// synopsys translate_off
defparam \port_out_02[3]~output .bus_hold = "false";
defparam \port_out_02[3]~output .open_drain_output = "false";
defparam \port_out_02[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N53
cyclonev_io_obuf \port_out_02[4]~output (
	.i(\ports_out|port_out_02 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[4]),
	.obar());
// synopsys translate_off
defparam \port_out_02[4]~output .bus_hold = "false";
defparam \port_out_02[4]~output .open_drain_output = "false";
defparam \port_out_02[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N19
cyclonev_io_obuf \port_out_02[5]~output (
	.i(\ports_out|port_out_02 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[5]),
	.obar());
// synopsys translate_off
defparam \port_out_02[5]~output .bus_hold = "false";
defparam \port_out_02[5]~output .open_drain_output = "false";
defparam \port_out_02[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N53
cyclonev_io_obuf \port_out_02[6]~output (
	.i(\ports_out|port_out_02 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[6]),
	.obar());
// synopsys translate_off
defparam \port_out_02[6]~output .bus_hold = "false";
defparam \port_out_02[6]~output .open_drain_output = "false";
defparam \port_out_02[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N19
cyclonev_io_obuf \port_out_02[7]~output (
	.i(\ports_out|port_out_02 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[7]),
	.obar());
// synopsys translate_off
defparam \port_out_02[7]~output .bus_hold = "false";
defparam \port_out_02[7]~output .open_drain_output = "false";
defparam \port_out_02[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N53
cyclonev_io_obuf \port_out_03[0]~output (
	.i(\ports_out|port_out_03 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[0]),
	.obar());
// synopsys translate_off
defparam \port_out_03[0]~output .bus_hold = "false";
defparam \port_out_03[0]~output .open_drain_output = "false";
defparam \port_out_03[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N93
cyclonev_io_obuf \port_out_03[1]~output (
	.i(\ports_out|port_out_03 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[1]),
	.obar());
// synopsys translate_off
defparam \port_out_03[1]~output .bus_hold = "false";
defparam \port_out_03[1]~output .open_drain_output = "false";
defparam \port_out_03[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N19
cyclonev_io_obuf \port_out_03[2]~output (
	.i(\ports_out|port_out_03 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[2]),
	.obar());
// synopsys translate_off
defparam \port_out_03[2]~output .bus_hold = "false";
defparam \port_out_03[2]~output .open_drain_output = "false";
defparam \port_out_03[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N53
cyclonev_io_obuf \port_out_03[3]~output (
	.i(\ports_out|port_out_03 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[3]),
	.obar());
// synopsys translate_off
defparam \port_out_03[3]~output .bus_hold = "false";
defparam \port_out_03[3]~output .open_drain_output = "false";
defparam \port_out_03[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N2
cyclonev_io_obuf \port_out_03[4]~output (
	.i(\ports_out|port_out_03 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[4]),
	.obar());
// synopsys translate_off
defparam \port_out_03[4]~output .bus_hold = "false";
defparam \port_out_03[4]~output .open_drain_output = "false";
defparam \port_out_03[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \port_out_03[5]~output (
	.i(\ports_out|port_out_03 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[5]),
	.obar());
// synopsys translate_off
defparam \port_out_03[5]~output .bus_hold = "false";
defparam \port_out_03[5]~output .open_drain_output = "false";
defparam \port_out_03[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \port_out_03[6]~output (
	.i(\ports_out|port_out_03 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[6]),
	.obar());
// synopsys translate_off
defparam \port_out_03[6]~output .bus_hold = "false";
defparam \port_out_03[6]~output .open_drain_output = "false";
defparam \port_out_03[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \port_out_03[7]~output (
	.i(\ports_out|port_out_03 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[7]),
	.obar());
// synopsys translate_off
defparam \port_out_03[7]~output .bus_hold = "false";
defparam \port_out_03[7]~output .open_drain_output = "false";
defparam \port_out_03[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N93
cyclonev_io_obuf \port_out_04[0]~output (
	.i(\ports_out|port_out_04 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[0]),
	.obar());
// synopsys translate_off
defparam \port_out_04[0]~output .bus_hold = "false";
defparam \port_out_04[0]~output .open_drain_output = "false";
defparam \port_out_04[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N2
cyclonev_io_obuf \port_out_04[1]~output (
	.i(\ports_out|port_out_04 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[1]),
	.obar());
// synopsys translate_off
defparam \port_out_04[1]~output .bus_hold = "false";
defparam \port_out_04[1]~output .open_drain_output = "false";
defparam \port_out_04[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y41_N5
cyclonev_io_obuf \port_out_04[2]~output (
	.i(\ports_out|port_out_04 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[2]),
	.obar());
// synopsys translate_off
defparam \port_out_04[2]~output .bus_hold = "false";
defparam \port_out_04[2]~output .open_drain_output = "false";
defparam \port_out_04[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N2
cyclonev_io_obuf \port_out_04[3]~output (
	.i(\ports_out|port_out_04 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[3]),
	.obar());
// synopsys translate_off
defparam \port_out_04[3]~output .bus_hold = "false";
defparam \port_out_04[3]~output .open_drain_output = "false";
defparam \port_out_04[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \port_out_04[4]~output (
	.i(\ports_out|port_out_04 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[4]),
	.obar());
// synopsys translate_off
defparam \port_out_04[4]~output .bus_hold = "false";
defparam \port_out_04[4]~output .open_drain_output = "false";
defparam \port_out_04[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N59
cyclonev_io_obuf \port_out_04[5]~output (
	.i(\ports_out|port_out_04 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[5]),
	.obar());
// synopsys translate_off
defparam \port_out_04[5]~output .bus_hold = "false";
defparam \port_out_04[5]~output .open_drain_output = "false";
defparam \port_out_04[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y14_N5
cyclonev_io_obuf \port_out_04[6]~output (
	.i(\ports_out|port_out_04 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[6]),
	.obar());
// synopsys translate_off
defparam \port_out_04[6]~output .bus_hold = "false";
defparam \port_out_04[6]~output .open_drain_output = "false";
defparam \port_out_04[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N36
cyclonev_io_obuf \port_out_04[7]~output (
	.i(\ports_out|port_out_04 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[7]),
	.obar());
// synopsys translate_off
defparam \port_out_04[7]~output .bus_hold = "false";
defparam \port_out_04[7]~output .open_drain_output = "false";
defparam \port_out_04[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N36
cyclonev_io_obuf \port_out_05[0]~output (
	.i(\ports_out|port_out_05 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[0]),
	.obar());
// synopsys translate_off
defparam \port_out_05[0]~output .bus_hold = "false";
defparam \port_out_05[0]~output .open_drain_output = "false";
defparam \port_out_05[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N19
cyclonev_io_obuf \port_out_05[1]~output (
	.i(\ports_out|port_out_05 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[1]),
	.obar());
// synopsys translate_off
defparam \port_out_05[1]~output .bus_hold = "false";
defparam \port_out_05[1]~output .open_drain_output = "false";
defparam \port_out_05[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N5
cyclonev_io_obuf \port_out_05[2]~output (
	.i(\ports_out|port_out_05 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[2]),
	.obar());
// synopsys translate_off
defparam \port_out_05[2]~output .bus_hold = "false";
defparam \port_out_05[2]~output .open_drain_output = "false";
defparam \port_out_05[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N59
cyclonev_io_obuf \port_out_05[3]~output (
	.i(\ports_out|port_out_05 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[3]),
	.obar());
// synopsys translate_off
defparam \port_out_05[3]~output .bus_hold = "false";
defparam \port_out_05[3]~output .open_drain_output = "false";
defparam \port_out_05[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \port_out_05[4]~output (
	.i(\ports_out|port_out_05 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[4]),
	.obar());
// synopsys translate_off
defparam \port_out_05[4]~output .bus_hold = "false";
defparam \port_out_05[4]~output .open_drain_output = "false";
defparam \port_out_05[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N93
cyclonev_io_obuf \port_out_05[5]~output (
	.i(\ports_out|port_out_05 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[5]),
	.obar());
// synopsys translate_off
defparam \port_out_05[5]~output .bus_hold = "false";
defparam \port_out_05[5]~output .open_drain_output = "false";
defparam \port_out_05[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \port_out_05[6]~output (
	.i(\ports_out|port_out_05 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[6]),
	.obar());
// synopsys translate_off
defparam \port_out_05[6]~output .bus_hold = "false";
defparam \port_out_05[6]~output .open_drain_output = "false";
defparam \port_out_05[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \port_out_05[7]~output (
	.i(\ports_out|port_out_05 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[7]),
	.obar());
// synopsys translate_off
defparam \port_out_05[7]~output .bus_hold = "false";
defparam \port_out_05[7]~output .open_drain_output = "false";
defparam \port_out_05[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y39_N39
cyclonev_io_obuf \port_out_06[0]~output (
	.i(\ports_out|port_out_06 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[0]),
	.obar());
// synopsys translate_off
defparam \port_out_06[0]~output .bus_hold = "false";
defparam \port_out_06[0]~output .open_drain_output = "false";
defparam \port_out_06[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y13_N62
cyclonev_io_obuf \port_out_06[1]~output (
	.i(\ports_out|port_out_06 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[1]),
	.obar());
// synopsys translate_off
defparam \port_out_06[1]~output .bus_hold = "false";
defparam \port_out_06[1]~output .open_drain_output = "false";
defparam \port_out_06[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y14_N56
cyclonev_io_obuf \port_out_06[2]~output (
	.i(\ports_out|port_out_06 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[2]),
	.obar());
// synopsys translate_off
defparam \port_out_06[2]~output .bus_hold = "false";
defparam \port_out_06[2]~output .open_drain_output = "false";
defparam \port_out_06[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y17_N5
cyclonev_io_obuf \port_out_06[3]~output (
	.i(\ports_out|port_out_06 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[3]),
	.obar());
// synopsys translate_off
defparam \port_out_06[3]~output .bus_hold = "false";
defparam \port_out_06[3]~output .open_drain_output = "false";
defparam \port_out_06[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N53
cyclonev_io_obuf \port_out_06[4]~output (
	.i(\ports_out|port_out_06 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[4]),
	.obar());
// synopsys translate_off
defparam \port_out_06[4]~output .bus_hold = "false";
defparam \port_out_06[4]~output .open_drain_output = "false";
defparam \port_out_06[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y26_N22
cyclonev_io_obuf \port_out_06[5]~output (
	.i(\ports_out|port_out_06 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[5]),
	.obar());
// synopsys translate_off
defparam \port_out_06[5]~output .bus_hold = "false";
defparam \port_out_06[5]~output .open_drain_output = "false";
defparam \port_out_06[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N19
cyclonev_io_obuf \port_out_06[6]~output (
	.i(\ports_out|port_out_06 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[6]),
	.obar());
// synopsys translate_off
defparam \port_out_06[6]~output .bus_hold = "false";
defparam \port_out_06[6]~output .open_drain_output = "false";
defparam \port_out_06[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y14_N39
cyclonev_io_obuf \port_out_06[7]~output (
	.i(\ports_out|port_out_06 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[7]),
	.obar());
// synopsys translate_off
defparam \port_out_06[7]~output .bus_hold = "false";
defparam \port_out_06[7]~output .open_drain_output = "false";
defparam \port_out_06[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N53
cyclonev_io_obuf \port_out_07[0]~output (
	.i(\ports_out|port_out_07 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[0]),
	.obar());
// synopsys translate_off
defparam \port_out_07[0]~output .bus_hold = "false";
defparam \port_out_07[0]~output .open_drain_output = "false";
defparam \port_out_07[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \port_out_07[1]~output (
	.i(\ports_out|port_out_07 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[1]),
	.obar());
// synopsys translate_off
defparam \port_out_07[1]~output .bus_hold = "false";
defparam \port_out_07[1]~output .open_drain_output = "false";
defparam \port_out_07[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \port_out_07[2]~output (
	.i(\ports_out|port_out_07 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[2]),
	.obar());
// synopsys translate_off
defparam \port_out_07[2]~output .bus_hold = "false";
defparam \port_out_07[2]~output .open_drain_output = "false";
defparam \port_out_07[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \port_out_07[3]~output (
	.i(\ports_out|port_out_07 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[3]),
	.obar());
// synopsys translate_off
defparam \port_out_07[3]~output .bus_hold = "false";
defparam \port_out_07[3]~output .open_drain_output = "false";
defparam \port_out_07[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \port_out_07[4]~output (
	.i(\ports_out|port_out_07 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[4]),
	.obar());
// synopsys translate_off
defparam \port_out_07[4]~output .bus_hold = "false";
defparam \port_out_07[4]~output .open_drain_output = "false";
defparam \port_out_07[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \port_out_07[5]~output (
	.i(\ports_out|port_out_07 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[5]),
	.obar());
// synopsys translate_off
defparam \port_out_07[5]~output .bus_hold = "false";
defparam \port_out_07[5]~output .open_drain_output = "false";
defparam \port_out_07[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \port_out_07[6]~output (
	.i(\ports_out|port_out_07 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[6]),
	.obar());
// synopsys translate_off
defparam \port_out_07[6]~output .bus_hold = "false";
defparam \port_out_07[6]~output .open_drain_output = "false";
defparam \port_out_07[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cyclonev_io_obuf \port_out_07[7]~output (
	.i(\ports_out|port_out_07 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[7]),
	.obar());
// synopsys translate_off
defparam \port_out_07[7]~output .bus_hold = "false";
defparam \port_out_07[7]~output .open_drain_output = "false";
defparam \port_out_07[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \port_out_08[0]~output (
	.i(\ports_out|port_out_08 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[0]),
	.obar());
// synopsys translate_off
defparam \port_out_08[0]~output .bus_hold = "false";
defparam \port_out_08[0]~output .open_drain_output = "false";
defparam \port_out_08[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \port_out_08[1]~output (
	.i(\ports_out|port_out_08 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[1]),
	.obar());
// synopsys translate_off
defparam \port_out_08[1]~output .bus_hold = "false";
defparam \port_out_08[1]~output .open_drain_output = "false";
defparam \port_out_08[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \port_out_08[2]~output (
	.i(\ports_out|port_out_08 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[2]),
	.obar());
// synopsys translate_off
defparam \port_out_08[2]~output .bus_hold = "false";
defparam \port_out_08[2]~output .open_drain_output = "false";
defparam \port_out_08[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N42
cyclonev_io_obuf \port_out_08[3]~output (
	.i(\ports_out|port_out_08 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[3]),
	.obar());
// synopsys translate_off
defparam \port_out_08[3]~output .bus_hold = "false";
defparam \port_out_08[3]~output .open_drain_output = "false";
defparam \port_out_08[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N76
cyclonev_io_obuf \port_out_08[4]~output (
	.i(\ports_out|port_out_08 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[4]),
	.obar());
// synopsys translate_off
defparam \port_out_08[4]~output .bus_hold = "false";
defparam \port_out_08[4]~output .open_drain_output = "false";
defparam \port_out_08[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N19
cyclonev_io_obuf \port_out_08[5]~output (
	.i(\ports_out|port_out_08 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[5]),
	.obar());
// synopsys translate_off
defparam \port_out_08[5]~output .bus_hold = "false";
defparam \port_out_08[5]~output .open_drain_output = "false";
defparam \port_out_08[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \port_out_08[6]~output (
	.i(\ports_out|port_out_08 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[6]),
	.obar());
// synopsys translate_off
defparam \port_out_08[6]~output .bus_hold = "false";
defparam \port_out_08[6]~output .open_drain_output = "false";
defparam \port_out_08[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N93
cyclonev_io_obuf \port_out_08[7]~output (
	.i(\ports_out|port_out_08 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[7]),
	.obar());
// synopsys translate_off
defparam \port_out_08[7]~output .bus_hold = "false";
defparam \port_out_08[7]~output .open_drain_output = "false";
defparam \port_out_08[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y24_N39
cyclonev_io_obuf \port_out_09[0]~output (
	.i(\ports_out|port_out_09 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[0]),
	.obar());
// synopsys translate_off
defparam \port_out_09[0]~output .bus_hold = "false";
defparam \port_out_09[0]~output .open_drain_output = "false";
defparam \port_out_09[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N42
cyclonev_io_obuf \port_out_09[1]~output (
	.i(\ports_out|port_out_09 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[1]),
	.obar());
// synopsys translate_off
defparam \port_out_09[1]~output .bus_hold = "false";
defparam \port_out_09[1]~output .open_drain_output = "false";
defparam \port_out_09[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y36_N79
cyclonev_io_obuf \port_out_09[2]~output (
	.i(\ports_out|port_out_09 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[2]),
	.obar());
// synopsys translate_off
defparam \port_out_09[2]~output .bus_hold = "false";
defparam \port_out_09[2]~output .open_drain_output = "false";
defparam \port_out_09[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y43_N79
cyclonev_io_obuf \port_out_09[3]~output (
	.i(\ports_out|port_out_09 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[3]),
	.obar());
// synopsys translate_off
defparam \port_out_09[3]~output .bus_hold = "false";
defparam \port_out_09[3]~output .open_drain_output = "false";
defparam \port_out_09[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y28_N45
cyclonev_io_obuf \port_out_09[4]~output (
	.i(\ports_out|port_out_09 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[4]),
	.obar());
// synopsys translate_off
defparam \port_out_09[4]~output .bus_hold = "false";
defparam \port_out_09[4]~output .open_drain_output = "false";
defparam \port_out_09[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y28_N79
cyclonev_io_obuf \port_out_09[5]~output (
	.i(\ports_out|port_out_09 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[5]),
	.obar());
// synopsys translate_off
defparam \port_out_09[5]~output .bus_hold = "false";
defparam \port_out_09[5]~output .open_drain_output = "false";
defparam \port_out_09[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y36_N62
cyclonev_io_obuf \port_out_09[6]~output (
	.i(\ports_out|port_out_09 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[6]),
	.obar());
// synopsys translate_off
defparam \port_out_09[6]~output .bus_hold = "false";
defparam \port_out_09[6]~output .open_drain_output = "false";
defparam \port_out_09[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y31_N22
cyclonev_io_obuf \port_out_09[7]~output (
	.i(\ports_out|port_out_09 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[7]),
	.obar());
// synopsys translate_off
defparam \port_out_09[7]~output .bus_hold = "false";
defparam \port_out_09[7]~output .open_drain_output = "false";
defparam \port_out_09[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y31_N39
cyclonev_io_obuf \port_out_10[0]~output (
	.i(\ports_out|port_out_10 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[0]),
	.obar());
// synopsys translate_off
defparam \port_out_10[0]~output .bus_hold = "false";
defparam \port_out_10[0]~output .open_drain_output = "false";
defparam \port_out_10[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y48_N5
cyclonev_io_obuf \port_out_10[1]~output (
	.i(\ports_out|port_out_10 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[1]),
	.obar());
// synopsys translate_off
defparam \port_out_10[1]~output .bus_hold = "false";
defparam \port_out_10[1]~output .open_drain_output = "false";
defparam \port_out_10[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N56
cyclonev_io_obuf \port_out_10[2]~output (
	.i(\ports_out|port_out_10 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[2]),
	.obar());
// synopsys translate_off
defparam \port_out_10[2]~output .bus_hold = "false";
defparam \port_out_10[2]~output .open_drain_output = "false";
defparam \port_out_10[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y33_N22
cyclonev_io_obuf \port_out_10[3]~output (
	.i(\ports_out|port_out_10 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[3]),
	.obar());
// synopsys translate_off
defparam \port_out_10[3]~output .bus_hold = "false";
defparam \port_out_10[3]~output .open_drain_output = "false";
defparam \port_out_10[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y39_N5
cyclonev_io_obuf \port_out_10[4]~output (
	.i(\ports_out|port_out_10 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[4]),
	.obar());
// synopsys translate_off
defparam \port_out_10[4]~output .bus_hold = "false";
defparam \port_out_10[4]~output .open_drain_output = "false";
defparam \port_out_10[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y31_N5
cyclonev_io_obuf \port_out_10[5]~output (
	.i(\ports_out|port_out_10 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[5]),
	.obar());
// synopsys translate_off
defparam \port_out_10[5]~output .bus_hold = "false";
defparam \port_out_10[5]~output .open_drain_output = "false";
defparam \port_out_10[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y26_N56
cyclonev_io_obuf \port_out_10[6]~output (
	.i(\ports_out|port_out_10 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[6]),
	.obar());
// synopsys translate_off
defparam \port_out_10[6]~output .bus_hold = "false";
defparam \port_out_10[6]~output .open_drain_output = "false";
defparam \port_out_10[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y36_N45
cyclonev_io_obuf \port_out_10[7]~output (
	.i(\ports_out|port_out_10 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[7]),
	.obar());
// synopsys translate_off
defparam \port_out_10[7]~output .bus_hold = "false";
defparam \port_out_10[7]~output .open_drain_output = "false";
defparam \port_out_10[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N39
cyclonev_io_obuf \port_out_11[0]~output (
	.i(\ports_out|port_out_11 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[0]),
	.obar());
// synopsys translate_off
defparam \port_out_11[0]~output .bus_hold = "false";
defparam \port_out_11[0]~output .open_drain_output = "false";
defparam \port_out_11[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N36
cyclonev_io_obuf \port_out_11[1]~output (
	.i(\ports_out|port_out_11 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[1]),
	.obar());
// synopsys translate_off
defparam \port_out_11[1]~output .bus_hold = "false";
defparam \port_out_11[1]~output .open_drain_output = "false";
defparam \port_out_11[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y48_N56
cyclonev_io_obuf \port_out_11[2]~output (
	.i(\ports_out|port_out_11 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[2]),
	.obar());
// synopsys translate_off
defparam \port_out_11[2]~output .bus_hold = "false";
defparam \port_out_11[2]~output .open_drain_output = "false";
defparam \port_out_11[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y51_N45
cyclonev_io_obuf \port_out_11[3]~output (
	.i(\ports_out|port_out_11 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[3]),
	.obar());
// synopsys translate_off
defparam \port_out_11[3]~output .bus_hold = "false";
defparam \port_out_11[3]~output .open_drain_output = "false";
defparam \port_out_11[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y36_N96
cyclonev_io_obuf \port_out_11[4]~output (
	.i(\ports_out|port_out_11 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[4]),
	.obar());
// synopsys translate_off
defparam \port_out_11[4]~output .bus_hold = "false";
defparam \port_out_11[4]~output .open_drain_output = "false";
defparam \port_out_11[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y24_N5
cyclonev_io_obuf \port_out_11[5]~output (
	.i(\ports_out|port_out_11 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[5]),
	.obar());
// synopsys translate_off
defparam \port_out_11[5]~output .bus_hold = "false";
defparam \port_out_11[5]~output .open_drain_output = "false";
defparam \port_out_11[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y48_N39
cyclonev_io_obuf \port_out_11[6]~output (
	.i(\ports_out|port_out_11 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[6]),
	.obar());
// synopsys translate_off
defparam \port_out_11[6]~output .bus_hold = "false";
defparam \port_out_11[6]~output .open_drain_output = "false";
defparam \port_out_11[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N59
cyclonev_io_obuf \port_out_11[7]~output (
	.i(\ports_out|port_out_11 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[7]),
	.obar());
// synopsys translate_off
defparam \port_out_11[7]~output .bus_hold = "false";
defparam \port_out_11[7]~output .open_drain_output = "false";
defparam \port_out_11[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y30_N56
cyclonev_io_obuf \port_out_12[0]~output (
	.i(\ports_out|port_out_12 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[0]),
	.obar());
// synopsys translate_off
defparam \port_out_12[0]~output .bus_hold = "false";
defparam \port_out_12[0]~output .open_drain_output = "false";
defparam \port_out_12[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N22
cyclonev_io_obuf \port_out_12[1]~output (
	.i(\ports_out|port_out_12 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[1]),
	.obar());
// synopsys translate_off
defparam \port_out_12[1]~output .bus_hold = "false";
defparam \port_out_12[1]~output .open_drain_output = "false";
defparam \port_out_12[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \port_out_12[2]~output (
	.i(\ports_out|port_out_12 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[2]),
	.obar());
// synopsys translate_off
defparam \port_out_12[2]~output .bus_hold = "false";
defparam \port_out_12[2]~output .open_drain_output = "false";
defparam \port_out_12[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y28_N62
cyclonev_io_obuf \port_out_12[3]~output (
	.i(\ports_out|port_out_12 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[3]),
	.obar());
// synopsys translate_off
defparam \port_out_12[3]~output .bus_hold = "false";
defparam \port_out_12[3]~output .open_drain_output = "false";
defparam \port_out_12[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N42
cyclonev_io_obuf \port_out_12[4]~output (
	.i(\ports_out|port_out_12 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[4]),
	.obar());
// synopsys translate_off
defparam \port_out_12[4]~output .bus_hold = "false";
defparam \port_out_12[4]~output .open_drain_output = "false";
defparam \port_out_12[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y53_N22
cyclonev_io_obuf \port_out_12[5]~output (
	.i(\ports_out|port_out_12 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[5]),
	.obar());
// synopsys translate_off
defparam \port_out_12[5]~output .bus_hold = "false";
defparam \port_out_12[5]~output .open_drain_output = "false";
defparam \port_out_12[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \port_out_12[6]~output (
	.i(\ports_out|port_out_12 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[6]),
	.obar());
// synopsys translate_off
defparam \port_out_12[6]~output .bus_hold = "false";
defparam \port_out_12[6]~output .open_drain_output = "false";
defparam \port_out_12[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y28_N96
cyclonev_io_obuf \port_out_12[7]~output (
	.i(\ports_out|port_out_12 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[7]),
	.obar());
// synopsys translate_off
defparam \port_out_12[7]~output .bus_hold = "false";
defparam \port_out_12[7]~output .open_drain_output = "false";
defparam \port_out_12[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N93
cyclonev_io_obuf \port_out_13[0]~output (
	.i(\ports_out|port_out_13 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[0]),
	.obar());
// synopsys translate_off
defparam \port_out_13[0]~output .bus_hold = "false";
defparam \port_out_13[0]~output .open_drain_output = "false";
defparam \port_out_13[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N36
cyclonev_io_obuf \port_out_13[1]~output (
	.i(\ports_out|port_out_13 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[1]),
	.obar());
// synopsys translate_off
defparam \port_out_13[1]~output .bus_hold = "false";
defparam \port_out_13[1]~output .open_drain_output = "false";
defparam \port_out_13[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N53
cyclonev_io_obuf \port_out_13[2]~output (
	.i(\ports_out|port_out_13 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[2]),
	.obar());
// synopsys translate_off
defparam \port_out_13[2]~output .bus_hold = "false";
defparam \port_out_13[2]~output .open_drain_output = "false";
defparam \port_out_13[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N53
cyclonev_io_obuf \port_out_13[3]~output (
	.i(\ports_out|port_out_13 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[3]),
	.obar());
// synopsys translate_off
defparam \port_out_13[3]~output .bus_hold = "false";
defparam \port_out_13[3]~output .open_drain_output = "false";
defparam \port_out_13[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cyclonev_io_obuf \port_out_13[4]~output (
	.i(\ports_out|port_out_13 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[4]),
	.obar());
// synopsys translate_off
defparam \port_out_13[4]~output .bus_hold = "false";
defparam \port_out_13[4]~output .open_drain_output = "false";
defparam \port_out_13[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N19
cyclonev_io_obuf \port_out_13[5]~output (
	.i(\ports_out|port_out_13 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[5]),
	.obar());
// synopsys translate_off
defparam \port_out_13[5]~output .bus_hold = "false";
defparam \port_out_13[5]~output .open_drain_output = "false";
defparam \port_out_13[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N76
cyclonev_io_obuf \port_out_13[6]~output (
	.i(\ports_out|port_out_13 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[6]),
	.obar());
// synopsys translate_off
defparam \port_out_13[6]~output .bus_hold = "false";
defparam \port_out_13[6]~output .open_drain_output = "false";
defparam \port_out_13[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cyclonev_io_obuf \port_out_13[7]~output (
	.i(\ports_out|port_out_13 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[7]),
	.obar());
// synopsys translate_off
defparam \port_out_13[7]~output .bus_hold = "false";
defparam \port_out_13[7]~output .open_drain_output = "false";
defparam \port_out_13[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N53
cyclonev_io_obuf \port_out_14[0]~output (
	.i(\ports_out|port_out_14 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[0]),
	.obar());
// synopsys translate_off
defparam \port_out_14[0]~output .bus_hold = "false";
defparam \port_out_14[0]~output .open_drain_output = "false";
defparam \port_out_14[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y13_N96
cyclonev_io_obuf \port_out_14[1]~output (
	.i(\ports_out|port_out_14 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[1]),
	.obar());
// synopsys translate_off
defparam \port_out_14[1]~output .bus_hold = "false";
defparam \port_out_14[1]~output .open_drain_output = "false";
defparam \port_out_14[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N36
cyclonev_io_obuf \port_out_14[2]~output (
	.i(\ports_out|port_out_14 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[2]),
	.obar());
// synopsys translate_off
defparam \port_out_14[2]~output .bus_hold = "false";
defparam \port_out_14[2]~output .open_drain_output = "false";
defparam \port_out_14[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N19
cyclonev_io_obuf \port_out_14[3]~output (
	.i(\ports_out|port_out_14 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[3]),
	.obar());
// synopsys translate_off
defparam \port_out_14[3]~output .bus_hold = "false";
defparam \port_out_14[3]~output .open_drain_output = "false";
defparam \port_out_14[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cyclonev_io_obuf \port_out_14[4]~output (
	.i(\ports_out|port_out_14 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[4]),
	.obar());
// synopsys translate_off
defparam \port_out_14[4]~output .bus_hold = "false";
defparam \port_out_14[4]~output .open_drain_output = "false";
defparam \port_out_14[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X110_Y0_N2
cyclonev_io_obuf \port_out_14[5]~output (
	.i(\ports_out|port_out_14 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[5]),
	.obar());
// synopsys translate_off
defparam \port_out_14[5]~output .bus_hold = "false";
defparam \port_out_14[5]~output .open_drain_output = "false";
defparam \port_out_14[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N36
cyclonev_io_obuf \port_out_14[6]~output (
	.i(\ports_out|port_out_14 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[6]),
	.obar());
// synopsys translate_off
defparam \port_out_14[6]~output .bus_hold = "false";
defparam \port_out_14[6]~output .open_drain_output = "false";
defparam \port_out_14[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cyclonev_io_obuf \port_out_14[7]~output (
	.i(\ports_out|port_out_14 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[7]),
	.obar());
// synopsys translate_off
defparam \port_out_14[7]~output .bus_hold = "false";
defparam \port_out_14[7]~output .open_drain_output = "false";
defparam \port_out_14[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y30_N22
cyclonev_io_obuf \port_out_15[0]~output (
	.i(\ports_out|port_out_15 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[0]),
	.obar());
// synopsys translate_off
defparam \port_out_15[0]~output .bus_hold = "false";
defparam \port_out_15[0]~output .open_drain_output = "false";
defparam \port_out_15[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y33_N39
cyclonev_io_obuf \port_out_15[1]~output (
	.i(\ports_out|port_out_15 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[1]),
	.obar());
// synopsys translate_off
defparam \port_out_15[1]~output .bus_hold = "false";
defparam \port_out_15[1]~output .open_drain_output = "false";
defparam \port_out_15[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y26_N5
cyclonev_io_obuf \port_out_15[2]~output (
	.i(\ports_out|port_out_15 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[2]),
	.obar());
// synopsys translate_off
defparam \port_out_15[2]~output .bus_hold = "false";
defparam \port_out_15[2]~output .open_drain_output = "false";
defparam \port_out_15[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y22_N5
cyclonev_io_obuf \port_out_15[3]~output (
	.i(\ports_out|port_out_15 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[3]),
	.obar());
// synopsys translate_off
defparam \port_out_15[3]~output .bus_hold = "false";
defparam \port_out_15[3]~output .open_drain_output = "false";
defparam \port_out_15[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y46_N56
cyclonev_io_obuf \port_out_15[4]~output (
	.i(\ports_out|port_out_15 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[4]),
	.obar());
// synopsys translate_off
defparam \port_out_15[4]~output .bus_hold = "false";
defparam \port_out_15[4]~output .open_drain_output = "false";
defparam \port_out_15[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y45_N5
cyclonev_io_obuf \port_out_15[5]~output (
	.i(\ports_out|port_out_15 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[5]),
	.obar());
// synopsys translate_off
defparam \port_out_15[5]~output .bus_hold = "false";
defparam \port_out_15[5]~output .open_drain_output = "false";
defparam \port_out_15[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y22_N22
cyclonev_io_obuf \port_out_15[6]~output (
	.i(\ports_out|port_out_15 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[6]),
	.obar());
// synopsys translate_off
defparam \port_out_15[6]~output .bus_hold = "false";
defparam \port_out_15[6]~output .open_drain_output = "false";
defparam \port_out_15[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y46_N5
cyclonev_io_obuf \port_out_15[7]~output (
	.i(\ports_out|port_out_15 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[7]),
	.obar());
// synopsys translate_off
defparam \port_out_15[7]~output .bus_hold = "false";
defparam \port_out_15[7]~output .open_drain_output = "false";
defparam \port_out_15[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N56
cyclonev_io_obuf \data_out[0]~output (
	.i(\data_out~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[0]),
	.obar());
// synopsys translate_off
defparam \data_out[0]~output .bus_hold = "false";
defparam \data_out[0]~output .open_drain_output = "false";
defparam \data_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N22
cyclonev_io_obuf \data_out[1]~output (
	.i(\data_out~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[1]),
	.obar());
// synopsys translate_off
defparam \data_out[1]~output .bus_hold = "false";
defparam \data_out[1]~output .open_drain_output = "false";
defparam \data_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y55_N56
cyclonev_io_obuf \data_out[2]~output (
	.i(\data_out~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[2]),
	.obar());
// synopsys translate_off
defparam \data_out[2]~output .bus_hold = "false";
defparam \data_out[2]~output .open_drain_output = "false";
defparam \data_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N2
cyclonev_io_obuf \data_out[3]~output (
	.i(\data_out~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[3]),
	.obar());
// synopsys translate_off
defparam \data_out[3]~output .bus_hold = "false";
defparam \data_out[3]~output .open_drain_output = "false";
defparam \data_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y41_N22
cyclonev_io_obuf \data_out[4]~output (
	.i(\data_out~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[4]),
	.obar());
// synopsys translate_off
defparam \data_out[4]~output .bus_hold = "false";
defparam \data_out[4]~output .open_drain_output = "false";
defparam \data_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \data_out[5]~output (
	.i(\data_out~58_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[5]),
	.obar());
// synopsys translate_off
defparam \data_out[5]~output .bus_hold = "false";
defparam \data_out[5]~output .open_drain_output = "false";
defparam \data_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N19
cyclonev_io_obuf \data_out[6]~output (
	.i(\data_out~64_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[6]),
	.obar());
// synopsys translate_off
defparam \data_out[6]~output .bus_hold = "false";
defparam \data_out[6]~output .open_drain_output = "false";
defparam \data_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y30_N39
cyclonev_io_obuf \data_out[7]~output (
	.i(\data_out~70_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out[7]),
	.obar());
// synopsys translate_off
defparam \data_out[7]~output .bus_hold = "false";
defparam \data_out[7]~output .open_drain_output = "false";
defparam \data_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N18
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X121_Y21_N95
cyclonev_io_ibuf \data_in[0]~input (
	.i(data_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[0]~input_o ));
// synopsys translate_off
defparam \data_in[0]~input .bus_hold = "false";
defparam \data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y51_N61
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \reset~inputCLKENA0 (
	.inclk(\reset~input_o ),
	.ena(vcc),
	.outclk(\reset~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset~inputCLKENA0 .clock_type = "global clock";
defparam \reset~inputCLKENA0 .disable_mode = "low";
defparam \reset~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N35
cyclonev_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N35
cyclonev_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N18
cyclonev_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X110_Y0_N52
cyclonev_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X69_Y2_N6
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !\address[2]~input_o  & ( !\address[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[3]~input_o ),
	.datad(gnd),
	.datae(!\address[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N35
cyclonev_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N92
cyclonev_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N52
cyclonev_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cyclonev_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y13_N78
cyclonev_io_ibuf \writen~input (
	.i(writen),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writen~input_o ));
// synopsys translate_off
defparam \writen~input .bus_hold = "false";
defparam \writen~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N33
cyclonev_lcell_comb \ports_out|U3~0 (
// Equation(s):
// \ports_out|U3~0_combout  = ( !\address[4]~input_o  & ( \writen~input_o  & ( (\address[7]~input_o  & (\address[5]~input_o  & \address[6]~input_o )) ) ) )

	.dataa(!\address[7]~input_o ),
	.datab(gnd),
	.datac(!\address[5]~input_o ),
	.datad(!\address[6]~input_o ),
	.datae(!\address[4]~input_o ),
	.dataf(!\writen~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U3~0 .extended_lut = "off";
defparam \ports_out|U3~0 .lut_mask = 64'h0000000000050000;
defparam \ports_out|U3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N6
cyclonev_lcell_comb \ports_out|U3~1 (
// Equation(s):
// \ports_out|U3~1_combout  = ( \ports_out|U3~0_combout  & ( (!\address[0]~input_o  & (!\address[1]~input_o  & \Equal1~0_combout )) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!\Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ports_out|U3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U3~1 .extended_lut = "off";
defparam \ports_out|U3~1 .lut_mask = 64'h0000000008080808;
defparam \ports_out|U3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y22_N4
dffeas \ports_out|port_out_00[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_00 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_00[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_00[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y24_N55
cyclonev_io_ibuf \data_in[1]~input (
	.i(data_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[1]~input_o ));
// synopsys translate_off
defparam \data_in[1]~input .bus_hold = "false";
defparam \data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X120_Y22_N40
dffeas \ports_out|port_out_00[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_00 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_00[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_00[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y21_N61
cyclonev_io_ibuf \data_in[2]~input (
	.i(data_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[2]~input_o ));
// synopsys translate_off
defparam \data_in[2]~input .bus_hold = "false";
defparam \data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X120_Y22_N43
dffeas \ports_out|port_out_00[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_00 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_00[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_00[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y17_N21
cyclonev_io_ibuf \data_in[3]~input (
	.i(data_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[3]~input_o ));
// synopsys translate_off
defparam \data_in[3]~input .bus_hold = "false";
defparam \data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y22_N21
cyclonev_lcell_comb \ports_out|port_out_00[3]~feeder (
// Equation(s):
// \ports_out|port_out_00[3]~feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_00[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_00[3]~feeder .extended_lut = "off";
defparam \ports_out|port_out_00[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_00[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y22_N22
dffeas \ports_out|port_out_00[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_00[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_00 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_00[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_00[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y24_N21
cyclonev_io_ibuf \data_in[4]~input (
	.i(data_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[4]~input_o ));
// synopsys translate_off
defparam \data_in[4]~input .bus_hold = "false";
defparam \data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y22_N54
cyclonev_lcell_comb \ports_out|port_out_00[4]~feeder (
// Equation(s):
// \ports_out|port_out_00[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_00[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_00[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_00[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_00[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y22_N56
dffeas \ports_out|port_out_00[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_00[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_00 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_00[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_00[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y21_N44
cyclonev_io_ibuf \data_in[5]~input (
	.i(data_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[5]~input_o ));
// synopsys translate_off
defparam \data_in[5]~input .bus_hold = "false";
defparam \data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X120_Y22_N58
dffeas \ports_out|port_out_00[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_00 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_00[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_00[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y17_N38
cyclonev_io_ibuf \data_in[6]~input (
	.i(data_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[6]~input_o ));
// synopsys translate_off
defparam \data_in[6]~input .bus_hold = "false";
defparam \data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y22_N30
cyclonev_lcell_comb \ports_out|port_out_00[6]~feeder (
// Equation(s):
// \ports_out|port_out_00[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_00[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_00[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_00[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_00[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y22_N31
dffeas \ports_out|port_out_00[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_00[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_00 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_00[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_00[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y21_N78
cyclonev_io_ibuf \data_in[7]~input (
	.i(data_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[7]~input_o ));
// synopsys translate_off
defparam \data_in[7]~input .bus_hold = "false";
defparam \data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X120_Y22_N20
dffeas \ports_out|port_out_00[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_00 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_00[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_00[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N30
cyclonev_lcell_comb \ports_out|port_out_01[0]~feeder (
// Equation(s):
// \ports_out|port_out_01[0]~feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_01[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_01[0]~feeder .extended_lut = "off";
defparam \ports_out|port_out_01[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_01[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N9
cyclonev_lcell_comb \ports_out|U4~0 (
// Equation(s):
// \ports_out|U4~0_combout  = ( \ports_out|U3~0_combout  & ( (\address[0]~input_o  & (!\address[1]~input_o  & \Equal1~0_combout )) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(gnd),
	.datad(!\Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\ports_out|U3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U4~0 .extended_lut = "off";
defparam \ports_out|U4~0 .lut_mask = 64'h0000000000440044;
defparam \ports_out|U4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N32
dffeas \ports_out|port_out_01[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_01[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_01 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_01[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_01[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N39
cyclonev_lcell_comb \ports_out|port_out_01[1]~feeder (
// Equation(s):
// \ports_out|port_out_01[1]~feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_01[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_01[1]~feeder .extended_lut = "off";
defparam \ports_out|port_out_01[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_01[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N40
dffeas \ports_out|port_out_01[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_01[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_01 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_01[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_01[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N12
cyclonev_lcell_comb \ports_out|port_out_01[2]~feeder (
// Equation(s):
// \ports_out|port_out_01[2]~feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_01[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_01[2]~feeder .extended_lut = "off";
defparam \ports_out|port_out_01[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_01[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N13
dffeas \ports_out|port_out_01[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_01[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_01 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_01[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_01[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N15
cyclonev_lcell_comb \ports_out|port_out_01[3]~feeder (
// Equation(s):
// \ports_out|port_out_01[3]~feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_01[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_01[3]~feeder .extended_lut = "off";
defparam \ports_out|port_out_01[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_01[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N16
dffeas \ports_out|port_out_01[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_01[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_01 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_01[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_01[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N51
cyclonev_lcell_comb \ports_out|port_out_01[4]~feeder (
// Equation(s):
// \ports_out|port_out_01[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_01[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_01[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_01[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_01[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N52
dffeas \ports_out|port_out_01[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_01[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_01 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_01[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_01[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N33
cyclonev_lcell_comb \ports_out|port_out_01[5]~feeder (
// Equation(s):
// \ports_out|port_out_01[5]~feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_01[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_01[5]~feeder .extended_lut = "off";
defparam \ports_out|port_out_01[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_01[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N34
dffeas \ports_out|port_out_01[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_01[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_01 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_01[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_01[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N48
cyclonev_lcell_comb \ports_out|port_out_01[6]~feeder (
// Equation(s):
// \ports_out|port_out_01[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_01[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_01[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_01[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_01[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N50
dffeas \ports_out|port_out_01[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_01[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_01 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_01[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_01[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y2_N38
dffeas \ports_out|port_out_01[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_01 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_01[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_01[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N57
cyclonev_lcell_comb \ports_out|port_out_02[0]~feeder (
// Equation(s):
// \ports_out|port_out_02[0]~feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_02[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_02[0]~feeder .extended_lut = "off";
defparam \ports_out|port_out_02[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_02[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N24
cyclonev_lcell_comb \ports_out|U5~0 (
// Equation(s):
// \ports_out|U5~0_combout  = ( \ports_out|U3~0_combout  & ( (\address[1]~input_o  & (\Equal1~0_combout  & !\address[0]~input_o )) ) )

	.dataa(gnd),
	.datab(!\address[1]~input_o ),
	.datac(!\Equal1~0_combout ),
	.datad(!\address[0]~input_o ),
	.datae(gnd),
	.dataf(!\ports_out|U3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U5~0 .extended_lut = "off";
defparam \ports_out|U5~0 .lut_mask = 64'h0000000003000300;
defparam \ports_out|U5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N58
dffeas \ports_out|port_out_02[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_02[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_02 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_02[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_02[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N0
cyclonev_lcell_comb \ports_out|port_out_02[1]~feeder (
// Equation(s):
// \ports_out|port_out_02[1]~feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_02[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_02[1]~feeder .extended_lut = "off";
defparam \ports_out|port_out_02[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_02[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N1
dffeas \ports_out|port_out_02[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_02[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_02 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_02[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_02[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N3
cyclonev_lcell_comb \ports_out|port_out_02[2]~feeder (
// Equation(s):
// \ports_out|port_out_02[2]~feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_02[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_02[2]~feeder .extended_lut = "off";
defparam \ports_out|port_out_02[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_02[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N4
dffeas \ports_out|port_out_02[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_02[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_02 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_02[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_02[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N6
cyclonev_lcell_comb \ports_out|port_out_02[3]~feeder (
// Equation(s):
// \ports_out|port_out_02[3]~feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_02[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_02[3]~feeder .extended_lut = "off";
defparam \ports_out|port_out_02[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_02[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N7
dffeas \ports_out|port_out_02[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_02[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_02 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_02[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_02[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N9
cyclonev_lcell_comb \ports_out|port_out_02[4]~feeder (
// Equation(s):
// \ports_out|port_out_02[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_02[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_02[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_02[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_02[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N10
dffeas \ports_out|port_out_02[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_02[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_02 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_02[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_02[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N42
cyclonev_lcell_comb \ports_out|port_out_02[5]~feeder (
// Equation(s):
// \ports_out|port_out_02[5]~feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_02[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_02[5]~feeder .extended_lut = "off";
defparam \ports_out|port_out_02[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_02[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N43
dffeas \ports_out|port_out_02[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_02[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_02 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_02[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_02[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N45
cyclonev_lcell_comb \ports_out|port_out_02[6]~feeder (
// Equation(s):
// \ports_out|port_out_02[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_02[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_02[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_02[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_02[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N47
dffeas \ports_out|port_out_02[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_02[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_02 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_02[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_02[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y2_N56
dffeas \ports_out|port_out_02[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_02 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_02[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_02[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N30
cyclonev_lcell_comb \ports_out|port_out_03[0]~feeder (
// Equation(s):
// \ports_out|port_out_03[0]~feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_03[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_03[0]~feeder .extended_lut = "off";
defparam \ports_out|port_out_03[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_03[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y2_N51
cyclonev_lcell_comb \ports_out|U6~0 (
// Equation(s):
// \ports_out|U6~0_combout  = ( \ports_out|U3~0_combout  & ( (\address[0]~input_o  & (\Equal1~0_combout  & \address[1]~input_o )) ) )

	.dataa(!\address[0]~input_o ),
	.datab(gnd),
	.datac(!\Equal1~0_combout ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\ports_out|U3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U6~0 .extended_lut = "off";
defparam \ports_out|U6~0 .lut_mask = 64'h0000000000050005;
defparam \ports_out|U6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N31
dffeas \ports_out|port_out_03[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_03[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_03 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_03[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_03[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N36
cyclonev_lcell_comb \ports_out|port_out_03[1]~feeder (
// Equation(s):
// \ports_out|port_out_03[1]~feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_03[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_03[1]~feeder .extended_lut = "off";
defparam \ports_out|port_out_03[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_03[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N37
dffeas \ports_out|port_out_03[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_03[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_03 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_03[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_03[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N45
cyclonev_lcell_comb \ports_out|port_out_03[2]~feeder (
// Equation(s):
// \ports_out|port_out_03[2]~feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_03[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_03[2]~feeder .extended_lut = "off";
defparam \ports_out|port_out_03[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_03[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N46
dffeas \ports_out|port_out_03[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_03[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_03 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_03[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_03[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N33
cyclonev_lcell_comb \ports_out|port_out_03[3]~feeder (
// Equation(s):
// \ports_out|port_out_03[3]~feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_03[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_03[3]~feeder .extended_lut = "off";
defparam \ports_out|port_out_03[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_03[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N34
dffeas \ports_out|port_out_03[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_03[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_03 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_03[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_03[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N22
dffeas \ports_out|port_out_03[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_03 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_03[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_03[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N19
dffeas \ports_out|port_out_03[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_03 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_03[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_03[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N42
cyclonev_lcell_comb \ports_out|port_out_03[6]~feeder (
// Equation(s):
// \ports_out|port_out_03[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_03[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_03[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_03[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_03[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N43
dffeas \ports_out|port_out_03[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_03[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_03 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_03[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_03[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N1
dffeas \ports_out|port_out_03[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_03 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_03[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_03[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N21
cyclonev_lcell_comb \ports_out|port_out_04[0]~feeder (
// Equation(s):
// \ports_out|port_out_04[0]~feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_04[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_04[0]~feeder .extended_lut = "off";
defparam \ports_out|port_out_04[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_04[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N15
cyclonev_lcell_comb \ports_out|U7~0 (
// Equation(s):
// \ports_out|U7~0_combout  = ( \address[2]~input_o  & ( (\ports_out|U3~0_combout  & (!\address[1]~input_o  & (!\address[3]~input_o  & !\address[0]~input_o ))) ) )

	.dataa(!\ports_out|U3~0_combout ),
	.datab(!\address[1]~input_o ),
	.datac(!\address[3]~input_o ),
	.datad(!\address[0]~input_o ),
	.datae(gnd),
	.dataf(!\address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U7~0 .extended_lut = "off";
defparam \ports_out|U7~0 .lut_mask = 64'h0000000040004000;
defparam \ports_out|U7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N22
dffeas \ports_out|port_out_04[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_04[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_04 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_04[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_04[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N24
cyclonev_lcell_comb \ports_out|port_out_04[1]~feeder (
// Equation(s):
// \ports_out|port_out_04[1]~feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_04[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_04[1]~feeder .extended_lut = "off";
defparam \ports_out|port_out_04[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_04[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N26
dffeas \ports_out|port_out_04[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_04[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_04 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_04[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_04[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N30
cyclonev_lcell_comb \ports_out|port_out_04[2]~feeder (
// Equation(s):
// \ports_out|port_out_04[2]~feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_04[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_04[2]~feeder .extended_lut = "off";
defparam \ports_out|port_out_04[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_04[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X90_Y4_N31
dffeas \ports_out|port_out_04[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_04[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_04 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_04[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_04[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N33
cyclonev_lcell_comb \ports_out|port_out_04[3]~feeder (
// Equation(s):
// \ports_out|port_out_04[3]~feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_04[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_04[3]~feeder .extended_lut = "off";
defparam \ports_out|port_out_04[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_04[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X90_Y4_N35
dffeas \ports_out|port_out_04[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_04[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_04 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_04[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_04[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N6
cyclonev_lcell_comb \ports_out|port_out_04[4]~feeder (
// Equation(s):
// \ports_out|port_out_04[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_04[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_04[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_04[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_04[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X90_Y4_N7
dffeas \ports_out|port_out_04[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_04[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_04 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_04[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_04[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X102_Y2_N27
cyclonev_lcell_comb \ports_out|port_out_04[5]~feeder (
// Equation(s):
// \ports_out|port_out_04[5]~feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_04[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_04[5]~feeder .extended_lut = "off";
defparam \ports_out|port_out_04[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_04[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X102_Y2_N28
dffeas \ports_out|port_out_04[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_04[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_04 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_04[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_04[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y4_N10
dffeas \ports_out|port_out_04[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_04 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_04[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_04[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y2_N19
dffeas \ports_out|port_out_04[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_04 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_04[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_04[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N45
cyclonev_lcell_comb \ports_out|port_out_05[0]~feeder (
// Equation(s):
// \ports_out|port_out_05[0]~feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_05[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_05[0]~feeder .extended_lut = "off";
defparam \ports_out|port_out_05[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_05[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N12
cyclonev_lcell_comb \ports_out|U8~0 (
// Equation(s):
// \ports_out|U8~0_combout  = ( \address[2]~input_o  & ( (\ports_out|U3~0_combout  & (!\address[1]~input_o  & (\address[0]~input_o  & !\address[3]~input_o ))) ) )

	.dataa(!\ports_out|U3~0_combout ),
	.datab(!\address[1]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(!\address[3]~input_o ),
	.datae(gnd),
	.dataf(!\address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U8~0 .extended_lut = "off";
defparam \ports_out|U8~0 .lut_mask = 64'h0000000004000400;
defparam \ports_out|U8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X90_Y4_N46
dffeas \ports_out|port_out_05[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_05[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_05 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_05[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_05[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y4_N22
dffeas \ports_out|port_out_05[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_05 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_05[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_05[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N54
cyclonev_lcell_comb \ports_out|port_out_05[2]~feeder (
// Equation(s):
// \ports_out|port_out_05[2]~feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_05[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_05[2]~feeder .extended_lut = "off";
defparam \ports_out|port_out_05[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_05[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X90_Y4_N55
dffeas \ports_out|port_out_05[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_05[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_05 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_05[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_05[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N57
cyclonev_lcell_comb \ports_out|port_out_05[3]~feeder (
// Equation(s):
// \ports_out|port_out_05[3]~feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_05[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_05[3]~feeder .extended_lut = "off";
defparam \ports_out|port_out_05[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_05[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X90_Y4_N58
dffeas \ports_out|port_out_05[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_05[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_05 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_05[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_05[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N0
cyclonev_lcell_comb \ports_out|port_out_05[4]~feeder (
// Equation(s):
// \ports_out|port_out_05[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_05[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_05[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_05[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_05[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X90_Y4_N2
dffeas \ports_out|port_out_05[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_05[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_05 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_05[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_05[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N3
cyclonev_lcell_comb \ports_out|port_out_05[5]~feeder (
// Equation(s):
// \ports_out|port_out_05[5]~feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_05[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_05[5]~feeder .extended_lut = "off";
defparam \ports_out|port_out_05[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_05[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X90_Y4_N4
dffeas \ports_out|port_out_05[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_05[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_05 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_05[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_05[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y4_N37
dffeas \ports_out|port_out_05[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_05 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_05[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_05[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y4_N40
dffeas \ports_out|port_out_05[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_05 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_05[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_05[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X111_Y2_N48
cyclonev_lcell_comb \ports_out|U9~0 (
// Equation(s):
// \ports_out|U9~0_combout  = ( \address[2]~input_o  & ( (\ports_out|U3~0_combout  & (!\address[0]~input_o  & (!\address[3]~input_o  & \address[1]~input_o ))) ) )

	.dataa(!\ports_out|U3~0_combout ),
	.datab(!\address[0]~input_o ),
	.datac(!\address[3]~input_o ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U9~0 .extended_lut = "off";
defparam \ports_out|U9~0 .lut_mask = 64'h0000000000400040;
defparam \ports_out|U9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y2_N34
dffeas \ports_out|port_out_06[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_06 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_06[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_06[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X111_Y2_N36
cyclonev_lcell_comb \ports_out|port_out_06[1]~feeder (
// Equation(s):
// \ports_out|port_out_06[1]~feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_06[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_06[1]~feeder .extended_lut = "off";
defparam \ports_out|port_out_06[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_06[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y2_N37
dffeas \ports_out|port_out_06[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_06[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_06 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_06[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_06[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y2_N17
dffeas \ports_out|port_out_06[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_06 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_06[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_06[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y2_N19
dffeas \ports_out|port_out_06[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_06 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_06[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_06[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X111_Y2_N21
cyclonev_lcell_comb \ports_out|port_out_06[4]~feeder (
// Equation(s):
// \ports_out|port_out_06[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_06[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_06[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_06[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_06[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y2_N22
dffeas \ports_out|port_out_06[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_06[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_06 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_06[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_06[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y2_N13
dffeas \ports_out|port_out_06[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_06 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_06[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_06[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X111_Y2_N39
cyclonev_lcell_comb \ports_out|port_out_06[6]~feeder (
// Equation(s):
// \ports_out|port_out_06[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_06[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_06[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_06[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_06[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y2_N40
dffeas \ports_out|port_out_06[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_06[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_06 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_06[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_06[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y2_N31
dffeas \ports_out|port_out_06[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_06 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_06[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_06[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N24
cyclonev_lcell_comb \ports_out|port_out_07[0]~feeder (
// Equation(s):
// \ports_out|port_out_07[0]~feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_07[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_07[0]~feeder .extended_lut = "off";
defparam \ports_out|port_out_07[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_07[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y2_N24
cyclonev_lcell_comb \ports_out|U10~0 (
// Equation(s):
// \ports_out|U10~0_combout  = ( \address[2]~input_o  & ( \address[0]~input_o  & ( (!\address[3]~input_o  & (\ports_out|U3~0_combout  & \address[1]~input_o )) ) ) )

	.dataa(!\address[3]~input_o ),
	.datab(!\ports_out|U3~0_combout ),
	.datac(!\address[1]~input_o ),
	.datad(gnd),
	.datae(!\address[2]~input_o ),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U10~0 .extended_lut = "off";
defparam \ports_out|U10~0 .lut_mask = 64'h0000000000000202;
defparam \ports_out|U10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N25
dffeas \ports_out|port_out_07[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_07[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_07 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_07[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_07[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \ports_out|port_out_07[1]~feeder (
// Equation(s):
// \ports_out|port_out_07[1]~feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_07[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_07[1]~feeder .extended_lut = "off";
defparam \ports_out|port_out_07[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_07[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N1
dffeas \ports_out|port_out_07[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_07[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_07 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_07[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_07[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N4
dffeas \ports_out|port_out_07[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_07 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_07[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_07[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N27
cyclonev_lcell_comb \ports_out|port_out_07[3]~feeder (
// Equation(s):
// \ports_out|port_out_07[3]~feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_07[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_07[3]~feeder .extended_lut = "off";
defparam \ports_out|port_out_07[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_07[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N29
dffeas \ports_out|port_out_07[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_07[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_07 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_07[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_07[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N7
dffeas \ports_out|port_out_07[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_07 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_07[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_07[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N1
dffeas \ports_out|port_out_07[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_07 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_07[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_07[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N9
cyclonev_lcell_comb \ports_out|port_out_07[6]~feeder (
// Equation(s):
// \ports_out|port_out_07[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_07[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_07[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_07[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_07[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N10
dffeas \ports_out|port_out_07[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_07[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_07 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_07[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_07[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y2_N4
dffeas \ports_out|port_out_07[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_07 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_07[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_07[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = ( \address[3]~input_o  & ( !\address[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~0 .extended_lut = "off";
defparam \Equal8~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y2_N48
cyclonev_lcell_comb \ports_out|U11~0 (
// Equation(s):
// \ports_out|U11~0_combout  = ( !\address[0]~input_o  & ( (!\address[1]~input_o  & (\Equal8~0_combout  & \ports_out|U3~0_combout )) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\Equal8~0_combout ),
	.datac(gnd),
	.datad(!\ports_out|U3~0_combout ),
	.datae(gnd),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U11~0 .extended_lut = "off";
defparam \ports_out|U11~0 .lut_mask = 64'h0022002200000000;
defparam \ports_out|U11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N14
dffeas \ports_out|port_out_08[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_08 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_08[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_08[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N48
cyclonev_lcell_comb \ports_out|port_out_08[1]~feeder (
// Equation(s):
// \ports_out|port_out_08[1]~feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_08[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_08[1]~feeder .extended_lut = "off";
defparam \ports_out|port_out_08[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_08[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N50
dffeas \ports_out|port_out_08[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_08[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_08 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_08[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_08[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N49
dffeas \ports_out|port_out_08[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_08 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_08[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_08[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N15
cyclonev_lcell_comb \ports_out|port_out_08[3]~feeder (
// Equation(s):
// \ports_out|port_out_08[3]~feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_08[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_08[3]~feeder .extended_lut = "off";
defparam \ports_out|port_out_08[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_08[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N16
dffeas \ports_out|port_out_08[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_08[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_08 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_08[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_08[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N58
dffeas \ports_out|port_out_08[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_08 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_08[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_08[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N56
dffeas \ports_out|port_out_08[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_08 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_08[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_08[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N51
cyclonev_lcell_comb \ports_out|port_out_08[6]~feeder (
// Equation(s):
// \ports_out|port_out_08[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_08[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_08[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_08[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_08[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N52
dffeas \ports_out|port_out_08[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_08[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_08 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_08[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_08[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N12
cyclonev_lcell_comb \ports_out|port_out_08[7]~feeder (
// Equation(s):
// \ports_out|port_out_08[7]~feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(!\data_in[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_08[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_08[7]~feeder .extended_lut = "off";
defparam \ports_out|port_out_08[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \ports_out|port_out_08[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N13
dffeas \ports_out|port_out_08[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_08[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_08 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_08[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_08[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N0
cyclonev_lcell_comb \ports_out|port_out_09[0]~feeder (
// Equation(s):
// \ports_out|port_out_09[0]~feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_09[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_09[0]~feeder .extended_lut = "off";
defparam \ports_out|port_out_09[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_09[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y2_N51
cyclonev_lcell_comb \ports_out|U12~0 (
// Equation(s):
// \ports_out|U12~0_combout  = ( \address[0]~input_o  & ( (!\address[1]~input_o  & (\Equal8~0_combout  & \ports_out|U3~0_combout )) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\Equal8~0_combout ),
	.datac(!\ports_out|U3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U12~0 .extended_lut = "off";
defparam \ports_out|U12~0 .lut_mask = 64'h0000000002020202;
defparam \ports_out|U12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N1
dffeas \ports_out|port_out_09[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_09[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_09 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_09[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_09[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N1
dffeas \ports_out|port_out_09[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_09 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_09[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_09[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N3
cyclonev_lcell_comb \ports_out|port_out_09[2]~feeder (
// Equation(s):
// \ports_out|port_out_09[2]~feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_09[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_09[2]~feeder .extended_lut = "off";
defparam \ports_out|port_out_09[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_09[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N5
dffeas \ports_out|port_out_09[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_09[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_09 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_09[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_09[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X120_Y24_N8
dffeas \ports_out|port_out_09[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_09 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_09[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_09[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N9
cyclonev_lcell_comb \ports_out|port_out_09[4]~feeder (
// Equation(s):
// \ports_out|port_out_09[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_09[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_09[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_09[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_09[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N10
dffeas \ports_out|port_out_09[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_09[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_09 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_09[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_09[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N12
cyclonev_lcell_comb \ports_out|port_out_09[5]~feeder (
// Equation(s):
// \ports_out|port_out_09[5]~feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_09[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_09[5]~feeder .extended_lut = "off";
defparam \ports_out|port_out_09[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_09[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N13
dffeas \ports_out|port_out_09[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_09[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_09 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_09[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_09[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N15
cyclonev_lcell_comb \ports_out|port_out_09[6]~feeder (
// Equation(s):
// \ports_out|port_out_09[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_09[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_09[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_09[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_09[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N17
dffeas \ports_out|port_out_09[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_09[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_09 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_09[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_09[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N18
cyclonev_lcell_comb \ports_out|port_out_09[7]~feeder (
// Equation(s):
// \ports_out|port_out_09[7]~feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_09[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_09[7]~feeder .extended_lut = "off";
defparam \ports_out|port_out_09[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_09[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N19
dffeas \ports_out|port_out_09[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_09[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_09 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_09[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_09[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N54
cyclonev_lcell_comb \ports_out|port_out_10[0]~feeder (
// Equation(s):
// \ports_out|port_out_10[0]~feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_10[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_10[0]~feeder .extended_lut = "off";
defparam \ports_out|port_out_10[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_10[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y2_N54
cyclonev_lcell_comb \ports_out|U13~0 (
// Equation(s):
// \ports_out|U13~0_combout  = ( \ports_out|U3~0_combout  & ( \Equal8~0_combout  & ( (\address[1]~input_o  & !\address[0]~input_o ) ) ) )

	.dataa(!\address[1]~input_o ),
	.datab(gnd),
	.datac(!\address[0]~input_o ),
	.datad(gnd),
	.datae(!\ports_out|U3~0_combout ),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U13~0 .extended_lut = "off";
defparam \ports_out|U13~0 .lut_mask = 64'h0000000000005050;
defparam \ports_out|U13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N55
dffeas \ports_out|port_out_10[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_10[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_10[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_10[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X120_Y24_N34
dffeas \ports_out|port_out_10[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_10 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_10[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_10[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N57
cyclonev_lcell_comb \ports_out|port_out_10[2]~feeder (
// Equation(s):
// \ports_out|port_out_10[2]~feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_10[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_10[2]~feeder .extended_lut = "off";
defparam \ports_out|port_out_10[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_10[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N58
dffeas \ports_out|port_out_10[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_10[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_10 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_10[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_10[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X120_Y24_N37
dffeas \ports_out|port_out_10[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_10 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_10[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_10[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N42
cyclonev_lcell_comb \ports_out|port_out_10[4]~feeder (
// Equation(s):
// \ports_out|port_out_10[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_10[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_10[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_10[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_10[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N44
dffeas \ports_out|port_out_10[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_10[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_10 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_10[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_10[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N39
cyclonev_lcell_comb \ports_out|port_out_10[5]~feeder (
// Equation(s):
// \ports_out|port_out_10[5]~feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_10[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_10[5]~feeder .extended_lut = "off";
defparam \ports_out|port_out_10[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_10[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N40
dffeas \ports_out|port_out_10[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_10[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_10 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_10[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_10[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N45
cyclonev_lcell_comb \ports_out|port_out_10[6]~feeder (
// Equation(s):
// \ports_out|port_out_10[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_10[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_10[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_10[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_10[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N46
dffeas \ports_out|port_out_10[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_10[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_10 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_10[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_10[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N30
cyclonev_lcell_comb \ports_out|port_out_10[7]~feeder (
// Equation(s):
// \ports_out|port_out_10[7]~feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_10[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_10[7]~feeder .extended_lut = "off";
defparam \ports_out|port_out_10[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_10[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N32
dffeas \ports_out|port_out_10[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_10[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_10 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_10[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_10[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X73_Y2_N15
cyclonev_lcell_comb \ports_out|U14~0 (
// Equation(s):
// \ports_out|U14~0_combout  = ( \ports_out|U3~0_combout  & ( \Equal8~0_combout  & ( (\address[0]~input_o  & \address[1]~input_o ) ) ) )

	.dataa(!\address[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[1]~input_o ),
	.datae(!\ports_out|U3~0_combout ),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U14~0 .extended_lut = "off";
defparam \ports_out|U14~0 .lut_mask = 64'h0000000000000055;
defparam \ports_out|U14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N49
dffeas \ports_out|port_out_11[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_11[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_11[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N10
dffeas \ports_out|port_out_11[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_11[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_11[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N51
cyclonev_lcell_comb \ports_out|port_out_11[2]~feeder (
// Equation(s):
// \ports_out|port_out_11[2]~feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_11[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_11[2]~feeder .extended_lut = "off";
defparam \ports_out|port_out_11[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_11[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N53
dffeas \ports_out|port_out_11[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_11[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_11[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_11[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X120_Y24_N25
dffeas \ports_out|port_out_11[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_11 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_11[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_11[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N48
cyclonev_lcell_comb \ports_out|port_out_11[4]~feeder (
// Equation(s):
// \ports_out|port_out_11[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_11[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_11[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_11[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_11[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N50
dffeas \ports_out|port_out_11[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_11[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_11 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_11[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_11[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N27
cyclonev_lcell_comb \ports_out|port_out_11[5]~feeder (
// Equation(s):
// \ports_out|port_out_11[5]~feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_11[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_11[5]~feeder .extended_lut = "off";
defparam \ports_out|port_out_11[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_11[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N28
dffeas \ports_out|port_out_11[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_11[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_11 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_11[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_11[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y24_N24
cyclonev_lcell_comb \ports_out|port_out_11[6]~feeder (
// Equation(s):
// \ports_out|port_out_11[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_11[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_11[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_11[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_11[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y24_N26
dffeas \ports_out|port_out_11[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_11[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_11 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_11[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_11[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N13
dffeas \ports_out|port_out_11[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_11 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_11[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_11[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N15
cyclonev_lcell_comb \ports_out|port_out_12[0]~feeder (
// Equation(s):
// \ports_out|port_out_12[0]~feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_12[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_12[0]~feeder .extended_lut = "off";
defparam \ports_out|port_out_12[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_12[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X111_Y2_N24
cyclonev_lcell_comb \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = ( \address[2]~input_o  & ( \address[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal12~0 .extended_lut = "off";
defparam \Equal12~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N51
cyclonev_lcell_comb \ports_out|U15~0 (
// Equation(s):
// \ports_out|U15~0_combout  = ( !\address[0]~input_o  & ( (\ports_out|U3~0_combout  & (\Equal12~0_combout  & !\address[1]~input_o )) ) )

	.dataa(!\ports_out|U3~0_combout ),
	.datab(gnd),
	.datac(!\Equal12~0_combout ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U15~0 .extended_lut = "off";
defparam \ports_out|U15~0 .lut_mask = 64'h0500050000000000;
defparam \ports_out|U15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X90_Y4_N16
dffeas \ports_out|port_out_12[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_12[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_12[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_12[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X117_Y24_N34
dffeas \ports_out|port_out_12[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_12 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_12[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_12[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N12
cyclonev_lcell_comb \ports_out|port_out_12[2]~feeder (
// Equation(s):
// \ports_out|port_out_12[2]~feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_12[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_12[2]~feeder .extended_lut = "off";
defparam \ports_out|port_out_12[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_12[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X90_Y4_N13
dffeas \ports_out|port_out_12[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_12[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_12 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_12[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_12[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X117_Y24_N9
cyclonev_lcell_comb \ports_out|port_out_12[3]~feeder (
// Equation(s):
// \ports_out|port_out_12[3]~feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_12[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_12[3]~feeder .extended_lut = "off";
defparam \ports_out|port_out_12[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_12[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X117_Y24_N10
dffeas \ports_out|port_out_12[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_12[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_12 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_12[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_12[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N48
cyclonev_lcell_comb \ports_out|port_out_12[4]~feeder (
// Equation(s):
// \ports_out|port_out_12[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_12[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_12[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_12[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_12[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X90_Y4_N49
dffeas \ports_out|port_out_12[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_12[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_12 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_12[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_12[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N51
cyclonev_lcell_comb \ports_out|port_out_12[5]~feeder (
// Equation(s):
// \ports_out|port_out_12[5]~feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_12[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_12[5]~feeder .extended_lut = "off";
defparam \ports_out|port_out_12[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_12[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X90_Y4_N52
dffeas \ports_out|port_out_12[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_12[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_12 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_12[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_12[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y4_N26
dffeas \ports_out|port_out_12[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_12 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_12[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_12[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X117_Y24_N13
dffeas \ports_out|port_out_12[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_12 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_12[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_12[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X73_Y2_N21
cyclonev_lcell_comb \ports_out|port_out_13[0]~feeder (
// Equation(s):
// \ports_out|port_out_13[0]~feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_13[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_13[0]~feeder .extended_lut = "off";
defparam \ports_out|port_out_13[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_13[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y2_N3
cyclonev_lcell_comb \ports_out|U16~0 (
// Equation(s):
// \ports_out|U16~0_combout  = ( \ports_out|U3~0_combout  & ( (\address[0]~input_o  & (\Equal12~0_combout  & !\address[1]~input_o )) ) )

	.dataa(!\address[0]~input_o ),
	.datab(gnd),
	.datac(!\Equal12~0_combout ),
	.datad(!\address[1]~input_o ),
	.datae(!\ports_out|U3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U16~0 .extended_lut = "off";
defparam \ports_out|U16~0 .lut_mask = 64'h0000050000000500;
defparam \ports_out|U16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N22
dffeas \ports_out|port_out_13[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_13[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_13[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_13[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N26
dffeas \ports_out|port_out_13[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_13 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_13[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_13[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X73_Y2_N30
cyclonev_lcell_comb \ports_out|port_out_13[2]~feeder (
// Equation(s):
// \ports_out|port_out_13[2]~feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_13[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_13[2]~feeder .extended_lut = "off";
defparam \ports_out|port_out_13[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_13[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N31
dffeas \ports_out|port_out_13[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_13[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_13 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_13[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_13[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N34
dffeas \ports_out|port_out_13[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_13 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_13[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_13[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X73_Y2_N39
cyclonev_lcell_comb \ports_out|port_out_13[4]~feeder (
// Equation(s):
// \ports_out|port_out_13[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_13[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_13[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_13[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_13[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N40
dffeas \ports_out|port_out_13[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_13[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_13 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_13[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_13[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N28
dffeas \ports_out|port_out_13[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_13 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_13[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_13[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X73_Y2_N36
cyclonev_lcell_comb \ports_out|port_out_13[6]~feeder (
// Equation(s):
// \ports_out|port_out_13[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_13[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_13[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_13[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_13[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N37
dffeas \ports_out|port_out_13[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_13[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_13 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_13[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_13[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N19
dffeas \ports_out|port_out_13[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_13 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_13[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_13[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X111_Y2_N3
cyclonev_lcell_comb \ports_out|U17~0 (
// Equation(s):
// \ports_out|U17~0_combout  = ( \Equal12~0_combout  & ( (\ports_out|U3~0_combout  & (\address[1]~input_o  & !\address[0]~input_o )) ) )

	.dataa(!\ports_out|U3~0_combout ),
	.datab(!\address[1]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U17~0 .extended_lut = "off";
defparam \ports_out|U17~0 .lut_mask = 64'h0000000010101010;
defparam \ports_out|U17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y2_N58
dffeas \ports_out|port_out_14[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_14[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_14[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X111_Y2_N54
cyclonev_lcell_comb \ports_out|port_out_14[1]~feeder (
// Equation(s):
// \ports_out|port_out_14[1]~feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_14[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_14[1]~feeder .extended_lut = "off";
defparam \ports_out|port_out_14[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_14[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y2_N55
dffeas \ports_out|port_out_14[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_14[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_14 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_14[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_14[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y2_N1
dffeas \ports_out|port_out_14[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_14 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_14[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_14[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y2_N7
dffeas \ports_out|port_out_14[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_14 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_14[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_14[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X111_Y2_N45
cyclonev_lcell_comb \ports_out|port_out_14[4]~feeder (
// Equation(s):
// \ports_out|port_out_14[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_14[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_14[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_14[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_14[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y2_N46
dffeas \ports_out|port_out_14[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_14[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_14 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_14[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_14[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y2_N11
dffeas \ports_out|port_out_14[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_14 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_14[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_14[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X111_Y2_N42
cyclonev_lcell_comb \ports_out|port_out_14[6]~feeder (
// Equation(s):
// \ports_out|port_out_14[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_14[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_14[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_14[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_14[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y2_N43
dffeas \ports_out|port_out_14[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_14[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_14 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_14[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_14[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y2_N52
dffeas \ports_out|port_out_14[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_14 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_14[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_14[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N48
cyclonev_lcell_comb \ports_out|U18~0 (
// Equation(s):
// \ports_out|U18~0_combout  = ( \address[0]~input_o  & ( (\ports_out|U3~0_combout  & (\Equal12~0_combout  & \address[1]~input_o )) ) )

	.dataa(!\ports_out|U3~0_combout ),
	.datab(!\Equal12~0_combout ),
	.datac(gnd),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|U18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|U18~0 .extended_lut = "off";
defparam \ports_out|U18~0 .lut_mask = 64'h0000000000110011;
defparam \ports_out|U18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y22_N7
dffeas \ports_out|port_out_15[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_15[0] .is_wysiwyg = "true";
defparam \ports_out|port_out_15[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X120_Y22_N17
dffeas \ports_out|port_out_15[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_15 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_15[1] .is_wysiwyg = "true";
defparam \ports_out|port_out_15[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X120_Y22_N52
dffeas \ports_out|port_out_15[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_15 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_15[2] .is_wysiwyg = "true";
defparam \ports_out|port_out_15[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y22_N48
cyclonev_lcell_comb \ports_out|port_out_15[3]~feeder (
// Equation(s):
// \ports_out|port_out_15[3]~feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_15[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_15[3]~feeder .extended_lut = "off";
defparam \ports_out|port_out_15[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_15[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y22_N49
dffeas \ports_out|port_out_15[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_15[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_15 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_15[3] .is_wysiwyg = "true";
defparam \ports_out|port_out_15[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y22_N27
cyclonev_lcell_comb \ports_out|port_out_15[4]~feeder (
// Equation(s):
// \ports_out|port_out_15[4]~feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_15[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_15[4]~feeder .extended_lut = "off";
defparam \ports_out|port_out_15[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_15[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y22_N29
dffeas \ports_out|port_out_15[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_15[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_15 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_15[4] .is_wysiwyg = "true";
defparam \ports_out|port_out_15[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X120_Y22_N26
dffeas \ports_out|port_out_15[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_15 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_15[5] .is_wysiwyg = "true";
defparam \ports_out|port_out_15[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X120_Y22_N9
cyclonev_lcell_comb \ports_out|port_out_15[6]~feeder (
// Equation(s):
// \ports_out|port_out_15[6]~feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ports_out|port_out_15[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ports_out|port_out_15[6]~feeder .extended_lut = "off";
defparam \ports_out|port_out_15[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ports_out|port_out_15[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X120_Y22_N10
dffeas \ports_out|port_out_15[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ports_out|port_out_15[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ports_out|U18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_15 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_15[6] .is_wysiwyg = "true";
defparam \ports_out|port_out_15[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X120_Y22_N13
dffeas \ports_out|port_out_15[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ports_out|U18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ports_out|port_out_15 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ports_out|port_out_15[7] .is_wysiwyg = "true";
defparam \ports_out|port_out_15[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N54
cyclonev_lcell_comb \ram|memory~1 (
// Equation(s):
// \ram|memory~1_combout  = ( \writen~input_o  & ( (\address[7]~input_o  & ((!\address[6]~input_o ) # (!\address[5]~input_o ))) ) )

	.dataa(!\address[6]~input_o ),
	.datab(!\address[5]~input_o ),
	.datac(!\address[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writen~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram|memory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram|memory~1 .extended_lut = "off";
defparam \ram|memory~1 .lut_mask = 64'h000000000E0E0E0E;
defparam \ram|memory~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N57
cyclonev_lcell_comb \ram|data_out[0]~0 (
// Equation(s):
// \ram|data_out[0]~0_combout  = ( \address[7]~input_o  & ( (!\writen~input_o  & ((!\address[6]~input_o ) # (!\address[5]~input_o ))) ) )

	.dataa(!\address[6]~input_o ),
	.datab(!\address[5]~input_o ),
	.datac(!\writen~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram|data_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram|data_out[0]~0 .extended_lut = "off";
defparam \ram|data_out[0]~0 .lut_mask = 64'h00000000E0E0E0E0;
defparam \ram|data_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X94_Y4_N0
cyclonev_ram_block \ram|RW_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ram|memory~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\ram|data_out[0]~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\data_in[7]~input_o ,\data_in[6]~input_o ,\data_in[5]~input_o ,\data_in[4]~input_o ,\data_in[3]~input_o ,\data_in[2]~input_o ,\data_in[1]~input_o ,\data_in[0]~input_o }),
	.portaaddr({\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "rw_96x8_sync:ram|altsyncram:RW_rtl_0|altsyncram_m0q1:auto_generated|ALTSYNCRAM";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ram|RW_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N3
cyclonev_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ( \address[5]~input_o  & ( \address[6]~input_o  ) )

	.dataa(gnd),
	.datab(!\address[6]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~0 .extended_lut = "off";
defparam \LessThan3~0 .lut_mask = 64'h0000000033333333;
defparam \LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N3
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \address[4]~input_o  & ( (\address[7]~input_o  & (\address[5]~input_o  & \address[6]~input_o )) ) )

	.dataa(!\address[7]~input_o ),
	.datab(gnd),
	.datac(!\address[5]~input_o ),
	.datad(!\address[6]~input_o ),
	.datae(!\address[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0000000500000005;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N36
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \Equal1~0_combout  & ( (\Equal1~1_combout  & (!\address[1]~input_o  & !\address[0]~input_o )) ) )

	.dataa(!\Equal1~1_combout ),
	.datab(!\address[1]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(gnd),
	.datae(!\Equal1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000404000004040;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N39
cyclonev_lcell_comb \data_out~6 (
// Equation(s):
// \data_out~6_combout  = ( \address[2]~input_o  & ( (\Equal1~1_combout  & !\address[3]~input_o ) ) ) # ( !\address[2]~input_o  & ( (\Equal1~1_combout  & (!\address[3]~input_o  & ((\address[0]~input_o ) # (\address[1]~input_o )))) ) )

	.dataa(!\Equal1~1_combout ),
	.datab(!\address[1]~input_o ),
	.datac(!\address[3]~input_o ),
	.datad(!\address[0]~input_o ),
	.datae(gnd),
	.dataf(!\address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~6 .extended_lut = "off";
defparam \data_out~6 .lut_mask = 64'h1050105050505050;
defparam \data_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N18
cyclonev_io_ibuf \port_in_12[0]~input (
	.i(port_in_12[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_12[0]~input_o ));
// synopsys translate_off
defparam \port_in_12[0]~input .bus_hold = "false";
defparam \port_in_12[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N92
cyclonev_io_ibuf \port_in_11[0]~input (
	.i(port_in_11[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_11[0]~input_o ));
// synopsys translate_off
defparam \port_in_11[0]~input .bus_hold = "false";
defparam \port_in_11[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N58
cyclonev_io_ibuf \port_in_15[0]~input (
	.i(port_in_15[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_15[0]~input_o ));
// synopsys translate_off
defparam \port_in_15[0]~input .bus_hold = "false";
defparam \port_in_15[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N18
cyclonev_lcell_comb \data_out~0 (
// Equation(s):
// \data_out~0_combout  = ( \Equal12~0_combout  & ( (\Equal1~1_combout  & (\address[1]~input_o  & (\port_in_15[0]~input_o  & \address[0]~input_o ))) ) )

	.dataa(!\Equal1~1_combout ),
	.datab(!\address[1]~input_o ),
	.datac(!\port_in_15[0]~input_o ),
	.datad(!\address[0]~input_o ),
	.datae(gnd),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~0 .extended_lut = "off";
defparam \data_out~0 .lut_mask = 64'h0000000000010001;
defparam \data_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N21
cyclonev_lcell_comb \Equal12~1 (
// Equation(s):
// \Equal12~1_combout  = ( \Equal12~0_combout  & ( (\Equal1~1_combout  & (!\address[1]~input_o  & !\address[0]~input_o )) ) )

	.dataa(!\Equal1~1_combout ),
	.datab(gnd),
	.datac(!\address[1]~input_o ),
	.datad(!\address[0]~input_o ),
	.datae(gnd),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal12~1 .extended_lut = "off";
defparam \Equal12~1 .lut_mask = 64'h0000000050005000;
defparam \Equal12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N45
cyclonev_lcell_comb \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = ( \Equal1~1_combout  & ( (\Equal8~0_combout  & (\address[1]~input_o  & \address[0]~input_o )) ) )

	.dataa(!\Equal8~0_combout ),
	.datab(gnd),
	.datac(!\address[1]~input_o ),
	.datad(!\address[0]~input_o ),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~0 .extended_lut = "off";
defparam \Equal11~0 .lut_mask = 64'h0000000000050005;
defparam \Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N52
cyclonev_io_ibuf \port_in_13[0]~input (
	.i(port_in_13[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_13[0]~input_o ));
// synopsys translate_off
defparam \port_in_13[0]~input .bus_hold = "false";
defparam \port_in_13[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N92
cyclonev_io_ibuf \port_in_14[0]~input (
	.i(port_in_14[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_14[0]~input_o ));
// synopsys translate_off
defparam \port_in_14[0]~input .bus_hold = "false";
defparam \port_in_14[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N24
cyclonev_lcell_comb \data_out~1 (
// Equation(s):
// \data_out~1_combout  = ( \address[0]~input_o  & ( \Equal12~0_combout  & ( (\port_in_13[0]~input_o  & (!\address[1]~input_o  & \Equal1~1_combout )) ) ) ) # ( !\address[0]~input_o  & ( \Equal12~0_combout  & ( (\address[1]~input_o  & (\port_in_14[0]~input_o  
// & \Equal1~1_combout )) ) ) )

	.dataa(!\port_in_13[0]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!\port_in_14[0]~input_o ),
	.datad(!\Equal1~1_combout ),
	.datae(!\address[0]~input_o ),
	.dataf(!\Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~1 .extended_lut = "off";
defparam \data_out~1 .lut_mask = 64'h0000000000030044;
defparam \data_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N30
cyclonev_lcell_comb \data_out~2 (
// Equation(s):
// \data_out~2_combout  = ( \Equal11~0_combout  & ( \data_out~1_combout  & ( !\port_in_11[0]~input_o  ) ) ) # ( !\Equal11~0_combout  & ( \data_out~1_combout  & ( (!\port_in_12[0]~input_o  & \Equal12~1_combout ) ) ) ) # ( \Equal11~0_combout  & ( 
// !\data_out~1_combout  & ( !\port_in_11[0]~input_o  ) ) ) # ( !\Equal11~0_combout  & ( !\data_out~1_combout  & ( (!\Equal12~1_combout  & ((!\data_out~0_combout ))) # (\Equal12~1_combout  & (!\port_in_12[0]~input_o )) ) ) )

	.dataa(!\port_in_12[0]~input_o ),
	.datab(!\port_in_11[0]~input_o ),
	.datac(!\data_out~0_combout ),
	.datad(!\Equal12~1_combout ),
	.datae(!\Equal11~0_combout ),
	.dataf(!\data_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~2 .extended_lut = "off";
defparam \data_out~2 .lut_mask = 64'hF0AACCCC00AACCCC;
defparam \data_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N58
cyclonev_io_ibuf \port_in_10[0]~input (
	.i(port_in_10[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_10[0]~input_o ));
// synopsys translate_off
defparam \port_in_10[0]~input .bus_hold = "false";
defparam \port_in_10[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N36
cyclonev_lcell_comb \data_out~4 (
// Equation(s):
// \data_out~4_combout  = ( \port_in_10[0]~input_o  & ( (\Equal1~1_combout  & (\address[1]~input_o  & (\Equal8~0_combout  & !\address[0]~input_o ))) ) )

	.dataa(!\Equal1~1_combout ),
	.datab(!\address[1]~input_o ),
	.datac(!\Equal8~0_combout ),
	.datad(!\address[0]~input_o ),
	.datae(gnd),
	.dataf(!\port_in_10[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~4 .extended_lut = "off";
defparam \data_out~4 .lut_mask = 64'h0000000001000100;
defparam \data_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N52
cyclonev_io_ibuf \port_in_09[0]~input (
	.i(port_in_09[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_09[0]~input_o ));
// synopsys translate_off
defparam \port_in_09[0]~input .bus_hold = "false";
defparam \port_in_09[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \port_in_08[0]~input (
	.i(port_in_08[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_08[0]~input_o ));
// synopsys translate_off
defparam \port_in_08[0]~input .bus_hold = "false";
defparam \port_in_08[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N12
cyclonev_lcell_comb \data_out~5 (
// Equation(s):
// \data_out~5_combout  = ( !\address[1]~input_o  & ( \Equal1~1_combout  & ( (\Equal8~0_combout  & ((!\address[0]~input_o  & ((\port_in_08[0]~input_o ))) # (\address[0]~input_o  & (\port_in_09[0]~input_o )))) ) ) )

	.dataa(!\port_in_09[0]~input_o ),
	.datab(!\port_in_08[0]~input_o ),
	.datac(!\Equal8~0_combout ),
	.datad(!\address[0]~input_o ),
	.datae(!\address[1]~input_o ),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~5 .extended_lut = "off";
defparam \data_out~5 .lut_mask = 64'h0000000003050000;
defparam \data_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \port_in_06[0]~input (
	.i(port_in_06[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_06[0]~input_o ));
// synopsys translate_off
defparam \port_in_06[0]~input .bus_hold = "false";
defparam \port_in_06[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X69_Y2_N18
cyclonev_lcell_comb \data_out~8 (
// Equation(s):
// \data_out~8_combout  = ( \Equal1~1_combout  & ( !\address[0]~input_o  & ( (!\address[3]~input_o  & (\port_in_06[0]~input_o  & (\address[1]~input_o  & \address[2]~input_o ))) ) ) )

	.dataa(!\address[3]~input_o ),
	.datab(!\port_in_06[0]~input_o ),
	.datac(!\address[1]~input_o ),
	.datad(!\address[2]~input_o ),
	.datae(!\Equal1~1_combout ),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~8 .extended_lut = "off";
defparam \data_out~8 .lut_mask = 64'h0000000200000000;
defparam \data_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N52
cyclonev_io_ibuf \port_in_05[0]~input (
	.i(port_in_05[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_05[0]~input_o ));
// synopsys translate_off
defparam \port_in_05[0]~input .bus_hold = "false";
defparam \port_in_05[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X69_Y2_N0
cyclonev_lcell_comb \data_out~9 (
// Equation(s):
// \data_out~9_combout  = ( \Equal1~1_combout  & ( \address[0]~input_o  & ( (!\address[1]~input_o  & (\address[2]~input_o  & (!\address[3]~input_o  & \port_in_05[0]~input_o ))) ) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[2]~input_o ),
	.datac(!\address[3]~input_o ),
	.datad(!\port_in_05[0]~input_o ),
	.datae(!\Equal1~1_combout ),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~9 .extended_lut = "off";
defparam \data_out~9 .lut_mask = 64'h0000000000000020;
defparam \data_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N35
cyclonev_io_ibuf \port_in_02[0]~input (
	.i(port_in_02[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_02[0]~input_o ));
// synopsys translate_off
defparam \port_in_02[0]~input .bus_hold = "false";
defparam \port_in_02[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N52
cyclonev_io_ibuf \port_in_01[0]~input (
	.i(port_in_01[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_01[0]~input_o ));
// synopsys translate_off
defparam \port_in_01[0]~input .bus_hold = "false";
defparam \port_in_01[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X69_Y2_N36
cyclonev_lcell_comb \data_out~12 (
// Equation(s):
// \data_out~12_combout  = ( \Equal1~1_combout  & ( \address[1]~input_o  & ( (!\address[0]~input_o  & (\port_in_02[0]~input_o  & \Equal1~0_combout )) ) ) ) # ( \Equal1~1_combout  & ( !\address[1]~input_o  & ( (\address[0]~input_o  & (\port_in_01[0]~input_o  
// & \Equal1~0_combout )) ) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\port_in_02[0]~input_o ),
	.datac(!\port_in_01[0]~input_o ),
	.datad(!\Equal1~0_combout ),
	.datae(!\Equal1~1_combout ),
	.dataf(!\address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~12 .extended_lut = "off";
defparam \data_out~12 .lut_mask = 64'h0000000500000022;
defparam \data_out~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N18
cyclonev_io_ibuf \port_in_07[0]~input (
	.i(port_in_07[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_07[0]~input_o ));
// synopsys translate_off
defparam \port_in_07[0]~input .bus_hold = "false";
defparam \port_in_07[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X69_Y2_N12
cyclonev_lcell_comb \data_out~7 (
// Equation(s):
// \data_out~7_combout  = ( \Equal1~1_combout  & ( \address[0]~input_o  & ( (!\address[3]~input_o  & (\address[2]~input_o  & (\address[1]~input_o  & \port_in_07[0]~input_o ))) ) ) )

	.dataa(!\address[3]~input_o ),
	.datab(!\address[2]~input_o ),
	.datac(!\address[1]~input_o ),
	.datad(!\port_in_07[0]~input_o ),
	.datae(!\Equal1~1_combout ),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~7 .extended_lut = "off";
defparam \data_out~7 .lut_mask = 64'h0000000000000002;
defparam \data_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \port_in_04[0]~input (
	.i(port_in_04[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_04[0]~input_o ));
// synopsys translate_off
defparam \port_in_04[0]~input .bus_hold = "false";
defparam \port_in_04[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X69_Y2_N54
cyclonev_lcell_comb \data_out~10 (
// Equation(s):
// \data_out~10_combout  = ( \Equal1~1_combout  & ( !\address[3]~input_o  & ( (!\address[0]~input_o  & (\address[2]~input_o  & (!\address[1]~input_o  & \port_in_04[0]~input_o ))) ) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[2]~input_o ),
	.datac(!\address[1]~input_o ),
	.datad(!\port_in_04[0]~input_o ),
	.datae(!\Equal1~1_combout ),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~10 .extended_lut = "off";
defparam \data_out~10 .lut_mask = 64'h0000002000000000;
defparam \data_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N1
cyclonev_io_ibuf \port_in_03[0]~input (
	.i(port_in_03[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_03[0]~input_o ));
// synopsys translate_off
defparam \port_in_03[0]~input .bus_hold = "false";
defparam \port_in_03[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X69_Y2_N33
cyclonev_lcell_comb \data_out~11 (
// Equation(s):
// \data_out~11_combout  = ( \Equal1~1_combout  & ( \address[0]~input_o  & ( (\port_in_03[0]~input_o  & (\Equal1~0_combout  & \address[1]~input_o )) ) ) )

	.dataa(!\port_in_03[0]~input_o ),
	.datab(gnd),
	.datac(!\Equal1~0_combout ),
	.datad(!\address[1]~input_o ),
	.datae(!\Equal1~1_combout ),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~11 .extended_lut = "off";
defparam \data_out~11 .lut_mask = 64'h0000000000000005;
defparam \data_out~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y2_N42
cyclonev_lcell_comb \data_out~13 (
// Equation(s):
// \data_out~13_combout  = ( !\data_out~10_combout  & ( !\data_out~11_combout  & ( (!\data_out~8_combout  & (!\data_out~9_combout  & (!\data_out~12_combout  & !\data_out~7_combout ))) ) ) )

	.dataa(!\data_out~8_combout ),
	.datab(!\data_out~9_combout ),
	.datac(!\data_out~12_combout ),
	.datad(!\data_out~7_combout ),
	.datae(!\data_out~10_combout ),
	.dataf(!\data_out~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~13 .extended_lut = "off";
defparam \data_out~13 .lut_mask = 64'h8000000000000000;
defparam \data_out~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N42
cyclonev_lcell_comb \data_out~3 (
// Equation(s):
// \data_out~3_combout  = ( \Equal1~1_combout  & ( (\Equal8~0_combout  & ((!\address[1]~input_o ) # (!\address[0]~input_o ))) ) )

	.dataa(!\Equal8~0_combout ),
	.datab(!\address[1]~input_o ),
	.datac(gnd),
	.datad(!\address[0]~input_o ),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~3 .extended_lut = "off";
defparam \data_out~3 .lut_mask = 64'h0000000055445544;
defparam \data_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \data_out~14 (
// Equation(s):
// \data_out~14_combout  = ( \data_out~13_combout  & ( \data_out~3_combout  & ( ((!\data_out~4_combout  & !\data_out~5_combout )) # (\data_out~6_combout ) ) ) ) # ( \data_out~13_combout  & ( !\data_out~3_combout  & ( ((\data_out~2_combout  & 
// (!\data_out~4_combout  & !\data_out~5_combout ))) # (\data_out~6_combout ) ) ) )

	.dataa(!\data_out~6_combout ),
	.datab(!\data_out~2_combout ),
	.datac(!\data_out~4_combout ),
	.datad(!\data_out~5_combout ),
	.datae(!\data_out~13_combout ),
	.dataf(!\data_out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~14 .extended_lut = "off";
defparam \data_out~14 .lut_mask = 64'h000075550000F555;
defparam \data_out~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y55_N38
cyclonev_io_ibuf \port_in_00[0]~input (
	.i(port_in_00[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_00[0]~input_o ));
// synopsys translate_off
defparam \port_in_00[0]~input .bus_hold = "false";
defparam \port_in_00[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N6
cyclonev_lcell_comb \data_out~15 (
// Equation(s):
// \data_out~15_combout  = ( \data_out~14_combout  & ( \port_in_00[0]~input_o  & ( (\address[7]~input_o  & ((!\LessThan3~0_combout  & (\ram|RW_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\LessThan3~0_combout  & ((\Equal0~0_combout ))))) ) ) ) # ( 
// !\data_out~14_combout  & ( \port_in_00[0]~input_o  & ( (\address[7]~input_o  & ((\LessThan3~0_combout ) # (\ram|RW_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) ) # ( \data_out~14_combout  & ( !\port_in_00[0]~input_o  & ( (\address[7]~input_o  & 
// (\ram|RW_rtl_0|auto_generated|ram_block1a0~portbdataout  & !\LessThan3~0_combout )) ) ) ) # ( !\data_out~14_combout  & ( !\port_in_00[0]~input_o  & ( (\address[7]~input_o  & ((!\LessThan3~0_combout  & 
// (\ram|RW_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\LessThan3~0_combout  & ((!\Equal0~0_combout ))))) ) ) )

	.dataa(!\address[7]~input_o ),
	.datab(!\ram|RW_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\LessThan3~0_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\data_out~14_combout ),
	.dataf(!\port_in_00[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~15 .extended_lut = "off";
defparam \data_out~15 .lut_mask = 64'h1510101015151015;
defparam \data_out~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N21
cyclonev_lcell_comb \data_out~31 (
// Equation(s):
// \data_out~31_combout  = ( !\address[3]~input_o  & ( (\Equal1~1_combout  & ((!\address[1]~input_o  & ((\address[2]~input_o ) # (\address[0]~input_o ))) # (\address[1]~input_o  & ((!\address[2]~input_o ))))) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[0]~input_o ),
	.datac(!\Equal1~1_combout ),
	.datad(!\address[2]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~31 .extended_lut = "off";
defparam \data_out~31 .lut_mask = 64'h070A070A00000000;
defparam \data_out~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N30
cyclonev_lcell_comb \data_out~33 (
// Equation(s):
// \data_out~33_combout  = ( \address[7]~input_o  & ( (!\Equal0~0_combout  & (!\data_out~31_combout  & \LessThan3~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Equal0~0_combout ),
	.datac(!\data_out~31_combout ),
	.datad(!\LessThan3~0_combout ),
	.datae(gnd),
	.dataf(!\address[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~33 .extended_lut = "off";
defparam \data_out~33 .lut_mask = 64'h0000000000C000C0;
defparam \data_out~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N18
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( !\address[3]~input_o  & ( (\address[1]~input_o  & (!\address[0]~input_o  & (\Equal1~1_combout  & \address[2]~input_o ))) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[0]~input_o ),
	.datac(!\Equal1~1_combout ),
	.datad(!\address[2]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'h0004000400000000;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N57
cyclonev_lcell_comb \data_out~32 (
// Equation(s):
// \data_out~32_combout  = ( \Equal6~0_combout  & ( (\address[7]~input_o  & ((!\LessThan3~0_combout ) # ((\data_out~31_combout ) # (\Equal0~0_combout )))) ) ) # ( !\Equal6~0_combout  & ( \address[7]~input_o  ) )

	.dataa(!\LessThan3~0_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\address[7]~input_o ),
	.datad(!\data_out~31_combout ),
	.datae(gnd),
	.dataf(!\Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~32 .extended_lut = "off";
defparam \data_out~32 .lut_mask = 64'h0F0F0F0F0B0F0B0F;
defparam \data_out~32 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N75
cyclonev_io_ibuf \port_in_04[1]~input (
	.i(port_in_04[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_04[1]~input_o ));
// synopsys translate_off
defparam \port_in_04[1]~input .bus_hold = "false";
defparam \port_in_04[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N18
cyclonev_io_ibuf \port_in_02[1]~input (
	.i(port_in_02[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_02[1]~input_o ));
// synopsys translate_off
defparam \port_in_02[1]~input .bus_hold = "false";
defparam \port_in_02[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N18
cyclonev_io_ibuf \port_in_05[1]~input (
	.i(port_in_05[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_05[1]~input_o ));
// synopsys translate_off
defparam \port_in_05[1]~input .bus_hold = "false";
defparam \port_in_05[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N42
cyclonev_lcell_comb \data_out~16 (
// Equation(s):
// \data_out~16_combout  = ( \address[2]~input_o  & ( (!\address[0]~input_o  & (!\address[3]~input_o  & (\Equal1~1_combout  & !\address[1]~input_o ))) ) ) # ( !\address[2]~input_o  & ( (\address[0]~input_o  & (!\address[3]~input_o  & (\Equal1~1_combout  & 
// \address[1]~input_o ))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[3]~input_o ),
	.datac(!\Equal1~1_combout ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~16 .extended_lut = "off";
defparam \data_out~16 .lut_mask = 64'h0004000408000800;
defparam \data_out~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y53_N55
cyclonev_io_ibuf \port_in_03[1]~input (
	.i(port_in_03[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_03[1]~input_o ));
// synopsys translate_off
defparam \port_in_03[1]~input .bus_hold = "false";
defparam \port_in_03[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N21
cyclonev_lcell_comb \data_out~17 (
// Equation(s):
// \data_out~17_combout  = (\Equal1~1_combout  & (\address[1]~input_o  & \Equal1~0_combout ))

	.dataa(!\Equal1~1_combout ),
	.datab(!\address[1]~input_o ),
	.datac(gnd),
	.datad(!\Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~17 .extended_lut = "off";
defparam \data_out~17 .lut_mask = 64'h0011001100110011;
defparam \data_out~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X88_Y2_N30
cyclonev_lcell_comb \data_out~18 (
// Equation(s):
// \data_out~18_combout  = ( \port_in_03[1]~input_o  & ( \data_out~17_combout  & ( (\data_out~16_combout ) # (\port_in_02[1]~input_o ) ) ) ) # ( !\port_in_03[1]~input_o  & ( \data_out~17_combout  & ( (\port_in_02[1]~input_o  & !\data_out~16_combout ) ) ) ) # 
// ( \port_in_03[1]~input_o  & ( !\data_out~17_combout  & ( (!\data_out~16_combout  & ((\port_in_05[1]~input_o ))) # (\data_out~16_combout  & (\port_in_04[1]~input_o )) ) ) ) # ( !\port_in_03[1]~input_o  & ( !\data_out~17_combout  & ( (!\data_out~16_combout  
// & ((\port_in_05[1]~input_o ))) # (\data_out~16_combout  & (\port_in_04[1]~input_o )) ) ) )

	.dataa(!\port_in_04[1]~input_o ),
	.datab(!\port_in_02[1]~input_o ),
	.datac(!\port_in_05[1]~input_o ),
	.datad(!\data_out~16_combout ),
	.datae(!\port_in_03[1]~input_o ),
	.dataf(!\data_out~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~18 .extended_lut = "off";
defparam \data_out~18 .lut_mask = 64'h0F550F55330033FF;
defparam \data_out~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N45
cyclonev_lcell_comb \ram|memory~0 (
// Equation(s):
// \ram|memory~0_combout  = ( \address[6]~input_o  & ( (!\address[5]~input_o  & \address[7]~input_o ) ) ) # ( !\address[6]~input_o  & ( \address[7]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[5]~input_o ),
	.datad(!\address[7]~input_o ),
	.datae(gnd),
	.dataf(!\address[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram|memory~0 .extended_lut = "off";
defparam \ram|memory~0 .lut_mask = 64'h00FF00FF00F000F0;
defparam \ram|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N27
cyclonev_lcell_comb \data_out~20 (
// Equation(s):
// \data_out~20_combout  = ( \address[0]~input_o  & ( !\ram|memory~0_combout  ) ) # ( !\address[0]~input_o  & ( (!\ram|memory~0_combout  & ((!\Equal1~0_combout ) # ((!\Equal1~1_combout ) # (\address[1]~input_o )))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\address[1]~input_o ),
	.datac(!\ram|memory~0_combout ),
	.datad(!\Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~20 .extended_lut = "off";
defparam \data_out~20 .lut_mask = 64'hF0B0F0B0F0F0F0F0;
defparam \data_out~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N18
cyclonev_lcell_comb \data_out~19 (
// Equation(s):
// \data_out~19_combout  = (\Equal1~1_combout  & (!\address[1]~input_o  & (\Equal1~0_combout  & !\ram|memory~0_combout )))

	.dataa(!\Equal1~1_combout ),
	.datab(!\address[1]~input_o ),
	.datac(!\Equal1~0_combout ),
	.datad(!\ram|memory~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~19 .extended_lut = "off";
defparam \data_out~19 .lut_mask = 64'h0400040004000400;
defparam \data_out~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y53_N38
cyclonev_io_ibuf \port_in_00[1]~input (
	.i(port_in_00[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_00[1]~input_o ));
// synopsys translate_off
defparam \port_in_00[1]~input .bus_hold = "false";
defparam \port_in_00[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y53_N4
cyclonev_io_ibuf \port_in_01[1]~input (
	.i(port_in_01[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_01[1]~input_o ));
// synopsys translate_off
defparam \port_in_01[1]~input .bus_hold = "false";
defparam \port_in_01[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X93_Y4_N0
cyclonev_lcell_comb \data_out~21 (
// Equation(s):
// \data_out~21_combout  = ( \port_in_00[1]~input_o  & ( \port_in_01[1]~input_o  & ( ((!\data_out~20_combout  & ((\ram|RW_rtl_0|auto_generated|ram_block1a1 ))) # (\data_out~20_combout  & (\data_out~18_combout ))) # (\data_out~19_combout ) ) ) ) # ( 
// !\port_in_00[1]~input_o  & ( \port_in_01[1]~input_o  & ( (!\data_out~20_combout  & (((\ram|RW_rtl_0|auto_generated|ram_block1a1  & !\data_out~19_combout )))) # (\data_out~20_combout  & (((\data_out~19_combout )) # (\data_out~18_combout ))) ) ) ) # ( 
// \port_in_00[1]~input_o  & ( !\port_in_01[1]~input_o  & ( (!\data_out~20_combout  & (((\data_out~19_combout ) # (\ram|RW_rtl_0|auto_generated|ram_block1a1 )))) # (\data_out~20_combout  & (\data_out~18_combout  & ((!\data_out~19_combout )))) ) ) ) # ( 
// !\port_in_00[1]~input_o  & ( !\port_in_01[1]~input_o  & ( (!\data_out~19_combout  & ((!\data_out~20_combout  & ((\ram|RW_rtl_0|auto_generated|ram_block1a1 ))) # (\data_out~20_combout  & (\data_out~18_combout )))) ) ) )

	.dataa(!\data_out~18_combout ),
	.datab(!\ram|RW_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\data_out~20_combout ),
	.datad(!\data_out~19_combout ),
	.datae(!\port_in_00[1]~input_o ),
	.dataf(!\port_in_01[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~21 .extended_lut = "off";
defparam \data_out~21 .lut_mask = 64'h350035F0350F35FF;
defparam \data_out~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N52
cyclonev_io_ibuf \port_in_06[1]~input (
	.i(port_in_06[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_06[1]~input_o ));
// synopsys translate_off
defparam \port_in_06[1]~input .bus_hold = "false";
defparam \port_in_06[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N24
cyclonev_lcell_comb \rom|Mux6~0 (
// Equation(s):
// \rom|Mux6~0_combout  = ( \address[0]~input_o  & ( (!\address[1]~input_o  & (!\address[3]~input_o  & !\address[2]~input_o )) ) ) # ( !\address[0]~input_o  & ( (!\address[3]~input_o  & !\address[2]~input_o ) ) )

	.dataa(!\address[1]~input_o ),
	.datab(gnd),
	.datac(!\address[3]~input_o ),
	.datad(!\address[2]~input_o ),
	.datae(gnd),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|Mux6~0 .extended_lut = "off";
defparam \rom|Mux6~0 .lut_mask = 64'hF000F000A000A000;
defparam \rom|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N42
cyclonev_lcell_comb \rom|Mux6~1 (
// Equation(s):
// \rom|Mux6~1_combout  = ( !\address[5]~input_o  & ( (!\address[6]~input_o  & (\rom|Mux6~0_combout  & !\address[4]~input_o )) ) )

	.dataa(!\address[6]~input_o ),
	.datab(!\rom|Mux6~0_combout ),
	.datac(!\address[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|Mux6~1 .extended_lut = "off";
defparam \rom|Mux6~1 .lut_mask = 64'h2020202000000000;
defparam \rom|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X92_Y4_N43
dffeas \rom|data_out[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rom|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\address[7]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data_out[1] .is_wysiwyg = "true";
defparam \rom|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \port_in_10[1]~input (
	.i(port_in_10[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_10[1]~input_o ));
// synopsys translate_off
defparam \port_in_10[1]~input .bus_hold = "false";
defparam \port_in_10[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \port_in_12[1]~input (
	.i(port_in_12[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_12[1]~input_o ));
// synopsys translate_off
defparam \port_in_12[1]~input .bus_hold = "false";
defparam \port_in_12[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N35
cyclonev_io_ibuf \port_in_15[1]~input (
	.i(port_in_15[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_15[1]~input_o ));
// synopsys translate_off
defparam \port_in_15[1]~input .bus_hold = "false";
defparam \port_in_15[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X73_Y2_N42
cyclonev_lcell_comb \data_out~22 (
// Equation(s):
// \data_out~22_combout  = ( \address[0]~input_o  & ( (!\address[1]~input_o  & (\Equal12~0_combout  & \Equal1~1_combout )) ) ) # ( !\address[0]~input_o  & ( (\address[1]~input_o  & (\Equal12~0_combout  & \Equal1~1_combout )) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\Equal12~0_combout ),
	.datac(!\Equal1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~22 .extended_lut = "off";
defparam \data_out~22 .lut_mask = 64'h0101010102020202;
defparam \data_out~22 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N52
cyclonev_io_ibuf \port_in_14[1]~input (
	.i(port_in_14[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_14[1]~input_o ));
// synopsys translate_off
defparam \port_in_14[1]~input .bus_hold = "false";
defparam \port_in_14[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N1
cyclonev_io_ibuf \port_in_13[1]~input (
	.i(port_in_13[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_13[1]~input_o ));
// synopsys translate_off
defparam \port_in_13[1]~input .bus_hold = "false";
defparam \port_in_13[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X73_Y2_N45
cyclonev_lcell_comb \data_out~23 (
// Equation(s):
// \data_out~23_combout  = ( \address[0]~input_o  & ( (\Equal12~0_combout  & \Equal1~1_combout ) ) ) # ( !\address[0]~input_o  & ( (!\address[1]~input_o  & (\Equal12~0_combout  & \Equal1~1_combout )) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\Equal12~0_combout ),
	.datac(gnd),
	.datad(!\Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~23 .extended_lut = "off";
defparam \data_out~23 .lut_mask = 64'h0022002200330033;
defparam \data_out~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y1_N30
cyclonev_lcell_comb \data_out~24 (
// Equation(s):
// \data_out~24_combout  = ( \data_out~23_combout  & ( (!\data_out~22_combout  & (\port_in_15[1]~input_o )) # (\data_out~22_combout  & ((\port_in_13[1]~input_o ))) ) ) # ( !\data_out~23_combout  & ( (\data_out~22_combout  & \port_in_14[1]~input_o ) ) )

	.dataa(!\port_in_15[1]~input_o ),
	.datab(!\data_out~22_combout ),
	.datac(!\port_in_14[1]~input_o ),
	.datad(!\port_in_13[1]~input_o ),
	.datae(!\data_out~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~24 .extended_lut = "off";
defparam \data_out~24 .lut_mask = 64'h0303447703034477;
defparam \data_out~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N9
cyclonev_lcell_comb \data_out~26 (
// Equation(s):
// \data_out~26_combout  = ( \Equal1~1_combout  & ( (\Equal8~0_combout  & \address[1]~input_o ) ) )

	.dataa(!\Equal8~0_combout ),
	.datab(gnd),
	.datac(!\address[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~26 .extended_lut = "off";
defparam \data_out~26 .lut_mask = 64'h0000000005050505;
defparam \data_out~26 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N52
cyclonev_io_ibuf \port_in_11[1]~input (
	.i(port_in_11[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_11[1]~input_o ));
// synopsys translate_off
defparam \port_in_11[1]~input .bus_hold = "false";
defparam \port_in_11[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N57
cyclonev_lcell_comb \data_out~25 (
// Equation(s):
// \data_out~25_combout  = ( \Equal1~1_combout  & ( (\address[3]~input_o  & ((!\address[2]~input_o  & (\address[1]~input_o  & \address[0]~input_o )) # (\address[2]~input_o  & (!\address[1]~input_o  & !\address[0]~input_o )))) ) )

	.dataa(!\address[2]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!\address[3]~input_o ),
	.datad(!\address[0]~input_o ),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~25 .extended_lut = "off";
defparam \data_out~25 .lut_mask = 64'h0000000004020402;
defparam \data_out~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N0
cyclonev_lcell_comb \data_out~27 (
// Equation(s):
// \data_out~27_combout  = ( \port_in_11[1]~input_o  & ( \data_out~25_combout  & ( (\data_out~26_combout ) # (\port_in_12[1]~input_o ) ) ) ) # ( !\port_in_11[1]~input_o  & ( \data_out~25_combout  & ( (\port_in_12[1]~input_o  & !\data_out~26_combout ) ) ) ) # 
// ( \port_in_11[1]~input_o  & ( !\data_out~25_combout  & ( (!\data_out~26_combout  & ((\data_out~24_combout ))) # (\data_out~26_combout  & (\port_in_10[1]~input_o )) ) ) ) # ( !\port_in_11[1]~input_o  & ( !\data_out~25_combout  & ( (!\data_out~26_combout  & 
// ((\data_out~24_combout ))) # (\data_out~26_combout  & (\port_in_10[1]~input_o )) ) ) )

	.dataa(!\port_in_10[1]~input_o ),
	.datab(!\port_in_12[1]~input_o ),
	.datac(!\data_out~24_combout ),
	.datad(!\data_out~26_combout ),
	.datae(!\port_in_11[1]~input_o ),
	.dataf(!\data_out~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~27 .extended_lut = "off";
defparam \data_out~27 .lut_mask = 64'h0F550F55330033FF;
defparam \data_out~27 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \port_in_07[1]~input (
	.i(port_in_07[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_07[1]~input_o ));
// synopsys translate_off
defparam \port_in_07[1]~input .bus_hold = "false";
defparam \port_in_07[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N35
cyclonev_io_ibuf \port_in_09[1]~input (
	.i(port_in_09[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_09[1]~input_o ));
// synopsys translate_off
defparam \port_in_09[1]~input .bus_hold = "false";
defparam \port_in_09[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N54
cyclonev_lcell_comb \data_out~29 (
// Equation(s):
// \data_out~29_combout  = ( \Equal1~1_combout  & ( (!\address[2]~input_o  & (!\address[1]~input_o  & (\address[3]~input_o  & !\address[0]~input_o ))) # (\address[2]~input_o  & (\address[1]~input_o  & (!\address[3]~input_o  & \address[0]~input_o ))) ) )

	.dataa(!\address[2]~input_o ),
	.datab(!\address[1]~input_o ),
	.datac(!\address[3]~input_o ),
	.datad(!\address[0]~input_o ),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~29 .extended_lut = "off";
defparam \data_out~29 .lut_mask = 64'h0000000008100810;
defparam \data_out~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y2_N6
cyclonev_lcell_comb \data_out~28 (
// Equation(s):
// \data_out~28_combout  = ( \Equal1~1_combout  & ( \Equal8~0_combout  & ( !\address[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[1]~input_o ),
	.datad(gnd),
	.datae(!\Equal1~1_combout ),
	.dataf(!\Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~28 .extended_lut = "off";
defparam \data_out~28 .lut_mask = 64'h000000000000F0F0;
defparam \data_out~28 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N18
cyclonev_io_ibuf \port_in_08[1]~input (
	.i(port_in_08[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_08[1]~input_o ));
// synopsys translate_off
defparam \port_in_08[1]~input .bus_hold = "false";
defparam \port_in_08[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N30
cyclonev_lcell_comb \data_out~30 (
// Equation(s):
// \data_out~30_combout  = ( \data_out~28_combout  & ( \port_in_08[1]~input_o  & ( (\data_out~29_combout ) # (\port_in_09[1]~input_o ) ) ) ) # ( !\data_out~28_combout  & ( \port_in_08[1]~input_o  & ( (!\data_out~29_combout  & (\data_out~27_combout )) # 
// (\data_out~29_combout  & ((\port_in_07[1]~input_o ))) ) ) ) # ( \data_out~28_combout  & ( !\port_in_08[1]~input_o  & ( (\port_in_09[1]~input_o  & !\data_out~29_combout ) ) ) ) # ( !\data_out~28_combout  & ( !\port_in_08[1]~input_o  & ( 
// (!\data_out~29_combout  & (\data_out~27_combout )) # (\data_out~29_combout  & ((\port_in_07[1]~input_o ))) ) ) )

	.dataa(!\data_out~27_combout ),
	.datab(!\port_in_07[1]~input_o ),
	.datac(!\port_in_09[1]~input_o ),
	.datad(!\data_out~29_combout ),
	.datae(!\data_out~28_combout ),
	.dataf(!\port_in_08[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~30 .extended_lut = "off";
defparam \data_out~30 .lut_mask = 64'h55330F0055330FFF;
defparam \data_out~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X93_Y4_N6
cyclonev_lcell_comb \data_out~34 (
// Equation(s):
// \data_out~34_combout  = ( \rom|data_out [1] & ( \data_out~30_combout  & ( (!\data_out~33_combout  & ((!\data_out~32_combout ) # ((\data_out~21_combout )))) # (\data_out~33_combout  & (((\port_in_06[1]~input_o )) # (\data_out~32_combout ))) ) ) ) # ( 
// !\rom|data_out [1] & ( \data_out~30_combout  & ( (!\data_out~33_combout  & (\data_out~32_combout  & (\data_out~21_combout ))) # (\data_out~33_combout  & (((\port_in_06[1]~input_o )) # (\data_out~32_combout ))) ) ) ) # ( \rom|data_out [1] & ( 
// !\data_out~30_combout  & ( (!\data_out~33_combout  & ((!\data_out~32_combout ) # ((\data_out~21_combout )))) # (\data_out~33_combout  & (!\data_out~32_combout  & ((\port_in_06[1]~input_o )))) ) ) ) # ( !\rom|data_out [1] & ( !\data_out~30_combout  & ( 
// (!\data_out~33_combout  & (\data_out~32_combout  & (\data_out~21_combout ))) # (\data_out~33_combout  & (!\data_out~32_combout  & ((\port_in_06[1]~input_o )))) ) ) )

	.dataa(!\data_out~33_combout ),
	.datab(!\data_out~32_combout ),
	.datac(!\data_out~21_combout ),
	.datad(!\port_in_06[1]~input_o ),
	.datae(!\rom|data_out [1]),
	.dataf(!\data_out~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~34 .extended_lut = "off";
defparam \data_out~34 .lut_mask = 64'h02468ACE13579BDF;
defparam \data_out~34 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N1
cyclonev_io_ibuf \port_in_05[2]~input (
	.i(port_in_05[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_05[2]~input_o ));
// synopsys translate_off
defparam \port_in_05[2]~input .bus_hold = "false";
defparam \port_in_05[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N18
cyclonev_io_ibuf \port_in_02[2]~input (
	.i(port_in_02[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_02[2]~input_o ));
// synopsys translate_off
defparam \port_in_02[2]~input .bus_hold = "false";
defparam \port_in_02[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N52
cyclonev_io_ibuf \port_in_03[2]~input (
	.i(port_in_03[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_03[2]~input_o ));
// synopsys translate_off
defparam \port_in_03[2]~input .bus_hold = "false";
defparam \port_in_03[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N18
cyclonev_io_ibuf \port_in_04[2]~input (
	.i(port_in_04[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_04[2]~input_o ));
// synopsys translate_off
defparam \port_in_04[2]~input .bus_hold = "false";
defparam \port_in_04[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N0
cyclonev_lcell_comb \data_out~35 (
// Equation(s):
// \data_out~35_combout  = ( \data_out~16_combout  & ( \data_out~17_combout  & ( \port_in_03[2]~input_o  ) ) ) # ( !\data_out~16_combout  & ( \data_out~17_combout  & ( \port_in_02[2]~input_o  ) ) ) # ( \data_out~16_combout  & ( !\data_out~17_combout  & ( 
// \port_in_04[2]~input_o  ) ) ) # ( !\data_out~16_combout  & ( !\data_out~17_combout  & ( \port_in_05[2]~input_o  ) ) )

	.dataa(!\port_in_05[2]~input_o ),
	.datab(!\port_in_02[2]~input_o ),
	.datac(!\port_in_03[2]~input_o ),
	.datad(!\port_in_04[2]~input_o ),
	.datae(!\data_out~16_combout ),
	.dataf(!\data_out~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~35 .extended_lut = "off";
defparam \data_out~35 .lut_mask = 64'h555500FF33330F0F;
defparam \data_out~35 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y16_N38
cyclonev_io_ibuf \port_in_01[2]~input (
	.i(port_in_01[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_01[2]~input_o ));
// synopsys translate_off
defparam \port_in_01[2]~input .bus_hold = "false";
defparam \port_in_01[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y46_N21
cyclonev_io_ibuf \port_in_00[2]~input (
	.i(port_in_00[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_00[2]~input_o ));
// synopsys translate_off
defparam \port_in_00[2]~input .bus_hold = "false";
defparam \port_in_00[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X93_Y4_N12
cyclonev_lcell_comb \data_out~36 (
// Equation(s):
// \data_out~36_combout  = ( \data_out~20_combout  & ( \port_in_00[2]~input_o  & ( (!\data_out~19_combout  & (\data_out~35_combout )) # (\data_out~19_combout  & ((\port_in_01[2]~input_o ))) ) ) ) # ( !\data_out~20_combout  & ( \port_in_00[2]~input_o  & ( 
// (\ram|RW_rtl_0|auto_generated|ram_block1a2 ) # (\data_out~19_combout ) ) ) ) # ( \data_out~20_combout  & ( !\port_in_00[2]~input_o  & ( (!\data_out~19_combout  & (\data_out~35_combout )) # (\data_out~19_combout  & ((\port_in_01[2]~input_o ))) ) ) ) # ( 
// !\data_out~20_combout  & ( !\port_in_00[2]~input_o  & ( (!\data_out~19_combout  & \ram|RW_rtl_0|auto_generated|ram_block1a2 ) ) ) )

	.dataa(!\data_out~35_combout ),
	.datab(!\data_out~19_combout ),
	.datac(!\ram|RW_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\port_in_01[2]~input_o ),
	.datae(!\data_out~20_combout ),
	.dataf(!\port_in_00[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~36 .extended_lut = "off";
defparam \data_out~36 .lut_mask = 64'h0C0C44773F3F4477;
defparam \data_out~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N36
cyclonev_lcell_comb \rom|Mux3~0 (
// Equation(s):
// \rom|Mux3~0_combout  = ( !\address[2]~input_o  & ( !\address[5]~input_o  & ( (!\address[0]~input_o  & (!\address[6]~input_o  & (!\address[4]~input_o  & !\address[3]~input_o ))) ) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[6]~input_o ),
	.datac(!\address[4]~input_o ),
	.datad(!\address[3]~input_o ),
	.datae(!\address[2]~input_o ),
	.dataf(!\address[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|Mux3~0 .extended_lut = "off";
defparam \rom|Mux3~0 .lut_mask = 64'h8000000000000000;
defparam \rom|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X92_Y4_N37
dffeas \rom|data_out[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rom|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\address[7]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data_out[2] .is_wysiwyg = "true";
defparam \rom|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N58
cyclonev_io_ibuf \port_in_06[2]~input (
	.i(port_in_06[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_06[2]~input_o ));
// synopsys translate_off
defparam \port_in_06[2]~input .bus_hold = "false";
defparam \port_in_06[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N61
cyclonev_io_ibuf \port_in_09[2]~input (
	.i(port_in_09[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_09[2]~input_o ));
// synopsys translate_off
defparam \port_in_09[2]~input .bus_hold = "false";
defparam \port_in_09[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N58
cyclonev_io_ibuf \port_in_12[2]~input (
	.i(port_in_12[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_12[2]~input_o ));
// synopsys translate_off
defparam \port_in_12[2]~input .bus_hold = "false";
defparam \port_in_12[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \port_in_11[2]~input (
	.i(port_in_11[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_11[2]~input_o ));
// synopsys translate_off
defparam \port_in_11[2]~input .bus_hold = "false";
defparam \port_in_11[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N58
cyclonev_io_ibuf \port_in_14[2]~input (
	.i(port_in_14[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_14[2]~input_o ));
// synopsys translate_off
defparam \port_in_14[2]~input .bus_hold = "false";
defparam \port_in_14[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \port_in_15[2]~input (
	.i(port_in_15[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_15[2]~input_o ));
// synopsys translate_off
defparam \port_in_15[2]~input .bus_hold = "false";
defparam \port_in_15[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \port_in_13[2]~input (
	.i(port_in_13[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_13[2]~input_o ));
// synopsys translate_off
defparam \port_in_13[2]~input .bus_hold = "false";
defparam \port_in_13[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y1_N39
cyclonev_lcell_comb \data_out~37 (
// Equation(s):
// \data_out~37_combout  = ( \port_in_13[2]~input_o  & ( (!\data_out~22_combout  & (((\port_in_15[2]~input_o  & \data_out~23_combout )))) # (\data_out~22_combout  & (((\data_out~23_combout )) # (\port_in_14[2]~input_o ))) ) ) # ( !\port_in_13[2]~input_o  & ( 
// (!\data_out~22_combout  & (((\port_in_15[2]~input_o  & \data_out~23_combout )))) # (\data_out~22_combout  & (\port_in_14[2]~input_o  & ((!\data_out~23_combout )))) ) )

	.dataa(!\port_in_14[2]~input_o ),
	.datab(!\data_out~22_combout ),
	.datac(!\port_in_15[2]~input_o ),
	.datad(!\data_out~23_combout ),
	.datae(!\port_in_13[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~37 .extended_lut = "off";
defparam \data_out~37 .lut_mask = 64'h110C113F110C113F;
defparam \data_out~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \port_in_10[2]~input (
	.i(port_in_10[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_10[2]~input_o ));
// synopsys translate_off
defparam \port_in_10[2]~input .bus_hold = "false";
defparam \port_in_10[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N36
cyclonev_lcell_comb \data_out~38 (
// Equation(s):
// \data_out~38_combout  = ( \port_in_10[2]~input_o  & ( \data_out~25_combout  & ( (!\data_out~26_combout  & (\port_in_12[2]~input_o )) # (\data_out~26_combout  & ((\port_in_11[2]~input_o ))) ) ) ) # ( !\port_in_10[2]~input_o  & ( \data_out~25_combout  & ( 
// (!\data_out~26_combout  & (\port_in_12[2]~input_o )) # (\data_out~26_combout  & ((\port_in_11[2]~input_o ))) ) ) ) # ( \port_in_10[2]~input_o  & ( !\data_out~25_combout  & ( (\data_out~26_combout ) # (\data_out~37_combout ) ) ) ) # ( 
// !\port_in_10[2]~input_o  & ( !\data_out~25_combout  & ( (\data_out~37_combout  & !\data_out~26_combout ) ) ) )

	.dataa(!\port_in_12[2]~input_o ),
	.datab(!\port_in_11[2]~input_o ),
	.datac(!\data_out~37_combout ),
	.datad(!\data_out~26_combout ),
	.datae(!\port_in_10[2]~input_o ),
	.dataf(!\data_out~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~38 .extended_lut = "off";
defparam \data_out~38 .lut_mask = 64'h0F000FFF55335533;
defparam \data_out~38 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y45_N55
cyclonev_io_ibuf \port_in_08[2]~input (
	.i(port_in_08[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_08[2]~input_o ));
// synopsys translate_off
defparam \port_in_08[2]~input .bus_hold = "false";
defparam \port_in_08[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N21
cyclonev_io_ibuf \port_in_07[2]~input (
	.i(port_in_07[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_07[2]~input_o ));
// synopsys translate_off
defparam \port_in_07[2]~input .bus_hold = "false";
defparam \port_in_07[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X117_Y21_N3
cyclonev_lcell_comb \data_out~39 (
// Equation(s):
// \data_out~39_combout  = ( \data_out~29_combout  & ( \port_in_07[2]~input_o  & ( (!\data_out~28_combout ) # (\port_in_08[2]~input_o ) ) ) ) # ( !\data_out~29_combout  & ( \port_in_07[2]~input_o  & ( (!\data_out~28_combout  & ((\data_out~38_combout ))) # 
// (\data_out~28_combout  & (\port_in_09[2]~input_o )) ) ) ) # ( \data_out~29_combout  & ( !\port_in_07[2]~input_o  & ( (\data_out~28_combout  & \port_in_08[2]~input_o ) ) ) ) # ( !\data_out~29_combout  & ( !\port_in_07[2]~input_o  & ( (!\data_out~28_combout 
//  & ((\data_out~38_combout ))) # (\data_out~28_combout  & (\port_in_09[2]~input_o )) ) ) )

	.dataa(!\data_out~28_combout ),
	.datab(!\port_in_09[2]~input_o ),
	.datac(!\data_out~38_combout ),
	.datad(!\port_in_08[2]~input_o ),
	.datae(!\data_out~29_combout ),
	.dataf(!\port_in_07[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~39 .extended_lut = "off";
defparam \data_out~39 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \data_out~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X93_Y4_N18
cyclonev_lcell_comb \data_out~40 (
// Equation(s):
// \data_out~40_combout  = ( \data_out~32_combout  & ( \data_out~39_combout  & ( (\data_out~36_combout ) # (\data_out~33_combout ) ) ) ) # ( !\data_out~32_combout  & ( \data_out~39_combout  & ( (!\data_out~33_combout  & (\rom|data_out [2])) # 
// (\data_out~33_combout  & ((\port_in_06[2]~input_o ))) ) ) ) # ( \data_out~32_combout  & ( !\data_out~39_combout  & ( (!\data_out~33_combout  & \data_out~36_combout ) ) ) ) # ( !\data_out~32_combout  & ( !\data_out~39_combout  & ( (!\data_out~33_combout  & 
// (\rom|data_out [2])) # (\data_out~33_combout  & ((\port_in_06[2]~input_o ))) ) ) )

	.dataa(!\data_out~33_combout ),
	.datab(!\data_out~36_combout ),
	.datac(!\rom|data_out [2]),
	.datad(!\port_in_06[2]~input_o ),
	.datae(!\data_out~32_combout ),
	.dataf(!\data_out~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~40 .extended_lut = "off";
defparam \data_out~40 .lut_mask = 64'h0A5F22220A5F7777;
defparam \data_out~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N0
cyclonev_lcell_comb \rom|Mux0~0 (
// Equation(s):
// \rom|Mux0~0_combout  = ( !\address[3]~input_o  & ( (!\address[5]~input_o  & (!\address[6]~input_o  & (!\address[4]~input_o  & !\address[2]~input_o ))) ) )

	.dataa(!\address[5]~input_o ),
	.datab(!\address[6]~input_o ),
	.datac(!\address[4]~input_o ),
	.datad(!\address[2]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|Mux0~0 .extended_lut = "off";
defparam \rom|Mux0~0 .lut_mask = 64'h8000800000000000;
defparam \rom|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N54
cyclonev_lcell_comb \rom|Mux4~0 (
// Equation(s):
// \rom|Mux4~0_combout  = ( !\address[1]~input_o  & ( (\address[0]~input_o  & \rom|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[0]~input_o ),
	.datad(!\rom|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|Mux4~0 .extended_lut = "off";
defparam \rom|Mux4~0 .lut_mask = 64'h000F000F00000000;
defparam \rom|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X92_Y4_N56
dffeas \rom|data_out[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rom|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\address[7]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data_out[3] .is_wysiwyg = "true";
defparam \rom|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \port_in_09[3]~input (
	.i(port_in_09[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_09[3]~input_o ));
// synopsys translate_off
defparam \port_in_09[3]~input .bus_hold = "false";
defparam \port_in_09[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N35
cyclonev_io_ibuf \port_in_08[3]~input (
	.i(port_in_08[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_08[3]~input_o ));
// synopsys translate_off
defparam \port_in_08[3]~input .bus_hold = "false";
defparam \port_in_08[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N18
cyclonev_io_ibuf \port_in_07[3]~input (
	.i(port_in_07[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_07[3]~input_o ));
// synopsys translate_off
defparam \port_in_07[3]~input .bus_hold = "false";
defparam \port_in_07[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \port_in_10[3]~input (
	.i(port_in_10[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_10[3]~input_o ));
// synopsys translate_off
defparam \port_in_10[3]~input .bus_hold = "false";
defparam \port_in_10[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \port_in_11[3]~input (
	.i(port_in_11[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_11[3]~input_o ));
// synopsys translate_off
defparam \port_in_11[3]~input .bus_hold = "false";
defparam \port_in_11[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \port_in_12[3]~input (
	.i(port_in_12[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_12[3]~input_o ));
// synopsys translate_off
defparam \port_in_12[3]~input .bus_hold = "false";
defparam \port_in_12[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N18
cyclonev_io_ibuf \port_in_15[3]~input (
	.i(port_in_15[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_15[3]~input_o ));
// synopsys translate_off
defparam \port_in_15[3]~input .bus_hold = "false";
defparam \port_in_15[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N41
cyclonev_io_ibuf \port_in_14[3]~input (
	.i(port_in_14[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_14[3]~input_o ));
// synopsys translate_off
defparam \port_in_14[3]~input .bus_hold = "false";
defparam \port_in_14[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N35
cyclonev_io_ibuf \port_in_13[3]~input (
	.i(port_in_13[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_13[3]~input_o ));
// synopsys translate_off
defparam \port_in_13[3]~input .bus_hold = "false";
defparam \port_in_13[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y1_N15
cyclonev_lcell_comb \data_out~43 (
// Equation(s):
// \data_out~43_combout  = ( \port_in_13[3]~input_o  & ( (!\data_out~22_combout  & (\port_in_15[3]~input_o  & ((\data_out~23_combout )))) # (\data_out~22_combout  & (((\data_out~23_combout ) # (\port_in_14[3]~input_o )))) ) ) # ( !\port_in_13[3]~input_o  & ( 
// (!\data_out~22_combout  & (\port_in_15[3]~input_o  & ((\data_out~23_combout )))) # (\data_out~22_combout  & (((\port_in_14[3]~input_o  & !\data_out~23_combout )))) ) )

	.dataa(!\port_in_15[3]~input_o ),
	.datab(!\data_out~22_combout ),
	.datac(!\port_in_14[3]~input_o ),
	.datad(!\data_out~23_combout ),
	.datae(!\port_in_13[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~43 .extended_lut = "off";
defparam \data_out~43 .lut_mask = 64'h0344037703440377;
defparam \data_out~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N12
cyclonev_lcell_comb \data_out~44 (
// Equation(s):
// \data_out~44_combout  = ( \data_out~43_combout  & ( \data_out~25_combout  & ( (!\data_out~26_combout  & ((\port_in_12[3]~input_o ))) # (\data_out~26_combout  & (\port_in_11[3]~input_o )) ) ) ) # ( !\data_out~43_combout  & ( \data_out~25_combout  & ( 
// (!\data_out~26_combout  & ((\port_in_12[3]~input_o ))) # (\data_out~26_combout  & (\port_in_11[3]~input_o )) ) ) ) # ( \data_out~43_combout  & ( !\data_out~25_combout  & ( (!\data_out~26_combout ) # (\port_in_10[3]~input_o ) ) ) ) # ( 
// !\data_out~43_combout  & ( !\data_out~25_combout  & ( (\port_in_10[3]~input_o  & \data_out~26_combout ) ) ) )

	.dataa(!\port_in_10[3]~input_o ),
	.datab(!\port_in_11[3]~input_o ),
	.datac(!\port_in_12[3]~input_o ),
	.datad(!\data_out~26_combout ),
	.datae(!\data_out~43_combout ),
	.dataf(!\data_out~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~44 .extended_lut = "off";
defparam \data_out~44 .lut_mask = 64'h0055FF550F330F33;
defparam \data_out~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y1_N0
cyclonev_lcell_comb \data_out~45 (
// Equation(s):
// \data_out~45_combout  = ( \data_out~29_combout  & ( \data_out~44_combout  & ( (!\data_out~28_combout  & ((\port_in_07[3]~input_o ))) # (\data_out~28_combout  & (\port_in_08[3]~input_o )) ) ) ) # ( !\data_out~29_combout  & ( \data_out~44_combout  & ( 
// (!\data_out~28_combout ) # (\port_in_09[3]~input_o ) ) ) ) # ( \data_out~29_combout  & ( !\data_out~44_combout  & ( (!\data_out~28_combout  & ((\port_in_07[3]~input_o ))) # (\data_out~28_combout  & (\port_in_08[3]~input_o )) ) ) ) # ( 
// !\data_out~29_combout  & ( !\data_out~44_combout  & ( (\data_out~28_combout  & \port_in_09[3]~input_o ) ) ) )

	.dataa(!\data_out~28_combout ),
	.datab(!\port_in_09[3]~input_o ),
	.datac(!\port_in_08[3]~input_o ),
	.datad(!\port_in_07[3]~input_o ),
	.datae(!\data_out~29_combout ),
	.dataf(!\data_out~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~45 .extended_lut = "off";
defparam \data_out~45 .lut_mask = 64'h111105AFBBBB05AF;
defparam \data_out~45 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \port_in_05[3]~input (
	.i(port_in_05[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_05[3]~input_o ));
// synopsys translate_off
defparam \port_in_05[3]~input .bus_hold = "false";
defparam \port_in_05[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \port_in_02[3]~input (
	.i(port_in_02[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_02[3]~input_o ));
// synopsys translate_off
defparam \port_in_02[3]~input .bus_hold = "false";
defparam \port_in_02[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cyclonev_io_ibuf \port_in_04[3]~input (
	.i(port_in_04[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_04[3]~input_o ));
// synopsys translate_off
defparam \port_in_04[3]~input .bus_hold = "false";
defparam \port_in_04[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N52
cyclonev_io_ibuf \port_in_03[3]~input (
	.i(port_in_03[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_03[3]~input_o ));
// synopsys translate_off
defparam \port_in_03[3]~input .bus_hold = "false";
defparam \port_in_03[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N0
cyclonev_lcell_comb \data_out~41 (
// Equation(s):
// \data_out~41_combout  = ( \port_in_03[3]~input_o  & ( \data_out~17_combout  & ( (\data_out~16_combout ) # (\port_in_02[3]~input_o ) ) ) ) # ( !\port_in_03[3]~input_o  & ( \data_out~17_combout  & ( (\port_in_02[3]~input_o  & !\data_out~16_combout ) ) ) ) # 
// ( \port_in_03[3]~input_o  & ( !\data_out~17_combout  & ( (!\data_out~16_combout  & (\port_in_05[3]~input_o )) # (\data_out~16_combout  & ((\port_in_04[3]~input_o ))) ) ) ) # ( !\port_in_03[3]~input_o  & ( !\data_out~17_combout  & ( (!\data_out~16_combout  
// & (\port_in_05[3]~input_o )) # (\data_out~16_combout  & ((\port_in_04[3]~input_o ))) ) ) )

	.dataa(!\port_in_05[3]~input_o ),
	.datab(!\port_in_02[3]~input_o ),
	.datac(!\port_in_04[3]~input_o ),
	.datad(!\data_out~16_combout ),
	.datae(!\port_in_03[3]~input_o ),
	.dataf(!\data_out~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~41 .extended_lut = "off";
defparam \data_out~41 .lut_mask = 64'h550F550F330033FF;
defparam \data_out~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cyclonev_io_ibuf \port_in_01[3]~input (
	.i(port_in_01[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_01[3]~input_o ));
// synopsys translate_off
defparam \port_in_01[3]~input .bus_hold = "false";
defparam \port_in_01[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y51_N78
cyclonev_io_ibuf \port_in_00[3]~input (
	.i(port_in_00[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_00[3]~input_o ));
// synopsys translate_off
defparam \port_in_00[3]~input .bus_hold = "false";
defparam \port_in_00[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X90_Y4_N27
cyclonev_lcell_comb \data_out~42 (
// Equation(s):
// \data_out~42_combout  = ( \port_in_01[3]~input_o  & ( \port_in_00[3]~input_o  & ( ((!\data_out~20_combout  & ((\ram|RW_rtl_0|auto_generated|ram_block1a3 ))) # (\data_out~20_combout  & (\data_out~41_combout ))) # (\data_out~19_combout ) ) ) ) # ( 
// !\port_in_01[3]~input_o  & ( \port_in_00[3]~input_o  & ( (!\data_out~19_combout  & ((!\data_out~20_combout  & ((\ram|RW_rtl_0|auto_generated|ram_block1a3 ))) # (\data_out~20_combout  & (\data_out~41_combout )))) # (\data_out~19_combout  & 
// (((!\data_out~20_combout )))) ) ) ) # ( \port_in_01[3]~input_o  & ( !\port_in_00[3]~input_o  & ( (!\data_out~19_combout  & ((!\data_out~20_combout  & ((\ram|RW_rtl_0|auto_generated|ram_block1a3 ))) # (\data_out~20_combout  & (\data_out~41_combout )))) # 
// (\data_out~19_combout  & (((\data_out~20_combout )))) ) ) ) # ( !\port_in_01[3]~input_o  & ( !\port_in_00[3]~input_o  & ( (!\data_out~19_combout  & ((!\data_out~20_combout  & ((\ram|RW_rtl_0|auto_generated|ram_block1a3 ))) # (\data_out~20_combout  & 
// (\data_out~41_combout )))) ) ) )

	.dataa(!\data_out~41_combout ),
	.datab(!\data_out~19_combout ),
	.datac(!\ram|RW_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\data_out~20_combout ),
	.datae(!\port_in_01[3]~input_o ),
	.dataf(!\port_in_00[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~42 .extended_lut = "off";
defparam \data_out~42 .lut_mask = 64'h0C440C773F443F77;
defparam \data_out~42 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N18
cyclonev_io_ibuf \port_in_06[3]~input (
	.i(port_in_06[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_06[3]~input_o ));
// synopsys translate_off
defparam \port_in_06[3]~input .bus_hold = "false";
defparam \port_in_06[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N12
cyclonev_lcell_comb \data_out~46 (
// Equation(s):
// \data_out~46_combout  = ( \data_out~42_combout  & ( \port_in_06[3]~input_o  & ( (!\data_out~33_combout  & (((\data_out~32_combout )) # (\rom|data_out [3]))) # (\data_out~33_combout  & (((!\data_out~32_combout ) # (\data_out~45_combout )))) ) ) ) # ( 
// !\data_out~42_combout  & ( \port_in_06[3]~input_o  & ( (!\data_out~33_combout  & (\rom|data_out [3] & ((!\data_out~32_combout )))) # (\data_out~33_combout  & (((!\data_out~32_combout ) # (\data_out~45_combout )))) ) ) ) # ( \data_out~42_combout  & ( 
// !\port_in_06[3]~input_o  & ( (!\data_out~33_combout  & (((\data_out~32_combout )) # (\rom|data_out [3]))) # (\data_out~33_combout  & (((\data_out~45_combout  & \data_out~32_combout )))) ) ) ) # ( !\data_out~42_combout  & ( !\port_in_06[3]~input_o  & ( 
// (!\data_out~33_combout  & (\rom|data_out [3] & ((!\data_out~32_combout )))) # (\data_out~33_combout  & (((\data_out~45_combout  & \data_out~32_combout )))) ) ) )

	.dataa(!\rom|data_out [3]),
	.datab(!\data_out~33_combout ),
	.datac(!\data_out~45_combout ),
	.datad(!\data_out~32_combout ),
	.datae(!\data_out~42_combout ),
	.dataf(!\port_in_06[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~46 .extended_lut = "off";
defparam \data_out~46 .lut_mask = 64'h440344CF770377CF;
defparam \data_out~46 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N52
cyclonev_io_ibuf \port_in_06[4]~input (
	.i(port_in_06[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_06[4]~input_o ));
// synopsys translate_off
defparam \port_in_06[4]~input .bus_hold = "false";
defparam \port_in_06[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N33
cyclonev_lcell_comb \rom|Mux3~1 (
// Equation(s):
// \rom|Mux3~1_combout  = (\address[1]~input_o  & \rom|Mux3~0_combout )

	.dataa(!\address[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rom|Mux3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|Mux3~1 .extended_lut = "off";
defparam \rom|Mux3~1 .lut_mask = 64'h0055005500550055;
defparam \rom|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X92_Y4_N35
dffeas \rom|data_out[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rom|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\address[7]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data_out[4] .is_wysiwyg = "true";
defparam \rom|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \port_in_09[4]~input (
	.i(port_in_09[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_09[4]~input_o ));
// synopsys translate_off
defparam \port_in_09[4]~input .bus_hold = "false";
defparam \port_in_09[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \port_in_07[4]~input (
	.i(port_in_07[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_07[4]~input_o ));
// synopsys translate_off
defparam \port_in_07[4]~input .bus_hold = "false";
defparam \port_in_07[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N92
cyclonev_io_ibuf \port_in_12[4]~input (
	.i(port_in_12[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_12[4]~input_o ));
// synopsys translate_off
defparam \port_in_12[4]~input .bus_hold = "false";
defparam \port_in_12[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N35
cyclonev_io_ibuf \port_in_11[4]~input (
	.i(port_in_11[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_11[4]~input_o ));
// synopsys translate_off
defparam \port_in_11[4]~input .bus_hold = "false";
defparam \port_in_11[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N35
cyclonev_io_ibuf \port_in_10[4]~input (
	.i(port_in_10[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_10[4]~input_o ));
// synopsys translate_off
defparam \port_in_10[4]~input .bus_hold = "false";
defparam \port_in_10[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \port_in_14[4]~input (
	.i(port_in_14[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_14[4]~input_o ));
// synopsys translate_off
defparam \port_in_14[4]~input .bus_hold = "false";
defparam \port_in_14[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \port_in_13[4]~input (
	.i(port_in_13[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_13[4]~input_o ));
// synopsys translate_off
defparam \port_in_13[4]~input .bus_hold = "false";
defparam \port_in_13[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \port_in_15[4]~input (
	.i(port_in_15[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_15[4]~input_o ));
// synopsys translate_off
defparam \port_in_15[4]~input .bus_hold = "false";
defparam \port_in_15[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y1_N48
cyclonev_lcell_comb \data_out~49 (
// Equation(s):
// \data_out~49_combout  = ( \data_out~23_combout  & ( (!\data_out~22_combout  & ((\port_in_15[4]~input_o ))) # (\data_out~22_combout  & (\port_in_13[4]~input_o )) ) ) # ( !\data_out~23_combout  & ( (\port_in_14[4]~input_o  & \data_out~22_combout ) ) )

	.dataa(!\port_in_14[4]~input_o ),
	.datab(!\port_in_13[4]~input_o ),
	.datac(!\port_in_15[4]~input_o ),
	.datad(!\data_out~22_combout ),
	.datae(!\data_out~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~49 .extended_lut = "off";
defparam \data_out~49 .lut_mask = 64'h00550F3300550F33;
defparam \data_out~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y1_N30
cyclonev_lcell_comb \data_out~50 (
// Equation(s):
// \data_out~50_combout  = ( \data_out~26_combout  & ( \data_out~49_combout  & ( (!\data_out~25_combout  & ((\port_in_10[4]~input_o ))) # (\data_out~25_combout  & (\port_in_11[4]~input_o )) ) ) ) # ( !\data_out~26_combout  & ( \data_out~49_combout  & ( 
// (!\data_out~25_combout ) # (\port_in_12[4]~input_o ) ) ) ) # ( \data_out~26_combout  & ( !\data_out~49_combout  & ( (!\data_out~25_combout  & ((\port_in_10[4]~input_o ))) # (\data_out~25_combout  & (\port_in_11[4]~input_o )) ) ) ) # ( 
// !\data_out~26_combout  & ( !\data_out~49_combout  & ( (\port_in_12[4]~input_o  & \data_out~25_combout ) ) ) )

	.dataa(!\port_in_12[4]~input_o ),
	.datab(!\port_in_11[4]~input_o ),
	.datac(!\data_out~25_combout ),
	.datad(!\port_in_10[4]~input_o ),
	.datae(!\data_out~26_combout ),
	.dataf(!\data_out~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~50 .extended_lut = "off";
defparam \data_out~50 .lut_mask = 64'h050503F3F5F503F3;
defparam \data_out~50 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N52
cyclonev_io_ibuf \port_in_08[4]~input (
	.i(port_in_08[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_08[4]~input_o ));
// synopsys translate_off
defparam \port_in_08[4]~input .bus_hold = "false";
defparam \port_in_08[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N6
cyclonev_lcell_comb \data_out~51 (
// Equation(s):
// \data_out~51_combout  = ( \data_out~28_combout  & ( \port_in_08[4]~input_o  & ( (\data_out~29_combout ) # (\port_in_09[4]~input_o ) ) ) ) # ( !\data_out~28_combout  & ( \port_in_08[4]~input_o  & ( (!\data_out~29_combout  & ((\data_out~50_combout ))) # 
// (\data_out~29_combout  & (\port_in_07[4]~input_o )) ) ) ) # ( \data_out~28_combout  & ( !\port_in_08[4]~input_o  & ( (\port_in_09[4]~input_o  & !\data_out~29_combout ) ) ) ) # ( !\data_out~28_combout  & ( !\port_in_08[4]~input_o  & ( 
// (!\data_out~29_combout  & ((\data_out~50_combout ))) # (\data_out~29_combout  & (\port_in_07[4]~input_o )) ) ) )

	.dataa(!\port_in_09[4]~input_o ),
	.datab(!\port_in_07[4]~input_o ),
	.datac(!\data_out~50_combout ),
	.datad(!\data_out~29_combout ),
	.datae(!\data_out~28_combout ),
	.dataf(!\port_in_08[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~51 .extended_lut = "off";
defparam \data_out~51 .lut_mask = 64'h0F3355000F3355FF;
defparam \data_out~51 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y45_N21
cyclonev_io_ibuf \port_in_00[4]~input (
	.i(port_in_00[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_00[4]~input_o ));
// synopsys translate_off
defparam \port_in_00[4]~input .bus_hold = "false";
defparam \port_in_00[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N75
cyclonev_io_ibuf \port_in_01[4]~input (
	.i(port_in_01[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_01[4]~input_o ));
// synopsys translate_off
defparam \port_in_01[4]~input .bus_hold = "false";
defparam \port_in_01[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y17_N55
cyclonev_io_ibuf \port_in_04[4]~input (
	.i(port_in_04[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_04[4]~input_o ));
// synopsys translate_off
defparam \port_in_04[4]~input .bus_hold = "false";
defparam \port_in_04[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y13_N44
cyclonev_io_ibuf \port_in_05[4]~input (
	.i(port_in_05[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_05[4]~input_o ));
// synopsys translate_off
defparam \port_in_05[4]~input .bus_hold = "false";
defparam \port_in_05[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N44
cyclonev_io_ibuf \port_in_03[4]~input (
	.i(port_in_03[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_03[4]~input_o ));
// synopsys translate_off
defparam \port_in_03[4]~input .bus_hold = "false";
defparam \port_in_03[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y31_N55
cyclonev_io_ibuf \port_in_02[4]~input (
	.i(port_in_02[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_02[4]~input_o ));
// synopsys translate_off
defparam \port_in_02[4]~input .bus_hold = "false";
defparam \port_in_02[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X100_Y5_N30
cyclonev_lcell_comb \data_out~47 (
// Equation(s):
// \data_out~47_combout  = ( \data_out~17_combout  & ( \port_in_02[4]~input_o  & ( (!\data_out~16_combout ) # (\port_in_03[4]~input_o ) ) ) ) # ( !\data_out~17_combout  & ( \port_in_02[4]~input_o  & ( (!\data_out~16_combout  & ((\port_in_05[4]~input_o ))) # 
// (\data_out~16_combout  & (\port_in_04[4]~input_o )) ) ) ) # ( \data_out~17_combout  & ( !\port_in_02[4]~input_o  & ( (\data_out~16_combout  & \port_in_03[4]~input_o ) ) ) ) # ( !\data_out~17_combout  & ( !\port_in_02[4]~input_o  & ( (!\data_out~16_combout 
//  & ((\port_in_05[4]~input_o ))) # (\data_out~16_combout  & (\port_in_04[4]~input_o )) ) ) )

	.dataa(!\port_in_04[4]~input_o ),
	.datab(!\data_out~16_combout ),
	.datac(!\port_in_05[4]~input_o ),
	.datad(!\port_in_03[4]~input_o ),
	.datae(!\data_out~17_combout ),
	.dataf(!\port_in_02[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~47 .extended_lut = "off";
defparam \data_out~47 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \data_out~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X93_Y4_N54
cyclonev_lcell_comb \data_out~48 (
// Equation(s):
// \data_out~48_combout  = ( \port_in_01[4]~input_o  & ( \data_out~47_combout  & ( ((!\data_out~19_combout  & (\ram|RW_rtl_0|auto_generated|ram_block1a4 )) # (\data_out~19_combout  & ((\port_in_00[4]~input_o )))) # (\data_out~20_combout ) ) ) ) # ( 
// !\port_in_01[4]~input_o  & ( \data_out~47_combout  & ( (!\data_out~20_combout  & ((!\data_out~19_combout  & (\ram|RW_rtl_0|auto_generated|ram_block1a4 )) # (\data_out~19_combout  & ((\port_in_00[4]~input_o ))))) # (\data_out~20_combout  & 
// (((!\data_out~19_combout )))) ) ) ) # ( \port_in_01[4]~input_o  & ( !\data_out~47_combout  & ( (!\data_out~20_combout  & ((!\data_out~19_combout  & (\ram|RW_rtl_0|auto_generated|ram_block1a4 )) # (\data_out~19_combout  & ((\port_in_00[4]~input_o ))))) # 
// (\data_out~20_combout  & (((\data_out~19_combout )))) ) ) ) # ( !\port_in_01[4]~input_o  & ( !\data_out~47_combout  & ( (!\data_out~20_combout  & ((!\data_out~19_combout  & (\ram|RW_rtl_0|auto_generated|ram_block1a4 )) # (\data_out~19_combout  & 
// ((\port_in_00[4]~input_o ))))) ) ) )

	.dataa(!\data_out~20_combout ),
	.datab(!\ram|RW_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\port_in_00[4]~input_o ),
	.datad(!\data_out~19_combout ),
	.datae(!\port_in_01[4]~input_o ),
	.dataf(!\data_out~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~48 .extended_lut = "off";
defparam \data_out~48 .lut_mask = 64'h220A225F770A775F;
defparam \data_out~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X91_Y4_N0
cyclonev_lcell_comb \data_out~52 (
// Equation(s):
// \data_out~52_combout  = ( \data_out~51_combout  & ( \data_out~48_combout  & ( ((!\data_out~33_combout  & ((\rom|data_out [4]))) # (\data_out~33_combout  & (\port_in_06[4]~input_o ))) # (\data_out~32_combout ) ) ) ) # ( !\data_out~51_combout  & ( 
// \data_out~48_combout  & ( (!\data_out~33_combout  & (((\data_out~32_combout ) # (\rom|data_out [4])))) # (\data_out~33_combout  & (\port_in_06[4]~input_o  & ((!\data_out~32_combout )))) ) ) ) # ( \data_out~51_combout  & ( !\data_out~48_combout  & ( 
// (!\data_out~33_combout  & (((\rom|data_out [4] & !\data_out~32_combout )))) # (\data_out~33_combout  & (((\data_out~32_combout )) # (\port_in_06[4]~input_o ))) ) ) ) # ( !\data_out~51_combout  & ( !\data_out~48_combout  & ( (!\data_out~32_combout  & 
// ((!\data_out~33_combout  & ((\rom|data_out [4]))) # (\data_out~33_combout  & (\port_in_06[4]~input_o )))) ) ) )

	.dataa(!\data_out~33_combout ),
	.datab(!\port_in_06[4]~input_o ),
	.datac(!\rom|data_out [4]),
	.datad(!\data_out~32_combout ),
	.datae(!\data_out~51_combout ),
	.dataf(!\data_out~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~52 .extended_lut = "off";
defparam \data_out~52 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \data_out~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N48
cyclonev_lcell_comb \rom|Mux2~0 (
// Equation(s):
// \rom|Mux2~0_combout  = ( \address[1]~input_o  & ( (\address[0]~input_o  & (!\address[3]~input_o  & !\address[2]~input_o )) ) ) # ( !\address[1]~input_o  & ( (!\address[3]~input_o  & (!\address[0]~input_o  $ (!\address[2]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\address[0]~input_o ),
	.datac(!\address[3]~input_o ),
	.datad(!\address[2]~input_o ),
	.datae(gnd),
	.dataf(!\address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|Mux2~0 .extended_lut = "off";
defparam \rom|Mux2~0 .lut_mask = 64'h30C030C030003000;
defparam \rom|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N51
cyclonev_lcell_comb \rom|Mux2~1 (
// Equation(s):
// \rom|Mux2~1_combout  = ( !\address[5]~input_o  & ( (!\address[4]~input_o  & (!\address[6]~input_o  & \rom|Mux2~0_combout )) ) )

	.dataa(!\address[4]~input_o ),
	.datab(gnd),
	.datac(!\address[6]~input_o ),
	.datad(!\rom|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\address[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|Mux2~1 .extended_lut = "off";
defparam \rom|Mux2~1 .lut_mask = 64'h00A000A000000000;
defparam \rom|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X92_Y4_N52
dffeas \rom|data_out[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rom|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\address[7]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data_out[5] .is_wysiwyg = "true";
defparam \rom|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N1
cyclonev_io_ibuf \port_in_07[5]~input (
	.i(port_in_07[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_07[5]~input_o ));
// synopsys translate_off
defparam \port_in_07[5]~input .bus_hold = "false";
defparam \port_in_07[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N35
cyclonev_io_ibuf \port_in_09[5]~input (
	.i(port_in_09[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_09[5]~input_o ));
// synopsys translate_off
defparam \port_in_09[5]~input .bus_hold = "false";
defparam \port_in_09[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N1
cyclonev_io_ibuf \port_in_08[5]~input (
	.i(port_in_08[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_08[5]~input_o ));
// synopsys translate_off
defparam \port_in_08[5]~input .bus_hold = "false";
defparam \port_in_08[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N41
cyclonev_io_ibuf \port_in_10[5]~input (
	.i(port_in_10[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_10[5]~input_o ));
// synopsys translate_off
defparam \port_in_10[5]~input .bus_hold = "false";
defparam \port_in_10[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N75
cyclonev_io_ibuf \port_in_12[5]~input (
	.i(port_in_12[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_12[5]~input_o ));
// synopsys translate_off
defparam \port_in_12[5]~input .bus_hold = "false";
defparam \port_in_12[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N52
cyclonev_io_ibuf \port_in_11[5]~input (
	.i(port_in_11[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_11[5]~input_o ));
// synopsys translate_off
defparam \port_in_11[5]~input .bus_hold = "false";
defparam \port_in_11[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N18
cyclonev_io_ibuf \port_in_13[5]~input (
	.i(port_in_13[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_13[5]~input_o ));
// synopsys translate_off
defparam \port_in_13[5]~input .bus_hold = "false";
defparam \port_in_13[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \port_in_15[5]~input (
	.i(port_in_15[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_15[5]~input_o ));
// synopsys translate_off
defparam \port_in_15[5]~input .bus_hold = "false";
defparam \port_in_15[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \port_in_14[5]~input (
	.i(port_in_14[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_14[5]~input_o ));
// synopsys translate_off
defparam \port_in_14[5]~input .bus_hold = "false";
defparam \port_in_14[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y1_N27
cyclonev_lcell_comb \data_out~55 (
// Equation(s):
// \data_out~55_combout  = ( \port_in_14[5]~input_o  & ( (!\data_out~22_combout  & (((\port_in_15[5]~input_o  & \data_out~23_combout )))) # (\data_out~22_combout  & (((!\data_out~23_combout )) # (\port_in_13[5]~input_o ))) ) ) # ( !\port_in_14[5]~input_o  & 
// ( (\data_out~23_combout  & ((!\data_out~22_combout  & ((\port_in_15[5]~input_o ))) # (\data_out~22_combout  & (\port_in_13[5]~input_o )))) ) )

	.dataa(!\port_in_13[5]~input_o ),
	.datab(!\data_out~22_combout ),
	.datac(!\port_in_15[5]~input_o ),
	.datad(!\data_out~23_combout ),
	.datae(!\port_in_14[5]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~55 .extended_lut = "off";
defparam \data_out~55 .lut_mask = 64'h001D331D001D331D;
defparam \data_out~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y1_N36
cyclonev_lcell_comb \data_out~56 (
// Equation(s):
// \data_out~56_combout  = ( \data_out~26_combout  & ( \data_out~55_combout  & ( (!\data_out~25_combout  & (\port_in_10[5]~input_o )) # (\data_out~25_combout  & ((\port_in_11[5]~input_o ))) ) ) ) # ( !\data_out~26_combout  & ( \data_out~55_combout  & ( 
// (!\data_out~25_combout ) # (\port_in_12[5]~input_o ) ) ) ) # ( \data_out~26_combout  & ( !\data_out~55_combout  & ( (!\data_out~25_combout  & (\port_in_10[5]~input_o )) # (\data_out~25_combout  & ((\port_in_11[5]~input_o ))) ) ) ) # ( 
// !\data_out~26_combout  & ( !\data_out~55_combout  & ( (\port_in_12[5]~input_o  & \data_out~25_combout ) ) ) )

	.dataa(!\port_in_10[5]~input_o ),
	.datab(!\port_in_12[5]~input_o ),
	.datac(!\data_out~25_combout ),
	.datad(!\port_in_11[5]~input_o ),
	.datae(!\data_out~26_combout ),
	.dataf(!\data_out~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~56 .extended_lut = "off";
defparam \data_out~56 .lut_mask = 64'h0303505FF3F3505F;
defparam \data_out~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y1_N36
cyclonev_lcell_comb \data_out~57 (
// Equation(s):
// \data_out~57_combout  = ( \data_out~28_combout  & ( \data_out~56_combout  & ( (!\data_out~29_combout  & (\port_in_09[5]~input_o )) # (\data_out~29_combout  & ((\port_in_08[5]~input_o ))) ) ) ) # ( !\data_out~28_combout  & ( \data_out~56_combout  & ( 
// (!\data_out~29_combout ) # (\port_in_07[5]~input_o ) ) ) ) # ( \data_out~28_combout  & ( !\data_out~56_combout  & ( (!\data_out~29_combout  & (\port_in_09[5]~input_o )) # (\data_out~29_combout  & ((\port_in_08[5]~input_o ))) ) ) ) # ( 
// !\data_out~28_combout  & ( !\data_out~56_combout  & ( (\port_in_07[5]~input_o  & \data_out~29_combout ) ) ) )

	.dataa(!\port_in_07[5]~input_o ),
	.datab(!\port_in_09[5]~input_o ),
	.datac(!\port_in_08[5]~input_o ),
	.datad(!\data_out~29_combout ),
	.datae(!\data_out~28_combout ),
	.dataf(!\data_out~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~57 .extended_lut = "off";
defparam \data_out~57 .lut_mask = 64'h0055330FFF55330F;
defparam \data_out~57 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y30_N4
cyclonev_io_ibuf \port_in_00[5]~input (
	.i(port_in_00[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_00[5]~input_o ));
// synopsys translate_off
defparam \port_in_00[5]~input .bus_hold = "false";
defparam \port_in_00[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \port_in_05[5]~input (
	.i(port_in_05[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_05[5]~input_o ));
// synopsys translate_off
defparam \port_in_05[5]~input .bus_hold = "false";
defparam \port_in_05[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N52
cyclonev_io_ibuf \port_in_04[5]~input (
	.i(port_in_04[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_04[5]~input_o ));
// synopsys translate_off
defparam \port_in_04[5]~input .bus_hold = "false";
defparam \port_in_04[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \port_in_02[5]~input (
	.i(port_in_02[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_02[5]~input_o ));
// synopsys translate_off
defparam \port_in_02[5]~input .bus_hold = "false";
defparam \port_in_02[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N35
cyclonev_io_ibuf \port_in_03[5]~input (
	.i(port_in_03[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_03[5]~input_o ));
// synopsys translate_off
defparam \port_in_03[5]~input .bus_hold = "false";
defparam \port_in_03[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X88_Y2_N9
cyclonev_lcell_comb \data_out~53 (
// Equation(s):
// \data_out~53_combout  = ( \data_out~16_combout  & ( \port_in_03[5]~input_o  & ( (\data_out~17_combout ) # (\port_in_04[5]~input_o ) ) ) ) # ( !\data_out~16_combout  & ( \port_in_03[5]~input_o  & ( (!\data_out~17_combout  & (\port_in_05[5]~input_o )) # 
// (\data_out~17_combout  & ((\port_in_02[5]~input_o ))) ) ) ) # ( \data_out~16_combout  & ( !\port_in_03[5]~input_o  & ( (\port_in_04[5]~input_o  & !\data_out~17_combout ) ) ) ) # ( !\data_out~16_combout  & ( !\port_in_03[5]~input_o  & ( 
// (!\data_out~17_combout  & (\port_in_05[5]~input_o )) # (\data_out~17_combout  & ((\port_in_02[5]~input_o ))) ) ) )

	.dataa(!\port_in_05[5]~input_o ),
	.datab(!\port_in_04[5]~input_o ),
	.datac(!\data_out~17_combout ),
	.datad(!\port_in_02[5]~input_o ),
	.datae(!\data_out~16_combout ),
	.dataf(!\port_in_03[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~53 .extended_lut = "off";
defparam \data_out~53 .lut_mask = 64'h505F3030505F3F3F;
defparam \data_out~53 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y39_N55
cyclonev_io_ibuf \port_in_01[5]~input (
	.i(port_in_01[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_01[5]~input_o ));
// synopsys translate_off
defparam \port_in_01[5]~input .bus_hold = "false";
defparam \port_in_01[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X91_Y4_N6
cyclonev_lcell_comb \data_out~54 (
// Equation(s):
// \data_out~54_combout  = ( \data_out~20_combout  & ( \port_in_01[5]~input_o  & ( (\data_out~19_combout ) # (\data_out~53_combout ) ) ) ) # ( !\data_out~20_combout  & ( \port_in_01[5]~input_o  & ( (!\data_out~19_combout  & 
// ((\ram|RW_rtl_0|auto_generated|ram_block1a5 ))) # (\data_out~19_combout  & (\port_in_00[5]~input_o )) ) ) ) # ( \data_out~20_combout  & ( !\port_in_01[5]~input_o  & ( (\data_out~53_combout  & !\data_out~19_combout ) ) ) ) # ( !\data_out~20_combout  & ( 
// !\port_in_01[5]~input_o  & ( (!\data_out~19_combout  & ((\ram|RW_rtl_0|auto_generated|ram_block1a5 ))) # (\data_out~19_combout  & (\port_in_00[5]~input_o )) ) ) )

	.dataa(!\port_in_00[5]~input_o ),
	.datab(!\data_out~53_combout ),
	.datac(!\ram|RW_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\data_out~19_combout ),
	.datae(!\data_out~20_combout ),
	.dataf(!\port_in_01[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~54 .extended_lut = "off";
defparam \data_out~54 .lut_mask = 64'h0F5533000F5533FF;
defparam \data_out~54 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N35
cyclonev_io_ibuf \port_in_06[5]~input (
	.i(port_in_06[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_06[5]~input_o ));
// synopsys translate_off
defparam \port_in_06[5]~input .bus_hold = "false";
defparam \port_in_06[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X91_Y4_N42
cyclonev_lcell_comb \data_out~58 (
// Equation(s):
// \data_out~58_combout  = ( \data_out~32_combout  & ( \port_in_06[5]~input_o  & ( (!\data_out~33_combout  & ((\data_out~54_combout ))) # (\data_out~33_combout  & (\data_out~57_combout )) ) ) ) # ( !\data_out~32_combout  & ( \port_in_06[5]~input_o  & ( 
// (\data_out~33_combout ) # (\rom|data_out [5]) ) ) ) # ( \data_out~32_combout  & ( !\port_in_06[5]~input_o  & ( (!\data_out~33_combout  & ((\data_out~54_combout ))) # (\data_out~33_combout  & (\data_out~57_combout )) ) ) ) # ( !\data_out~32_combout  & ( 
// !\port_in_06[5]~input_o  & ( (\rom|data_out [5] & !\data_out~33_combout ) ) ) )

	.dataa(!\rom|data_out [5]),
	.datab(!\data_out~57_combout ),
	.datac(!\data_out~33_combout ),
	.datad(!\data_out~54_combout ),
	.datae(!\data_out~32_combout ),
	.dataf(!\port_in_06[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~58 .extended_lut = "off";
defparam \data_out~58 .lut_mask = 64'h505003F35F5F03F3;
defparam \data_out~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X92_Y4_N27
cyclonev_lcell_comb \rom|Mux1~0 (
// Equation(s):
// \rom|Mux1~0_combout  = ( \address[0]~input_o  & ( (\address[1]~input_o  & \rom|Mux0~0_combout ) ) )

	.dataa(!\address[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rom|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom|Mux1~0 .extended_lut = "off";
defparam \rom|Mux1~0 .lut_mask = 64'h0000000000550055;
defparam \rom|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X92_Y4_N28
dffeas \rom|data_out[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rom|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\address[7]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data_out[6] .is_wysiwyg = "true";
defparam \rom|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y39_N21
cyclonev_io_ibuf \port_in_00[6]~input (
	.i(port_in_00[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_00[6]~input_o ));
// synopsys translate_off
defparam \port_in_00[6]~input .bus_hold = "false";
defparam \port_in_00[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N18
cyclonev_io_ibuf \port_in_02[6]~input (
	.i(port_in_02[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_02[6]~input_o ));
// synopsys translate_off
defparam \port_in_02[6]~input .bus_hold = "false";
defparam \port_in_02[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N41
cyclonev_io_ibuf \port_in_05[6]~input (
	.i(port_in_05[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_05[6]~input_o ));
// synopsys translate_off
defparam \port_in_05[6]~input .bus_hold = "false";
defparam \port_in_05[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N52
cyclonev_io_ibuf \port_in_03[6]~input (
	.i(port_in_03[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_03[6]~input_o ));
// synopsys translate_off
defparam \port_in_03[6]~input .bus_hold = "false";
defparam \port_in_03[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N35
cyclonev_io_ibuf \port_in_04[6]~input (
	.i(port_in_04[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_04[6]~input_o ));
// synopsys translate_off
defparam \port_in_04[6]~input .bus_hold = "false";
defparam \port_in_04[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N6
cyclonev_lcell_comb \data_out~59 (
// Equation(s):
// \data_out~59_combout  = ( \data_out~16_combout  & ( \port_in_04[6]~input_o  & ( (!\data_out~17_combout ) # (\port_in_03[6]~input_o ) ) ) ) # ( !\data_out~16_combout  & ( \port_in_04[6]~input_o  & ( (!\data_out~17_combout  & ((\port_in_05[6]~input_o ))) # 
// (\data_out~17_combout  & (\port_in_02[6]~input_o )) ) ) ) # ( \data_out~16_combout  & ( !\port_in_04[6]~input_o  & ( (\port_in_03[6]~input_o  & \data_out~17_combout ) ) ) ) # ( !\data_out~16_combout  & ( !\port_in_04[6]~input_o  & ( (!\data_out~17_combout 
//  & ((\port_in_05[6]~input_o ))) # (\data_out~17_combout  & (\port_in_02[6]~input_o )) ) ) )

	.dataa(!\port_in_02[6]~input_o ),
	.datab(!\port_in_05[6]~input_o ),
	.datac(!\port_in_03[6]~input_o ),
	.datad(!\data_out~17_combout ),
	.datae(!\data_out~16_combout ),
	.dataf(!\port_in_04[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~59 .extended_lut = "off";
defparam \data_out~59 .lut_mask = 64'h3355000F3355FF0F;
defparam \data_out~59 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y55_N4
cyclonev_io_ibuf \port_in_01[6]~input (
	.i(port_in_01[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_01[6]~input_o ));
// synopsys translate_off
defparam \port_in_01[6]~input .bus_hold = "false";
defparam \port_in_01[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X93_Y4_N30
cyclonev_lcell_comb \data_out~60 (
// Equation(s):
// \data_out~60_combout  = ( \data_out~20_combout  & ( \port_in_01[6]~input_o  & ( (\data_out~19_combout ) # (\data_out~59_combout ) ) ) ) # ( !\data_out~20_combout  & ( \port_in_01[6]~input_o  & ( (!\data_out~19_combout  & 
// ((\ram|RW_rtl_0|auto_generated|ram_block1a6 ))) # (\data_out~19_combout  & (\port_in_00[6]~input_o )) ) ) ) # ( \data_out~20_combout  & ( !\port_in_01[6]~input_o  & ( (\data_out~59_combout  & !\data_out~19_combout ) ) ) ) # ( !\data_out~20_combout  & ( 
// !\port_in_01[6]~input_o  & ( (!\data_out~19_combout  & ((\ram|RW_rtl_0|auto_generated|ram_block1a6 ))) # (\data_out~19_combout  & (\port_in_00[6]~input_o )) ) ) )

	.dataa(!\port_in_00[6]~input_o ),
	.datab(!\ram|RW_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\data_out~59_combout ),
	.datad(!\data_out~19_combout ),
	.datae(!\data_out~20_combout ),
	.dataf(!\port_in_01[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~60 .extended_lut = "off";
defparam \data_out~60 .lut_mask = 64'h33550F0033550FFF;
defparam \data_out~60 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N55
cyclonev_io_ibuf \port_in_06[6]~input (
	.i(port_in_06[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_06[6]~input_o ));
// synopsys translate_off
defparam \port_in_06[6]~input .bus_hold = "false";
defparam \port_in_06[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \port_in_07[6]~input (
	.i(port_in_07[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_07[6]~input_o ));
// synopsys translate_off
defparam \port_in_07[6]~input .bus_hold = "false";
defparam \port_in_07[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \port_in_08[6]~input (
	.i(port_in_08[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_08[6]~input_o ));
// synopsys translate_off
defparam \port_in_08[6]~input .bus_hold = "false";
defparam \port_in_08[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N1
cyclonev_io_ibuf \port_in_09[6]~input (
	.i(port_in_09[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_09[6]~input_o ));
// synopsys translate_off
defparam \port_in_09[6]~input .bus_hold = "false";
defparam \port_in_09[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N52
cyclonev_io_ibuf \port_in_11[6]~input (
	.i(port_in_11[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_11[6]~input_o ));
// synopsys translate_off
defparam \port_in_11[6]~input .bus_hold = "false";
defparam \port_in_11[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
cyclonev_io_ibuf \port_in_12[6]~input (
	.i(port_in_12[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_12[6]~input_o ));
// synopsys translate_off
defparam \port_in_12[6]~input .bus_hold = "false";
defparam \port_in_12[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N75
cyclonev_io_ibuf \port_in_15[6]~input (
	.i(port_in_15[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_15[6]~input_o ));
// synopsys translate_off
defparam \port_in_15[6]~input .bus_hold = "false";
defparam \port_in_15[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N92
cyclonev_io_ibuf \port_in_13[6]~input (
	.i(port_in_13[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_13[6]~input_o ));
// synopsys translate_off
defparam \port_in_13[6]~input .bus_hold = "false";
defparam \port_in_13[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \port_in_14[6]~input (
	.i(port_in_14[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_14[6]~input_o ));
// synopsys translate_off
defparam \port_in_14[6]~input .bus_hold = "false";
defparam \port_in_14[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y1_N0
cyclonev_lcell_comb \data_out~61 (
// Equation(s):
// \data_out~61_combout  = ( \port_in_14[6]~input_o  & ( \data_out~22_combout  & ( (!\data_out~23_combout ) # (\port_in_13[6]~input_o ) ) ) ) # ( !\port_in_14[6]~input_o  & ( \data_out~22_combout  & ( (\data_out~23_combout  & \port_in_13[6]~input_o ) ) ) ) # 
// ( \port_in_14[6]~input_o  & ( !\data_out~22_combout  & ( (\port_in_15[6]~input_o  & \data_out~23_combout ) ) ) ) # ( !\port_in_14[6]~input_o  & ( !\data_out~22_combout  & ( (\port_in_15[6]~input_o  & \data_out~23_combout ) ) ) )

	.dataa(gnd),
	.datab(!\port_in_15[6]~input_o ),
	.datac(!\data_out~23_combout ),
	.datad(!\port_in_13[6]~input_o ),
	.datae(!\port_in_14[6]~input_o ),
	.dataf(!\data_out~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~61 .extended_lut = "off";
defparam \data_out~61 .lut_mask = 64'h03030303000FF0FF;
defparam \data_out~61 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N18
cyclonev_io_ibuf \port_in_10[6]~input (
	.i(port_in_10[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_10[6]~input_o ));
// synopsys translate_off
defparam \port_in_10[6]~input .bus_hold = "false";
defparam \port_in_10[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X26_Y1_N42
cyclonev_lcell_comb \data_out~62 (
// Equation(s):
// \data_out~62_combout  = ( \data_out~26_combout  & ( \port_in_10[6]~input_o  & ( (!\data_out~25_combout ) # (\port_in_11[6]~input_o ) ) ) ) # ( !\data_out~26_combout  & ( \port_in_10[6]~input_o  & ( (!\data_out~25_combout  & ((\data_out~61_combout ))) # 
// (\data_out~25_combout  & (\port_in_12[6]~input_o )) ) ) ) # ( \data_out~26_combout  & ( !\port_in_10[6]~input_o  & ( (\port_in_11[6]~input_o  & \data_out~25_combout ) ) ) ) # ( !\data_out~26_combout  & ( !\port_in_10[6]~input_o  & ( (!\data_out~25_combout 
//  & ((\data_out~61_combout ))) # (\data_out~25_combout  & (\port_in_12[6]~input_o )) ) ) )

	.dataa(!\port_in_11[6]~input_o ),
	.datab(!\port_in_12[6]~input_o ),
	.datac(!\data_out~25_combout ),
	.datad(!\data_out~61_combout ),
	.datae(!\data_out~26_combout ),
	.dataf(!\port_in_10[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~62 .extended_lut = "off";
defparam \data_out~62 .lut_mask = 64'h03F3050503F3F5F5;
defparam \data_out~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N42
cyclonev_lcell_comb \data_out~63 (
// Equation(s):
// \data_out~63_combout  = ( \data_out~28_combout  & ( \data_out~62_combout  & ( (!\data_out~29_combout  & ((\port_in_09[6]~input_o ))) # (\data_out~29_combout  & (\port_in_08[6]~input_o )) ) ) ) # ( !\data_out~28_combout  & ( \data_out~62_combout  & ( 
// (!\data_out~29_combout ) # (\port_in_07[6]~input_o ) ) ) ) # ( \data_out~28_combout  & ( !\data_out~62_combout  & ( (!\data_out~29_combout  & ((\port_in_09[6]~input_o ))) # (\data_out~29_combout  & (\port_in_08[6]~input_o )) ) ) ) # ( 
// !\data_out~28_combout  & ( !\data_out~62_combout  & ( (\port_in_07[6]~input_o  & \data_out~29_combout ) ) ) )

	.dataa(!\port_in_07[6]~input_o ),
	.datab(!\port_in_08[6]~input_o ),
	.datac(!\port_in_09[6]~input_o ),
	.datad(!\data_out~29_combout ),
	.datae(!\data_out~28_combout ),
	.dataf(!\data_out~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~63 .extended_lut = "off";
defparam \data_out~63 .lut_mask = 64'h00550F33FF550F33;
defparam \data_out~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X93_Y4_N36
cyclonev_lcell_comb \data_out~64 (
// Equation(s):
// \data_out~64_combout  = ( \port_in_06[6]~input_o  & ( \data_out~63_combout  & ( ((!\data_out~32_combout  & (\rom|data_out [6])) # (\data_out~32_combout  & ((\data_out~60_combout )))) # (\data_out~33_combout ) ) ) ) # ( !\port_in_06[6]~input_o  & ( 
// \data_out~63_combout  & ( (!\data_out~32_combout  & (\rom|data_out [6] & (!\data_out~33_combout ))) # (\data_out~32_combout  & (((\data_out~60_combout ) # (\data_out~33_combout )))) ) ) ) # ( \port_in_06[6]~input_o  & ( !\data_out~63_combout  & ( 
// (!\data_out~32_combout  & (((\data_out~33_combout )) # (\rom|data_out [6]))) # (\data_out~32_combout  & (((!\data_out~33_combout  & \data_out~60_combout )))) ) ) ) # ( !\port_in_06[6]~input_o  & ( !\data_out~63_combout  & ( (!\data_out~33_combout  & 
// ((!\data_out~32_combout  & (\rom|data_out [6])) # (\data_out~32_combout  & ((\data_out~60_combout ))))) ) ) )

	.dataa(!\rom|data_out [6]),
	.datab(!\data_out~32_combout ),
	.datac(!\data_out~33_combout ),
	.datad(!\data_out~60_combout ),
	.datae(!\port_in_06[6]~input_o ),
	.dataf(!\data_out~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~64 .extended_lut = "off";
defparam \data_out~64 .lut_mask = 64'h40704C7C43734F7F;
defparam \data_out~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X92_Y4_N46
dffeas \rom|data_out[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\address[7]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data_out[7] .is_wysiwyg = "true";
defparam \rom|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N95
cyclonev_io_ibuf \port_in_01[7]~input (
	.i(port_in_01[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_01[7]~input_o ));
// synopsys translate_off
defparam \port_in_01[7]~input .bus_hold = "false";
defparam \port_in_01[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \port_in_04[7]~input (
	.i(port_in_04[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_04[7]~input_o ));
// synopsys translate_off
defparam \port_in_04[7]~input .bus_hold = "false";
defparam \port_in_04[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N35
cyclonev_io_ibuf \port_in_02[7]~input (
	.i(port_in_02[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_02[7]~input_o ));
// synopsys translate_off
defparam \port_in_02[7]~input .bus_hold = "false";
defparam \port_in_02[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \port_in_05[7]~input (
	.i(port_in_05[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_05[7]~input_o ));
// synopsys translate_off
defparam \port_in_05[7]~input .bus_hold = "false";
defparam \port_in_05[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N1
cyclonev_io_ibuf \port_in_03[7]~input (
	.i(port_in_03[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_03[7]~input_o ));
// synopsys translate_off
defparam \port_in_03[7]~input .bus_hold = "false";
defparam \port_in_03[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N6
cyclonev_lcell_comb \data_out~65 (
// Equation(s):
// \data_out~65_combout  = ( \data_out~17_combout  & ( \port_in_03[7]~input_o  & ( (\data_out~16_combout ) # (\port_in_02[7]~input_o ) ) ) ) # ( !\data_out~17_combout  & ( \port_in_03[7]~input_o  & ( (!\data_out~16_combout  & ((\port_in_05[7]~input_o ))) # 
// (\data_out~16_combout  & (\port_in_04[7]~input_o )) ) ) ) # ( \data_out~17_combout  & ( !\port_in_03[7]~input_o  & ( (\port_in_02[7]~input_o  & !\data_out~16_combout ) ) ) ) # ( !\data_out~17_combout  & ( !\port_in_03[7]~input_o  & ( 
// (!\data_out~16_combout  & ((\port_in_05[7]~input_o ))) # (\data_out~16_combout  & (\port_in_04[7]~input_o )) ) ) )

	.dataa(!\port_in_04[7]~input_o ),
	.datab(!\port_in_02[7]~input_o ),
	.datac(!\port_in_05[7]~input_o ),
	.datad(!\data_out~16_combout ),
	.datae(!\data_out~17_combout ),
	.dataf(!\port_in_03[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~65 .extended_lut = "off";
defparam \data_out~65 .lut_mask = 64'h0F5533000F5533FF;
defparam \data_out~65 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y51_N95
cyclonev_io_ibuf \port_in_00[7]~input (
	.i(port_in_00[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_00[7]~input_o ));
// synopsys translate_off
defparam \port_in_00[7]~input .bus_hold = "false";
defparam \port_in_00[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X93_Y4_N42
cyclonev_lcell_comb \data_out~66 (
// Equation(s):
// \data_out~66_combout  = ( \data_out~20_combout  & ( \port_in_00[7]~input_o  & ( (!\data_out~19_combout  & ((\data_out~65_combout ))) # (\data_out~19_combout  & (\port_in_01[7]~input_o )) ) ) ) # ( !\data_out~20_combout  & ( \port_in_00[7]~input_o  & ( 
// (\data_out~19_combout ) # (\ram|RW_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( \data_out~20_combout  & ( !\port_in_00[7]~input_o  & ( (!\data_out~19_combout  & ((\data_out~65_combout ))) # (\data_out~19_combout  & (\port_in_01[7]~input_o )) ) ) ) # ( 
// !\data_out~20_combout  & ( !\port_in_00[7]~input_o  & ( (\ram|RW_rtl_0|auto_generated|ram_block1a7  & !\data_out~19_combout ) ) ) )

	.dataa(!\ram|RW_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\port_in_01[7]~input_o ),
	.datac(!\data_out~19_combout ),
	.datad(!\data_out~65_combout ),
	.datae(!\data_out~20_combout ),
	.dataf(!\port_in_00[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~66 .extended_lut = "off";
defparam \data_out~66 .lut_mask = 64'h505003F35F5F03F3;
defparam \data_out~66 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N38
cyclonev_io_ibuf \port_in_06[7]~input (
	.i(port_in_06[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_06[7]~input_o ));
// synopsys translate_off
defparam \port_in_06[7]~input .bus_hold = "false";
defparam \port_in_06[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \port_in_08[7]~input (
	.i(port_in_08[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_08[7]~input_o ));
// synopsys translate_off
defparam \port_in_08[7]~input .bus_hold = "false";
defparam \port_in_08[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cyclonev_io_ibuf \port_in_12[7]~input (
	.i(port_in_12[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_12[7]~input_o ));
// synopsys translate_off
defparam \port_in_12[7]~input .bus_hold = "false";
defparam \port_in_12[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N58
cyclonev_io_ibuf \port_in_15[7]~input (
	.i(port_in_15[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_15[7]~input_o ));
// synopsys translate_off
defparam \port_in_15[7]~input .bus_hold = "false";
defparam \port_in_15[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N75
cyclonev_io_ibuf \port_in_13[7]~input (
	.i(port_in_13[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_13[7]~input_o ));
// synopsys translate_off
defparam \port_in_13[7]~input .bus_hold = "false";
defparam \port_in_13[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N41
cyclonev_io_ibuf \port_in_14[7]~input (
	.i(port_in_14[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_14[7]~input_o ));
// synopsys translate_off
defparam \port_in_14[7]~input .bus_hold = "false";
defparam \port_in_14[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y1_N6
cyclonev_lcell_comb \data_out~67 (
// Equation(s):
// \data_out~67_combout  = ( \data_out~23_combout  & ( \port_in_14[7]~input_o  & ( (!\data_out~22_combout  & (\port_in_15[7]~input_o )) # (\data_out~22_combout  & ((\port_in_13[7]~input_o ))) ) ) ) # ( !\data_out~23_combout  & ( \port_in_14[7]~input_o  & ( 
// \data_out~22_combout  ) ) ) # ( \data_out~23_combout  & ( !\port_in_14[7]~input_o  & ( (!\data_out~22_combout  & (\port_in_15[7]~input_o )) # (\data_out~22_combout  & ((\port_in_13[7]~input_o ))) ) ) )

	.dataa(!\port_in_15[7]~input_o ),
	.datab(!\data_out~22_combout ),
	.datac(!\port_in_13[7]~input_o ),
	.datad(gnd),
	.datae(!\data_out~23_combout ),
	.dataf(!\port_in_14[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~67 .extended_lut = "off";
defparam \data_out~67 .lut_mask = 64'h0000474733334747;
defparam \data_out~67 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cyclonev_io_ibuf \port_in_11[7]~input (
	.i(port_in_11[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_11[7]~input_o ));
// synopsys translate_off
defparam \port_in_11[7]~input .bus_hold = "false";
defparam \port_in_11[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \port_in_10[7]~input (
	.i(port_in_10[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_10[7]~input_o ));
// synopsys translate_off
defparam \port_in_10[7]~input .bus_hold = "false";
defparam \port_in_10[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N18
cyclonev_lcell_comb \data_out~68 (
// Equation(s):
// \data_out~68_combout  = ( \port_in_10[7]~input_o  & ( \data_out~25_combout  & ( (!\data_out~26_combout  & (\port_in_12[7]~input_o )) # (\data_out~26_combout  & ((\port_in_11[7]~input_o ))) ) ) ) # ( !\port_in_10[7]~input_o  & ( \data_out~25_combout  & ( 
// (!\data_out~26_combout  & (\port_in_12[7]~input_o )) # (\data_out~26_combout  & ((\port_in_11[7]~input_o ))) ) ) ) # ( \port_in_10[7]~input_o  & ( !\data_out~25_combout  & ( (\data_out~26_combout ) # (\data_out~67_combout ) ) ) ) # ( 
// !\port_in_10[7]~input_o  & ( !\data_out~25_combout  & ( (\data_out~67_combout  & !\data_out~26_combout ) ) ) )

	.dataa(!\port_in_12[7]~input_o ),
	.datab(!\data_out~67_combout ),
	.datac(!\port_in_11[7]~input_o ),
	.datad(!\data_out~26_combout ),
	.datae(!\port_in_10[7]~input_o ),
	.dataf(!\data_out~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~68 .extended_lut = "off";
defparam \data_out~68 .lut_mask = 64'h330033FF550F550F;
defparam \data_out~68 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \port_in_09[7]~input (
	.i(port_in_09[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_09[7]~input_o ));
// synopsys translate_off
defparam \port_in_09[7]~input .bus_hold = "false";
defparam \port_in_09[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cyclonev_io_ibuf \port_in_07[7]~input (
	.i(port_in_07[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\port_in_07[7]~input_o ));
// synopsys translate_off
defparam \port_in_07[7]~input .bus_hold = "false";
defparam \port_in_07[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X36_Y1_N42
cyclonev_lcell_comb \data_out~69 (
// Equation(s):
// \data_out~69_combout  = ( \data_out~28_combout  & ( \port_in_07[7]~input_o  & ( (!\data_out~29_combout  & ((\port_in_09[7]~input_o ))) # (\data_out~29_combout  & (\port_in_08[7]~input_o )) ) ) ) # ( !\data_out~28_combout  & ( \port_in_07[7]~input_o  & ( 
// (\data_out~29_combout ) # (\data_out~68_combout ) ) ) ) # ( \data_out~28_combout  & ( !\port_in_07[7]~input_o  & ( (!\data_out~29_combout  & ((\port_in_09[7]~input_o ))) # (\data_out~29_combout  & (\port_in_08[7]~input_o )) ) ) ) # ( !\data_out~28_combout 
//  & ( !\port_in_07[7]~input_o  & ( (\data_out~68_combout  & !\data_out~29_combout ) ) ) )

	.dataa(!\port_in_08[7]~input_o ),
	.datab(!\data_out~68_combout ),
	.datac(!\port_in_09[7]~input_o ),
	.datad(!\data_out~29_combout ),
	.datae(!\data_out~28_combout ),
	.dataf(!\port_in_07[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~69 .extended_lut = "off";
defparam \data_out~69 .lut_mask = 64'h33000F5533FF0F55;
defparam \data_out~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X93_Y4_N48
cyclonev_lcell_comb \data_out~70 (
// Equation(s):
// \data_out~70_combout  = ( \port_in_06[7]~input_o  & ( \data_out~69_combout  & ( ((!\data_out~32_combout  & (\rom|data_out [7])) # (\data_out~32_combout  & ((\data_out~66_combout )))) # (\data_out~33_combout ) ) ) ) # ( !\port_in_06[7]~input_o  & ( 
// \data_out~69_combout  & ( (!\data_out~33_combout  & ((!\data_out~32_combout  & (\rom|data_out [7])) # (\data_out~32_combout  & ((\data_out~66_combout ))))) # (\data_out~33_combout  & (\data_out~32_combout )) ) ) ) # ( \port_in_06[7]~input_o  & ( 
// !\data_out~69_combout  & ( (!\data_out~33_combout  & ((!\data_out~32_combout  & (\rom|data_out [7])) # (\data_out~32_combout  & ((\data_out~66_combout ))))) # (\data_out~33_combout  & (!\data_out~32_combout )) ) ) ) # ( !\port_in_06[7]~input_o  & ( 
// !\data_out~69_combout  & ( (!\data_out~33_combout  & ((!\data_out~32_combout  & (\rom|data_out [7])) # (\data_out~32_combout  & ((\data_out~66_combout ))))) ) ) )

	.dataa(!\data_out~33_combout ),
	.datab(!\data_out~32_combout ),
	.datac(!\rom|data_out [7]),
	.datad(!\data_out~66_combout ),
	.datae(!\port_in_06[7]~input_o ),
	.dataf(!\data_out~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_out~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_out~70 .extended_lut = "off";
defparam \data_out~70 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \data_out~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y100_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
