// Seed: 1942636737
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    input logic id_6
);
  initial id_0 = id_3;
  assign id_5 = 1;
  type_9(
      id_5, 1, id_6
  );
endmodule
