
*** Running vivado
    with args -log adder_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source adder_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chris/Projects/zynq_afgangsprojekt/HLS/adder/adder/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 890.738 ; gain = 581.258
Command: synth_design -top adder_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 890.738 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_wrapper' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/hdl/adder_wrapper.vhd:17]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/synth/adder.vhd:760' bound to instance 'adder_i' of component 'adder' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/hdl/adder_wrapper.vhd:21]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/synth/adder.vhd:767]
INFO: [Synth 8-3491] module 'adder_add_0_2' declared at 'C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/.Xil/Vivado-10956-cbp-desktop/realtime/adder_add_0_2_stub.vhdl:5' bound to instance 'add_0' of component 'adder_add_0_2' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/synth/adder.vhd:916]
INFO: [Synth 8-638] synthesizing module 'adder_add_0_2' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/.Xil/Vivado-10956-cbp-desktop/realtime/adder_add_0_2_stub.vhdl:30]
INFO: [Synth 8-638] synthesizing module 'adder_ps8_0_axi_periph_1' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/synth/adder.vhd:576]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_80939S' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/synth/adder.vhd:77]
INFO: [Synth 8-3491] module 'adder_auto_ds_1' declared at 'C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/.Xil/Vivado-10956-cbp-desktop/realtime/adder_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'adder_auto_ds_1' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/synth/adder.vhd:368]
INFO: [Synth 8-638] synthesizing module 'adder_auto_ds_1' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/.Xil/Vivado-10956-cbp-desktop/realtime/adder_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'adder_auto_pc_1' declared at 'C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/.Xil/Vivado-10956-cbp-desktop/realtime/adder_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'adder_auto_pc_1' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/synth/adder.vhd:447]
INFO: [Synth 8-638] synthesizing module 'adder_auto_pc_1' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/.Xil/Vivado-10956-cbp-desktop/realtime/adder_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_80939S' (1#1) [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/synth/adder.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'adder_ps8_0_axi_periph_1' (2#1) [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/synth/adder.vhd:576]
INFO: [Synth 8-3491] module 'adder_rst_ps8_0_100M_1' declared at 'C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/.Xil/Vivado-10956-cbp-desktop/realtime/adder_rst_ps8_0_100M_1_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'adder_rst_ps8_0_100M_1' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/synth/adder.vhd:1001]
INFO: [Synth 8-638] synthesizing module 'adder_rst_ps8_0_100M_1' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/.Xil/Vivado-10956-cbp-desktop/realtime/adder_rst_ps8_0_100M_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'adder_zynq_ultra_ps_e_0_3' declared at 'C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/.Xil/Vivado-10956-cbp-desktop/realtime/adder_zynq_ultra_ps_e_0_3_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'adder_zynq_ultra_ps_e_0_3' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/synth/adder.vhd:1014]
INFO: [Synth 8-638] synthesizing module 'adder_zynq_ultra_ps_e_0_3' [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/.Xil/Vivado-10956-cbp-desktop/realtime/adder_zynq_ultra_ps_e_0_3_stub.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'adder' (3#1) [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/synth/adder.vhd:767]
WARNING: [Synth 8-115] binding instance 'adder_i' in module 'adder_wrapper' to reference 'adder' which has no pins
INFO: [Synth 8-256] done synthesizing module 'adder_wrapper' (4#1) [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/hdl/adder_wrapper.vhd:17]
WARNING: [Synth 8-3331] design s00_couplers_imp_80939S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_80939S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design adder_ps8_0_axi_periph_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design adder_ps8_0_axi_periph_1 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 890.738 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 890.738 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 890.738 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/ip/adder_add_0_2/adder_add_0_2/adder_add_0_2_in_context.xdc] for cell 'adder_i/add_0'
Finished Parsing XDC File [c:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/ip/adder_add_0_2/adder_add_0_2/adder_add_0_2_in_context.xdc] for cell 'adder_i/add_0'
Parsing XDC File [c:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/ip/adder_zynq_ultra_ps_e_0_3/adder_zynq_ultra_ps_e_0_3/adder_zynq_ultra_ps_e_0_3_in_context.xdc] for cell 'adder_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/ip/adder_zynq_ultra_ps_e_0_3/adder_zynq_ultra_ps_e_0_3/adder_zynq_ultra_ps_e_0_3_in_context.xdc] for cell 'adder_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/ip/adder_rst_ps8_0_100M_1/adder_rst_ps8_0_100M_1/adder_rst_ps8_0_100M_1_in_context.xdc] for cell 'adder_i/rst_ps8_0_100M'
Finished Parsing XDC File [c:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/ip/adder_rst_ps8_0_100M_1/adder_rst_ps8_0_100M_1/adder_rst_ps8_0_100M_1_in_context.xdc] for cell 'adder_i/rst_ps8_0_100M'
Parsing XDC File [c:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/ip/adder_auto_ds_1/adder_auto_ds_1/adder_auto_ds_1_in_context.xdc] for cell 'adder_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/ip/adder_auto_ds_1/adder_auto_ds_1/adder_auto_ds_1_in_context.xdc] for cell 'adder_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/ip/adder_auto_pc_1/adder_auto_pc_1/adder_auto_pc_1_in_context.xdc] for cell 'adder_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.srcs/sources_1/bd/adder/ip/adder_auto_pc_1/adder_auto_pc_1/adder_auto_pc_1_in_context.xdc] for cell 'adder_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1449.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1449.477 ; gain = 558.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1449.477 ; gain = 558.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for adder_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_i/add_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1449.477 ; gain = 558.738
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'adder_i' in module 'adder_wrapper' to reference 'adder' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1449.477 ; gain = 558.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design adder_ps8_0_axi_periph_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design adder_ps8_0_axi_periph_1 has unconnected port ARESETN
WARNING: [Synth 8-3331] design adder_ps8_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design adder_ps8_0_axi_periph_1 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1449.477 ; gain = 558.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'adder_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'adder_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1824.043 ; gain = 933.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1824.043 ; gain = 933.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1825.117 ; gain = 934.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1825.680 ; gain = 934.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1825.680 ; gain = 934.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1825.680 ; gain = 934.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1825.680 ; gain = 934.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1825.680 ; gain = 934.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1825.680 ; gain = 934.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |adder_auto_ds_1           |         1|
|2     |adder_auto_pc_1           |         1|
|3     |adder_add_0_2             |         1|
|4     |adder_rst_ps8_0_100M_1    |         1|
|5     |adder_zynq_ultra_ps_e_0_3 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |adder_add_0_2_bbox_0             |     1|
|2     |adder_auto_ds_1_bbox_1           |     1|
|3     |adder_auto_pc_1_bbox_2           |     1|
|4     |adder_rst_ps8_0_100M_1_bbox_3    |     1|
|5     |adder_zynq_ultra_ps_e_0_3_bbox_4 |     1|
+------+---------------------------------+------+

Report Instance Areas: 
+------+---------------------+-------------------------+------+
|      |Instance             |Module                   |Cells |
+------+---------------------+-------------------------+------+
|1     |top                  |                         |   911|
|2     |  adder_i            |adder                    |   911|
|3     |    ps8_0_axi_periph |adder_ps8_0_axi_periph_1 |   519|
|4     |      s00_couplers   |s00_couplers_imp_80939S  |   519|
+------+---------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1825.680 ; gain = 934.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1825.680 ; gain = 376.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1825.684 ; gain = 934.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1876.488 ; gain = 985.750
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chris/Projects/zynq_afgangsprojekt/Vivado/simple_adder/simple_adder.runs/synth_1/adder_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_wrapper_utilization_synth.rpt -pb adder_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1876.488 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 13 12:15:11 2018...
