/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Mon May 15 22:18:31 EDT 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mktop_bsv.h"


/* Literal declarations */
static unsigned int const UWide_literal_69_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_69_haaaaaaaaaaaaaaaaa(69u,
							UWide_literal_69_haaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_12("\n", 1u);
static std::string const __str_literal_35("  \033[0;31mFAIL\033[0m (%0d)", 23u);
static std::string const __str_literal_34("  \033[0;32mPASS\033[0m", 17u);
static std::string const __str_literal_29(" ALU output: %x", 15u);
static std::string const __str_literal_26(" Ctrl instr ", 12u);
static std::string const __str_literal_25(" MEM ", 5u);
static std::string const __str_literal_17(" MMIO ", 6u);
static std::string const __str_literal_15(" Potential r1: %x, Potential r2: %x", 35u);
static std::string const __str_literal_27(" Standard instr ", 16u);
static std::string const __str_literal_24(" }", 2u);
static std::string const __str_literal_32("%0d", 3u);
static std::string const __str_literal_33("%c", 2u);
static std::string const __str_literal_20("'h%h", 4u);
static std::string const __str_literal_21(", ", 2u);
static std::string const __str_literal_6("C\t1", 3u);
static std::string const __str_literal_13("D", 1u);
static std::string const __str_literal_16("E", 1u);
static std::string const __str_literal_2("ERROR: %m: mkBRAMAdapter overrun", 32u);
static std::string const __str_literal_9("F", 1u);
static std::string const __str_literal_7("I\t%d\t%d\t%d", 10u);
static std::string const __str_literal_14("Instr bits: %x", 14u);
static std::string const __str_literal_5("Kanata\t0004\nC=\t1\n", 17u);
static std::string const __str_literal_10("L\t%d\t%d\t", 8u);
static std::string const __str_literal_18("Mem { ", 6u);
static std::string const __str_literal_11("PC : %x", 7u);
static std::string const __str_literal_31("R\t%d\t%d\t%d", 10u);
static std::string const __str_literal_8("S\t%d\t%d\t%s", 10u);
static std::string const __str_literal_30("W", 1u);
static std::string const __str_literal_22("addr: ", 6u);
static std::string const __str_literal_19("byte_en: ", 9u);
static std::string const __str_literal_23("data: ", 6u);
static std::string const __str_literal_1("mem.vmh", 7u);
static std::string const __str_literal_28("nextPc %x ", 10u);
static std::string const __str_literal_3("output.log", 10u);
static std::string const __str_literal_4("w", 1u);


/* Constructor */
MOD_mktop_bsv::MOD_mktop_bsv(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_bram_memory(simHdl,
		     "bram_memory",
		     this,
		     __str_literal_1,
		     (tUInt8)0u,
		     30u,
		     32u,
		     8u,
		     4u,
		     1073741824u,
		     (tUInt8)0u,
		     2u),
    INST_bram_serverAdapterA_cnt(simHdl, "bram_serverAdapterA_cnt", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterA_cnt_1(simHdl, "bram_serverAdapterA_cnt_1", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterA_cnt_2(simHdl, "bram_serverAdapterA_cnt_2", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterA_cnt_3(simHdl, "bram_serverAdapterA_cnt_3", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterA_outData_beforeDeq(simHdl,
					       "bram_serverAdapterA_outData_beforeDeq",
					       this,
					       1u,
					       (tUInt8)1u),
    INST_bram_serverAdapterA_outData_beforeEnq(simHdl,
					       "bram_serverAdapterA_outData_beforeEnq",
					       this,
					       1u,
					       (tUInt8)1u),
    INST_bram_serverAdapterA_outData_dequeueing(simHdl,
						"bram_serverAdapterA_outData_dequeueing",
						this,
						0u),
    INST_bram_serverAdapterA_outData_enqw(simHdl,
					  "bram_serverAdapterA_outData_enqw",
					  this,
					  32u,
					  (tUInt8)0u),
    INST_bram_serverAdapterA_outData_ff(simHdl,
					"bram_serverAdapterA_outData_ff",
					this,
					32u,
					3u,
					(tUInt8)0u,
					0u),
    INST_bram_serverAdapterA_s1(simHdl, "bram_serverAdapterA_s1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterA_s1_1(simHdl, "bram_serverAdapterA_s1_1", this, 2u, (tUInt8)0u),
    INST_bram_serverAdapterA_writeWithResp(simHdl,
					   "bram_serverAdapterA_writeWithResp",
					   this,
					   2u,
					   (tUInt8)0u),
    INST_bram_serverAdapterB_cnt(simHdl, "bram_serverAdapterB_cnt", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterB_cnt_1(simHdl, "bram_serverAdapterB_cnt_1", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterB_cnt_2(simHdl, "bram_serverAdapterB_cnt_2", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterB_cnt_3(simHdl, "bram_serverAdapterB_cnt_3", this, 3u, (tUInt8)0u),
    INST_bram_serverAdapterB_outData_beforeDeq(simHdl,
					       "bram_serverAdapterB_outData_beforeDeq",
					       this,
					       1u,
					       (tUInt8)1u),
    INST_bram_serverAdapterB_outData_beforeEnq(simHdl,
					       "bram_serverAdapterB_outData_beforeEnq",
					       this,
					       1u,
					       (tUInt8)1u),
    INST_bram_serverAdapterB_outData_dequeueing(simHdl,
						"bram_serverAdapterB_outData_dequeueing",
						this,
						0u),
    INST_bram_serverAdapterB_outData_enqw(simHdl,
					  "bram_serverAdapterB_outData_enqw",
					  this,
					  32u,
					  (tUInt8)0u),
    INST_bram_serverAdapterB_outData_ff(simHdl,
					"bram_serverAdapterB_outData_ff",
					this,
					32u,
					3u,
					(tUInt8)0u,
					0u),
    INST_bram_serverAdapterB_s1(simHdl, "bram_serverAdapterB_s1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_bram_serverAdapterB_s1_1(simHdl, "bram_serverAdapterB_s1_1", this, 2u, (tUInt8)0u),
    INST_bram_serverAdapterB_writeWithResp(simHdl,
					   "bram_serverAdapterB_writeWithResp",
					   this,
					   2u,
					   (tUInt8)0u),
    INST_cycle_count(simHdl, "cycle_count", this, 32u, 0u, (tUInt8)0u),
    INST_dreq(simHdl, "dreq", this, 68u),
    INST_ireq(simHdl, "ireq", this, 68u),
    INST_mmioreq(simHdl, "mmioreq", this, 68u, 2u, (tUInt8)1u, 0u),
    INST_rv_core_commit_id(simHdl, "rv_core_commit_id", this, 48u, 0llu, (tUInt8)0u),
    INST_rv_core_current_id(simHdl, "rv_core_current_id", this, 48u, 0llu, (tUInt8)0u),
    INST_rv_core_dInst(simHdl, "rv_core_dInst", this, 40u, 8589934592llu, (tUInt8)0u),
    INST_rv_core_fresh_id(simHdl, "rv_core_fresh_id", this, 48u, 0llu, (tUInt8)0u),
    INST_rv_core_fromDmem_rv(simHdl,
			     "rv_core_fromDmem_rv",
			     this,
			     69u,
			     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														     0u,
														     5u),
							       2u,
							       0u,
							       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												     0u),
			     (tUInt8)0u),
    INST_rv_core_fromImem_rv(simHdl,
			     "rv_core_fromImem_rv",
			     this,
			     69u,
			     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														     0u,
														     5u),
							       2u,
							       0u,
							       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												     0u),
			     (tUInt8)0u),
    INST_rv_core_fromMMIO_rv(simHdl,
			     "rv_core_fromMMIO_rv",
			     this,
			     69u,
			     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														     0u,
														     5u),
							       2u,
							       0u,
							       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												     0u),
			     (tUInt8)0u),
    INST_rv_core_lfh(simHdl, "rv_core_lfh", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_mem_business(simHdl, "rv_core_mem_business", this, 6u, (tUInt8)42u, (tUInt8)0u),
    INST_rv_core_pc(simHdl, "rv_core_pc", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_retired(simHdl, "rv_core_retired", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_rv_core_rf_0(simHdl, "rv_core_rf_0", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_1(simHdl, "rv_core_rf_1", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_10(simHdl, "rv_core_rf_10", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_11(simHdl, "rv_core_rf_11", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_12(simHdl, "rv_core_rf_12", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_13(simHdl, "rv_core_rf_13", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_14(simHdl, "rv_core_rf_14", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_15(simHdl, "rv_core_rf_15", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_16(simHdl, "rv_core_rf_16", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_17(simHdl, "rv_core_rf_17", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_18(simHdl, "rv_core_rf_18", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_19(simHdl, "rv_core_rf_19", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_2(simHdl, "rv_core_rf_2", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_20(simHdl, "rv_core_rf_20", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_21(simHdl, "rv_core_rf_21", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_22(simHdl, "rv_core_rf_22", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_23(simHdl, "rv_core_rf_23", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_24(simHdl, "rv_core_rf_24", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_25(simHdl, "rv_core_rf_25", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_26(simHdl, "rv_core_rf_26", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_27(simHdl, "rv_core_rf_27", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_28(simHdl, "rv_core_rf_28", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_29(simHdl, "rv_core_rf_29", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_3(simHdl, "rv_core_rf_3", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_30(simHdl, "rv_core_rf_30", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_31(simHdl, "rv_core_rf_31", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_4(simHdl, "rv_core_rf_4", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_5(simHdl, "rv_core_rf_5", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_6(simHdl, "rv_core_rf_6", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_7(simHdl, "rv_core_rf_7", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_8(simHdl, "rv_core_rf_8", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rf_9(simHdl, "rv_core_rf_9", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rv1(simHdl, "rv_core_rv1", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rv2(simHdl, "rv_core_rv2", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_rvd(simHdl, "rv_core_rvd", this, 32u, 0u, (tUInt8)0u),
    INST_rv_core_squashed(simHdl, "rv_core_squashed", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_rv_core_starting(simHdl, "rv_core_starting", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_rv_core_state(simHdl, "rv_core_state", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_rv_core_toDmem_rv(simHdl,
			   "rv_core_toDmem_rv",
			   this,
			   69u,
			   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														   0u,
														   5u),
							     2u,
							     0u,
							     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												   0u),
			   (tUInt8)0u),
    INST_rv_core_toImem_rv(simHdl,
			   "rv_core_toImem_rv",
			   this,
			   69u,
			   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														   0u,
														   5u),
							     2u,
							     0u,
							     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												   0u),
			   (tUInt8)0u),
    INST_rv_core_toMMIO_rv(simHdl,
			   "rv_core_toMMIO_rv",
			   this,
			   69u,
			   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
														   0u,
														   5u),
							     2u,
							     0u,
							     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
										1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
												   0u),
			   (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_rv_core_fromMMIO_rv_port1__read____d458(69u),
    DEF_rv_core_fromMMIO_rv_port0__read____d648(69u),
    DEF_rv_core_toMMIO_rv_port1__read____d629(69u),
    DEF_rv_core_toMMIO_rv_port0__read____d341(69u),
    DEF_rv_core_fromDmem_rv_port1__read____d460(69u),
    DEF_rv_core_fromDmem_rv_port0__read____d620(69u),
    DEF_rv_core_toDmem_rv_port1__read____d607(69u),
    DEF_rv_core_toDmem_rv_port0__read____d344(69u),
    DEF_rv_core_fromImem_rv_port1__read____d116(69u),
    DEF_rv_core_fromImem_rv_port0__read____d598(69u),
    DEF_rv_core_toImem_rv_port1__read____d585(69u),
    DEF_rv_core_toImem_rv_port0__read____d103(69u),
    DEF_TASK_fopen___d101(2863311530u),
    DEF_mmioreq_first____d652(68u),
    DEF_dreq___d624(68u),
    DEF_ireq___d602(68u),
    DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_0___d646(68u),
    DEF_rv_core_toDmem_rv_port1__read__07_BITS_67_TO_0___d611(68u),
    DEF_rv_core_toImem_rv_port1__read__85_BITS_67_TO_0___d589(68u),
    DEF__16_CONCAT_rv_core_pc_14_CONCAT_0___d115(69u),
    DEF__1_CONCAT_mmioreq_first__52___d653(69u),
    DEF__1_CONCAT_ireq_02_BITS_67_TO_32_03_CONCAT_IF_br_ETC___d606(69u),
    DEF__1_CONCAT_dreq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d628(69u),
    DEF__1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373(69u),
    DEF__0_CONCAT_DONTCARE___d121(69u)
{
  symbol_count = 118u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mktop_bsv::init_symbols_0()
{
  init_symbol(&symbols[0u], "b__h2255", SYM_DEF, &DEF_b__h2255, 3u);
  init_symbol(&symbols[1u], "b__h910", SYM_DEF, &DEF_b__h910, 3u);
  init_symbol(&symbols[2u], "bram_memory", SYM_MODULE, &INST_bram_memory);
  init_symbol(&symbols[3u], "bram_serverAdapterA_cnt", SYM_MODULE, &INST_bram_serverAdapterA_cnt);
  init_symbol(&symbols[4u], "bram_serverAdapterA_cnt_1", SYM_MODULE, &INST_bram_serverAdapterA_cnt_1);
  init_symbol(&symbols[5u], "bram_serverAdapterA_cnt_2", SYM_MODULE, &INST_bram_serverAdapterA_cnt_2);
  init_symbol(&symbols[6u], "bram_serverAdapterA_cnt_3", SYM_MODULE, &INST_bram_serverAdapterA_cnt_3);
  init_symbol(&symbols[7u],
	      "bram_serverAdapterA_outData_beforeDeq",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_beforeDeq);
  init_symbol(&symbols[8u],
	      "bram_serverAdapterA_outData_beforeEnq",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_beforeEnq);
  init_symbol(&symbols[9u],
	      "bram_serverAdapterA_outData_dequeueing",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_dequeueing);
  init_symbol(&symbols[10u],
	      "bram_serverAdapterA_outData_enqw",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_enqw);
  init_symbol(&symbols[11u],
	      "bram_serverAdapterA_outData_ff",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_outData_ff);
  init_symbol(&symbols[12u], "bram_serverAdapterA_s1", SYM_MODULE, &INST_bram_serverAdapterA_s1);
  init_symbol(&symbols[13u], "bram_serverAdapterA_s1_1", SYM_MODULE, &INST_bram_serverAdapterA_s1_1);
  init_symbol(&symbols[14u],
	      "bram_serverAdapterA_writeWithResp",
	      SYM_MODULE,
	      &INST_bram_serverAdapterA_writeWithResp);
  init_symbol(&symbols[15u], "bram_serverAdapterB_cnt", SYM_MODULE, &INST_bram_serverAdapterB_cnt);
  init_symbol(&symbols[16u],
	      "bram_serverAdapterB_cnt_1",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_cnt_1);
  init_symbol(&symbols[17u],
	      "bram_serverAdapterB_cnt_2",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_cnt_2);
  init_symbol(&symbols[18u],
	      "bram_serverAdapterB_cnt_3",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_cnt_3);
  init_symbol(&symbols[19u],
	      "bram_serverAdapterB_outData_beforeDeq",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_beforeDeq);
  init_symbol(&symbols[20u],
	      "bram_serverAdapterB_outData_beforeEnq",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_beforeEnq);
  init_symbol(&symbols[21u],
	      "bram_serverAdapterB_outData_dequeueing",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_dequeueing);
  init_symbol(&symbols[22u],
	      "bram_serverAdapterB_outData_enqw",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_enqw);
  init_symbol(&symbols[23u],
	      "bram_serverAdapterB_outData_ff",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_outData_ff);
  init_symbol(&symbols[24u], "bram_serverAdapterB_s1", SYM_MODULE, &INST_bram_serverAdapterB_s1);
  init_symbol(&symbols[25u], "bram_serverAdapterB_s1_1", SYM_MODULE, &INST_bram_serverAdapterB_s1_1);
  init_symbol(&symbols[26u],
	      "bram_serverAdapterB_writeWithResp",
	      SYM_MODULE,
	      &INST_bram_serverAdapterB_writeWithResp);
  init_symbol(&symbols[27u], "cycle_count", SYM_MODULE, &INST_cycle_count);
  init_symbol(&symbols[28u], "dreq", SYM_MODULE, &INST_dreq);
  init_symbol(&symbols[29u], "imm__h11045", SYM_DEF, &DEF_imm__h11045, 32u);
  init_symbol(&symbols[30u], "ireq", SYM_MODULE, &INST_ireq);
  init_symbol(&symbols[31u], "mmioreq", SYM_MODULE, &INST_mmioreq);
  init_symbol(&symbols[32u], "RL_bram_serverAdapterA_cnt_finalAdd", SYM_RULE);
  init_symbol(&symbols[33u], "RL_bram_serverAdapterA_moveToOutFIFO", SYM_RULE);
  init_symbol(&symbols[34u], "RL_bram_serverAdapterA_outData_dequeue", SYM_RULE);
  init_symbol(&symbols[35u], "RL_bram_serverAdapterA_outData_enqueue", SYM_RULE);
  init_symbol(&symbols[36u], "RL_bram_serverAdapterA_overRun", SYM_RULE);
  init_symbol(&symbols[37u], "RL_bram_serverAdapterA_s1__dreg_update", SYM_RULE);
  init_symbol(&symbols[38u], "RL_bram_serverAdapterA_stageReadResponseAlways", SYM_RULE);
  init_symbol(&symbols[39u], "RL_bram_serverAdapterB_cnt_finalAdd", SYM_RULE);
  init_symbol(&symbols[40u], "RL_bram_serverAdapterB_moveToOutFIFO", SYM_RULE);
  init_symbol(&symbols[41u], "RL_bram_serverAdapterB_outData_dequeue", SYM_RULE);
  init_symbol(&symbols[42u], "RL_bram_serverAdapterB_outData_enqueue", SYM_RULE);
  init_symbol(&symbols[43u], "RL_bram_serverAdapterB_overRun", SYM_RULE);
  init_symbol(&symbols[44u], "RL_bram_serverAdapterB_s1__dreg_update", SYM_RULE);
  init_symbol(&symbols[45u], "RL_bram_serverAdapterB_stageReadResponseAlways", SYM_RULE);
  init_symbol(&symbols[46u], "RL_requestD", SYM_RULE);
  init_symbol(&symbols[47u], "RL_requestI", SYM_RULE);
  init_symbol(&symbols[48u], "RL_requestMMIO", SYM_RULE);
  init_symbol(&symbols[49u], "RL_responseD", SYM_RULE);
  init_symbol(&symbols[50u], "RL_responseI", SYM_RULE);
  init_symbol(&symbols[51u], "RL_responseMMIO", SYM_RULE);
  init_symbol(&symbols[52u], "RL_rv_core_administrative_konata_commit", SYM_RULE);
  init_symbol(&symbols[53u], "RL_rv_core_administrative_konata_flush", SYM_RULE);
  init_symbol(&symbols[54u], "RL_rv_core_decode", SYM_RULE);
  init_symbol(&symbols[55u], "RL_rv_core_do_tic_logging", SYM_RULE);
  init_symbol(&symbols[56u], "RL_rv_core_execute", SYM_RULE);
  init_symbol(&symbols[57u], "RL_rv_core_fetch", SYM_RULE);
  init_symbol(&symbols[58u], "RL_rv_core_writeback", SYM_RULE);
  init_symbol(&symbols[59u], "RL_tic", SYM_RULE);
  init_symbol(&symbols[60u], "rs1_val__h13042", SYM_DEF, &DEF_rs1_val__h13042, 32u);
  init_symbol(&symbols[61u], "rv_core_commit_id", SYM_MODULE, &INST_rv_core_commit_id);
  init_symbol(&symbols[62u], "rv_core_current_id", SYM_MODULE, &INST_rv_core_current_id);
  init_symbol(&symbols[63u], "rv_core_dInst", SYM_MODULE, &INST_rv_core_dInst);
  init_symbol(&symbols[64u], "rv_core_fresh_id", SYM_MODULE, &INST_rv_core_fresh_id);
  init_symbol(&symbols[65u], "rv_core_fromDmem_rv", SYM_MODULE, &INST_rv_core_fromDmem_rv);
  init_symbol(&symbols[66u], "rv_core_fromImem_rv", SYM_MODULE, &INST_rv_core_fromImem_rv);
  init_symbol(&symbols[67u], "rv_core_fromMMIO_rv", SYM_MODULE, &INST_rv_core_fromMMIO_rv);
  init_symbol(&symbols[68u], "rv_core_lfh", SYM_MODULE, &INST_rv_core_lfh);
  init_symbol(&symbols[69u], "rv_core_mem_business", SYM_MODULE, &INST_rv_core_mem_business);
  init_symbol(&symbols[70u], "rv_core_pc", SYM_MODULE, &INST_rv_core_pc);
  init_symbol(&symbols[71u], "rv_core_retired", SYM_MODULE, &INST_rv_core_retired);
  init_symbol(&symbols[72u], "rv_core_rf_0", SYM_MODULE, &INST_rv_core_rf_0);
  init_symbol(&symbols[73u], "rv_core_rf_1", SYM_MODULE, &INST_rv_core_rf_1);
  init_symbol(&symbols[74u], "rv_core_rf_10", SYM_MODULE, &INST_rv_core_rf_10);
  init_symbol(&symbols[75u], "rv_core_rf_11", SYM_MODULE, &INST_rv_core_rf_11);
  init_symbol(&symbols[76u], "rv_core_rf_12", SYM_MODULE, &INST_rv_core_rf_12);
  init_symbol(&symbols[77u], "rv_core_rf_13", SYM_MODULE, &INST_rv_core_rf_13);
  init_symbol(&symbols[78u], "rv_core_rf_14", SYM_MODULE, &INST_rv_core_rf_14);
  init_symbol(&symbols[79u], "rv_core_rf_15", SYM_MODULE, &INST_rv_core_rf_15);
  init_symbol(&symbols[80u], "rv_core_rf_16", SYM_MODULE, &INST_rv_core_rf_16);
  init_symbol(&symbols[81u], "rv_core_rf_17", SYM_MODULE, &INST_rv_core_rf_17);
  init_symbol(&symbols[82u], "rv_core_rf_18", SYM_MODULE, &INST_rv_core_rf_18);
  init_symbol(&symbols[83u], "rv_core_rf_19", SYM_MODULE, &INST_rv_core_rf_19);
  init_symbol(&symbols[84u], "rv_core_rf_2", SYM_MODULE, &INST_rv_core_rf_2);
  init_symbol(&symbols[85u], "rv_core_rf_20", SYM_MODULE, &INST_rv_core_rf_20);
  init_symbol(&symbols[86u], "rv_core_rf_21", SYM_MODULE, &INST_rv_core_rf_21);
  init_symbol(&symbols[87u], "rv_core_rf_22", SYM_MODULE, &INST_rv_core_rf_22);
  init_symbol(&symbols[88u], "rv_core_rf_23", SYM_MODULE, &INST_rv_core_rf_23);
  init_symbol(&symbols[89u], "rv_core_rf_24", SYM_MODULE, &INST_rv_core_rf_24);
  init_symbol(&symbols[90u], "rv_core_rf_25", SYM_MODULE, &INST_rv_core_rf_25);
  init_symbol(&symbols[91u], "rv_core_rf_26", SYM_MODULE, &INST_rv_core_rf_26);
  init_symbol(&symbols[92u], "rv_core_rf_27", SYM_MODULE, &INST_rv_core_rf_27);
  init_symbol(&symbols[93u], "rv_core_rf_28", SYM_MODULE, &INST_rv_core_rf_28);
  init_symbol(&symbols[94u], "rv_core_rf_29", SYM_MODULE, &INST_rv_core_rf_29);
  init_symbol(&symbols[95u], "rv_core_rf_3", SYM_MODULE, &INST_rv_core_rf_3);
  init_symbol(&symbols[96u], "rv_core_rf_30", SYM_MODULE, &INST_rv_core_rf_30);
  init_symbol(&symbols[97u], "rv_core_rf_31", SYM_MODULE, &INST_rv_core_rf_31);
  init_symbol(&symbols[98u], "rv_core_rf_4", SYM_MODULE, &INST_rv_core_rf_4);
  init_symbol(&symbols[99u], "rv_core_rf_5", SYM_MODULE, &INST_rv_core_rf_5);
  init_symbol(&symbols[100u], "rv_core_rf_6", SYM_MODULE, &INST_rv_core_rf_6);
  init_symbol(&symbols[101u], "rv_core_rf_7", SYM_MODULE, &INST_rv_core_rf_7);
  init_symbol(&symbols[102u], "rv_core_rf_8", SYM_MODULE, &INST_rv_core_rf_8);
  init_symbol(&symbols[103u], "rv_core_rf_9", SYM_MODULE, &INST_rv_core_rf_9);
  init_symbol(&symbols[104u], "rv_core_rv1", SYM_MODULE, &INST_rv_core_rv1);
  init_symbol(&symbols[105u], "rv_core_rv2", SYM_MODULE, &INST_rv_core_rv2);
  init_symbol(&symbols[106u], "rv_core_rvd", SYM_MODULE, &INST_rv_core_rvd);
  init_symbol(&symbols[107u], "rv_core_squashed", SYM_MODULE, &INST_rv_core_squashed);
  init_symbol(&symbols[108u], "rv_core_starting", SYM_MODULE, &INST_rv_core_starting);
  init_symbol(&symbols[109u], "rv_core_starting__h6914", SYM_DEF, &DEF_rv_core_starting__h6914, 1u);
  init_symbol(&symbols[110u], "rv_core_state", SYM_MODULE, &INST_rv_core_state);
  init_symbol(&symbols[111u], "rv_core_toDmem_rv", SYM_MODULE, &INST_rv_core_toDmem_rv);
  init_symbol(&symbols[112u], "rv_core_toImem_rv", SYM_MODULE, &INST_rv_core_toImem_rv);
  init_symbol(&symbols[113u], "rv_core_toMMIO_rv", SYM_MODULE, &INST_rv_core_toMMIO_rv);
  init_symbol(&symbols[114u], "x__h11245", SYM_DEF, &DEF_x__h11245, 12u);
  init_symbol(&symbols[115u], "x__h11292", SYM_DEF, &DEF_x__h11292, 12u);
  init_symbol(&symbols[116u], "x__h11361", SYM_DEF, &DEF_x__h11361, 13u);
  init_symbol(&symbols[117u], "x__h11522", SYM_DEF, &DEF_x__h11522, 21u);
}


/* Rule actions */

void MOD_mktop_bsv::RL_bram_serverAdapterA_outData_enqueue()
{
  DEF_x_wget__h416 = INST_bram_serverAdapterA_outData_enqw.METH_wget();
  DEF_x__h514 = DEF_x_wget__h416;
  INST_bram_serverAdapterA_outData_ff.METH_enq(DEF_x__h514);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_outData_dequeue()
{
  INST_bram_serverAdapterA_outData_ff.METH_deq();
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_cnt_finalAdd()
{
  tUInt8 DEF_IF_bram_serverAdapterA_cnt_3_whas__3_THEN_bram_ETC___d23;
  tUInt8 DEF_b__h917;
  tUInt8 DEF_b__h954;
  tUInt8 DEF_b__h890;
  DEF_b__h890 = INST_bram_serverAdapterA_cnt_3.METH_wget();
  DEF_b__h954 = INST_bram_serverAdapterA_cnt_2.METH_wget();
  DEF_b__h917 = INST_bram_serverAdapterA_cnt_1.METH_wget();
  DEF_b__h910 = INST_bram_serverAdapterA_cnt.METH_read();
  DEF_bram_serverAdapterA_cnt_3_whas____d13 = INST_bram_serverAdapterA_cnt_3.METH_whas();
  DEF_bram_serverAdapterA_cnt_2_whas____d11 = INST_bram_serverAdapterA_cnt_2.METH_whas();
  DEF_bram_serverAdapterA_cnt_1_whas____d10 = INST_bram_serverAdapterA_cnt_1.METH_whas();
  DEF_IF_bram_serverAdapterA_cnt_3_whas__3_THEN_bram_ETC___d23 = DEF_bram_serverAdapterA_cnt_3_whas____d13 ? DEF_b__h890 : (tUInt8)7u & (((tUInt8)7u & (DEF_b__h910 + (DEF_bram_serverAdapterA_cnt_1_whas____d10 ? DEF_b__h917 : (tUInt8)0u))) + (DEF_bram_serverAdapterA_cnt_2_whas____d11 ? DEF_b__h954 : (tUInt8)0u));
  INST_bram_serverAdapterA_cnt.METH_write(DEF_IF_bram_serverAdapterA_cnt_3_whas__3_THEN_bram_ETC___d23);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_s1__dreg_update()
{
  tUInt8 DEF_IF_bram_serverAdapterA_s1_1_whas__4_THEN_bram__ETC___d27;
  DEF__0_CONCAT_DONTCARE___d26 = (tUInt8)0u;
  DEF_IF_bram_serverAdapterA_s1_1_whas__4_THEN_bram__ETC___d27 = INST_bram_serverAdapterA_s1_1.METH_whas() ? INST_bram_serverAdapterA_s1_1.METH_wget() : DEF__0_CONCAT_DONTCARE___d26;
  INST_bram_serverAdapterA_s1.METH_write(DEF_IF_bram_serverAdapterA_s1_1_whas__4_THEN_bram__ETC___d27);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_stageReadResponseAlways()
{
  tUInt8 DEF__1_CONCAT_NOT_bram_serverAdapterA_writeWithResp_ETC___d34;
  tUInt8 DEF_NOT_bram_serverAdapterA_writeWithResp_wget__9__ETC___d33;
  tUInt8 DEF_bram_serverAdapterA_writeWithResp_wget____d29;
  DEF_bram_serverAdapterA_writeWithResp_wget____d29 = INST_bram_serverAdapterA_writeWithResp.METH_wget();
  DEF_NOT_bram_serverAdapterA_writeWithResp_wget__9__ETC___d33 = !((tUInt8)(DEF_bram_serverAdapterA_writeWithResp_wget____d29 >> 1u)) || (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterA_writeWithResp_wget____d29);
  DEF__1_CONCAT_NOT_bram_serverAdapterA_writeWithResp_ETC___d34 = (tUInt8)3u & (((tUInt8)1u << 1u) | DEF_NOT_bram_serverAdapterA_writeWithResp_wget__9__ETC___d33);
  INST_bram_serverAdapterA_s1_1.METH_wset(DEF__1_CONCAT_NOT_bram_serverAdapterA_writeWithResp_ETC___d34);
  if (DEF_NOT_bram_serverAdapterA_writeWithResp_wget__9__ETC___d33)
    INST_bram_serverAdapterA_cnt_1.METH_wset((tUInt8)1u);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_moveToOutFIFO()
{
  tUInt32 DEF_v__h1485;
  DEF_v__h1485 = INST_bram_memory.METH_a_read();
  DEF_bram_serverAdapterA_s1___d35 = INST_bram_serverAdapterA_s1.METH_read();
  DEF_bram_serverAdapterA_s1_5_BIT_0___d36 = (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterA_s1___d35);
  if (DEF_bram_serverAdapterA_s1_5_BIT_0___d36)
    INST_bram_serverAdapterA_outData_enqw.METH_wset(DEF_v__h1485);
  if (DEF_bram_serverAdapterA_s1_5_BIT_0___d36)
    INST_bram_serverAdapterA_outData_beforeEnq.METH_write((tUInt8)1u);
}

void MOD_mktop_bsv::RL_bram_serverAdapterA_overRun()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_outData_enqueue()
{
  DEF_x_wget__h1764 = INST_bram_serverAdapterB_outData_enqw.METH_wget();
  DEF_x__h1862 = DEF_x_wget__h1764;
  INST_bram_serverAdapterB_outData_ff.METH_enq(DEF_x__h1862);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_outData_dequeue()
{
  INST_bram_serverAdapterB_outData_ff.METH_deq();
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_cnt_finalAdd()
{
  tUInt8 DEF_IF_bram_serverAdapterB_cnt_3_whas__3_THEN_bram_ETC___d73;
  tUInt8 DEF_b__h2262;
  tUInt8 DEF_b__h2299;
  tUInt8 DEF_b__h2235;
  DEF_b__h2235 = INST_bram_serverAdapterB_cnt_3.METH_wget();
  DEF_b__h2299 = INST_bram_serverAdapterB_cnt_2.METH_wget();
  DEF_b__h2262 = INST_bram_serverAdapterB_cnt_1.METH_wget();
  DEF_b__h2255 = INST_bram_serverAdapterB_cnt.METH_read();
  DEF_bram_serverAdapterB_cnt_3_whas____d63 = INST_bram_serverAdapterB_cnt_3.METH_whas();
  DEF_bram_serverAdapterB_cnt_2_whas____d61 = INST_bram_serverAdapterB_cnt_2.METH_whas();
  DEF_bram_serverAdapterB_cnt_1_whas____d60 = INST_bram_serverAdapterB_cnt_1.METH_whas();
  DEF_IF_bram_serverAdapterB_cnt_3_whas__3_THEN_bram_ETC___d73 = DEF_bram_serverAdapterB_cnt_3_whas____d63 ? DEF_b__h2235 : (tUInt8)7u & (((tUInt8)7u & (DEF_b__h2255 + (DEF_bram_serverAdapterB_cnt_1_whas____d60 ? DEF_b__h2262 : (tUInt8)0u))) + (DEF_bram_serverAdapterB_cnt_2_whas____d61 ? DEF_b__h2299 : (tUInt8)0u));
  INST_bram_serverAdapterB_cnt.METH_write(DEF_IF_bram_serverAdapterB_cnt_3_whas__3_THEN_bram_ETC___d73);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_s1__dreg_update()
{
  tUInt8 DEF_IF_bram_serverAdapterB_s1_1_whas__4_THEN_bram__ETC___d76;
  DEF__0_CONCAT_DONTCARE___d26 = (tUInt8)0u;
  DEF_IF_bram_serverAdapterB_s1_1_whas__4_THEN_bram__ETC___d76 = INST_bram_serverAdapterB_s1_1.METH_whas() ? INST_bram_serverAdapterB_s1_1.METH_wget() : DEF__0_CONCAT_DONTCARE___d26;
  INST_bram_serverAdapterB_s1.METH_write(DEF_IF_bram_serverAdapterB_s1_1_whas__4_THEN_bram__ETC___d76);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_stageReadResponseAlways()
{
  tUInt8 DEF__1_CONCAT_NOT_bram_serverAdapterB_writeWithResp_ETC___d83;
  tUInt8 DEF_NOT_bram_serverAdapterB_writeWithResp_wget__8__ETC___d82;
  tUInt8 DEF_bram_serverAdapterB_writeWithResp_wget____d78;
  DEF_bram_serverAdapterB_writeWithResp_wget____d78 = INST_bram_serverAdapterB_writeWithResp.METH_wget();
  DEF_NOT_bram_serverAdapterB_writeWithResp_wget__8__ETC___d82 = !((tUInt8)(DEF_bram_serverAdapterB_writeWithResp_wget____d78 >> 1u)) || (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterB_writeWithResp_wget____d78);
  DEF__1_CONCAT_NOT_bram_serverAdapterB_writeWithResp_ETC___d83 = (tUInt8)3u & (((tUInt8)1u << 1u) | DEF_NOT_bram_serverAdapterB_writeWithResp_wget__8__ETC___d82);
  INST_bram_serverAdapterB_s1_1.METH_wset(DEF__1_CONCAT_NOT_bram_serverAdapterB_writeWithResp_ETC___d83);
  if (DEF_NOT_bram_serverAdapterB_writeWithResp_wget__8__ETC___d82)
    INST_bram_serverAdapterB_cnt_1.METH_wset((tUInt8)1u);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_moveToOutFIFO()
{
  tUInt32 DEF_v__h2825;
  DEF_v__h2825 = INST_bram_memory.METH_b_read();
  DEF_bram_serverAdapterB_s1___d84 = INST_bram_serverAdapterB_s1.METH_read();
  DEF_bram_serverAdapterB_s1_4_BIT_0___d85 = (tUInt8)((tUInt8)1u & DEF_bram_serverAdapterB_s1___d84);
  if (DEF_bram_serverAdapterB_s1_4_BIT_0___d85)
    INST_bram_serverAdapterB_outData_enqw.METH_wset(DEF_v__h2825);
  if (DEF_bram_serverAdapterB_s1_4_BIT_0___d85)
    INST_bram_serverAdapterB_outData_beforeEnq.METH_write((tUInt8)1u);
}

void MOD_mktop_bsv::RL_bram_serverAdapterB_overRun()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
}

void MOD_mktop_bsv::RL_rv_core_do_tic_logging()
{
  DEF_rv_core_lfh___d102 = INST_rv_core_lfh.METH_read();
  DEF_rv_core_starting__h6914 = INST_rv_core_starting.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_rv_core_starting__h6914)
      DEF_TASK_fopen___d101 = dollar_fopen("s,s", &__str_literal_3, &__str_literal_4);
    else
      DEF_TASK_fopen___d101 = 2863311530u;
  if (DEF_rv_core_starting__h6914)
    INST_rv_core_lfh.METH_write(DEF_TASK_fopen___d101);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_rv_core_starting__h6914)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_TASK_fopen___d101, &__str_literal_5);
  if (DEF_rv_core_starting__h6914)
    INST_rv_core_starting.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_6);
}

void MOD_mktop_bsv::RL_rv_core_fetch()
{
  tUInt64 DEF_x__h7407;
  tUInt64 DEF_v__h7393;
  DEF_signed_0___d113 = 0u;
  DEF_v__h7393 = INST_rv_core_fresh_id.METH_read();
  DEF_rv_core_lfh___d102 = INST_rv_core_lfh.METH_read();
  DEF_pc__h13044 = INST_rv_core_pc.METH_read();
  DEF_x__h7407 = 281474976710655llu & (DEF_v__h7393 + 1llu);
  DEF__16_CONCAT_rv_core_pc_14_CONCAT_0___d115.set_bits_in_word((tUInt8)16u,
								2u,
								0u,
								5u).set_whole_word(DEF_pc__h13044,
										   1u).set_whole_word(0u, 0u);
  INST_rv_core_fresh_id.METH_write(DEF_x__h7407);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,8",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_7,
		    DEF_v__h7393,
		    DEF_v__h7393,
		    (tUInt8)0u);
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_8,
		    DEF_v__h7393,
		    DEF_signed_0___d113,
		    &__str_literal_9);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_rv_core_lfh___d102,
		  &__str_literal_10,
		  DEF_v__h7393,
		  DEF_signed_0___d113);
    dollar_fwrite(sim_hdl, this, "32,s,32", DEF_rv_core_lfh___d102, &__str_literal_11, DEF_pc__h13044);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_12);
  }
  INST_rv_core_current_id.METH_write(DEF_v__h7393);
  INST_rv_core_toImem_rv.METH_port0__write(DEF__16_CONCAT_rv_core_pc_14_CONCAT_0___d115);
  INST_rv_core_state.METH_write((tUInt8)1u);
}

void MOD_mktop_bsv::RL_rv_core_decode()
{
  tUInt64 DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d248;
  tUInt8 DEF_NOT_rv_core_fromImem_rv_port1__read__16_BIT_25_47___d148;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d129;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d130;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d138;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d132;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d134;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d141;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d143;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d207;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d211;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d221;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d208;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d209;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d219;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d210;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d220;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_ETC___d146;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_ETC___d161;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d128;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_ETC___d163;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_31_ETC___d192;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d127;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d198;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_14_ETC___d170;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d131;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d201;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d204;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d206;
  tUInt8 DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d245;
  tUInt8 DEF_rv_core_fromImem_rv_port1__read__16_BITS_19_TO_ETC___d189;
  tUInt32 DEF_rs1__h9641;
  tUInt32 DEF_rs2__h9642;
  tUInt8 DEF_x__h8333;
  tUInt8 DEF_x__h8865;
  tUInt8 DEF_x__h8734;
  tUInt8 DEF_x__h8419;
  tUInt8 DEF_x__h8293;
  tUInt8 DEF_x__h8622;
  tUInt32 DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_20___d182;
  tUInt32 DEF_instr__h8009;
  tUInt32 DEF__read__h5134;
  tUInt32 DEF__read__h5165;
  tUInt32 DEF__read__h5196;
  tUInt32 DEF__read__h5227;
  tUInt32 DEF__read__h5258;
  tUInt32 DEF__read__h5289;
  tUInt32 DEF__read__h5320;
  tUInt32 DEF__read__h5351;
  tUInt32 DEF__read__h5382;
  tUInt32 DEF__read__h5413;
  tUInt32 DEF__read__h5444;
  tUInt32 DEF__read__h5475;
  tUInt32 DEF__read__h5506;
  tUInt32 DEF__read__h5537;
  tUInt32 DEF__read__h5568;
  tUInt32 DEF__read__h5599;
  tUInt32 DEF__read__h5630;
  tUInt32 DEF__read__h5661;
  tUInt32 DEF__read__h5692;
  tUInt32 DEF__read__h5723;
  tUInt32 DEF__read__h5754;
  tUInt32 DEF__read__h5785;
  tUInt32 DEF__read__h5816;
  tUInt32 DEF__read__h5847;
  tUInt32 DEF__read__h5878;
  tUInt32 DEF__read__h5909;
  tUInt32 DEF__read__h5940;
  tUInt32 DEF__read__h5971;
  tUInt32 DEF__read__h6002;
  tUInt32 DEF__read__h6033;
  tUInt32 DEF__read__h6064;
  tUInt8 DEF_rs2_idx__h9640;
  tUInt8 DEF_x__h8786;
  DEF_signed_0___d113 = 0u;
  DEF_rv_core_fromImem_rv_port1__read____d116 = INST_rv_core_fromImem_rv.METH_port1__read();
  DEF_x__h8786 = DEF_rv_core_fromImem_rv_port1__read____d116.get_bits_in_word8(0u, 15u, 5u);
  DEF_rs2_idx__h9640 = DEF_rv_core_fromImem_rv_port1__read____d116.get_bits_in_word8(0u, 20u, 5u);
  DEF_x__h13692 = INST_rv_core_current_id.METH_read();
  DEF_rv_core_lfh___d102 = INST_rv_core_lfh.METH_read();
  DEF__read__h6064 = INST_rv_core_rf_31.METH_read();
  DEF__read__h6033 = INST_rv_core_rf_30.METH_read();
  DEF__read__h6002 = INST_rv_core_rf_29.METH_read();
  DEF__read__h5971 = INST_rv_core_rf_28.METH_read();
  DEF__read__h5909 = INST_rv_core_rf_26.METH_read();
  DEF__read__h5940 = INST_rv_core_rf_27.METH_read();
  DEF__read__h5878 = INST_rv_core_rf_25.METH_read();
  DEF__read__h5816 = INST_rv_core_rf_23.METH_read();
  DEF__read__h5847 = INST_rv_core_rf_24.METH_read();
  DEF__read__h5785 = INST_rv_core_rf_22.METH_read();
  DEF__read__h5723 = INST_rv_core_rf_20.METH_read();
  DEF__read__h5754 = INST_rv_core_rf_21.METH_read();
  DEF__read__h5692 = INST_rv_core_rf_19.METH_read();
  DEF__read__h5661 = INST_rv_core_rf_18.METH_read();
  DEF__read__h5630 = INST_rv_core_rf_17.METH_read();
  DEF__read__h5599 = INST_rv_core_rf_16.METH_read();
  DEF__read__h5568 = INST_rv_core_rf_15.METH_read();
  DEF__read__h5537 = INST_rv_core_rf_14.METH_read();
  DEF__read__h5506 = INST_rv_core_rf_13.METH_read();
  DEF__read__h5475 = INST_rv_core_rf_12.METH_read();
  DEF__read__h5444 = INST_rv_core_rf_11.METH_read();
  DEF__read__h5382 = INST_rv_core_rf_9.METH_read();
  DEF__read__h5413 = INST_rv_core_rf_10.METH_read();
  DEF__read__h5351 = INST_rv_core_rf_8.METH_read();
  DEF__read__h5320 = INST_rv_core_rf_7.METH_read();
  DEF__read__h5289 = INST_rv_core_rf_6.METH_read();
  DEF__read__h5258 = INST_rv_core_rf_5.METH_read();
  DEF__read__h5196 = INST_rv_core_rf_3.METH_read();
  DEF__read__h5227 = INST_rv_core_rf_4.METH_read();
  DEF__read__h5165 = INST_rv_core_rf_2.METH_read();
  DEF_instr__h8009 = DEF_rv_core_fromImem_rv_port1__read____d116.get_whole_word(0u);
  DEF__read__h5134 = INST_rv_core_rf_1.METH_read();
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_20___d182 = DEF_rv_core_fromImem_rv_port1__read____d116.get_bits_in_word32(0u,
																20u,
																12u);
  DEF_x__h8293 = DEF_rv_core_fromImem_rv_port1__read____d116.get_bits_in_word8(0u, 0u, 7u);
  DEF_x__h8622 = DEF_rv_core_fromImem_rv_port1__read____d116.get_bits_in_word8(0u, 25u, 7u);
  DEF_x__h8419 = DEF_rv_core_fromImem_rv_port1__read____d116.get_bits_in_word8(0u, 26u, 6u);
  DEF_x__h8734 = DEF_rv_core_fromImem_rv_port1__read____d116.get_bits_in_word8(0u, 7u, 5u);
  DEF_x__h8865 = DEF_rv_core_fromImem_rv_port1__read____d116.get_bits_in_word8(0u, 2u, 5u);
  DEF_x__h8333 = DEF_rv_core_fromImem_rv_port1__read____d116.get_bits_in_word8(0u, 12u, 3u);
  switch (DEF_rs2_idx__h9640) {
  case (tUInt8)0u:
    DEF_rs2__h9642 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs2__h9642 = DEF__read__h5134;
    break;
  case (tUInt8)2u:
    DEF_rs2__h9642 = DEF__read__h5165;
    break;
  case (tUInt8)3u:
    DEF_rs2__h9642 = DEF__read__h5196;
    break;
  case (tUInt8)4u:
    DEF_rs2__h9642 = DEF__read__h5227;
    break;
  case (tUInt8)5u:
    DEF_rs2__h9642 = DEF__read__h5258;
    break;
  case (tUInt8)6u:
    DEF_rs2__h9642 = DEF__read__h5289;
    break;
  case (tUInt8)7u:
    DEF_rs2__h9642 = DEF__read__h5320;
    break;
  case (tUInt8)8u:
    DEF_rs2__h9642 = DEF__read__h5351;
    break;
  case (tUInt8)9u:
    DEF_rs2__h9642 = DEF__read__h5382;
    break;
  case (tUInt8)10u:
    DEF_rs2__h9642 = DEF__read__h5413;
    break;
  case (tUInt8)11u:
    DEF_rs2__h9642 = DEF__read__h5444;
    break;
  case (tUInt8)12u:
    DEF_rs2__h9642 = DEF__read__h5475;
    break;
  case (tUInt8)13u:
    DEF_rs2__h9642 = DEF__read__h5506;
    break;
  case (tUInt8)14u:
    DEF_rs2__h9642 = DEF__read__h5537;
    break;
  case (tUInt8)15u:
    DEF_rs2__h9642 = DEF__read__h5568;
    break;
  case (tUInt8)16u:
    DEF_rs2__h9642 = DEF__read__h5599;
    break;
  case (tUInt8)17u:
    DEF_rs2__h9642 = DEF__read__h5630;
    break;
  case (tUInt8)18u:
    DEF_rs2__h9642 = DEF__read__h5661;
    break;
  case (tUInt8)19u:
    DEF_rs2__h9642 = DEF__read__h5692;
    break;
  case (tUInt8)20u:
    DEF_rs2__h9642 = DEF__read__h5723;
    break;
  case (tUInt8)21u:
    DEF_rs2__h9642 = DEF__read__h5754;
    break;
  case (tUInt8)22u:
    DEF_rs2__h9642 = DEF__read__h5785;
    break;
  case (tUInt8)23u:
    DEF_rs2__h9642 = DEF__read__h5816;
    break;
  case (tUInt8)24u:
    DEF_rs2__h9642 = DEF__read__h5847;
    break;
  case (tUInt8)25u:
    DEF_rs2__h9642 = DEF__read__h5878;
    break;
  case (tUInt8)26u:
    DEF_rs2__h9642 = DEF__read__h5909;
    break;
  case (tUInt8)27u:
    DEF_rs2__h9642 = DEF__read__h5940;
    break;
  case (tUInt8)28u:
    DEF_rs2__h9642 = DEF__read__h5971;
    break;
  case (tUInt8)29u:
    DEF_rs2__h9642 = DEF__read__h6002;
    break;
  case (tUInt8)30u:
    DEF_rs2__h9642 = DEF__read__h6033;
    break;
  case (tUInt8)31u:
    DEF_rs2__h9642 = DEF__read__h6064;
    break;
  default:
    DEF_rs2__h9642 = 2863311530u;
  }
  switch (DEF_x__h8786) {
  case (tUInt8)0u:
    DEF_rs1__h9641 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs1__h9641 = DEF__read__h5134;
    break;
  case (tUInt8)2u:
    DEF_rs1__h9641 = DEF__read__h5165;
    break;
  case (tUInt8)3u:
    DEF_rs1__h9641 = DEF__read__h5196;
    break;
  case (tUInt8)4u:
    DEF_rs1__h9641 = DEF__read__h5227;
    break;
  case (tUInt8)5u:
    DEF_rs1__h9641 = DEF__read__h5258;
    break;
  case (tUInt8)6u:
    DEF_rs1__h9641 = DEF__read__h5289;
    break;
  case (tUInt8)7u:
    DEF_rs1__h9641 = DEF__read__h5320;
    break;
  case (tUInt8)8u:
    DEF_rs1__h9641 = DEF__read__h5351;
    break;
  case (tUInt8)9u:
    DEF_rs1__h9641 = DEF__read__h5382;
    break;
  case (tUInt8)10u:
    DEF_rs1__h9641 = DEF__read__h5413;
    break;
  case (tUInt8)11u:
    DEF_rs1__h9641 = DEF__read__h5444;
    break;
  case (tUInt8)12u:
    DEF_rs1__h9641 = DEF__read__h5475;
    break;
  case (tUInt8)13u:
    DEF_rs1__h9641 = DEF__read__h5506;
    break;
  case (tUInt8)14u:
    DEF_rs1__h9641 = DEF__read__h5537;
    break;
  case (tUInt8)15u:
    DEF_rs1__h9641 = DEF__read__h5568;
    break;
  case (tUInt8)16u:
    DEF_rs1__h9641 = DEF__read__h5599;
    break;
  case (tUInt8)17u:
    DEF_rs1__h9641 = DEF__read__h5630;
    break;
  case (tUInt8)18u:
    DEF_rs1__h9641 = DEF__read__h5661;
    break;
  case (tUInt8)19u:
    DEF_rs1__h9641 = DEF__read__h5692;
    break;
  case (tUInt8)20u:
    DEF_rs1__h9641 = DEF__read__h5723;
    break;
  case (tUInt8)21u:
    DEF_rs1__h9641 = DEF__read__h5754;
    break;
  case (tUInt8)22u:
    DEF_rs1__h9641 = DEF__read__h5785;
    break;
  case (tUInt8)23u:
    DEF_rs1__h9641 = DEF__read__h5816;
    break;
  case (tUInt8)24u:
    DEF_rs1__h9641 = DEF__read__h5847;
    break;
  case (tUInt8)25u:
    DEF_rs1__h9641 = DEF__read__h5878;
    break;
  case (tUInt8)26u:
    DEF_rs1__h9641 = DEF__read__h5909;
    break;
  case (tUInt8)27u:
    DEF_rs1__h9641 = DEF__read__h5940;
    break;
  case (tUInt8)28u:
    DEF_rs1__h9641 = DEF__read__h5971;
    break;
  case (tUInt8)29u:
    DEF_rs1__h9641 = DEF__read__h6002;
    break;
  case (tUInt8)30u:
    DEF_rs1__h9641 = DEF__read__h6033;
    break;
  case (tUInt8)31u:
    DEF_rs1__h9641 = DEF__read__h6064;
    break;
  default:
    DEF_rs1__h9641 = 2863311530u;
  }
  switch (DEF_x__h8865) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)25u:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d245 = (tUInt8)0u;
    break;
  case (tUInt8)5u:
  case (tUInt8)13u:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d245 = (tUInt8)3u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d245 = (tUInt8)1u;
    break;
  case (tUInt8)24u:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d245 = (tUInt8)2u;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d245 = (tUInt8)4u;
  }
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_19_TO_ETC___d189 = DEF_x__h8786 == (tUInt8)0u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d206 = DEF_x__h8865 == (tUInt8)24u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d127 = DEF_x__h8333 == (tUInt8)0u;
  switch (DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_20___d182) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_31_ETC___d192 = DEF_rv_core_fromImem_rv_port1__read__16_BITS_19_TO_ETC___d189;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_31_ETC___d192 = DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_20___d182 == 261u && DEF_rv_core_fromImem_rv_port1__read__16_BITS_19_TO_ETC___d189;
  }
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d128 = DEF_x__h8333 == (tUInt8)1u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_ETC___d161 = DEF_x__h8622 == (tUInt8)0u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_ETC___d163 = DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_ETC___d161 || DEF_x__h8622 == (tUInt8)32u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_ETC___d146 = DEF_x__h8419 == (tUInt8)0u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d220 = DEF_x__h8865 == (tUInt8)27u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d219 = DEF_x__h8865 == (tUInt8)13u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d210 = DEF_x__h8865 == (tUInt8)25u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d209 = DEF_x__h8865 == (tUInt8)12u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d208 = DEF_x__h8865 == (tUInt8)8u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d221 = DEF_x__h8865 == (tUInt8)5u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d211 = DEF_x__h8865 == (tUInt8)4u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d207 = DEF_x__h8865 == (tUInt8)0u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d143 = DEF_x__h8333 == (tUInt8)7u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d141 = DEF_x__h8333 == (tUInt8)6u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d134 = DEF_x__h8333 == (tUInt8)5u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d132 = DEF_x__h8333 == (tUInt8)4u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d130 = DEF_x__h8333 == (tUInt8)2u;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d138 = DEF_x__h8333 == (tUInt8)3u;
  switch (DEF_x__h8333) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_14_ETC___d170 = DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_ETC___d163;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_14_ETC___d170 = (((((DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d128 || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d130) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d138) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d132) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d141) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d143) && DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_ETC___d161;
  }
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d129 = DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d127 || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d128;
  DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d131 = DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d129 || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d130;
  switch (DEF_x__h8293) {
  case (tUInt8)99u:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d198 = (((DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d129 || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d132) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d134) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d141) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d143;
    break;
  case (tUInt8)103u:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d198 = DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d127;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d198 = DEF_x__h8293 == (tUInt8)111u || (DEF_x__h8293 == (tUInt8)115u && (DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d127 && (DEF_x__h8734 == (tUInt8)0u && DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_31_ETC___d192)));
  }
  switch (DEF_x__h8293) {
  case (tUInt8)35u:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d201 = DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d131;
    break;
  case (tUInt8)51u:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d201 = DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_14_ETC___d170;
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d201 = DEF_x__h8293 == (tUInt8)55u || DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d198;
  }
  DEF_NOT_rv_core_fromImem_rv_port1__read__16_BIT_25_47___d148 = !DEF_rv_core_fromImem_rv_port1__read____d116.get_bits_in_word8(0u,
																25u,
																1u);
  switch (DEF_x__h8293) {
  case (tUInt8)3u:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d204 = (DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d131 || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d132) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d134;
    break;
  case (tUInt8)19u:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d204 = (((((DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d127 || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d130) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d138) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d132) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d141) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d143) || (DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d128 ? DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_ETC___d146 && DEF_NOT_rv_core_fromImem_rv_port1__read__16_BIT_25_47___d148 : DEF_rv_core_fromImem_rv_port1__read__16_BITS_14_TO_ETC___d134 && ((DEF_rv_core_fromImem_rv_port1__read__16_BITS_31_TO_ETC___d146 || DEF_x__h8419 == (tUInt8)16u) && DEF_NOT_rv_core_fromImem_rv_port1__read__16_BIT_25_47___d148));
    break;
  default:
    DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d204 = DEF_x__h8293 == (tUInt8)23u || DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d201;
  }
  DEF__0_CONCAT_DONTCARE___d121.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d248 = 1099511627775llu & (((((((((tUInt64)(DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d204)) << 39u) | (((tUInt64)(DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d206 || (DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d207 || (DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d208 || (DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d209 || (DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d210 || DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d211)))))) << 38u)) | (((tUInt64)(DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d206 || (DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d208 || DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d209))) << 37u)) | (((tUInt64)(DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d219 || (DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d220 || (DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d207 || (DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d209 || (DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d210 || (DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d211 || DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d221))))))) << 36u)) | (((tUInt64)(((((DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d207 || DEF_x__h8865 == (tUInt8)1u) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d211) || DEF_x__h8865 == (tUInt8)6u) || DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d210) || ((DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d221 || DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d219) || ((DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d208 || DEF_x__h8865 == (tUInt8)9u) || (DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d206 || DEF_rv_core_fromImem_rv_port1__read__16_BITS_6_TO__ETC___d220))))) << 35u)) | (((tUInt64)(DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d245)) << 32u)) | (tUInt64)(DEF_instr__h8009));
  INST_rv_core_fromImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d121);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_8,
		    DEF_x__h13692,
		    DEF_signed_0___d113,
		    &__str_literal_13);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_rv_core_lfh___d102,
		  &__str_literal_10,
		  DEF_x__h13692,
		  DEF_signed_0___d113);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,32",
		  DEF_rv_core_lfh___d102,
		  &__str_literal_14,
		  DEF_instr__h8009);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_12);
  }
  INST_rv_core_dInst.METH_write(DEF_IF_rv_core_fromImem_rv_port1__read__16_BITS_6__ETC___d248);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_rv_core_lfh___d102,
		  &__str_literal_10,
		  DEF_x__h13692,
		  DEF_signed_0___d113);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,32,32",
		  DEF_rv_core_lfh___d102,
		  &__str_literal_15,
		  DEF_rs1__h9641,
		  DEF_rs2__h9642);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_12);
  }
  INST_rv_core_rv1.METH_write(DEF_rs1__h9641);
  INST_rv_core_rv2.METH_write(DEF_rs2__h9642);
  INST_rv_core_state.METH_write((tUInt8)2u);
}

void MOD_mktop_bsv::RL_rv_core_execute()
{
  tUInt8 DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d454;
  tUInt32 DEF_x__h11936;
  tUInt8 DEF_shift_amount__h11137;
  tUInt8 DEF_x__h12872;
  tUInt8 DEF_x__h12865;
  tUInt8 DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d382;
  tUInt8 DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d384;
  tUInt8 DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354;
  tUInt8 DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d379;
  tUInt8 DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d336;
  tUInt8 DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d337;
  tUInt8 DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d338;
  tUInt8 DEF_rv_core_rv1_94_ULT_rv_core_rv2_69___d403;
  tUInt8 DEF_rv_core_rv1_94_SLT_rv_core_rv2_69___d399;
  tUInt8 DEF_rv_core_rv1_94_EQ_rv_core_rv2_69___d395;
  tUInt8 DEF_IF_rv_core_dInst_88_BITS_13_TO_12_56_EQ_0b0_57_ETC___d366;
  tUInt8 DEF_req_byte_en__h11745;
  tUInt32 DEF_x__h11937;
  tUInt32 DEF_data__h12936;
  tUInt32 DEF_v__h12321;
  tUInt8 DEF_rv_core_dInst_88_BITS_6_TO_4_80_EQ_0b110___d381;
  tUInt32 DEF_nextPc__h12939;
  tUInt32 DEF_incPC__h13048;
  tUInt8 DEF_IF_rv_core_dInst_88_BITS_14_TO_12_93_EQ_0b0_94_ETC___d409;
  tUInt32 DEF__theResult___snd__h13231;
  tUInt32 DEF_nextPC__h13214;
  tUInt32 DEF__theResult___snd__h13212;
  tUInt32 DEF__theResult___snd__h13146;
  tUInt32 DEF_rd_val__h12714;
  tUInt32 DEF_rd_val__h12710;
  tUInt32 DEF_data__h11047;
  tUInt8 DEF_rv_core_dInst_88_BIT_2___d385;
  tUInt8 DEF_rv_core_dInst_88_BIT_3___d386;
  tUInt8 DEF_rv_core_dInst_88_BIT_5___d355;
  tUInt8 DEF_rv_core_dInst_88_BIT_30___d418;
  tUInt8 DEF_offset__h11052;
  tUInt8 DEF_size__h11050;
  tUInt8 DEF_funct3__h12712;
  tUInt32 DEF_alu_src2__h12711;
  tUInt8 DEF_shamt__h12717;
  tUInt32 DEF_rs2_val__h13043;
  DEF_signed_0___d113 = 0u;
  DEF_x__h13692 = INST_rv_core_current_id.METH_read();
  DEF_rv_core_dInst___d288 = INST_rv_core_dInst.METH_read();
  DEF_rv_core_dInst_88_BITS_11_TO_7___d305 = (tUInt8)((tUInt8)31u & (DEF_rv_core_dInst___d288 >> 7u));
  DEF_rv_core_dInst_88_BIT_6___d289 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d288 >> 6u));
  DEF_rv_core_lfh___d102 = INST_rv_core_lfh.METH_read();
  DEF_rs2_val__h13043 = INST_rv_core_rv2.METH_read();
  DEF_rs1_val__h13042 = INST_rv_core_rv1.METH_read();
  DEF_pc__h13044 = INST_rv_core_pc.METH_read();
  DEF_x__h11245 = (tUInt32)(4095u & (DEF_rv_core_dInst___d288 >> 20u));
  DEF_funct3__h12712 = (tUInt8)((tUInt8)7u & (DEF_rv_core_dInst___d288 >> 12u));
  DEF_size__h11050 = (tUInt8)((tUInt8)3u & (DEF_rv_core_dInst___d288 >> 12u));
  DEF_rv_core_dInst_88_BIT_35___d295 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d288 >> 35u));
  DEF_rv_core_dInst_88_BIT_31___d310 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d288 >> 31u));
  DEF_rv_core_dInst_88_BIT_30___d418 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d288 >> 30u));
  DEF_rv_core_dInst_88_BIT_5___d355 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d288 >> 5u));
  DEF_rv_core_dInst_88_BIT_3___d386 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d288 >> 3u));
  DEF_rv_core_dInst_88_BIT_2___d385 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d288 >> 2u));
  DEF_incPC__h13048 = DEF_pc__h13044 + 4u;
  DEF_rv_core_dInst_88_BITS_6_TO_4_80_EQ_0b110___d381 = ((tUInt8)((tUInt8)7u & (DEF_rv_core_dInst___d288 >> 4u))) == (tUInt8)6u;
  DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297 = (tUInt8)((tUInt8)7u & (DEF_rv_core_dInst___d288 >> 32u));
  DEF_rv_core_rv1_94_EQ_rv_core_rv2_69___d395 = DEF_rs1_val__h13042 == DEF_rs2_val__h13043;
  DEF_rv_core_rv1_94_SLT_rv_core_rv2_69___d399 = primSLT8(1u,
							  32u,
							  (tUInt32)(DEF_rs1_val__h13042),
							  32u,
							  (tUInt32)(DEF_rs2_val__h13043));
  DEF_rv_core_rv1_94_ULT_rv_core_rv2_69___d403 = DEF_rs1_val__h13042 < DEF_rs2_val__h13043;
  switch (DEF_funct3__h12712) {
  case (tUInt8)0u:
    DEF_IF_rv_core_dInst_88_BITS_14_TO_12_93_EQ_0b0_94_ETC___d409 = DEF_rv_core_rv1_94_EQ_rv_core_rv2_69___d395;
    break;
  case (tUInt8)1u:
    DEF_IF_rv_core_dInst_88_BITS_14_TO_12_93_EQ_0b0_94_ETC___d409 = !DEF_rv_core_rv1_94_EQ_rv_core_rv2_69___d395;
    break;
  case (tUInt8)4u:
    DEF_IF_rv_core_dInst_88_BITS_14_TO_12_93_EQ_0b0_94_ETC___d409 = DEF_rv_core_rv1_94_SLT_rv_core_rv2_69___d399;
    break;
  case (tUInt8)5u:
    DEF_IF_rv_core_dInst_88_BITS_14_TO_12_93_EQ_0b0_94_ETC___d409 = !DEF_rv_core_rv1_94_SLT_rv_core_rv2_69___d399;
    break;
  case (tUInt8)6u:
    DEF_IF_rv_core_dInst_88_BITS_14_TO_12_93_EQ_0b0_94_ETC___d409 = DEF_rv_core_rv1_94_ULT_rv_core_rv2_69___d403;
    break;
  default:
    DEF_IF_rv_core_dInst_88_BITS_14_TO_12_93_EQ_0b0_94_ETC___d409 = !DEF_rv_core_rv1_94_ULT_rv_core_rv2_69___d403;
  }
  DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291 = ((tUInt8)((tUInt8)3u & (DEF_rv_core_dInst___d288 >> 3u))) == (tUInt8)0u;
  DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353 = !DEF_rv_core_dInst_88_BIT_6___d289 && DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291;
  DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d293 = DEF_rv_core_dInst_88_BIT_6___d289 || !DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291;
  DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d384 = DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d293 && !DEF_rv_core_dInst_88_BITS_6_TO_4_80_EQ_0b110___d381;
  DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d382 = DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d293 && DEF_rv_core_dInst_88_BITS_6_TO_4_80_EQ_0b110___d381;
  DEF_x__h11522 = 2097151u & (((((((tUInt32)(DEF_rv_core_dInst_88_BIT_31___d310)) << 20u) | (((tUInt32)((tUInt8)((tUInt8)255u & (DEF_rv_core_dInst___d288 >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d288 >> 20u)))) << 11u)) | (((tUInt32)(1023u & (DEF_rv_core_dInst___d288 >> 21u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h11361 = 8191u & (((((((tUInt32)(DEF_rv_core_dInst_88_BIT_31___d310)) << 12u) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d288 >> 7u)))) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_rv_core_dInst___d288 >> 25u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (DEF_rv_core_dInst___d288 >> 8u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h11292 = 4095u & ((((tUInt32)((tUInt8)((tUInt8)127u & (DEF_rv_core_dInst___d288 >> 25u)))) << 5u) | (tUInt32)(DEF_rv_core_dInst_88_BITS_11_TO_7___d305));
  DEF_imm__h11045 = DEF_rv_core_dInst_88_BIT_35___d295 && DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297 == (tUInt8)0u ? primSignExt32(32u,
																		      12u,
																		      (tUInt32)(DEF_x__h11245)) : (DEF_rv_core_dInst_88_BIT_35___d295 && DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297 == (tUInt8)1u ? primSignExt32(32u,
																																						     12u,
																																						     (tUInt32)(DEF_x__h11292)) : (DEF_rv_core_dInst_88_BIT_35___d295 && DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297 == (tUInt8)2u ? primSignExt32(32u,
																																																										    13u,
																																																										    (tUInt32)(DEF_x__h11361)) : (DEF_rv_core_dInst_88_BIT_35___d295 && DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297 == (tUInt8)3u ? ((tUInt32)(1048575u & (DEF_rv_core_dInst___d288 >> 12u))) << 12u : (DEF_rv_core_dInst_88_BIT_35___d295 && DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297 == (tUInt8)4u ? primSignExt32(32u,
																																																																																																					   21u,
																																																																																																					   (tUInt32)(DEF_x__h11522)) : 0u))));
  DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334 = DEF_rs1_val__h13042 + DEF_imm__h11045;
  DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335 = (tUInt32)(DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334 >> 2u);
  DEF_alu_src2__h12711 = DEF_rv_core_dInst_88_BIT_5___d355 ? DEF_rs2_val__h13043 : DEF_imm__h11045;
  DEF_shamt__h12717 = (tUInt8)((tUInt8)31u & DEF_alu_src2__h12711);
  DEF_offset__h11052 = (tUInt8)((tUInt8)3u & DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334);
  DEF_rd_val__h12710 = DEF_pc__h13044 + DEF_imm__h11045;
  DEF_nextPC__h13214 = (((tUInt32)(DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334 >> 1u)) << 1u) | (tUInt32)((tUInt8)0u);
  DEF__theResult___snd__h13231 = DEF_IF_rv_core_dInst_88_BITS_14_TO_12_93_EQ_0b0_94_ETC___d409 ? DEF_rd_val__h12710 : DEF_incPC__h13048;
  DEF__theResult___snd__h13212 = DEF_rv_core_dInst_88_BIT_2___d385 && !DEF_rv_core_dInst_88_BIT_3___d386 ? DEF_nextPC__h13214 : DEF__theResult___snd__h13231;
  DEF__theResult___snd__h13146 = DEF_rv_core_dInst_88_BIT_2___d385 && DEF_rv_core_dInst_88_BIT_3___d386 ? DEF_rd_val__h12710 : DEF__theResult___snd__h13212;
  DEF_nextPc__h12939 = DEF_rv_core_dInst_88_BITS_6_TO_4_80_EQ_0b110___d381 ? DEF__theResult___snd__h13146 : DEF_incPC__h13048;
  switch (DEF_size__h11050) {
  case (tUInt8)0u:
    DEF_IF_rv_core_dInst_88_BITS_13_TO_12_56_EQ_0b0_57_ETC___d366 = primShiftL8(4u,
										4u,
										(tUInt8)1u,
										2u,
										(tUInt8)(DEF_offset__h11052));
    break;
  case (tUInt8)1u:
    DEF_IF_rv_core_dInst_88_BITS_13_TO_12_56_EQ_0b0_57_ETC___d366 = primShiftL8(4u,
										4u,
										(tUInt8)3u,
										2u,
										(tUInt8)(DEF_offset__h11052));
    break;
  case (tUInt8)2u:
    DEF_IF_rv_core_dInst_88_BITS_13_TO_12_56_EQ_0b0_57_ETC___d366 = primShiftL8(4u,
										4u,
										(tUInt8)15u,
										2u,
										(tUInt8)(DEF_offset__h11052));
    break;
  default:
    DEF_IF_rv_core_dInst_88_BITS_13_TO_12_56_EQ_0b0_57_ETC___d366 = (tUInt8)0u;
  }
  DEF_req_byte_en__h11745 = DEF_rv_core_dInst_88_BIT_5___d355 ? DEF_IF_rv_core_dInst_88_BITS_13_TO_12_56_EQ_0b0_57_ETC___d366 : (tUInt8)0u;
  DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d338 = DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335 == 1006649342u;
  DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d337 = DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335 == 1006649341u;
  DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d336 = DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335 == 1006649340u;
  DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d379 = DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353 && (!DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d336 && (!DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d337 && !DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d338));
  DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354 = DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353 && (DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d336 || (DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d337 || DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d338));
  DEF_x__h12865 = primSLT8(1u,
			   32u,
			   (tUInt32)(DEF_rs1_val__h13042),
			   32u,
			   (tUInt32)(DEF_alu_src2__h12711));
  DEF_x__h12872 = DEF_rs1_val__h13042 < DEF_alu_src2__h12711;
  switch (DEF_funct3__h12712) {
  case (tUInt8)0u:
    DEF_rd_val__h12714 = DEF_rv_core_dInst_88_BIT_5___d355 && DEF_rv_core_dInst_88_BIT_30___d418 ? DEF_rs1_val__h13042 - DEF_alu_src2__h12711 : DEF_rs1_val__h13042 + DEF_alu_src2__h12711;
    break;
  case (tUInt8)1u:
    DEF_rd_val__h12714 = primShiftL32(32u,
				      32u,
				      (tUInt32)(DEF_rs1_val__h13042),
				      5u,
				      (tUInt8)(DEF_shamt__h12717));
    break;
  case (tUInt8)2u:
    DEF_rd_val__h12714 = (tUInt32)(DEF_x__h12865);
    break;
  case (tUInt8)3u:
    DEF_rd_val__h12714 = (tUInt32)(DEF_x__h12872);
    break;
  case (tUInt8)4u:
    DEF_rd_val__h12714 = DEF_rs1_val__h13042 ^ DEF_alu_src2__h12711;
    break;
  case (tUInt8)5u:
    DEF_rd_val__h12714 = DEF_rv_core_dInst_88_BIT_30___d418 ? primShiftRA32(32u,
									    32u,
									    (tUInt32)(DEF_rs1_val__h13042),
									    5u,
									    (tUInt8)(DEF_shamt__h12717)) : primShiftR32(32u,
															32u,
															(tUInt32)(DEF_rs1_val__h13042),
															5u,
															(tUInt8)(DEF_shamt__h12717));
    break;
  case (tUInt8)6u:
    DEF_rd_val__h12714 = DEF_rs1_val__h13042 | DEF_alu_src2__h12711;
    break;
  case (tUInt8)7u:
    DEF_rd_val__h12714 = DEF_rs1_val__h13042 & DEF_alu_src2__h12711;
    break;
  default:
    DEF_rd_val__h12714 = 0u;
  }
  DEF_data__h11047 = DEF_rv_core_dInst_88_BIT_2___d385 && DEF_rv_core_dInst_88_BIT_5___d355 ? DEF_imm__h11045 : (DEF_rv_core_dInst_88_BIT_2___d385 && !DEF_rv_core_dInst_88_BIT_5___d355 ? DEF_rd_val__h12710 : DEF_rd_val__h12714);
  DEF_v__h12321 = DEF_rv_core_dInst_88_BITS_6_TO_4_80_EQ_0b110___d381 ? DEF_incPC__h13048 : DEF_data__h11047;
  DEF_shift_amount__h11137 = (tUInt8)31u & (DEF_offset__h11052 << 3u);
  DEF_x__h11937 = primShiftL32(32u,
			       32u,
			       (tUInt32)(DEF_rs2_val__h13043),
			       5u,
			       (tUInt8)(DEF_shift_amount__h11137));
  DEF_data__h12936 = DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353 ? DEF_x__h11937 : DEF_v__h12321;
  DEF_x__h11936 = (DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335 << 2u) | (tUInt32)((tUInt8)0u);
  DEF__1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373.set_bits_in_word((tUInt8)1u,
										  2u,
										  4u,
										  1u).set_bits_in_word(DEF_req_byte_en__h11745,
												       2u,
												       0u,
												       4u).set_whole_word(DEF_x__h11936,
															  1u).set_whole_word(DEF_x__h11937,
																	     0u);
  DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d454 = (tUInt8)63u & (((((DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353 && (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d288 >> 14u))) << 5u) | (DEF_size__h11050 << 3u)) | (DEF_offset__h11052 << 1u)) | DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_8,
		    DEF_x__h13692,
		    DEF_signed_0___d113,
		    &__str_literal_16);
  if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354)
    INST_rv_core_toMMIO_rv.METH_port0__write(DEF__1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_10,
		    DEF_x__h13692,
		    DEF_signed_0___d113);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_17);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,s",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_18,
		    &__str_literal_19);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,4",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_20,
		    DEF_req_byte_en__h11745);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,s",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_21,
		    &__str_literal_22);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_rv_core_lfh___d102, &__str_literal_20, DEF_x__h11936);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,s",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_21,
		    &__str_literal_23);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,s",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_20,
		    DEF_x__h11937,
		    &__str_literal_24);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d354)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_12);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d379)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_10,
		    DEF_x__h13692,
		    DEF_signed_0___d113);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d379)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_25);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d379)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,s",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_18,
		    &__str_literal_19);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d379)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,4",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_20,
		    DEF_req_byte_en__h11745);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d379)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,s",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_21,
		    &__str_literal_22);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d379)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_rv_core_lfh___d102, &__str_literal_20, DEF_x__h11936);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d379)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,s",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_21,
		    &__str_literal_23);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d379)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,s",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_20,
		    DEF_x__h11937,
		    &__str_literal_24);
    if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d379)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_12);
  }
  if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d379)
    INST_rv_core_toDmem_rv.METH_port0__write(DEF__1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d382)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_10,
		    DEF_x__h13692,
		    DEF_signed_0___d113);
    if (DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d382)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_26);
    if (DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d382)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_12);
    if (DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d384)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_10,
		    DEF_x__h13692,
		    DEF_signed_0___d113);
    if (DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d384)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_27);
    if (DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d384)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_12);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_rv_core_lfh___d102,
		  &__str_literal_10,
		  DEF_x__h13692,
		  DEF_signed_0___d113);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,32",
		  DEF_rv_core_lfh___d102,
		  &__str_literal_28,
		  DEF_nextPc__h12939);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_12);
  }
  INST_rv_core_pc.METH_write(DEF_nextPc__h12939);
  INST_rv_core_rvd.METH_write(DEF_data__h12936);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_rv_core_lfh___d102,
		  &__str_literal_10,
		  DEF_x__h13692,
		  DEF_signed_0___d113);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,32",
		  DEF_rv_core_lfh___d102,
		  &__str_literal_29,
		  DEF_data__h12936);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_rv_core_lfh___d102, &__str_literal_12);
  }
  INST_rv_core_mem_business.METH_write(DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d454);
  INST_rv_core_state.METH_write((tUInt8)3u);
}

void MOD_mktop_bsv::RL_rv_core_writeback()
{
  tUInt8 DEF_x__h14137;
  tUInt8 DEF_NOT_rv_core_dInst_88_BIT_39_90___d491;
  tUInt8 DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d487;
  tUInt8 DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d489;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0_66_AND_r_ETC___d494;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_1_14_AND_r_ETC___d515;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_2_16_AND_r_ETC___d517;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_3_18_AND_r_ETC___d519;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_4_20_AND_r_ETC___d521;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_5_22_AND_r_ETC___d523;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_6_24_AND_r_ETC___d525;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_7_26_AND_r_ETC___d527;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_8_28_AND_r_ETC___d529;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_9_30_AND_r_ETC___d531;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_10_32_AND__ETC___d533;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_11_34_AND__ETC___d535;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_12_36_AND__ETC___d537;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_13_38_AND__ETC___d539;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_14_40_AND__ETC___d541;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_15_42_AND__ETC___d543;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_16_44_AND__ETC___d545;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_17_46_AND__ETC___d547;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_18_48_AND__ETC___d549;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_19_50_AND__ETC___d551;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_20_52_AND__ETC___d553;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_21_54_AND__ETC___d555;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_22_56_AND__ETC___d557;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_23_58_AND__ETC___d559;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_24_60_AND__ETC___d561;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_25_62_AND__ETC___d563;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_26_64_AND__ETC___d565;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_27_66_AND__ETC___d567;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_28_68_AND__ETC___d569;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_29_70_AND__ETC___d571;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_30_72_AND__ETC___d573;
  tUInt8 DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_31_74_AND__ETC___d575;
  tUInt32 DEF_v__h13740;
  tUInt32 DEF_mem_data__h14088;
  tUInt32 DEF_v__h13796;
  tUInt8 DEF__read_offset__h13812;
  tUInt8 DEF_x__h14107;
  tUInt32 DEF_mem_data__h14089;
  tUInt32 DEF_x__h14165;
  tUInt32 DEF_x_first_data__h13947;
  tUInt32 DEF_x_first_data__h14072;
  tUInt32 DEF_data__h13735;
  DEF_signed_0___d113 = 0u;
  DEF_rv_core_fromMMIO_rv_port1__read____d458 = INST_rv_core_fromMMIO_rv.METH_port1__read();
  DEF_rv_core_fromDmem_rv_port1__read____d460 = INST_rv_core_fromDmem_rv.METH_port1__read();
  DEF_x__h13692 = INST_rv_core_current_id.METH_read();
  DEF_rv_core_dInst___d288 = INST_rv_core_dInst.METH_read();
  DEF_rv_core_dInst_88_BITS_11_TO_7___d305 = (tUInt8)((tUInt8)31u & (DEF_rv_core_dInst___d288 >> 7u));
  DEF_rv_core_dInst_88_BIT_6___d289 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d288 >> 6u));
  DEF_rv_core_lfh___d102 = INST_rv_core_lfh.METH_read();
  DEF_data__h13735 = INST_rv_core_rvd.METH_read();
  DEF_rv_core_mem_business___d456 = INST_rv_core_mem_business.METH_read();
  DEF_rv_core_mem_business_56_BIT_0___d457 = (tUInt8)((tUInt8)1u & DEF_rv_core_mem_business___d456);
  DEF_x_first_data__h13947 = DEF_rv_core_fromMMIO_rv_port1__read____d458.get_whole_word(0u);
  DEF_x_first_data__h14072 = DEF_rv_core_fromDmem_rv_port1__read____d460.get_whole_word(0u);
  DEF_rv_core_mem_business_56_BITS_5_TO_3___d467 = (tUInt8)(DEF_rv_core_mem_business___d456 >> 3u);
  DEF__read_offset__h13812 = (tUInt8)((tUInt8)3u & (DEF_rv_core_mem_business___d456 >> 1u));
  DEF_rv_core_dInst_88_BIT_36___d464 = (tUInt8)((tUInt8)1u & (DEF_rv_core_dInst___d288 >> 36u));
  DEF_mem_data__h14088 = DEF_rv_core_mem_business_56_BIT_0___d457 ? DEF_x_first_data__h13947 : DEF_x_first_data__h14072;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0___d466 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)0u;
  DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291 = ((tUInt8)((tUInt8)3u & (DEF_rv_core_dInst___d288 >> 3u))) == (tUInt8)0u;
  DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353 = !DEF_rv_core_dInst_88_BIT_6___d289 && DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_31_74_AND__ETC___d575 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)31u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_30_72_AND__ETC___d573 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)30u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_29_70_AND__ETC___d571 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)29u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_28_68_AND__ETC___d569 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)28u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_27_66_AND__ETC___d567 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)27u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_25_62_AND__ETC___d563 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)25u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_26_64_AND__ETC___d565 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)26u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_24_60_AND__ETC___d561 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)24u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_23_58_AND__ETC___d559 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)23u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_22_56_AND__ETC___d557 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)22u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_21_54_AND__ETC___d555 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)21u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_20_52_AND__ETC___d553 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)20u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_19_50_AND__ETC___d551 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)19u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_18_48_AND__ETC___d549 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)18u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_17_46_AND__ETC___d547 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)17u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_16_44_AND__ETC___d545 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)16u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_15_42_AND__ETC___d543 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)15u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_14_40_AND__ETC___d541 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)14u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_13_38_AND__ETC___d539 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)13u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_12_36_AND__ETC___d537 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)12u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_11_34_AND__ETC___d535 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)11u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_10_32_AND__ETC___d533 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)10u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_9_30_AND_r_ETC___d531 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)9u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_8_28_AND_r_ETC___d529 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)8u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_7_26_AND_r_ETC___d527 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)7u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_6_24_AND_r_ETC___d525 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)6u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_5_22_AND_r_ETC___d523 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)5u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_4_20_AND_r_ETC___d521 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)4u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_3_18_AND_r_ETC___d519 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)3u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d489 = DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353 && !DEF_rv_core_mem_business_56_BIT_0___d457;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_2_16_AND_r_ETC___d517 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)2u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_1_14_AND_r_ETC___d515 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305 == (tUInt8)1u && DEF_rv_core_dInst_88_BIT_36___d464;
  DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0_66_AND_r_ETC___d494 = DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0___d466 && (DEF_rv_core_dInst_88_BIT_36___d464 && !DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0___d466);
  DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d487 = DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353 && DEF_rv_core_mem_business_56_BIT_0___d457;
  DEF_NOT_rv_core_dInst_88_BIT_39_90___d491 = !((tUInt8)(DEF_rv_core_dInst___d288 >> 39u));
  DEF_x__h14137 = (tUInt8)31u & (DEF__read_offset__h13812 << 3u);
  DEF_mem_data__h14089 = primShiftR32(32u,
				      32u,
				      (tUInt32)(DEF_mem_data__h14088),
				      5u,
				      (tUInt8)(DEF_x__h14137));
  DEF_x__h14165 = (tUInt32)(65535u & DEF_mem_data__h14089);
  DEF_x__h14107 = (tUInt8)((tUInt8)255u & DEF_mem_data__h14089);
  switch (DEF_rv_core_mem_business_56_BITS_5_TO_3___d467) {
  case (tUInt8)0u:
    DEF_v__h13796 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h14107));
    break;
  case (tUInt8)1u:
    DEF_v__h13796 = primSignExt32(32u, 16u, (tUInt32)(DEF_x__h14165));
    break;
  case (tUInt8)4u:
    DEF_v__h13796 = (tUInt32)(DEF_x__h14107);
    break;
  case (tUInt8)5u:
    DEF_v__h13796 = DEF_x__h14165;
    break;
  case (tUInt8)2u:
    DEF_v__h13796 = DEF_mem_data__h14089;
    break;
  default:
    DEF_v__h13796 = DEF_data__h13735;
  }
  DEF_v__h13740 = DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353 ? DEF_v__h13796 : DEF_data__h13735;
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_8,
		    DEF_x__h13692,
		    DEF_signed_0___d113,
		    &__str_literal_30);
  DEF__0_CONCAT_DONTCARE___d121.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  INST_rv_core_retired.METH_enq(DEF_x__h13692);
  INST_rv_core_state.METH_write((tUInt8)0u);
  if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d487)
    INST_rv_core_fromMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d121);
  if (DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d489)
    INST_rv_core_fromDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d121);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0_66_AND_r_ETC___d494)
    INST_rv_core_rf_0.METH_write(DEF_v__h13740);
  if (DEF_NOT_rv_core_dInst_88_BIT_39_90___d491)
    INST_rv_core_pc.METH_write(0u);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_1_14_AND_r_ETC___d515)
    INST_rv_core_rf_1.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_2_16_AND_r_ETC___d517)
    INST_rv_core_rf_2.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_3_18_AND_r_ETC___d519)
    INST_rv_core_rf_3.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_4_20_AND_r_ETC___d521)
    INST_rv_core_rf_4.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_5_22_AND_r_ETC___d523)
    INST_rv_core_rf_5.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_6_24_AND_r_ETC___d525)
    INST_rv_core_rf_6.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_7_26_AND_r_ETC___d527)
    INST_rv_core_rf_7.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_8_28_AND_r_ETC___d529)
    INST_rv_core_rf_8.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_9_30_AND_r_ETC___d531)
    INST_rv_core_rf_9.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_10_32_AND__ETC___d533)
    INST_rv_core_rf_10.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_11_34_AND__ETC___d535)
    INST_rv_core_rf_11.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_13_38_AND__ETC___d539)
    INST_rv_core_rf_13.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_12_36_AND__ETC___d537)
    INST_rv_core_rf_12.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_14_40_AND__ETC___d541)
    INST_rv_core_rf_14.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_15_42_AND__ETC___d543)
    INST_rv_core_rf_15.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_16_44_AND__ETC___d545)
    INST_rv_core_rf_16.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_17_46_AND__ETC___d547)
    INST_rv_core_rf_17.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_18_48_AND__ETC___d549)
    INST_rv_core_rf_18.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_19_50_AND__ETC___d551)
    INST_rv_core_rf_19.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_20_52_AND__ETC___d553)
    INST_rv_core_rf_20.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_21_54_AND__ETC___d555)
    INST_rv_core_rf_21.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_22_56_AND__ETC___d557)
    INST_rv_core_rf_22.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_23_58_AND__ETC___d559)
    INST_rv_core_rf_23.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_25_62_AND__ETC___d563)
    INST_rv_core_rf_25.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_24_60_AND__ETC___d561)
    INST_rv_core_rf_24.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_26_64_AND__ETC___d565)
    INST_rv_core_rf_26.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_27_66_AND__ETC___d567)
    INST_rv_core_rf_27.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_28_68_AND__ETC___d569)
    INST_rv_core_rf_28.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_29_70_AND__ETC___d571)
    INST_rv_core_rf_29.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_31_74_AND__ETC___d575)
    INST_rv_core_rf_31.METH_write(DEF_v__h13740);
  if (DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_30_72_AND__ETC___d573)
    INST_rv_core_rf_30.METH_write(DEF_v__h13740);
}

void MOD_mktop_bsv::RL_rv_core_administrative_konata_commit()
{
  tUInt64 DEF_x__h14626;
  tUInt64 DEF__read__h6662;
  tUInt64 DEF_f__h14615;
  DEF_signed_0___d113 = 0u;
  DEF_f__h14615 = INST_rv_core_retired.METH_first();
  DEF__read__h6662 = INST_rv_core_commit_id.METH_read();
  DEF_rv_core_lfh___d102 = INST_rv_core_lfh.METH_read();
  DEF_x__h14626 = 281474976710655llu & (DEF__read__h6662 + 1llu);
  INST_rv_core_retired.METH_deq();
  INST_rv_core_commit_id.METH_write(DEF_x__h14626);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,-32",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_31,
		    DEF_f__h14615,
		    DEF__read__h6662,
		    DEF_signed_0___d113);
}

void MOD_mktop_bsv::RL_rv_core_administrative_konata_flush()
{
  tUInt64 DEF_f__h14749;
  tUInt32 DEF_signed_1___d582;
  DEF_signed_1___d582 = 1u;
  DEF_signed_0___d113 = 0u;
  DEF_f__h14749 = INST_rv_core_squashed.METH_first();
  DEF_rv_core_lfh___d102 = INST_rv_core_lfh.METH_read();
  INST_rv_core_squashed.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,-32",
		    DEF_rv_core_lfh___d102,
		    &__str_literal_31,
		    DEF_f__h14749,
		    DEF_signed_0___d113,
		    DEF_signed_1___d582);
}

void MOD_mktop_bsv::RL_tic()
{
  tUInt32 DEF_x__h15030;
  tUInt32 DEF__read__h15011;
  DEF__read__h15011 = INST_cycle_count.METH_read();
  DEF_x__h15030 = DEF__read__h15011 + 1u;
  INST_cycle_count.METH_write(DEF_x__h15030);
}

void MOD_mktop_bsv::RL_requestI()
{
  tUInt8 DEF_NOT_rv_core_toImem_rv_port1__read__85_BITS_67__ETC___d595;
  tUInt8 DEF_x1__h15245;
  tUInt32 DEF_x2__h15246;
  tUInt32 DEF_x3__h15247;
  DEF_rv_core_toImem_rv_port1__read____d585 = INST_rv_core_toImem_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_rv_core_toImem_rv_port1__read____d585,
		      32u,
		      67u,
		      32u,
		      0u,
		      DEF_rv_core_toImem_rv_port1__read__85_BITS_67_TO_0___d589);
  DEF_x3__h15247 = DEF_rv_core_toImem_rv_port1__read____d585.get_whole_word(0u);
  DEF_x2__h15246 = DEF_rv_core_toImem_rv_port1__read____d585.get_bits_in_word32(1u, 2u, 30u);
  DEF__0_CONCAT_DONTCARE___d121.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_x1__h15245 = DEF_rv_core_toImem_rv_port1__read____d585.get_bits_in_word8(2u, 0u, 4u);
  DEF_NOT_rv_core_toImem_rv_port1__read__85_BITS_67__ETC___d595 = (tUInt8)3u & ((!(DEF_x1__h15245 == (tUInt8)0u) << 1u) | (tUInt8)1u);
  INST_rv_core_toImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d121);
  INST_ireq.METH_write(DEF_rv_core_toImem_rv_port1__read__85_BITS_67_TO_0___d589);
  INST_bram_memory.METH_b_put(DEF_x1__h15245, DEF_x2__h15246, DEF_x3__h15247);
  INST_bram_serverAdapterB_writeWithResp.METH_wset(DEF_NOT_rv_core_toImem_rv_port1__read__85_BITS_67__ETC___d595);
}

void MOD_mktop_bsv::RL_responseI()
{
  tUInt32 DEF_x__h15495;
  tUInt32 DEF_x_first__h1649;
  DEF_ireq___d602 = INST_ireq.METH_read();
  DEF_x_wget__h1764 = INST_bram_serverAdapterB_outData_enqw.METH_wget();
  DEF_x_first__h1649 = INST_bram_serverAdapterB_outData_ff.METH_first();
  DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54 = INST_bram_serverAdapterB_outData_ff.METH_i_notEmpty();
  DEF_x__h1862 = DEF_x_wget__h1764;
  DEF_x__h15495 = DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54 ? DEF_x_first__h1649 : DEF_x__h1862;
  DEF__1_CONCAT_ireq_02_BITS_67_TO_32_03_CONCAT_IF_br_ETC___d606.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | DEF_ireq___d602.get_bits_in_word8(2u,
																			0u,
																			4u)),
										  2u,
										  0u,
										  5u).build_concat((((tUInt64)(DEF_ireq___d602.get_whole_word(1u))) << 32u) | (tUInt64)(DEF_x__h15495),
												   0u,
												   64u);
  INST_bram_serverAdapterB_outData_dequeueing.METH_wset();
  INST_bram_serverAdapterB_outData_beforeDeq.METH_write((tUInt8)1u);
  INST_bram_serverAdapterB_cnt_2.METH_wset((tUInt8)7u);
  INST_rv_core_fromImem_rv.METH_port0__write(DEF__1_CONCAT_ireq_02_BITS_67_TO_32_03_CONCAT_IF_br_ETC___d606);
}

void MOD_mktop_bsv::RL_requestD()
{
  tUInt8 DEF_NOT_rv_core_toDmem_rv_port1__read__07_BITS_67__ETC___d617;
  tUInt8 DEF_x1__h15711;
  tUInt32 DEF_x2__h15712;
  tUInt32 DEF_x3__h15713;
  DEF_rv_core_toDmem_rv_port1__read____d607 = INST_rv_core_toDmem_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_rv_core_toDmem_rv_port1__read____d607,
		      32u,
		      67u,
		      32u,
		      0u,
		      DEF_rv_core_toDmem_rv_port1__read__07_BITS_67_TO_0___d611);
  DEF_x3__h15713 = DEF_rv_core_toDmem_rv_port1__read____d607.get_whole_word(0u);
  DEF_x2__h15712 = DEF_rv_core_toDmem_rv_port1__read____d607.get_bits_in_word32(1u, 2u, 30u);
  DEF__0_CONCAT_DONTCARE___d121.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_x1__h15711 = DEF_rv_core_toDmem_rv_port1__read____d607.get_bits_in_word8(2u, 0u, 4u);
  DEF_NOT_rv_core_toDmem_rv_port1__read__07_BITS_67__ETC___d617 = (tUInt8)3u & ((!(DEF_x1__h15711 == (tUInt8)0u) << 1u) | (tUInt8)1u);
  INST_rv_core_toDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d121);
  INST_dreq.METH_write(DEF_rv_core_toDmem_rv_port1__read__07_BITS_67_TO_0___d611);
  INST_bram_memory.METH_a_put(DEF_x1__h15711, DEF_x2__h15712, DEF_x3__h15713);
  INST_bram_serverAdapterA_writeWithResp.METH_wset(DEF_NOT_rv_core_toDmem_rv_port1__read__07_BITS_67__ETC___d617);
}

void MOD_mktop_bsv::RL_responseD()
{
  tUInt32 DEF_x__h15956;
  tUInt32 DEF_x_first__h301;
  DEF_dreq___d624 = INST_dreq.METH_read();
  DEF_x_wget__h416 = INST_bram_serverAdapterA_outData_enqw.METH_wget();
  DEF_x_first__h301 = INST_bram_serverAdapterA_outData_ff.METH_first();
  DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4 = INST_bram_serverAdapterA_outData_ff.METH_i_notEmpty();
  DEF_x__h514 = DEF_x_wget__h416;
  DEF_x__h15956 = DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4 ? DEF_x_first__h301 : DEF_x__h514;
  DEF__1_CONCAT_dreq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d628.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | DEF_dreq___d624.get_bits_in_word8(2u,
																			0u,
																			4u)),
										  2u,
										  0u,
										  5u).build_concat((((tUInt64)(DEF_dreq___d624.get_whole_word(1u))) << 32u) | (tUInt64)(DEF_x__h15956),
												   0u,
												   64u);
  INST_bram_serverAdapterA_outData_dequeueing.METH_wset();
  INST_bram_serverAdapterA_outData_beforeDeq.METH_write((tUInt8)1u);
  INST_bram_serverAdapterA_cnt_2.METH_wset((tUInt8)7u);
  INST_rv_core_fromDmem_rv.METH_port0__write(DEF__1_CONCAT_dreq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d628);
}

void MOD_mktop_bsv::RL_requestMMIO()
{
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_6_ETC___d637;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d643;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d645;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d639;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d641;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__29_BITS_31_TO_0_ETC___d642;
  tUInt8 DEF_rv_core_toMMIO_rv_port1__read__29_BITS_7_TO_0___d640;
  tUInt32 DEF_rv_core_toMMIO_rv_port1__read__29_BITS_31_TO_0___d638;
  tUInt32 DEF_x__h16143;
  DEF_rv_core_toMMIO_rv_port1__read____d629 = INST_rv_core_toMMIO_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_rv_core_toMMIO_rv_port1__read____d629,
		      32u,
		      67u,
		      32u,
		      0u,
		      DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_0___d646);
  DEF_x__h16143 = DEF_rv_core_toMMIO_rv_port1__read____d629.get_whole_word(1u);
  DEF_rv_core_toMMIO_rv_port1__read__29_BITS_31_TO_0___d638 = DEF_rv_core_toMMIO_rv_port1__read____d629.get_whole_word(0u);
  DEF_rv_core_toMMIO_rv_port1__read__29_BITS_7_TO_0___d640 = DEF_rv_core_toMMIO_rv_port1__read____d629.get_bits_in_word8(0u,
															 0u,
															 8u);
  DEF_rv_core_toMMIO_rv_port1__read__29_BITS_31_TO_0_ETC___d642 = DEF_rv_core_toMMIO_rv_port1__read__29_BITS_31_TO_0___d638 == 0u;
  DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d641 = DEF_x__h16143 == 4026597368u;
  DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d639 = DEF_x__h16143 == 4026597360u;
  DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d645 = DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d641 && !DEF_rv_core_toMMIO_rv_port1__read__29_BITS_31_TO_0_ETC___d642;
  DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d643 = DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d641 && DEF_rv_core_toMMIO_rv_port1__read__29_BITS_31_TO_0_ETC___d642;
  DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_6_ETC___d637 = DEF_rv_core_toMMIO_rv_port1__read____d629.get_bits_in_word8(2u,
															      0u,
															      4u) == (tUInt8)15u && DEF_x__h16143 == 4026597364u;
  DEF__0_CONCAT_DONTCARE___d121.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  INST_rv_core_toMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d121);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_6_ETC___d637)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32",
		    2147483650u,
		    &__str_literal_32,
		    DEF_rv_core_toMMIO_rv_port1__read__29_BITS_31_TO_0___d638);
    if (DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_6_ETC___d637)
      dollar_fflush("32", 2147483650u);
    if (DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d639)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,8",
		    2147483650u,
		    &__str_literal_33,
		    DEF_rv_core_toMMIO_rv_port1__read__29_BITS_7_TO_0___d640);
    if (DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d639)
      dollar_fflush("32", 2147483650u);
    if (DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d643)
      dollar_fdisplay(sim_hdl, this, "32,s", 2147483650u, &__str_literal_34);
    if (DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d645)
      dollar_fdisplay(sim_hdl,
		      this,
		      "32,s,32",
		      2147483650u,
		      &__str_literal_35,
		      DEF_rv_core_toMMIO_rv_port1__read__29_BITS_31_TO_0___d638);
    if (DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d641)
      dollar_fflush("32", 2147483650u);
    if (DEF_rv_core_toMMIO_rv_port1__read__29_BITS_63_TO_3_ETC___d641)
      dollar_finish(sim_hdl, "32", 1u);
  }
  INST_mmioreq.METH_enq(DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_0___d646);
}

void MOD_mktop_bsv::RL_responseMMIO()
{
  DEF_mmioreq_first____d652 = INST_mmioreq.METH_first();
  DEF__1_CONCAT_mmioreq_first__52___d653.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | DEF_mmioreq_first____d652.get_bits_in_word8(2u,
																	  0u,
																	  4u)),
							  2u,
							  0u,
							  5u).set_whole_word(DEF_mmioreq_first____d652.get_whole_word(1u),
									     1u).set_whole_word(DEF_mmioreq_first____d652.get_whole_word(0u),
												0u);
  INST_mmioreq.METH_deq();
  INST_rv_core_fromMMIO_rv.METH_port0__write(DEF__1_CONCAT_mmioreq_first__52___d653);
}


/* Methods */


/* Reset routines */

void MOD_mktop_bsv::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_rv_core_toMMIO_rv.reset_RST(ARG_rst_in);
  INST_rv_core_toImem_rv.reset_RST(ARG_rst_in);
  INST_rv_core_toDmem_rv.reset_RST(ARG_rst_in);
  INST_rv_core_state.reset_RST(ARG_rst_in);
  INST_rv_core_starting.reset_RST(ARG_rst_in);
  INST_rv_core_squashed.reset_RST(ARG_rst_in);
  INST_rv_core_rvd.reset_RST(ARG_rst_in);
  INST_rv_core_rv2.reset_RST(ARG_rst_in);
  INST_rv_core_rv1.reset_RST(ARG_rst_in);
  INST_rv_core_rf_9.reset_RST(ARG_rst_in);
  INST_rv_core_rf_8.reset_RST(ARG_rst_in);
  INST_rv_core_rf_7.reset_RST(ARG_rst_in);
  INST_rv_core_rf_6.reset_RST(ARG_rst_in);
  INST_rv_core_rf_5.reset_RST(ARG_rst_in);
  INST_rv_core_rf_4.reset_RST(ARG_rst_in);
  INST_rv_core_rf_31.reset_RST(ARG_rst_in);
  INST_rv_core_rf_30.reset_RST(ARG_rst_in);
  INST_rv_core_rf_3.reset_RST(ARG_rst_in);
  INST_rv_core_rf_29.reset_RST(ARG_rst_in);
  INST_rv_core_rf_28.reset_RST(ARG_rst_in);
  INST_rv_core_rf_27.reset_RST(ARG_rst_in);
  INST_rv_core_rf_26.reset_RST(ARG_rst_in);
  INST_rv_core_rf_25.reset_RST(ARG_rst_in);
  INST_rv_core_rf_24.reset_RST(ARG_rst_in);
  INST_rv_core_rf_23.reset_RST(ARG_rst_in);
  INST_rv_core_rf_22.reset_RST(ARG_rst_in);
  INST_rv_core_rf_21.reset_RST(ARG_rst_in);
  INST_rv_core_rf_20.reset_RST(ARG_rst_in);
  INST_rv_core_rf_2.reset_RST(ARG_rst_in);
  INST_rv_core_rf_19.reset_RST(ARG_rst_in);
  INST_rv_core_rf_18.reset_RST(ARG_rst_in);
  INST_rv_core_rf_17.reset_RST(ARG_rst_in);
  INST_rv_core_rf_16.reset_RST(ARG_rst_in);
  INST_rv_core_rf_15.reset_RST(ARG_rst_in);
  INST_rv_core_rf_14.reset_RST(ARG_rst_in);
  INST_rv_core_rf_13.reset_RST(ARG_rst_in);
  INST_rv_core_rf_12.reset_RST(ARG_rst_in);
  INST_rv_core_rf_11.reset_RST(ARG_rst_in);
  INST_rv_core_rf_10.reset_RST(ARG_rst_in);
  INST_rv_core_rf_1.reset_RST(ARG_rst_in);
  INST_rv_core_rf_0.reset_RST(ARG_rst_in);
  INST_rv_core_retired.reset_RST(ARG_rst_in);
  INST_rv_core_pc.reset_RST(ARG_rst_in);
  INST_rv_core_mem_business.reset_RST(ARG_rst_in);
  INST_rv_core_lfh.reset_RST(ARG_rst_in);
  INST_rv_core_fromMMIO_rv.reset_RST(ARG_rst_in);
  INST_rv_core_fromImem_rv.reset_RST(ARG_rst_in);
  INST_rv_core_fromDmem_rv.reset_RST(ARG_rst_in);
  INST_rv_core_fresh_id.reset_RST(ARG_rst_in);
  INST_rv_core_dInst.reset_RST(ARG_rst_in);
  INST_rv_core_current_id.reset_RST(ARG_rst_in);
  INST_rv_core_commit_id.reset_RST(ARG_rst_in);
  INST_mmioreq.reset_RST(ARG_rst_in);
  INST_cycle_count.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterB_s1.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterB_outData_ff.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterB_cnt.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterA_s1.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterA_outData_ff.reset_RST(ARG_rst_in);
  INST_bram_serverAdapterA_cnt.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mktop_bsv::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mktop_bsv::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_bram_memory.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt_1.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt_2.dump_state(indent + 2u);
  INST_bram_serverAdapterA_cnt_3.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_beforeDeq.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_beforeEnq.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_dequeueing.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_enqw.dump_state(indent + 2u);
  INST_bram_serverAdapterA_outData_ff.dump_state(indent + 2u);
  INST_bram_serverAdapterA_s1.dump_state(indent + 2u);
  INST_bram_serverAdapterA_s1_1.dump_state(indent + 2u);
  INST_bram_serverAdapterA_writeWithResp.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt_1.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt_2.dump_state(indent + 2u);
  INST_bram_serverAdapterB_cnt_3.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_beforeDeq.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_beforeEnq.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_dequeueing.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_enqw.dump_state(indent + 2u);
  INST_bram_serverAdapterB_outData_ff.dump_state(indent + 2u);
  INST_bram_serverAdapterB_s1.dump_state(indent + 2u);
  INST_bram_serverAdapterB_s1_1.dump_state(indent + 2u);
  INST_bram_serverAdapterB_writeWithResp.dump_state(indent + 2u);
  INST_cycle_count.dump_state(indent + 2u);
  INST_dreq.dump_state(indent + 2u);
  INST_ireq.dump_state(indent + 2u);
  INST_mmioreq.dump_state(indent + 2u);
  INST_rv_core_commit_id.dump_state(indent + 2u);
  INST_rv_core_current_id.dump_state(indent + 2u);
  INST_rv_core_dInst.dump_state(indent + 2u);
  INST_rv_core_fresh_id.dump_state(indent + 2u);
  INST_rv_core_fromDmem_rv.dump_state(indent + 2u);
  INST_rv_core_fromImem_rv.dump_state(indent + 2u);
  INST_rv_core_fromMMIO_rv.dump_state(indent + 2u);
  INST_rv_core_lfh.dump_state(indent + 2u);
  INST_rv_core_mem_business.dump_state(indent + 2u);
  INST_rv_core_pc.dump_state(indent + 2u);
  INST_rv_core_retired.dump_state(indent + 2u);
  INST_rv_core_rf_0.dump_state(indent + 2u);
  INST_rv_core_rf_1.dump_state(indent + 2u);
  INST_rv_core_rf_10.dump_state(indent + 2u);
  INST_rv_core_rf_11.dump_state(indent + 2u);
  INST_rv_core_rf_12.dump_state(indent + 2u);
  INST_rv_core_rf_13.dump_state(indent + 2u);
  INST_rv_core_rf_14.dump_state(indent + 2u);
  INST_rv_core_rf_15.dump_state(indent + 2u);
  INST_rv_core_rf_16.dump_state(indent + 2u);
  INST_rv_core_rf_17.dump_state(indent + 2u);
  INST_rv_core_rf_18.dump_state(indent + 2u);
  INST_rv_core_rf_19.dump_state(indent + 2u);
  INST_rv_core_rf_2.dump_state(indent + 2u);
  INST_rv_core_rf_20.dump_state(indent + 2u);
  INST_rv_core_rf_21.dump_state(indent + 2u);
  INST_rv_core_rf_22.dump_state(indent + 2u);
  INST_rv_core_rf_23.dump_state(indent + 2u);
  INST_rv_core_rf_24.dump_state(indent + 2u);
  INST_rv_core_rf_25.dump_state(indent + 2u);
  INST_rv_core_rf_26.dump_state(indent + 2u);
  INST_rv_core_rf_27.dump_state(indent + 2u);
  INST_rv_core_rf_28.dump_state(indent + 2u);
  INST_rv_core_rf_29.dump_state(indent + 2u);
  INST_rv_core_rf_3.dump_state(indent + 2u);
  INST_rv_core_rf_30.dump_state(indent + 2u);
  INST_rv_core_rf_31.dump_state(indent + 2u);
  INST_rv_core_rf_4.dump_state(indent + 2u);
  INST_rv_core_rf_5.dump_state(indent + 2u);
  INST_rv_core_rf_6.dump_state(indent + 2u);
  INST_rv_core_rf_7.dump_state(indent + 2u);
  INST_rv_core_rf_8.dump_state(indent + 2u);
  INST_rv_core_rf_9.dump_state(indent + 2u);
  INST_rv_core_rv1.dump_state(indent + 2u);
  INST_rv_core_rv2.dump_state(indent + 2u);
  INST_rv_core_rvd.dump_state(indent + 2u);
  INST_rv_core_squashed.dump_state(indent + 2u);
  INST_rv_core_starting.dump_state(indent + 2u);
  INST_rv_core_state.dump_state(indent + 2u);
  INST_rv_core_toDmem_rv.dump_state(indent + 2u);
  INST_rv_core_toImem_rv.dump_state(indent + 2u);
  INST_rv_core_toMMIO_rv.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mktop_bsv::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 153u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_fopen___d101", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d121", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d26", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_16_CONCAT_rv_core_pc_14_CONCAT_0___d115", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_dreq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d628", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_ireq_02_BITS_67_TO_32_03_CONCAT_IF_br_ETC___d606", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_mmioreq_first__52___d653", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h2255", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h910", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_cnt_1_whas____d10", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_cnt_2_whas____d11", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_cnt_3_whas____d13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_outData_ff_i_notEmpty____d4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_s1_5_BIT_0___d36", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterA_s1___d35", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_cnt_1_whas____d60", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_cnt_2_whas____d61", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_cnt_3_whas____d63", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_outData_ff_i_notEmpty____d54", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_s1_4_BIT_0___d85", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bram_serverAdapterB_s1___d84", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dreq___d624", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imm__h11045", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ireq___d602", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mmioreq_first____d652", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pc__h13044", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs1_val__h13042", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_88_BITS_11_TO_7_05_EQ_0___d466", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_88_BITS_11_TO_7___d305", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_88_BIT_31___d310", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_88_BIT_35___d295", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_88_BIT_36___d464", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d293", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst_88_BIT_6___d289", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_dInst___d288", 40u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromDmem_rv_port0__read____d620", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromDmem_rv_port1__read____d460", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromImem_rv_port0__read____d598", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromImem_rv_port1__read____d116", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromMMIO_rv_port0__read____d648", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_fromMMIO_rv_port1__read____d458", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_lfh___d102", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_mem_business_56_BITS_5_TO_3___d467", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_mem_business_56_BIT_0___d457", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_mem_business___d456", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_starting__h6914", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toDmem_rv_port0__read____d344", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toDmem_rv_port1__read__07_BITS_67_TO_0___d611", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toDmem_rv_port1__read____d607", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toImem_rv_port0__read____d103", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toImem_rv_port1__read__85_BITS_67_TO_0___d589", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toImem_rv_port1__read____d585", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toMMIO_rv_port0__read____d341", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_0___d646", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv_core_toMMIO_rv_port1__read____d629", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_0___d113", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11245", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11292", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11361", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11522", 21u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13692", 48u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1862", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h514", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h1764", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h416", 32u);
  num = INST_bram_memory.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt_2.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_cnt_3.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_beforeDeq.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_beforeEnq.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_dequeueing.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_enqw.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_outData_ff.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_s1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_s1_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterA_writeWithResp.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt_2.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_cnt_3.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_beforeDeq.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_beforeEnq.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_dequeueing.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_enqw.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_outData_ff.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_s1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_s1_1.dump_VCD_defs(num);
  num = INST_bram_serverAdapterB_writeWithResp.dump_VCD_defs(num);
  num = INST_cycle_count.dump_VCD_defs(num);
  num = INST_dreq.dump_VCD_defs(num);
  num = INST_ireq.dump_VCD_defs(num);
  num = INST_mmioreq.dump_VCD_defs(num);
  num = INST_rv_core_commit_id.dump_VCD_defs(num);
  num = INST_rv_core_current_id.dump_VCD_defs(num);
  num = INST_rv_core_dInst.dump_VCD_defs(num);
  num = INST_rv_core_fresh_id.dump_VCD_defs(num);
  num = INST_rv_core_fromDmem_rv.dump_VCD_defs(num);
  num = INST_rv_core_fromImem_rv.dump_VCD_defs(num);
  num = INST_rv_core_fromMMIO_rv.dump_VCD_defs(num);
  num = INST_rv_core_lfh.dump_VCD_defs(num);
  num = INST_rv_core_mem_business.dump_VCD_defs(num);
  num = INST_rv_core_pc.dump_VCD_defs(num);
  num = INST_rv_core_retired.dump_VCD_defs(num);
  num = INST_rv_core_rf_0.dump_VCD_defs(num);
  num = INST_rv_core_rf_1.dump_VCD_defs(num);
  num = INST_rv_core_rf_10.dump_VCD_defs(num);
  num = INST_rv_core_rf_11.dump_VCD_defs(num);
  num = INST_rv_core_rf_12.dump_VCD_defs(num);
  num = INST_rv_core_rf_13.dump_VCD_defs(num);
  num = INST_rv_core_rf_14.dump_VCD_defs(num);
  num = INST_rv_core_rf_15.dump_VCD_defs(num);
  num = INST_rv_core_rf_16.dump_VCD_defs(num);
  num = INST_rv_core_rf_17.dump_VCD_defs(num);
  num = INST_rv_core_rf_18.dump_VCD_defs(num);
  num = INST_rv_core_rf_19.dump_VCD_defs(num);
  num = INST_rv_core_rf_2.dump_VCD_defs(num);
  num = INST_rv_core_rf_20.dump_VCD_defs(num);
  num = INST_rv_core_rf_21.dump_VCD_defs(num);
  num = INST_rv_core_rf_22.dump_VCD_defs(num);
  num = INST_rv_core_rf_23.dump_VCD_defs(num);
  num = INST_rv_core_rf_24.dump_VCD_defs(num);
  num = INST_rv_core_rf_25.dump_VCD_defs(num);
  num = INST_rv_core_rf_26.dump_VCD_defs(num);
  num = INST_rv_core_rf_27.dump_VCD_defs(num);
  num = INST_rv_core_rf_28.dump_VCD_defs(num);
  num = INST_rv_core_rf_29.dump_VCD_defs(num);
  num = INST_rv_core_rf_3.dump_VCD_defs(num);
  num = INST_rv_core_rf_30.dump_VCD_defs(num);
  num = INST_rv_core_rf_31.dump_VCD_defs(num);
  num = INST_rv_core_rf_4.dump_VCD_defs(num);
  num = INST_rv_core_rf_5.dump_VCD_defs(num);
  num = INST_rv_core_rf_6.dump_VCD_defs(num);
  num = INST_rv_core_rf_7.dump_VCD_defs(num);
  num = INST_rv_core_rf_8.dump_VCD_defs(num);
  num = INST_rv_core_rf_9.dump_VCD_defs(num);
  num = INST_rv_core_rv1.dump_VCD_defs(num);
  num = INST_rv_core_rv2.dump_VCD_defs(num);
  num = INST_rv_core_rvd.dump_VCD_defs(num);
  num = INST_rv_core_squashed.dump_VCD_defs(num);
  num = INST_rv_core_starting.dump_VCD_defs(num);
  num = INST_rv_core_state.dump_VCD_defs(num);
  num = INST_rv_core_toDmem_rv.dump_VCD_defs(num);
  num = INST_rv_core_toImem_rv.dump_VCD_defs(num);
  num = INST_rv_core_toMMIO_rv.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mktop_bsv::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_bsv &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mktop_bsv::vcd_defs(tVCDDumpType dt, MOD_mktop_bsv &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 40u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 21u);
    vcd_write_x(sim_hdl, num++, 48u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297) != DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297, 3u);
	backing.DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297 = DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297;
      }
      ++num;
      if ((backing.DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353) != DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353, 1u);
	backing.DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353 = DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_fopen___d101) != DEF_TASK_fopen___d101)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_fopen___d101, 32u);
	backing.DEF_TASK_fopen___d101 = DEF_TASK_fopen___d101;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d121) != DEF__0_CONCAT_DONTCARE___d121)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d121, 69u);
	backing.DEF__0_CONCAT_DONTCARE___d121 = DEF__0_CONCAT_DONTCARE___d121;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d26) != DEF__0_CONCAT_DONTCARE___d26)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d26, 2u);
	backing.DEF__0_CONCAT_DONTCARE___d26 = DEF__0_CONCAT_DONTCARE___d26;
      }
      ++num;
      if ((backing.DEF__16_CONCAT_rv_core_pc_14_CONCAT_0___d115) != DEF__16_CONCAT_rv_core_pc_14_CONCAT_0___d115)
      {
	vcd_write_val(sim_hdl, num, DEF__16_CONCAT_rv_core_pc_14_CONCAT_0___d115, 69u);
	backing.DEF__16_CONCAT_rv_core_pc_14_CONCAT_0___d115 = DEF__16_CONCAT_rv_core_pc_14_CONCAT_0___d115;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373) != DEF__1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373, 69u);
	backing.DEF__1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373 = DEF__1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_dreq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d628) != DEF__1_CONCAT_dreq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d628)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_dreq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d628, 69u);
	backing.DEF__1_CONCAT_dreq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d628 = DEF__1_CONCAT_dreq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d628;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_ireq_02_BITS_67_TO_32_03_CONCAT_IF_br_ETC___d606) != DEF__1_CONCAT_ireq_02_BITS_67_TO_32_03_CONCAT_IF_br_ETC___d606)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_ireq_02_BITS_67_TO_32_03_CONCAT_IF_br_ETC___d606, 69u);
	backing.DEF__1_CONCAT_ireq_02_BITS_67_TO_32_03_CONCAT_IF_br_ETC___d606 = DEF__1_CONCAT_ireq_02_BITS_67_TO_32_03_CONCAT_IF_br_ETC___d606;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_mmioreq_first__52___d653) != DEF__1_CONCAT_mmioreq_first__52___d653)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_mmioreq_first__52___d653, 69u);
	backing.DEF__1_CONCAT_mmioreq_first__52___d653 = DEF__1_CONCAT_mmioreq_first__52___d653;
      }
      ++num;
      if ((backing.DEF_b__h2255) != DEF_b__h2255)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h2255, 3u);
	backing.DEF_b__h2255 = DEF_b__h2255;
      }
      ++num;
      if ((backing.DEF_b__h910) != DEF_b__h910)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h910, 3u);
	backing.DEF_b__h910 = DEF_b__h910;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_cnt_1_whas____d10) != DEF_bram_serverAdapterA_cnt_1_whas____d10)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_cnt_1_whas____d10, 1u);
	backing.DEF_bram_serverAdapterA_cnt_1_whas____d10 = DEF_bram_serverAdapterA_cnt_1_whas____d10;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_cnt_2_whas____d11) != DEF_bram_serverAdapterA_cnt_2_whas____d11)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_cnt_2_whas____d11, 1u);
	backing.DEF_bram_serverAdapterA_cnt_2_whas____d11 = DEF_bram_serverAdapterA_cnt_2_whas____d11;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_cnt_3_whas____d13) != DEF_bram_serverAdapterA_cnt_3_whas____d13)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_cnt_3_whas____d13, 1u);
	backing.DEF_bram_serverAdapterA_cnt_3_whas____d13 = DEF_bram_serverAdapterA_cnt_3_whas____d13;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4) != DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4, 1u);
	backing.DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4 = DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_s1_5_BIT_0___d36) != DEF_bram_serverAdapterA_s1_5_BIT_0___d36)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_s1_5_BIT_0___d36, 1u);
	backing.DEF_bram_serverAdapterA_s1_5_BIT_0___d36 = DEF_bram_serverAdapterA_s1_5_BIT_0___d36;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterA_s1___d35) != DEF_bram_serverAdapterA_s1___d35)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterA_s1___d35, 2u);
	backing.DEF_bram_serverAdapterA_s1___d35 = DEF_bram_serverAdapterA_s1___d35;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_cnt_1_whas____d60) != DEF_bram_serverAdapterB_cnt_1_whas____d60)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_cnt_1_whas____d60, 1u);
	backing.DEF_bram_serverAdapterB_cnt_1_whas____d60 = DEF_bram_serverAdapterB_cnt_1_whas____d60;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_cnt_2_whas____d61) != DEF_bram_serverAdapterB_cnt_2_whas____d61)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_cnt_2_whas____d61, 1u);
	backing.DEF_bram_serverAdapterB_cnt_2_whas____d61 = DEF_bram_serverAdapterB_cnt_2_whas____d61;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_cnt_3_whas____d63) != DEF_bram_serverAdapterB_cnt_3_whas____d63)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_cnt_3_whas____d63, 1u);
	backing.DEF_bram_serverAdapterB_cnt_3_whas____d63 = DEF_bram_serverAdapterB_cnt_3_whas____d63;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54) != DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54, 1u);
	backing.DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54 = DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_s1_4_BIT_0___d85) != DEF_bram_serverAdapterB_s1_4_BIT_0___d85)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_s1_4_BIT_0___d85, 1u);
	backing.DEF_bram_serverAdapterB_s1_4_BIT_0___d85 = DEF_bram_serverAdapterB_s1_4_BIT_0___d85;
      }
      ++num;
      if ((backing.DEF_bram_serverAdapterB_s1___d84) != DEF_bram_serverAdapterB_s1___d84)
      {
	vcd_write_val(sim_hdl, num, DEF_bram_serverAdapterB_s1___d84, 2u);
	backing.DEF_bram_serverAdapterB_s1___d84 = DEF_bram_serverAdapterB_s1___d84;
      }
      ++num;
      if ((backing.DEF_dreq___d624) != DEF_dreq___d624)
      {
	vcd_write_val(sim_hdl, num, DEF_dreq___d624, 68u);
	backing.DEF_dreq___d624 = DEF_dreq___d624;
      }
      ++num;
      if ((backing.DEF_imm__h11045) != DEF_imm__h11045)
      {
	vcd_write_val(sim_hdl, num, DEF_imm__h11045, 32u);
	backing.DEF_imm__h11045 = DEF_imm__h11045;
      }
      ++num;
      if ((backing.DEF_ireq___d602) != DEF_ireq___d602)
      {
	vcd_write_val(sim_hdl, num, DEF_ireq___d602, 68u);
	backing.DEF_ireq___d602 = DEF_ireq___d602;
      }
      ++num;
      if ((backing.DEF_mmioreq_first____d652) != DEF_mmioreq_first____d652)
      {
	vcd_write_val(sim_hdl, num, DEF_mmioreq_first____d652, 68u);
	backing.DEF_mmioreq_first____d652 = DEF_mmioreq_first____d652;
      }
      ++num;
      if ((backing.DEF_pc__h13044) != DEF_pc__h13044)
      {
	vcd_write_val(sim_hdl, num, DEF_pc__h13044, 32u);
	backing.DEF_pc__h13044 = DEF_pc__h13044;
      }
      ++num;
      if ((backing.DEF_rs1_val__h13042) != DEF_rs1_val__h13042)
      {
	vcd_write_val(sim_hdl, num, DEF_rs1_val__h13042, 32u);
	backing.DEF_rs1_val__h13042 = DEF_rs1_val__h13042;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0___d466) != DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0___d466)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0___d466, 1u);
	backing.DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0___d466 = DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0___d466;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_88_BITS_11_TO_7___d305) != DEF_rv_core_dInst_88_BITS_11_TO_7___d305)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_88_BITS_11_TO_7___d305, 5u);
	backing.DEF_rv_core_dInst_88_BITS_11_TO_7___d305 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291) != DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291, 1u);
	backing.DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291 = DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_88_BIT_31___d310) != DEF_rv_core_dInst_88_BIT_31___d310)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_88_BIT_31___d310, 1u);
	backing.DEF_rv_core_dInst_88_BIT_31___d310 = DEF_rv_core_dInst_88_BIT_31___d310;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_88_BIT_35___d295) != DEF_rv_core_dInst_88_BIT_35___d295)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_88_BIT_35___d295, 1u);
	backing.DEF_rv_core_dInst_88_BIT_35___d295 = DEF_rv_core_dInst_88_BIT_35___d295;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_88_BIT_36___d464) != DEF_rv_core_dInst_88_BIT_36___d464)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_88_BIT_36___d464, 1u);
	backing.DEF_rv_core_dInst_88_BIT_36___d464 = DEF_rv_core_dInst_88_BIT_36___d464;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d293) != DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d293)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d293, 1u);
	backing.DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d293 = DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d293;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst_88_BIT_6___d289) != DEF_rv_core_dInst_88_BIT_6___d289)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst_88_BIT_6___d289, 1u);
	backing.DEF_rv_core_dInst_88_BIT_6___d289 = DEF_rv_core_dInst_88_BIT_6___d289;
      }
      ++num;
      if ((backing.DEF_rv_core_dInst___d288) != DEF_rv_core_dInst___d288)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_dInst___d288, 40u);
	backing.DEF_rv_core_dInst___d288 = DEF_rv_core_dInst___d288;
      }
      ++num;
      if ((backing.DEF_rv_core_fromDmem_rv_port0__read____d620) != DEF_rv_core_fromDmem_rv_port0__read____d620)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromDmem_rv_port0__read____d620, 69u);
	backing.DEF_rv_core_fromDmem_rv_port0__read____d620 = DEF_rv_core_fromDmem_rv_port0__read____d620;
      }
      ++num;
      if ((backing.DEF_rv_core_fromDmem_rv_port1__read____d460) != DEF_rv_core_fromDmem_rv_port1__read____d460)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromDmem_rv_port1__read____d460, 69u);
	backing.DEF_rv_core_fromDmem_rv_port1__read____d460 = DEF_rv_core_fromDmem_rv_port1__read____d460;
      }
      ++num;
      if ((backing.DEF_rv_core_fromImem_rv_port0__read____d598) != DEF_rv_core_fromImem_rv_port0__read____d598)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromImem_rv_port0__read____d598, 69u);
	backing.DEF_rv_core_fromImem_rv_port0__read____d598 = DEF_rv_core_fromImem_rv_port0__read____d598;
      }
      ++num;
      if ((backing.DEF_rv_core_fromImem_rv_port1__read____d116) != DEF_rv_core_fromImem_rv_port1__read____d116)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromImem_rv_port1__read____d116, 69u);
	backing.DEF_rv_core_fromImem_rv_port1__read____d116 = DEF_rv_core_fromImem_rv_port1__read____d116;
      }
      ++num;
      if ((backing.DEF_rv_core_fromMMIO_rv_port0__read____d648) != DEF_rv_core_fromMMIO_rv_port0__read____d648)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromMMIO_rv_port0__read____d648, 69u);
	backing.DEF_rv_core_fromMMIO_rv_port0__read____d648 = DEF_rv_core_fromMMIO_rv_port0__read____d648;
      }
      ++num;
      if ((backing.DEF_rv_core_fromMMIO_rv_port1__read____d458) != DEF_rv_core_fromMMIO_rv_port1__read____d458)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_fromMMIO_rv_port1__read____d458, 69u);
	backing.DEF_rv_core_fromMMIO_rv_port1__read____d458 = DEF_rv_core_fromMMIO_rv_port1__read____d458;
      }
      ++num;
      if ((backing.DEF_rv_core_lfh___d102) != DEF_rv_core_lfh___d102)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_lfh___d102, 32u);
	backing.DEF_rv_core_lfh___d102 = DEF_rv_core_lfh___d102;
      }
      ++num;
      if ((backing.DEF_rv_core_mem_business_56_BITS_5_TO_3___d467) != DEF_rv_core_mem_business_56_BITS_5_TO_3___d467)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_mem_business_56_BITS_5_TO_3___d467, 3u);
	backing.DEF_rv_core_mem_business_56_BITS_5_TO_3___d467 = DEF_rv_core_mem_business_56_BITS_5_TO_3___d467;
      }
      ++num;
      if ((backing.DEF_rv_core_mem_business_56_BIT_0___d457) != DEF_rv_core_mem_business_56_BIT_0___d457)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_mem_business_56_BIT_0___d457, 1u);
	backing.DEF_rv_core_mem_business_56_BIT_0___d457 = DEF_rv_core_mem_business_56_BIT_0___d457;
      }
      ++num;
      if ((backing.DEF_rv_core_mem_business___d456) != DEF_rv_core_mem_business___d456)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_mem_business___d456, 6u);
	backing.DEF_rv_core_mem_business___d456 = DEF_rv_core_mem_business___d456;
      }
      ++num;
      if ((backing.DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334) != DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334, 32u);
	backing.DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334 = DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334;
      }
      ++num;
      if ((backing.DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335) != DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335, 30u);
	backing.DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335 = DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335;
      }
      ++num;
      if ((backing.DEF_rv_core_starting__h6914) != DEF_rv_core_starting__h6914)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_starting__h6914, 1u);
	backing.DEF_rv_core_starting__h6914 = DEF_rv_core_starting__h6914;
      }
      ++num;
      if ((backing.DEF_rv_core_toDmem_rv_port0__read____d344) != DEF_rv_core_toDmem_rv_port0__read____d344)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toDmem_rv_port0__read____d344, 69u);
	backing.DEF_rv_core_toDmem_rv_port0__read____d344 = DEF_rv_core_toDmem_rv_port0__read____d344;
      }
      ++num;
      if ((backing.DEF_rv_core_toDmem_rv_port1__read__07_BITS_67_TO_0___d611) != DEF_rv_core_toDmem_rv_port1__read__07_BITS_67_TO_0___d611)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toDmem_rv_port1__read__07_BITS_67_TO_0___d611, 68u);
	backing.DEF_rv_core_toDmem_rv_port1__read__07_BITS_67_TO_0___d611 = DEF_rv_core_toDmem_rv_port1__read__07_BITS_67_TO_0___d611;
      }
      ++num;
      if ((backing.DEF_rv_core_toDmem_rv_port1__read____d607) != DEF_rv_core_toDmem_rv_port1__read____d607)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toDmem_rv_port1__read____d607, 69u);
	backing.DEF_rv_core_toDmem_rv_port1__read____d607 = DEF_rv_core_toDmem_rv_port1__read____d607;
      }
      ++num;
      if ((backing.DEF_rv_core_toImem_rv_port0__read____d103) != DEF_rv_core_toImem_rv_port0__read____d103)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toImem_rv_port0__read____d103, 69u);
	backing.DEF_rv_core_toImem_rv_port0__read____d103 = DEF_rv_core_toImem_rv_port0__read____d103;
      }
      ++num;
      if ((backing.DEF_rv_core_toImem_rv_port1__read__85_BITS_67_TO_0___d589) != DEF_rv_core_toImem_rv_port1__read__85_BITS_67_TO_0___d589)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toImem_rv_port1__read__85_BITS_67_TO_0___d589, 68u);
	backing.DEF_rv_core_toImem_rv_port1__read__85_BITS_67_TO_0___d589 = DEF_rv_core_toImem_rv_port1__read__85_BITS_67_TO_0___d589;
      }
      ++num;
      if ((backing.DEF_rv_core_toImem_rv_port1__read____d585) != DEF_rv_core_toImem_rv_port1__read____d585)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toImem_rv_port1__read____d585, 69u);
	backing.DEF_rv_core_toImem_rv_port1__read____d585 = DEF_rv_core_toImem_rv_port1__read____d585;
      }
      ++num;
      if ((backing.DEF_rv_core_toMMIO_rv_port0__read____d341) != DEF_rv_core_toMMIO_rv_port0__read____d341)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toMMIO_rv_port0__read____d341, 69u);
	backing.DEF_rv_core_toMMIO_rv_port0__read____d341 = DEF_rv_core_toMMIO_rv_port0__read____d341;
      }
      ++num;
      if ((backing.DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_0___d646) != DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_0___d646)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_0___d646, 68u);
	backing.DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_0___d646 = DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_0___d646;
      }
      ++num;
      if ((backing.DEF_rv_core_toMMIO_rv_port1__read____d629) != DEF_rv_core_toMMIO_rv_port1__read____d629)
      {
	vcd_write_val(sim_hdl, num, DEF_rv_core_toMMIO_rv_port1__read____d629, 69u);
	backing.DEF_rv_core_toMMIO_rv_port1__read____d629 = DEF_rv_core_toMMIO_rv_port1__read____d629;
      }
      ++num;
      if ((backing.DEF_signed_0___d113) != DEF_signed_0___d113)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_0___d113, 32u);
	backing.DEF_signed_0___d113 = DEF_signed_0___d113;
      }
      ++num;
      if ((backing.DEF_x__h11245) != DEF_x__h11245)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11245, 12u);
	backing.DEF_x__h11245 = DEF_x__h11245;
      }
      ++num;
      if ((backing.DEF_x__h11292) != DEF_x__h11292)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11292, 12u);
	backing.DEF_x__h11292 = DEF_x__h11292;
      }
      ++num;
      if ((backing.DEF_x__h11361) != DEF_x__h11361)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11361, 13u);
	backing.DEF_x__h11361 = DEF_x__h11361;
      }
      ++num;
      if ((backing.DEF_x__h11522) != DEF_x__h11522)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11522, 21u);
	backing.DEF_x__h11522 = DEF_x__h11522;
      }
      ++num;
      if ((backing.DEF_x__h13692) != DEF_x__h13692)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13692, 48u);
	backing.DEF_x__h13692 = DEF_x__h13692;
      }
      ++num;
      if ((backing.DEF_x__h1862) != DEF_x__h1862)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1862, 32u);
	backing.DEF_x__h1862 = DEF_x__h1862;
      }
      ++num;
      if ((backing.DEF_x__h514) != DEF_x__h514)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h514, 32u);
	backing.DEF_x__h514 = DEF_x__h514;
      }
      ++num;
      if ((backing.DEF_x_wget__h1764) != DEF_x_wget__h1764)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h1764, 32u);
	backing.DEF_x_wget__h1764 = DEF_x_wget__h1764;
      }
      ++num;
      if ((backing.DEF_x_wget__h416) != DEF_x_wget__h416)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h416, 32u);
	backing.DEF_x_wget__h416 = DEF_x_wget__h416;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297, 3u);
      backing.DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297 = DEF_IF_rv_core_dInst_88_BIT_35_95_THEN_rv_core_dIn_ETC___d297;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353, 1u);
      backing.DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353 = DEF_NOT_rv_core_dInst_88_BIT_6_89_52_AND_rv_core_d_ETC___d353;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_fopen___d101, 32u);
      backing.DEF_TASK_fopen___d101 = DEF_TASK_fopen___d101;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d121, 69u);
      backing.DEF__0_CONCAT_DONTCARE___d121 = DEF__0_CONCAT_DONTCARE___d121;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d26, 2u);
      backing.DEF__0_CONCAT_DONTCARE___d26 = DEF__0_CONCAT_DONTCARE___d26;
      vcd_write_val(sim_hdl, num++, DEF__16_CONCAT_rv_core_pc_14_CONCAT_0___d115, 69u);
      backing.DEF__16_CONCAT_rv_core_pc_14_CONCAT_0___d115 = DEF__16_CONCAT_rv_core_pc_14_CONCAT_0___d115;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373, 69u);
      backing.DEF__1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373 = DEF__1_CONCAT_IF_rv_core_dInst_88_BIT_5_55_THEN_IF__ETC___d373;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_dreq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d628, 69u);
      backing.DEF__1_CONCAT_dreq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d628 = DEF__1_CONCAT_dreq_24_BITS_67_TO_32_25_CONCAT_IF_br_ETC___d628;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_ireq_02_BITS_67_TO_32_03_CONCAT_IF_br_ETC___d606, 69u);
      backing.DEF__1_CONCAT_ireq_02_BITS_67_TO_32_03_CONCAT_IF_br_ETC___d606 = DEF__1_CONCAT_ireq_02_BITS_67_TO_32_03_CONCAT_IF_br_ETC___d606;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_mmioreq_first__52___d653, 69u);
      backing.DEF__1_CONCAT_mmioreq_first__52___d653 = DEF__1_CONCAT_mmioreq_first__52___d653;
      vcd_write_val(sim_hdl, num++, DEF_b__h2255, 3u);
      backing.DEF_b__h2255 = DEF_b__h2255;
      vcd_write_val(sim_hdl, num++, DEF_b__h910, 3u);
      backing.DEF_b__h910 = DEF_b__h910;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_cnt_1_whas____d10, 1u);
      backing.DEF_bram_serverAdapterA_cnt_1_whas____d10 = DEF_bram_serverAdapterA_cnt_1_whas____d10;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_cnt_2_whas____d11, 1u);
      backing.DEF_bram_serverAdapterA_cnt_2_whas____d11 = DEF_bram_serverAdapterA_cnt_2_whas____d11;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_cnt_3_whas____d13, 1u);
      backing.DEF_bram_serverAdapterA_cnt_3_whas____d13 = DEF_bram_serverAdapterA_cnt_3_whas____d13;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4, 1u);
      backing.DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4 = DEF_bram_serverAdapterA_outData_ff_i_notEmpty____d4;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_s1_5_BIT_0___d36, 1u);
      backing.DEF_bram_serverAdapterA_s1_5_BIT_0___d36 = DEF_bram_serverAdapterA_s1_5_BIT_0___d36;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterA_s1___d35, 2u);
      backing.DEF_bram_serverAdapterA_s1___d35 = DEF_bram_serverAdapterA_s1___d35;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_cnt_1_whas____d60, 1u);
      backing.DEF_bram_serverAdapterB_cnt_1_whas____d60 = DEF_bram_serverAdapterB_cnt_1_whas____d60;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_cnt_2_whas____d61, 1u);
      backing.DEF_bram_serverAdapterB_cnt_2_whas____d61 = DEF_bram_serverAdapterB_cnt_2_whas____d61;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_cnt_3_whas____d63, 1u);
      backing.DEF_bram_serverAdapterB_cnt_3_whas____d63 = DEF_bram_serverAdapterB_cnt_3_whas____d63;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54, 1u);
      backing.DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54 = DEF_bram_serverAdapterB_outData_ff_i_notEmpty____d54;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_s1_4_BIT_0___d85, 1u);
      backing.DEF_bram_serverAdapterB_s1_4_BIT_0___d85 = DEF_bram_serverAdapterB_s1_4_BIT_0___d85;
      vcd_write_val(sim_hdl, num++, DEF_bram_serverAdapterB_s1___d84, 2u);
      backing.DEF_bram_serverAdapterB_s1___d84 = DEF_bram_serverAdapterB_s1___d84;
      vcd_write_val(sim_hdl, num++, DEF_dreq___d624, 68u);
      backing.DEF_dreq___d624 = DEF_dreq___d624;
      vcd_write_val(sim_hdl, num++, DEF_imm__h11045, 32u);
      backing.DEF_imm__h11045 = DEF_imm__h11045;
      vcd_write_val(sim_hdl, num++, DEF_ireq___d602, 68u);
      backing.DEF_ireq___d602 = DEF_ireq___d602;
      vcd_write_val(sim_hdl, num++, DEF_mmioreq_first____d652, 68u);
      backing.DEF_mmioreq_first____d652 = DEF_mmioreq_first____d652;
      vcd_write_val(sim_hdl, num++, DEF_pc__h13044, 32u);
      backing.DEF_pc__h13044 = DEF_pc__h13044;
      vcd_write_val(sim_hdl, num++, DEF_rs1_val__h13042, 32u);
      backing.DEF_rs1_val__h13042 = DEF_rs1_val__h13042;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0___d466, 1u);
      backing.DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0___d466 = DEF_rv_core_dInst_88_BITS_11_TO_7_05_EQ_0___d466;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_88_BITS_11_TO_7___d305, 5u);
      backing.DEF_rv_core_dInst_88_BITS_11_TO_7___d305 = DEF_rv_core_dInst_88_BITS_11_TO_7___d305;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291, 1u);
      backing.DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291 = DEF_rv_core_dInst_88_BITS_4_TO_3_90_EQ_0b0___d291;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_88_BIT_31___d310, 1u);
      backing.DEF_rv_core_dInst_88_BIT_31___d310 = DEF_rv_core_dInst_88_BIT_31___d310;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_88_BIT_35___d295, 1u);
      backing.DEF_rv_core_dInst_88_BIT_35___d295 = DEF_rv_core_dInst_88_BIT_35___d295;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_88_BIT_36___d464, 1u);
      backing.DEF_rv_core_dInst_88_BIT_36___d464 = DEF_rv_core_dInst_88_BIT_36___d464;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d293, 1u);
      backing.DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d293 = DEF_rv_core_dInst_88_BIT_6_89_OR_NOT_rv_core_dInst_ETC___d293;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst_88_BIT_6___d289, 1u);
      backing.DEF_rv_core_dInst_88_BIT_6___d289 = DEF_rv_core_dInst_88_BIT_6___d289;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_dInst___d288, 40u);
      backing.DEF_rv_core_dInst___d288 = DEF_rv_core_dInst___d288;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromDmem_rv_port0__read____d620, 69u);
      backing.DEF_rv_core_fromDmem_rv_port0__read____d620 = DEF_rv_core_fromDmem_rv_port0__read____d620;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromDmem_rv_port1__read____d460, 69u);
      backing.DEF_rv_core_fromDmem_rv_port1__read____d460 = DEF_rv_core_fromDmem_rv_port1__read____d460;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromImem_rv_port0__read____d598, 69u);
      backing.DEF_rv_core_fromImem_rv_port0__read____d598 = DEF_rv_core_fromImem_rv_port0__read____d598;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromImem_rv_port1__read____d116, 69u);
      backing.DEF_rv_core_fromImem_rv_port1__read____d116 = DEF_rv_core_fromImem_rv_port1__read____d116;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromMMIO_rv_port0__read____d648, 69u);
      backing.DEF_rv_core_fromMMIO_rv_port0__read____d648 = DEF_rv_core_fromMMIO_rv_port0__read____d648;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_fromMMIO_rv_port1__read____d458, 69u);
      backing.DEF_rv_core_fromMMIO_rv_port1__read____d458 = DEF_rv_core_fromMMIO_rv_port1__read____d458;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_lfh___d102, 32u);
      backing.DEF_rv_core_lfh___d102 = DEF_rv_core_lfh___d102;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_mem_business_56_BITS_5_TO_3___d467, 3u);
      backing.DEF_rv_core_mem_business_56_BITS_5_TO_3___d467 = DEF_rv_core_mem_business_56_BITS_5_TO_3___d467;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_mem_business_56_BIT_0___d457, 1u);
      backing.DEF_rv_core_mem_business_56_BIT_0___d457 = DEF_rv_core_mem_business_56_BIT_0___d457;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_mem_business___d456, 6u);
      backing.DEF_rv_core_mem_business___d456 = DEF_rv_core_mem_business___d456;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334, 32u);
      backing.DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334 = DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d334;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335, 30u);
      backing.DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335 = DEF_rv_core_rv1_94_PLUS_IF_rv_core_dInst_88_BIT_35_ETC___d335;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_starting__h6914, 1u);
      backing.DEF_rv_core_starting__h6914 = DEF_rv_core_starting__h6914;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toDmem_rv_port0__read____d344, 69u);
      backing.DEF_rv_core_toDmem_rv_port0__read____d344 = DEF_rv_core_toDmem_rv_port0__read____d344;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toDmem_rv_port1__read__07_BITS_67_TO_0___d611, 68u);
      backing.DEF_rv_core_toDmem_rv_port1__read__07_BITS_67_TO_0___d611 = DEF_rv_core_toDmem_rv_port1__read__07_BITS_67_TO_0___d611;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toDmem_rv_port1__read____d607, 69u);
      backing.DEF_rv_core_toDmem_rv_port1__read____d607 = DEF_rv_core_toDmem_rv_port1__read____d607;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toImem_rv_port0__read____d103, 69u);
      backing.DEF_rv_core_toImem_rv_port0__read____d103 = DEF_rv_core_toImem_rv_port0__read____d103;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toImem_rv_port1__read__85_BITS_67_TO_0___d589, 68u);
      backing.DEF_rv_core_toImem_rv_port1__read__85_BITS_67_TO_0___d589 = DEF_rv_core_toImem_rv_port1__read__85_BITS_67_TO_0___d589;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toImem_rv_port1__read____d585, 69u);
      backing.DEF_rv_core_toImem_rv_port1__read____d585 = DEF_rv_core_toImem_rv_port1__read____d585;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toMMIO_rv_port0__read____d341, 69u);
      backing.DEF_rv_core_toMMIO_rv_port0__read____d341 = DEF_rv_core_toMMIO_rv_port0__read____d341;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_0___d646, 68u);
      backing.DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_0___d646 = DEF_rv_core_toMMIO_rv_port1__read__29_BITS_67_TO_0___d646;
      vcd_write_val(sim_hdl, num++, DEF_rv_core_toMMIO_rv_port1__read____d629, 69u);
      backing.DEF_rv_core_toMMIO_rv_port1__read____d629 = DEF_rv_core_toMMIO_rv_port1__read____d629;
      vcd_write_val(sim_hdl, num++, DEF_signed_0___d113, 32u);
      backing.DEF_signed_0___d113 = DEF_signed_0___d113;
      vcd_write_val(sim_hdl, num++, DEF_x__h11245, 12u);
      backing.DEF_x__h11245 = DEF_x__h11245;
      vcd_write_val(sim_hdl, num++, DEF_x__h11292, 12u);
      backing.DEF_x__h11292 = DEF_x__h11292;
      vcd_write_val(sim_hdl, num++, DEF_x__h11361, 13u);
      backing.DEF_x__h11361 = DEF_x__h11361;
      vcd_write_val(sim_hdl, num++, DEF_x__h11522, 21u);
      backing.DEF_x__h11522 = DEF_x__h11522;
      vcd_write_val(sim_hdl, num++, DEF_x__h13692, 48u);
      backing.DEF_x__h13692 = DEF_x__h13692;
      vcd_write_val(sim_hdl, num++, DEF_x__h1862, 32u);
      backing.DEF_x__h1862 = DEF_x__h1862;
      vcd_write_val(sim_hdl, num++, DEF_x__h514, 32u);
      backing.DEF_x__h514 = DEF_x__h514;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h1764, 32u);
      backing.DEF_x_wget__h1764 = DEF_x_wget__h1764;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h416, 32u);
      backing.DEF_x_wget__h416 = DEF_x_wget__h416;
    }
}

void MOD_mktop_bsv::vcd_prims(tVCDDumpType dt, MOD_mktop_bsv &backing)
{
  INST_bram_memory.dump_VCD(dt, backing.INST_bram_memory);
  INST_bram_serverAdapterA_cnt.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt);
  INST_bram_serverAdapterA_cnt_1.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt_1);
  INST_bram_serverAdapterA_cnt_2.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt_2);
  INST_bram_serverAdapterA_cnt_3.dump_VCD(dt, backing.INST_bram_serverAdapterA_cnt_3);
  INST_bram_serverAdapterA_outData_beforeDeq.dump_VCD(dt,
						      backing.INST_bram_serverAdapterA_outData_beforeDeq);
  INST_bram_serverAdapterA_outData_beforeEnq.dump_VCD(dt,
						      backing.INST_bram_serverAdapterA_outData_beforeEnq);
  INST_bram_serverAdapterA_outData_dequeueing.dump_VCD(dt,
						       backing.INST_bram_serverAdapterA_outData_dequeueing);
  INST_bram_serverAdapterA_outData_enqw.dump_VCD(dt, backing.INST_bram_serverAdapterA_outData_enqw);
  INST_bram_serverAdapterA_outData_ff.dump_VCD(dt, backing.INST_bram_serverAdapterA_outData_ff);
  INST_bram_serverAdapterA_s1.dump_VCD(dt, backing.INST_bram_serverAdapterA_s1);
  INST_bram_serverAdapterA_s1_1.dump_VCD(dt, backing.INST_bram_serverAdapterA_s1_1);
  INST_bram_serverAdapterA_writeWithResp.dump_VCD(dt, backing.INST_bram_serverAdapterA_writeWithResp);
  INST_bram_serverAdapterB_cnt.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt);
  INST_bram_serverAdapterB_cnt_1.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt_1);
  INST_bram_serverAdapterB_cnt_2.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt_2);
  INST_bram_serverAdapterB_cnt_3.dump_VCD(dt, backing.INST_bram_serverAdapterB_cnt_3);
  INST_bram_serverAdapterB_outData_beforeDeq.dump_VCD(dt,
						      backing.INST_bram_serverAdapterB_outData_beforeDeq);
  INST_bram_serverAdapterB_outData_beforeEnq.dump_VCD(dt,
						      backing.INST_bram_serverAdapterB_outData_beforeEnq);
  INST_bram_serverAdapterB_outData_dequeueing.dump_VCD(dt,
						       backing.INST_bram_serverAdapterB_outData_dequeueing);
  INST_bram_serverAdapterB_outData_enqw.dump_VCD(dt, backing.INST_bram_serverAdapterB_outData_enqw);
  INST_bram_serverAdapterB_outData_ff.dump_VCD(dt, backing.INST_bram_serverAdapterB_outData_ff);
  INST_bram_serverAdapterB_s1.dump_VCD(dt, backing.INST_bram_serverAdapterB_s1);
  INST_bram_serverAdapterB_s1_1.dump_VCD(dt, backing.INST_bram_serverAdapterB_s1_1);
  INST_bram_serverAdapterB_writeWithResp.dump_VCD(dt, backing.INST_bram_serverAdapterB_writeWithResp);
  INST_cycle_count.dump_VCD(dt, backing.INST_cycle_count);
  INST_dreq.dump_VCD(dt, backing.INST_dreq);
  INST_ireq.dump_VCD(dt, backing.INST_ireq);
  INST_mmioreq.dump_VCD(dt, backing.INST_mmioreq);
  INST_rv_core_commit_id.dump_VCD(dt, backing.INST_rv_core_commit_id);
  INST_rv_core_current_id.dump_VCD(dt, backing.INST_rv_core_current_id);
  INST_rv_core_dInst.dump_VCD(dt, backing.INST_rv_core_dInst);
  INST_rv_core_fresh_id.dump_VCD(dt, backing.INST_rv_core_fresh_id);
  INST_rv_core_fromDmem_rv.dump_VCD(dt, backing.INST_rv_core_fromDmem_rv);
  INST_rv_core_fromImem_rv.dump_VCD(dt, backing.INST_rv_core_fromImem_rv);
  INST_rv_core_fromMMIO_rv.dump_VCD(dt, backing.INST_rv_core_fromMMIO_rv);
  INST_rv_core_lfh.dump_VCD(dt, backing.INST_rv_core_lfh);
  INST_rv_core_mem_business.dump_VCD(dt, backing.INST_rv_core_mem_business);
  INST_rv_core_pc.dump_VCD(dt, backing.INST_rv_core_pc);
  INST_rv_core_retired.dump_VCD(dt, backing.INST_rv_core_retired);
  INST_rv_core_rf_0.dump_VCD(dt, backing.INST_rv_core_rf_0);
  INST_rv_core_rf_1.dump_VCD(dt, backing.INST_rv_core_rf_1);
  INST_rv_core_rf_10.dump_VCD(dt, backing.INST_rv_core_rf_10);
  INST_rv_core_rf_11.dump_VCD(dt, backing.INST_rv_core_rf_11);
  INST_rv_core_rf_12.dump_VCD(dt, backing.INST_rv_core_rf_12);
  INST_rv_core_rf_13.dump_VCD(dt, backing.INST_rv_core_rf_13);
  INST_rv_core_rf_14.dump_VCD(dt, backing.INST_rv_core_rf_14);
  INST_rv_core_rf_15.dump_VCD(dt, backing.INST_rv_core_rf_15);
  INST_rv_core_rf_16.dump_VCD(dt, backing.INST_rv_core_rf_16);
  INST_rv_core_rf_17.dump_VCD(dt, backing.INST_rv_core_rf_17);
  INST_rv_core_rf_18.dump_VCD(dt, backing.INST_rv_core_rf_18);
  INST_rv_core_rf_19.dump_VCD(dt, backing.INST_rv_core_rf_19);
  INST_rv_core_rf_2.dump_VCD(dt, backing.INST_rv_core_rf_2);
  INST_rv_core_rf_20.dump_VCD(dt, backing.INST_rv_core_rf_20);
  INST_rv_core_rf_21.dump_VCD(dt, backing.INST_rv_core_rf_21);
  INST_rv_core_rf_22.dump_VCD(dt, backing.INST_rv_core_rf_22);
  INST_rv_core_rf_23.dump_VCD(dt, backing.INST_rv_core_rf_23);
  INST_rv_core_rf_24.dump_VCD(dt, backing.INST_rv_core_rf_24);
  INST_rv_core_rf_25.dump_VCD(dt, backing.INST_rv_core_rf_25);
  INST_rv_core_rf_26.dump_VCD(dt, backing.INST_rv_core_rf_26);
  INST_rv_core_rf_27.dump_VCD(dt, backing.INST_rv_core_rf_27);
  INST_rv_core_rf_28.dump_VCD(dt, backing.INST_rv_core_rf_28);
  INST_rv_core_rf_29.dump_VCD(dt, backing.INST_rv_core_rf_29);
  INST_rv_core_rf_3.dump_VCD(dt, backing.INST_rv_core_rf_3);
  INST_rv_core_rf_30.dump_VCD(dt, backing.INST_rv_core_rf_30);
  INST_rv_core_rf_31.dump_VCD(dt, backing.INST_rv_core_rf_31);
  INST_rv_core_rf_4.dump_VCD(dt, backing.INST_rv_core_rf_4);
  INST_rv_core_rf_5.dump_VCD(dt, backing.INST_rv_core_rf_5);
  INST_rv_core_rf_6.dump_VCD(dt, backing.INST_rv_core_rf_6);
  INST_rv_core_rf_7.dump_VCD(dt, backing.INST_rv_core_rf_7);
  INST_rv_core_rf_8.dump_VCD(dt, backing.INST_rv_core_rf_8);
  INST_rv_core_rf_9.dump_VCD(dt, backing.INST_rv_core_rf_9);
  INST_rv_core_rv1.dump_VCD(dt, backing.INST_rv_core_rv1);
  INST_rv_core_rv2.dump_VCD(dt, backing.INST_rv_core_rv2);
  INST_rv_core_rvd.dump_VCD(dt, backing.INST_rv_core_rvd);
  INST_rv_core_squashed.dump_VCD(dt, backing.INST_rv_core_squashed);
  INST_rv_core_starting.dump_VCD(dt, backing.INST_rv_core_starting);
  INST_rv_core_state.dump_VCD(dt, backing.INST_rv_core_state);
  INST_rv_core_toDmem_rv.dump_VCD(dt, backing.INST_rv_core_toDmem_rv);
  INST_rv_core_toImem_rv.dump_VCD(dt, backing.INST_rv_core_toImem_rv);
  INST_rv_core_toMMIO_rv.dump_VCD(dt, backing.INST_rv_core_toMMIO_rv);
}
