
---------- Begin Simulation Statistics ----------
final_tick                                 1926056500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  20761                       # Simulator instruction rate (inst/s)
host_mem_usage                                1137872                       # Number of bytes of host memory used
host_op_rate                                    32140                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   328.95                       # Real time elapsed on the host
host_tick_rate                                5855153                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6829181                       # Number of instructions simulated
sim_ops                                      10572421                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001926                       # Number of seconds simulated
sim_ticks                                  1926056500                       # Number of ticks simulated
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups             245957                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect            2352                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted          244284                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits           119609                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups        245957                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses         126348                       # Number of indirect misses.
system.cpu00.branchPred.lookups                251907                       # Number of BP lookups
system.cpu00.branchPred.usedRAS                  3365                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted         2050                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads                 1133283                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 809585                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts            2428                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                   222211                       # Number of branches committed
system.cpu00.commit.bw_lim_events               23289                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls           568                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts        428804                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts             892520                       # Number of instructions committed
system.cpu00.commit.committedOps              1514664                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples      3730419                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.406031                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.532558                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      3456699     92.66%     92.66% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        20163      0.54%     93.20% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         9623      0.26%     93.46% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         9377      0.25%     93.71% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         2846      0.08%     93.79% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5       104422      2.80%     96.59% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          682      0.02%     96.61% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7       103318      2.77%     99.38% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        23289      0.62%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      3730419                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                    62810                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls               2080                       # Number of function calls committed.
system.cpu00.commit.int_insts                 1375573                       # Number of committed integer instructions.
system.cpu00.commit.loads                      160052                       # Number of loads committed
system.cpu00.commit.membars                       322                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass          375      0.02%      0.02% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu        1286030     84.91%     84.93% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          3263      0.22%     85.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv             21      0.00%     85.15% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd         9416      0.62%     85.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     85.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     85.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     85.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     85.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     85.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     85.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     85.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd            16      0.00%     85.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     85.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu         13424      0.89%     86.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     86.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt           342      0.02%     86.68% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc          393      0.03%     86.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     86.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     86.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     86.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     86.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     86.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     86.70% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd         9375      0.62%     87.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     87.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     87.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt         6282      0.41%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv           32      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     87.74% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        144041      9.51%     97.25% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        18144      1.20%     98.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead        16011      1.06%     99.50% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite         7499      0.50%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         1514664                       # Class of committed instruction
system.cpu00.commit.refs                       185695                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                    892520                       # Number of Instructions Simulated
system.cpu00.committedOps                     1514664                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             4.315997                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       4.315997                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles             3392206                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts              1989472                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles                  77655                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles                  296651                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles                 5209                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles               15279                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                    273482                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                         262                       # TLB misses on read requests
system.cpu00.dtb.wrAccesses                     44673                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                         101                       # TLB misses on write requests
system.cpu00.fetch.Branches                    251907                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines                   68850                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                     3668213                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes                1232                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                      1304195                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles                 83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu00.fetch.PendingTrapStallCycles          488                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles                 10418                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.branchRate                0.065394                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles           112971                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches           122974                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      0.338566                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples          3787000                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.563693                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.879142                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                3433592     90.67%     90.67% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   6014      0.16%     90.83% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  15117      0.40%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  15042      0.40%     91.62% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 104383      2.76%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  12488      0.33%     94.71% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   5848      0.15%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  17858      0.47%     95.34% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 176658      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            3787000                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads                  161701                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 127229                       # number of floating regfile writes
system.cpu00.idleCycles                         65114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts               3165                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches                 238479                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   0.489430                       # Inst execution rate
system.cpu00.iew.exec_refs                     298881                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                    44668                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles                 53961                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts              257083                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts              564                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts             135                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts              57235                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts           1947349                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts              254213                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            5104                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts             1885341                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents                   76                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents             1460068                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles                 5209                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles             1460210                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads          25058                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads        14758                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads        97031                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores        31592                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents           83                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect         3011                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect          154                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers                 1873775                       # num instructions consuming a value
system.cpu00.iew.wb_count                     1867223                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.739562                       # average fanout of values written-back
system.cpu00.iew.wb_producers                 1385773                       # num instructions producing a value
system.cpu00.iew.wb_rate                     0.484727                       # insts written-back per cycle
system.cpu00.iew.wb_sent                      1869786                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads                2207235                       # number of integer regfile reads
system.cpu00.int_regfile_writes               1368239                       # number of integer regfile writes
system.cpu00.ipc                             0.231696                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.231696                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass            1118      0.06%      0.06% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1486491     78.63%     78.69% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               9998      0.53%     79.22% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                  23      0.00%     79.22% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             27067      1.43%     80.65% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     80.65% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     80.65% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     80.65% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     80.65% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     80.65% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     80.65% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     80.65% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                 16      0.00%     80.65% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     80.65% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu              35296      1.87%     82.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     82.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                342      0.02%     82.54% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc               398      0.02%     82.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     82.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     82.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     82.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     82.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     82.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd         17553      0.93%     83.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt         11750      0.62%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv            32      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     84.11% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             205155     10.85%     94.96% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             33634      1.78%     96.74% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead         49932      2.64%     99.38% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite        11640      0.62%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              1890445                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses                154200                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads            308290                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses       138009                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes           313668                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                      5683                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.003006                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4779     84.09%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     84.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                  105      1.85%     85.94% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     85.94% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    2      0.04%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     85.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                  359      6.32%     92.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 392      6.90%     99.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead              20      0.35%     99.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite             26      0.46%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses              1740810                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads          7266109                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses      1729214                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes         2066444                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded                  1945919                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued                 1890445                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded              1430                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined        432684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued             826                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved          862                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined       233266                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples      3787000                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.499193                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.573485                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           3354417     88.58%     88.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             62634      1.65%     90.23% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60934      1.61%     91.84% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             35650      0.94%     92.78% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             22282      0.59%     93.37% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5            119420      3.15%     96.52% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             16089      0.42%     96.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7            108361      2.86%     99.81% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7213      0.19%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       3787000                       # Number of insts issued each cycle
system.cpu00.iq.rate                         0.490755                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.wrAccesses                     68933                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                         201                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads           34267                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          24949                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads             257083                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             57235                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads                778734                       # number of misc regfile reads
system.cpu00.numCycles                        3852114                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.rename.BlockCycles               1519274                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps             1862767                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents                 1698                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles                  86296                       # Number of cycles rename is idle
system.cpu00.rename.LQFullEvents              1821108                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.ROBFullEvents                 142                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups             4503533                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts              1966710                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands           2396827                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles                  303061                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents                28119                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles                 5209                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles             1850931                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps                 534060                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups          233715                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups        2301916                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles        22229                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts              127                       # count of serializing insts renamed
system.cpu00.rename.skidInsts                   92982                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts          124                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                    5615329                       # The number of ROB reads
system.cpu00.rob.rob_writes                   3943631                       # The number of ROB writes
system.cpu00.timesIdled                           690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                  85                       # Number of system calls
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups             128976                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect              97                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted          236916                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits           118621                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups        128976                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses          10355                       # Number of indirect misses.
system.cpu01.branchPred.lookups                237269                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                   102                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads                 1110655                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 800624                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts             150                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                   218501                       # Number of branches committed
system.cpu01.commit.bw_lim_events               14217                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts        372299                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts             867987                       # Number of instructions committed
system.cpu01.commit.committedOps              1451869                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples      3619955                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.401074                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.507270                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      3345184     92.41%     92.41% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        36005      0.99%     93.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3147      0.09%     93.49% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         2744      0.08%     93.57% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         8339      0.23%     93.80% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       108974      3.01%     96.81% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6           39      0.00%     96.81% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       101306      2.80%     99.61% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        14217      0.39%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      3619955                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                 10                       # Number of function calls committed.
system.cpu01.commit.int_insts                 1308257                       # Number of committed integer instructions.
system.cpu01.commit.loads                      149942                       # Number of loads committed
system.cpu01.commit.membars                         6                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        1248723     86.01%     86.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult          3127      0.22%     86.22% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              7      0.00%     86.22% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         9375      0.65%     86.87% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     86.87% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     86.87% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     86.87% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     86.87% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     86.87% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     86.87% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     86.87% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     86.87% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     86.87% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu         12500      0.86%     87.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     87.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     87.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     87.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     87.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     87.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     87.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     87.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     87.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     87.73% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd         9375      0.65%     88.38% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     88.38% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     88.38% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt         6250      0.43%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     88.81% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        134301      9.25%     98.06% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         6300      0.43%     98.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead        15641      1.08%     99.57% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite         6266      0.43%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         1451869                       # Class of committed instruction
system.cpu01.commit.refs                       162508                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                    867987                       # Number of Instructions Simulated
system.cpu01.committedOps                     1451869                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             4.226957                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       4.226957                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles             3319260                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts              1846529                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles                  45027                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles                  288384                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles                 2877                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles               12156                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                    241256                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu01.dtb.wrAccesses                     30127                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu01.fetch.Branches                    237269                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines                   69163                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                     3591103                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes                  22                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                      1235162                       # Number of instructions fetch has processed
system.cpu01.fetch.MiscStallCycles                 54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          325                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles                  5754                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.branchRate                0.064670                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles            73328                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches           118723                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      0.336653                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples          3667704                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.539367                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.830313                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                3329546     90.78%     90.78% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  12100      0.33%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  13599      0.37%     91.48% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  20862      0.57%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 101839      2.78%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   9108      0.25%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   3554      0.10%     95.17% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  14633      0.40%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 162463      4.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            3667704                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads                  156806                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                 126615                       # number of floating regfile writes
system.cpu01.idleCycles                          1240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts                174                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches                 231985                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   0.488345                       # Inst execution rate
system.cpu01.iew.exec_refs                     271392                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                    30127                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles                 45388                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts              240050                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts              15                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts              39644                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts           1828280                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts              241265                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             325                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts             1791712                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents             1364857                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles                 2877                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles             1364807                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads          22114                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads        14769                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads        90107                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores        27078                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect          170                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers                 1757820                       # num instructions consuming a value
system.cpu01.iew.wb_count                     1775204                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.755783                       # average fanout of values written-back
system.cpu01.iew.wb_producers                 1328531                       # num instructions producing a value
system.cpu01.iew.wb_rate                     0.483846                       # insts written-back per cycle
system.cpu01.iew.wb_sent                      1776866                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads                2046868                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1291464                       # number of integer regfile writes
system.cpu01.ipc                             0.236577                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.236577                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass              90      0.01%      0.01% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1419196     79.19%     79.20% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult               9799      0.55%     79.75% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   7      0.00%     79.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd             27162      1.52%     81.26% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     81.26% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     81.26% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     81.26% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     81.26% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     81.26% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     81.26% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     81.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     81.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     81.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu              34674      1.93%     83.20% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     83.20% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     83.20% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     83.20% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     83.20% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     83.20% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     83.20% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.20% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     83.20% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     83.20% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd         17738      0.99%     84.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     84.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     84.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt         11897      0.66%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     84.85% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead             191467     10.68%     95.54% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             19687      1.10%     96.63% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead         49871      2.78%     99.42% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite        10450      0.58%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              1792038                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses                151799                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads            303591                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses       135841                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes           311763                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                      1332                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.000743                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1311     98.42%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%     98.42% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    9      0.68%     99.10% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   5      0.38%     99.47% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead               3      0.23%     99.70% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              4      0.30%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses              1641481                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads          6949529                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses      1639363                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes         1892925                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded                  1828258                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued                 1792038                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined        376401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued               9                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined       153033                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples      3667704                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.488599                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.547560                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           3243177     88.43%     88.43% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1             78595      2.14%     90.57% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             54205      1.48%     92.05% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             29924      0.82%     92.86% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             23992      0.65%     93.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            119815      3.27%     96.78% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             10024      0.27%     97.06% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7            103702      2.83%     99.88% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              4270      0.12%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       3667704                       # Number of insts issued each cycle
system.cpu01.iq.rate                         0.488434                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.wrAccesses                     69218                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                          64                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads           31560                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          22980                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads             240050                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             39644                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads                735467                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                        3668944                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.quiesceCycles                     183169                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles               1415455                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps             1807687                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents                    8                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles                  51815                       # Number of cycles rename is idle
system.cpu01.rename.LQFullEvents              1904007                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.ROBFullEvents                 108                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups             4160943                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts              1831655                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands           2265419                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles                  293737                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles                 2877                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles             1903311                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps                 457705                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups          229880                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups        2073783                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles          509                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu01.rename.skidInsts                   80733                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                    5394559                       # The number of ROB reads
system.cpu01.rob.rob_writes                   3696105                       # The number of ROB writes
system.cpu01.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups              23657                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect              86                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted           42366                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits            20982                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups         23657                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses           2675                       # Number of indirect misses.
system.cpu02.branchPred.lookups                 42662                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                    81                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads                  131769                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 216625                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts             115                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                    23073                       # Number of branches committed
system.cpu02.commit.bw_lim_events               12567                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts        417437                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts             183988                       # Number of instructions committed
system.cpu02.commit.committedOps               279300                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples      3613753                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.077288                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     0.649760                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      3535706     97.84%     97.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        33067      0.92%     98.76% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         3145      0.09%     98.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         3140      0.09%     98.93% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         7913      0.22%     99.15% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        14570      0.40%     99.55% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6           30      0.00%     99.55% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         3615      0.10%     99.65% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        12567      0.35%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      3613753                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                 10                       # Number of function calls committed.
system.cpu02.commit.int_insts                  233402                       # Number of committed integer instructions.
system.cpu02.commit.loads                       52228                       # Number of loads committed
system.cpu02.commit.membars                         6                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         173868     62.25%     62.25% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          3127      1.12%     63.37% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              7      0.00%     63.37% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         9375      3.36%     66.73% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     66.73% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     66.73% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     66.73% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     66.73% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     66.73% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     66.73% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     66.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     66.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     66.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu         12500      4.48%     71.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     71.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     71.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     71.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     71.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     71.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     71.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     71.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     71.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     71.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd         9375      3.36%     74.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     74.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     74.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt         6250      2.24%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     76.80% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         36587     13.10%     89.90% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         6300      2.26%     92.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead        15641      5.60%     97.76% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite         6266      2.24%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          279300                       # Class of committed instruction
system.cpu02.commit.refs                        64794                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                    183988                       # Number of Instructions Simulated
system.cpu02.committedOps                      279300                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                            19.935104                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                      19.935104                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles             3508891                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts               714060                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles                  45422                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles                   97529                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles                 3265                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles               12546                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                    159086                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu02.dtb.wrAccesses                     31439                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu02.fetch.Branches                     42662                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines                   72592                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                     3587391                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes                  20                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                       595199                       # Number of instructions fetch has processed
system.cpu02.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu02.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles                  6530                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.011631                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles            76762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches            21063                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      0.162276                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples          3667653                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.236110                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.252555                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                3513517     95.80%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  14141      0.39%     96.18% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  15680      0.43%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  20493      0.56%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   3740      0.10%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  12546      0.34%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   3181      0.09%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  12627      0.34%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  71728      1.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            3667653                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads                  196678                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                 156357                       # number of floating regfile writes
system.cpu02.idleCycles                           167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts                159                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches                  35870                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   0.179890                       # Inst execution rate
system.cpu02.iew.exec_refs                     190535                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                    31439                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles                 51075                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts              156259                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts              41021                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts            696679                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts              159096                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             255                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts              659804                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents               31411                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles                 3265                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles               31363                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads          25009                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads        15644                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads       104030                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores        28455                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers                  621756                       # num instructions consuming a value
system.cpu02.iew.wb_count                      642000                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.769747                       # average fanout of values written-back
system.cpu02.iew.wb_producers                  478595                       # num instructions producing a value
system.cpu02.iew.wb_rate                     0.175036                       # insts written-back per cycle
system.cpu02.iew.wb_sent                       644070                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads                 916706                       # number of integer regfile reads
system.cpu02.int_regfile_writes                421080                       # number of integer regfile writes
system.cpu02.ipc                             0.050163                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.050163                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass              71      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              347375     52.63%     52.64% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult               9438      1.43%     54.07% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   7      0.00%     54.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd             31365      4.75%     58.82% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     58.82% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     58.82% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     58.82% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     58.82% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     58.82% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     58.82% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     58.82% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     58.82% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     58.82% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu              43751      6.63%     65.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     65.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     65.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     65.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     65.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     65.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     65.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     65.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     65.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd         21833      3.31%     68.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.76% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt         15591      2.36%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     71.12% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              99737     15.11%     86.23% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             18963      2.87%     89.10% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead         59437      9.00%     98.11% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite        12495      1.89%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               660063                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses                184479                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads            368951                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses       167153                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes           379431                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                       101                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.000153                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                    76     75.25%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%     75.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                   10      9.90%     85.15% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   8      7.92%     93.07% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead               3      2.97%     96.04% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              4      3.96%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses               475614                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads          4618934                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses       474847                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes          734623                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded                   696656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued                  660063                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded                23                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined        417368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued               9                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined       156263                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples      3667653                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.179969                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.821016                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           3419742     93.24%     93.24% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1             91279      2.49%     95.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             57782      1.58%     97.30% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             27904      0.76%     98.07% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             24173      0.66%     98.72% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             21079      0.57%     99.30% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             15649      0.43%     99.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              6833      0.19%     99.91% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              3212      0.09%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       3667653                       # Number of insts issued each cycle
system.cpu02.iq.rate                         0.179961                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.wrAccesses                     72627                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                          44                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads           34124                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          23850                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads             156259                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             41021                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads                262333                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                        3667820                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.quiesceCycles                     184293                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles                 85351                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps              341976                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents                   18                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles                  51783                       # Number of cycles rename is idle
system.cpu02.rename.LQFullEvents              3426147                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.ROBFullEvents                  45                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups             1612391                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts               697506                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands            838898                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles                  103697                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles                 3265                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles             3423098                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps                 496897                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups          275706                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups         934561                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles          459                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts                5                       # count of serializing insts renamed
system.cpu02.rename.skidInsts                   75717                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                    4257064                       # The number of ROB reads
system.cpu02.rob.rob_writes                   1447386                       # The number of ROB writes
system.cpu02.timesIdled                            11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups              22760                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect             102                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted           41361                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits            20420                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups         22760                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses           2340                       # Number of indirect misses.
system.cpu03.branchPred.lookups                 41753                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads                  126851                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 213049                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts             157                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                    22129                       # Number of branches committed
system.cpu03.commit.bw_lim_events               12587                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts        415360                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts             180685                       # Number of instructions committed
system.cpu03.commit.committedOps               273637                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples      3612940                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.075738                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     0.644384                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      3536666     97.89%     97.89% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        32249      0.89%     98.78% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3142      0.09%     98.87% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         3139      0.09%     98.96% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         7644      0.21%     99.17% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        14069      0.39%     99.56% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6           38      0.00%     99.56% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3406      0.09%     99.65% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        12587      0.35%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      3612940                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                 10                       # Number of function calls committed.
system.cpu03.commit.int_insts                  228211                       # Number of committed integer instructions.
system.cpu03.commit.loads                       51756                       # Number of loads committed
system.cpu03.commit.membars                         6                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         168677     61.64%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          3127      1.14%     62.79% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              7      0.00%     62.79% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         9375      3.43%     66.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     66.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     66.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     66.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     66.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     66.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     66.22% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     66.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     66.22% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu         12500      4.57%     70.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     70.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     70.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     70.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     70.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     70.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     70.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     70.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     70.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     70.78% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd         9375      3.43%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     74.21% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt         6250      2.28%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     76.49% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         36115     13.20%     89.69% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         6300      2.30%     91.99% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead        15641      5.72%     97.71% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite         6266      2.29%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          273637                       # Class of committed instruction
system.cpu03.commit.refs                        64322                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                    180685                       # Number of Instructions Simulated
system.cpu03.committedOps                      273637                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                            20.293284                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                      20.293284                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles             3510264                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts               706394                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles                  44498                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles                   96020                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles                 3290                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles               12553                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                    158151                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu03.dtb.wrAccesses                     31334                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu03.fetch.Branches                     41753                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines                   71826                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                     3587381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes                  19                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                       589819                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles                 57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          338                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles                  6580                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.011387                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles            75542                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches            20526                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      0.160859                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples          3666625                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.233964                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.247383                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                3514139     95.84%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  13850      0.38%     96.22% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  15595      0.43%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  20187      0.55%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   3544      0.10%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  12510      0.34%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   3157      0.09%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  12555      0.34%     98.06% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  71088      1.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            3666625                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads                  196456                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                 156042                       # number of floating regfile writes
system.cpu03.idleCycles                            67                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts                205                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches                  34853                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   0.177881                       # Inst execution rate
system.cpu03.iew.exec_refs                     189494                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                    31334                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles                 50732                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts              155307                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts              40853                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts            689042                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts              158160                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             308                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts              652236                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents               24562                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles                 3290                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles               24548                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads          24977                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads        15592                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads       103550                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores        28287                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect          201                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers                  614716                       # num instructions consuming a value
system.cpu03.iew.wb_count                      634490                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.769472                       # average fanout of values written-back
system.cpu03.iew.wb_producers                  473007                       # num instructions producing a value
system.cpu03.iew.wb_rate                     0.173042                       # insts written-back per cycle
system.cpu03.iew.wb_sent                       636557                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads                 907866                       # number of integer regfile reads
system.cpu03.int_regfile_writes                415380                       # number of integer regfile writes
system.cpu03.ipc                             0.049277                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.049277                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass              93      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              341121     52.28%     52.29% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult               9394      1.44%     53.73% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   7      0.00%     53.73% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd             31239      4.79%     58.52% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     58.52% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     58.52% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     58.52% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     58.52% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     58.52% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     58.52% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     58.52% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     58.52% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     58.52% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu              43664      6.69%     65.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     65.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     65.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     65.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     65.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     65.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     65.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     65.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     65.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd         21824      3.34%     68.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.55% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt         15583      2.39%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     70.94% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              98974     15.17%     86.11% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite             18866      2.89%     89.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead         59288      9.09%     98.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite        12492      1.91%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               652545                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses                184097                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads            368187                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses       166911                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes           377857                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                       107                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.000164                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                    78     72.90%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%     72.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                   13     12.15%     85.05% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   9      8.41%     93.46% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead               3      2.80%     96.26% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              4      3.74%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses               468462                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads          4603643                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses       467579                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes          726588                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded                   689020                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued                  652545                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined        415395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued               9                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined       155670                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples      3666625                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.177969                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.815535                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           3421080     93.30%     93.30% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1             89854      2.45%     95.75% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             58136      1.59%     97.34% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             28213      0.77%     98.11% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             23372      0.64%     98.75% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             20536      0.56%     99.31% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             15627      0.43%     99.73% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              6606      0.18%     99.91% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              3201      0.09%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       3666625                       # Number of insts issued each cycle
system.cpu03.iq.rate                         0.177966                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.wrAccesses                     71884                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                          67                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads           34423                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          25004                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads             155307                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             40853                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads                259265                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                        3666692                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.quiesceCycles                     185421                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles                 80864                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps              334897                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents                   13                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles                  50849                       # Number of cycles rename is idle
system.cpu03.rename.LQFullEvents              3431978                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.ROBFullEvents                 105                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups             1595193                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts               689954                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands            829437                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles                  102203                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles                 3290                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles             3428949                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps                 494513                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups          274772                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups         926155                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles          470                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu03.rename.skidInsts                   75489                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                    4248725                       # The number of ROB reads
system.cpu03.rob.rob_writes                   1431699                       # The number of ROB writes
system.cpu03.timesIdled                             8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups              24490                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect             106                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted           41524                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits            20505                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups         24490                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses           3985                       # Number of indirect misses.
system.cpu04.branchPred.lookups                 41917                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                   110                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads                  126666                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 214225                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts             161                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                    21980                       # Number of branches committed
system.cpu04.commit.bw_lim_events               12584                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts        420961                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts             180165                       # Number of instructions committed
system.cpu04.commit.committedOps               272746                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples      3611249                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.075527                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     0.645516                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      3536120     97.92%     97.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        31252      0.87%     98.78% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         3141      0.09%     98.87% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         3140      0.09%     98.96% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         7314      0.20%     99.16% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        13990      0.39%     99.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           42      0.00%     99.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         3666      0.10%     99.65% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        12584      0.35%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      3611249                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                 10                       # Number of function calls committed.
system.cpu04.commit.int_insts                  227394                       # Number of committed integer instructions.
system.cpu04.commit.loads                       51682                       # Number of loads committed
system.cpu04.commit.membars                         6                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         167860     61.54%     61.55% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          3127      1.15%     62.69% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              7      0.00%     62.69% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         9375      3.44%     66.13% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     66.13% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     66.13% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     66.13% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     66.13% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     66.13% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     66.13% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     66.13% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     66.13% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     66.13% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu         12500      4.58%     70.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     70.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     70.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     70.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     70.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     70.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     70.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     70.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     70.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     70.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd         9375      3.44%     74.15% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt         6250      2.29%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         36041     13.21%     89.66% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         6300      2.31%     91.97% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead        15641      5.73%     97.70% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite         6266      2.30%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          272746                       # Class of committed instruction
system.cpu04.commit.refs                        64248                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                    180165                       # Number of Instructions Simulated
system.cpu04.committedOps                      272746                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                            20.346244                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                      20.346244                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles             3509111                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts               711809                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles                  44204                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles                   96449                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles                 3332                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles               12559                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                    159072                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu04.dtb.wrAccesses                     31524                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu04.fetch.Branches                     41917                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines                   71780                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                     3586335                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes                  21                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                       594995                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles                 57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          358                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles                  6664                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.branchRate                0.011435                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles            75566                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches            20615                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      0.162315                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples          3665655                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.235982                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.252949                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                3512366     95.82%     95.82% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  13514      0.37%     96.19% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  15747      0.43%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  19973      0.54%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   3838      0.10%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  12594      0.34%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   3230      0.09%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  12745      0.35%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  71648      1.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            3665655                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads                  196616                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                 156520                       # number of floating regfile writes
system.cpu04.idleCycles                            26                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts                211                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches                  34928                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   0.178835                       # Inst execution rate
system.cpu04.iew.exec_refs                     190605                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                    31524                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles                 51438                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts              156474                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts              41263                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts            693499                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts              159081                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             322                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts              655553                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents               64101                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles                 3332                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles               64008                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads          25025                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads        15640                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads       104791                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores        28697                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect          205                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers                  617855                       # num instructions consuming a value
system.cpu04.iew.wb_count                      637649                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.769292                       # average fanout of values written-back
system.cpu04.iew.wb_producers                  475311                       # num instructions producing a value
system.cpu04.iew.wb_rate                     0.173951                       # insts written-back per cycle
system.cpu04.iew.wb_sent                       639783                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads                 913681                       # number of integer regfile reads
system.cpu04.int_regfile_writes                418043                       # number of integer regfile writes
system.cpu04.ipc                             0.049149                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.049149                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass              94      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              342867     52.28%     52.29% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult               9500      1.45%     53.74% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   7      0.00%     53.74% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd             31498      4.80%     58.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     58.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     58.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     58.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     58.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     58.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     58.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     58.54% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     58.54% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     58.54% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu              43795      6.68%     65.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     65.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     65.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     65.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     65.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     65.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     65.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     65.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     65.22% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd         21800      3.32%     68.54% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.54% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.54% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt         15574      2.37%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     70.92% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              99698     15.20%     86.12% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite             19068      2.91%     89.03% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead         59495      9.07%     98.10% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite        12480      1.90%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               655876                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses                184649                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads            369291                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses       167325                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes           381023                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                       146                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.000223                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   118     80.82%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%     80.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                   13      8.90%     89.73% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   8      5.48%     95.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead               3      2.05%     97.26% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              4      2.74%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses               471279                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads          4608270                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses       470324                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes          733227                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded                   693477                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued                  655876                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined        420743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued               9                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined       159458                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples      3665655                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.178925                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.819549                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           3420101     93.30%     93.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1             89046      2.43%     95.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             58327      1.59%     97.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3             28427      0.78%     98.10% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4             23216      0.63%     98.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             20703      0.56%     99.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             15610      0.43%     99.72% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              6944      0.19%     99.91% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              3281      0.09%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       3665655                       # Number of insts issued each cycle
system.cpu04.iq.rate                         0.178923                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.wrAccesses                     71841                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                          70                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads           34733                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          25231                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads             156474                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             41263                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads                260535                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                        3665681                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.quiesceCycles                     186432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles                121344                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps              333780                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents                   18                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles                  50636                       # Number of cycles rename is idle
system.cpu04.rename.LQFullEvents              3389874                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.ROBFullEvents                 123                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups             1606165                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts               694670                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands            835093                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles                  102556                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles                 3332                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles             3386859                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps                 501292                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups          276607                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups         933512                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles          928                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu04.rename.skidInsts                   76278                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                    4251253                       # The number of ROB reads
system.cpu04.rob.rob_writes                   1441832                       # The number of ROB writes
system.cpu04.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups              23828                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect             106                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted           40314                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits            19898                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups         23828                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses           3930                       # Number of indirect misses.
system.cpu05.branchPred.lookups                 40706                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                   110                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads                  121041                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 210421                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts             161                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                    20897                       # Number of branches committed
system.cpu05.commit.bw_lim_events               12579                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts        418733                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts             176373                       # Number of instructions committed
system.cpu05.commit.committedOps               266245                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples      3610011                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.073752                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     0.638283                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      3536493     97.96%     97.96% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        30718      0.85%     98.81% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         3141      0.09%     98.90% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         3138      0.09%     98.99% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         7139      0.20%     99.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        13468      0.37%     99.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           42      0.00%     99.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         3293      0.09%     99.65% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        12579      0.35%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      3610011                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                 10                       # Number of function calls committed.
system.cpu05.commit.int_insts                  221435                       # Number of committed integer instructions.
system.cpu05.commit.loads                       51140                       # Number of loads committed
system.cpu05.commit.membars                         6                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         161901     60.81%     60.81% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          3127      1.17%     61.99% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              7      0.00%     61.99% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         9375      3.52%     65.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     65.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     65.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     65.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     65.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     65.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     65.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu         12500      4.69%     70.20% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     70.20% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     70.20% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     70.20% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     70.20% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     70.20% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     70.20% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     70.20% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     70.20% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     70.20% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd         9375      3.52%     73.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     73.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     73.72% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt         6250      2.35%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         35499     13.33%     89.41% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         6300      2.37%     91.77% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead        15641      5.87%     97.65% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite         6266      2.35%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          266245                       # Class of committed instruction
system.cpu05.commit.refs                        63706                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                    176373                       # Number of Instructions Simulated
system.cpu05.committedOps                      266245                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                            20.775147                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                      20.775147                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles             3509713                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts               702786                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles                  43716                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles                   94830                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles                 3318                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles               12556                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                    158225                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu05.dtb.wrAccesses                     31480                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu05.fetch.Branches                     40706                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines                   71197                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                     3585428                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes                  20                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                       588978                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles                 57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles          359                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles                  6636                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.branchRate                0.011109                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles            74959                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches            20008                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      0.160740                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples          3664133                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.233440                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.246620                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                3512589     95.86%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  13357      0.36%     96.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  15695      0.43%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  19750      0.54%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   3449      0.09%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  12579      0.34%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   3196      0.09%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  12653      0.35%     98.07% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  70865      1.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            3664133                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads                  196825                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                 156507                       # number of floating regfile writes
system.cpu05.idleCycles                            42                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts                208                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches                  33750                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   0.176762                       # Inst execution rate
system.cpu05.iew.exec_refs                     189714                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                    31480                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles                 51197                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts              155468                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts              41088                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts            684882                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts              158234                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             322                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts              647686                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                    5                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents               39887                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles                 3318                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles               39827                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads          25036                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads        15656                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads       104327                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores        28522                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect          202                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers                  610355                       # num instructions consuming a value
system.cpu05.iew.wb_count                      629845                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.769188                       # average fanout of values written-back
system.cpu05.iew.wb_producers                  469478                       # num instructions producing a value
system.cpu05.iew.wb_rate                     0.171893                       # insts written-back per cycle
system.cpu05.iew.wb_sent                       631917                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads                 904982                       # number of integer regfile reads
system.cpu05.int_regfile_writes                411926                       # number of integer regfile writes
system.cpu05.ipc                             0.048134                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.048134                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass              94      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              335953     51.84%     51.86% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult               9458      1.46%     53.32% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   7      0.00%     53.32% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd             31407      4.85%     58.17% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     58.17% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     58.17% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     58.17% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     58.17% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     58.17% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     58.17% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     58.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     58.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     58.17% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu              43792      6.76%     64.92% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     64.92% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     64.92% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     64.92% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     64.92% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     64.92% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     64.92% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     64.92% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     64.92% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     64.92% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd         21846      3.37%     68.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt         15601      2.41%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     70.70% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              98843     15.25%     85.96% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite             19002      2.93%     88.89% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead         59503      9.18%     98.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite        12503      1.93%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               648009                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses                184659                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads            369311                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses       167341                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes           379991                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                       125                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.000193                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                    95     76.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%     76.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                   13     10.40%     86.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                  10      8.00%     94.40% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead               3      2.40%     96.80% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              4      3.20%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses               463381                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads          4590975                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses       462504                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes          723526                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded                   684860                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued                  648009                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined        418627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued              11                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined       157120                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples      3664133                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.176852                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.813214                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           3420604     93.35%     93.35% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1             88328      2.41%     95.76% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             58338      1.59%     97.36% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3             28407      0.78%     98.13% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             22968      0.63%     98.76% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             20042      0.55%     99.31% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             15660      0.43%     99.73% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              6546      0.18%     99.91% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              3240      0.09%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       3664133                       # Number of insts issued each cycle
system.cpu05.iq.rate                         0.176850                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.wrAccesses                     71257                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                          69                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads           34597                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          25141                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads             155468                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             41088                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads                257280                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                        3664175                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.quiesceCycles                     187938                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles                 96492                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps              325657                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents                   20                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles                  50112                       # Number of cycles rename is idle
system.cpu05.rename.LQFullEvents              3415810                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.ROBFullEvents                 122                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups             1586384                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts               685937                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands            824246                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles                  100971                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles                 3318                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles             3412777                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps                 498562                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups          276042                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups         923600                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles          463                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu05.rename.skidInsts                   75908                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                    4241473                       # The number of ROB reads
system.cpu05.rob.rob_writes                   1424098                       # The number of ROB writes
system.cpu05.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups              24206                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect             110                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted           40971                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits            20214                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups         24206                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses           3992                       # Number of indirect misses.
system.cpu06.branchPred.lookups                 41382                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                   114                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads                  122631                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 213332                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts             165                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                    21049                       # Number of branches committed
system.cpu06.commit.bw_lim_events               12577                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts        428033                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts             176904                       # Number of instructions committed
system.cpu06.commit.committedOps               267155                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples      3607506                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.074055                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     0.641657                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      3534742     97.98%     97.98% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        29813      0.83%     98.81% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         3142      0.09%     98.90% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         3140      0.09%     98.98% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         6836      0.19%     99.17% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        13536      0.38%     99.55% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           42      0.00%     99.55% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         3678      0.10%     99.65% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        12577      0.35%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      3607506                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                 10                       # Number of function calls committed.
system.cpu06.commit.int_insts                  222269                       # Number of committed integer instructions.
system.cpu06.commit.loads                       51216                       # Number of loads committed
system.cpu06.commit.membars                         6                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         162735     60.91%     60.92% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          3127      1.17%     62.09% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              7      0.00%     62.09% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         9375      3.51%     65.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     65.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     65.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     65.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     65.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     65.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     65.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     65.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     65.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     65.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu         12500      4.68%     70.28% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     70.28% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     70.28% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     70.28% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     70.28% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     70.28% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     70.28% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd         9375      3.51%     73.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     73.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     73.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt         6250      2.34%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     76.13% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         35575     13.32%     89.44% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         6300      2.36%     91.80% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead        15641      5.85%     97.65% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite         6266      2.35%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          267155                       # Class of committed instruction
system.cpu06.commit.refs                        63782                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                    176904                       # Number of Instructions Simulated
system.cpu06.committedOps                      267155                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                            20.705823                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                      20.705823                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles             3507039                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts               714234                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles                  43658                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles                   96187                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles                 3383                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles               12565                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                    159918                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu06.dtb.wrAccesses                     31810                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu06.fetch.Branches                     41382                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines                   71581                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                     3583592                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes                  22                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                       598978                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles                 57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          360                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles                  6766                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.branchRate                0.011297                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles            75423                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches            20328                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      0.163524                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples          3662832                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.237466                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.257427                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                3509318     95.81%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  13036      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                  15931      0.43%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  19634      0.54%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   3901      0.11%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  12697      0.35%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   3322      0.09%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  12968      0.35%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  72025      1.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            3662832                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads                  197140                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                 157285                       # number of floating regfile writes
system.cpu06.idleCycles                           111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts                215                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches                  34263                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   0.178879                       # Inst execution rate
system.cpu06.iew.exec_refs                     191737                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                    31810                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles                 52333                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts              157601                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts              41787                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts            694710                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts              159927                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             329                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts              655224                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents              105108                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles                 3383                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles              104919                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads          25096                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads        15725                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads       106384                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores        29221                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect          211                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers                  617372                       # num instructions consuming a value
system.cpu06.iew.wb_count                      637061                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.769060                       # average fanout of values written-back
system.cpu06.iew.wb_producers                  474796                       # num instructions producing a value
system.cpu06.iew.wb_rate                     0.173921                       # insts written-back per cycle
system.cpu06.iew.wb_sent                       639317                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads                 916300                       # number of integer regfile reads
system.cpu06.int_regfile_writes                417689                       # number of integer regfile writes
system.cpu06.ipc                             0.048296                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.048296                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass              94      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              340693     51.97%     51.98% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult               9631      1.47%     53.45% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   7      0.00%     53.45% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd             31838      4.86%     58.31% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     58.31% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     58.31% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     58.31% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     58.31% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     58.31% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     58.31% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     58.31% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     58.31% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     58.31% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu              44010      6.71%     65.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     65.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     65.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     65.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     65.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     65.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     65.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     65.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     65.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd         21820      3.33%     68.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.35% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt         15586      2.38%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     70.73% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead             100235     15.29%     86.02% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             19344      2.95%     88.97% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead         59806      9.12%     98.09% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite        12490      1.91%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               655554                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses                185557                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads            371107                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses       168098                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes           385231                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                       188                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.000287                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                   158     84.04%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%     84.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                   15      7.98%     92.02% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   8      4.26%     96.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead               3      1.60%     97.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              4      2.13%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses               470091                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads          4603028                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses       468963                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes          737033                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded                   694688                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued                  655554                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined        427546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued               8                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined       164482                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples      3662832                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.178975                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.820818                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           3418539     93.33%     93.33% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1             87218      2.38%     95.71% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             58830      1.61%     97.32% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3             28695      0.78%     98.10% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             22995      0.63%     98.73% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             20517      0.56%     99.29% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             15616      0.43%     99.72% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              7046      0.19%     99.91% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              3376      0.09%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       3662832                       # Number of insts issued each cycle
system.cpu06.iq.rate                         0.178969                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.wrAccesses                     71642                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                          70                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads           35121                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          25510                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads             157601                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             41787                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads                260347                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                        3662943                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.quiesceCycles                     189170                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles                162569                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps              326796                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents                   15                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles                  50186                       # Number of cycles rename is idle
system.cpu06.rename.LQFullEvents              3346906                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.ROBFullEvents                  98                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups             1609973                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts               696186                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands            836633                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles                  102204                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles                 3383                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles             3343871                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps                 509822                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups          279067                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups         938334                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles          619                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu06.rename.skidInsts                   77144                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                    4248387                       # The number of ROB reads
system.cpu06.rob.rob_writes                   1445716                       # The number of ROB writes
system.cpu06.timesIdled                             8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups              23264                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect              98                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted           39050                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits            19279                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups         23264                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses           3985                       # Number of indirect misses.
system.cpu07.branchPred.lookups                 39437                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                   103                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads                  115131                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 206542                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts              99                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                    19800                       # Number of branches committed
system.cpu07.commit.bw_lim_events               12554                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls            11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts        416655                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts             172543                       # Number of instructions committed
system.cpu07.commit.committedOps               259670                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples      3607691                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.071977                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     0.632095                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      3536301     98.02%     98.02% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        29689      0.82%     98.84% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         3140      0.09%     98.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         3144      0.09%     99.02% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         6772      0.19%     99.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        12926      0.36%     99.56% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           36      0.00%     99.57% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         3129      0.09%     99.65% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        12554      0.35%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      3607691                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                 10                       # Number of function calls committed.
system.cpu07.commit.int_insts                  215406                       # Number of committed integer instructions.
system.cpu07.commit.loads                       50592                       # Number of loads committed
system.cpu07.commit.membars                         6                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         155871     60.03%     60.03% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          3127      1.20%     61.23% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              7      0.00%     61.23% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         9375      3.61%     64.84% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     64.84% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     64.84% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     64.84% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     64.84% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     64.84% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     64.84% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     64.84% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     64.84% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu         12500      4.81%     69.66% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     69.66% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     69.66% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     69.66% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     69.66% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     69.66% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     69.66% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     69.66% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     69.66% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     69.66% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd         9375      3.61%     73.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     73.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     73.27% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt         6250      2.41%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         34951     13.46%     89.14% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         6304      2.43%     91.56% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead        15641      6.02%     97.59% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite         6266      2.41%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          259670                       # Class of committed instruction
system.cpu07.commit.refs                        63162                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                    172543                       # Number of Instructions Simulated
system.cpu07.committedOps                      259670                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                            21.222478                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                      21.222478                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles             3510116                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts               693714                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles                  42584                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles                   92996                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles                 3241                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles               12555                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                    157265                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu07.dtb.wrAccesses                     31417                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu07.fetch.Branches                     39437                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines                   70276                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                     3584128                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes                  21                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                       583017                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles                  6482                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.010770                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles            74086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches            19382                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      0.159216                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples          3661492                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.230956                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.240557                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                3511904     95.91%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  12995      0.35%     96.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  15646      0.43%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  19363      0.53%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   3216      0.09%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  12528      0.34%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   3170      0.09%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  12615      0.34%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  70055      1.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            3661492                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads                  196460                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                 156140                       # number of floating regfile writes
system.cpu07.idleCycles                           298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts                137                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches                  32550                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   0.174608                       # Inst execution rate
system.cpu07.iew.exec_refs                     188682                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                    31417                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles                 50594                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts              154448                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts              40987                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts            676168                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts              157265                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             284                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts              639376                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents               39878                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles                 3241                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles               39830                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads          24986                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads        15628                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads       103854                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores        28417                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect            2                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers                  602522                       # num instructions consuming a value
system.cpu07.iew.wb_count                      621658                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.768986                       # average fanout of values written-back
system.cpu07.iew.wb_producers                  463331                       # num instructions producing a value
system.cpu07.iew.wb_rate                     0.169769                       # insts written-back per cycle
system.cpu07.iew.wb_sent                       623670                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads                 896093                       # number of integer regfile reads
system.cpu07.int_regfile_writes                405946                       # number of integer regfile writes
system.cpu07.ipc                             0.047120                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.047120                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass              40      0.01%      0.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              328995     51.43%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult               9433      1.47%     52.91% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   7      0.00%     52.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd             31308      4.89%     57.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     57.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     57.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     57.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     57.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     57.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     57.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     57.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     57.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     57.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu              43690      6.83%     64.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     64.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     64.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     64.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     64.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     64.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     64.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     64.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     64.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     64.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd         21816      3.41%     68.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt         15573      2.43%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     70.48% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              98006     15.32%     85.81% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             18955      2.96%     88.77% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead         59354      9.28%     98.05% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite        12488      1.95%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               639665                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses                184236                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads            368465                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses       166946                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes           378677                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                        63                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.000098                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                    43     68.25%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%     68.25% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    9     14.29%     82.54% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   4      6.35%     88.89% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead               3      4.76%     93.65% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              4      6.35%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses               455452                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads          4572426                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses       454712                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes          713982                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded                   676145                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued                  639665                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded                23                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined        416484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued              11                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined       155908                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples      3661492                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.174701                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.807305                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           3420399     93.42%     93.42% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1             87446      2.39%     95.80% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             58225      1.59%     97.39% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3             28319      0.77%     98.17% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             22555      0.62%     98.78% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             19443      0.53%     99.31% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             15573      0.43%     99.74% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              6317      0.17%     99.91% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              3215      0.09%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       3661492                       # Number of insts issued each cycle
system.cpu07.iq.rate                         0.174686                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.wrAccesses                     70283                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                          15                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads           34503                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          25076                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads             154448                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             40987                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads                253846                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                        3661790                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.quiesceCycles                     190323                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles                 94099                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps              317427                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents                   13                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles                  48968                       # Number of cycles rename is idle
system.cpu07.rename.LQFullEvents              3418469                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.ROBFullEvents                 127                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups             1566590                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts               677125                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands            813451                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles                   99150                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles                 3241                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles             3415457                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps                 496000                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups          275239                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups         914193                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles          577                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts                5                       # count of serializing insts renamed
system.cpu07.rename.skidInsts                   75858                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                    4230707                       # The number of ROB reads
system.cpu07.rob.rob_writes                   1406466                       # The number of ROB writes
system.cpu07.timesIdled                            11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups              23881                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect             106                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted           40285                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits            19880                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups         23881                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses           4001                       # Number of indirect misses.
system.cpu08.branchPred.lookups                 40690                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                   112                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads                  120402                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 210819                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts             137                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                    20709                       # Number of branches committed
system.cpu08.commit.bw_lim_events               12586                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts        421526                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts             175715                       # Number of instructions committed
system.cpu08.commit.committedOps               265117                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples      3605968                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.073522                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     0.641641                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      3534676     98.02%     98.02% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        28690      0.80%     98.82% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3143      0.09%     98.91% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         3139      0.09%     98.99% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         6455      0.18%     99.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        13347      0.37%     99.54% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6           43      0.00%     99.54% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         3889      0.11%     99.65% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        12586      0.35%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      3605968                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                 10                       # Number of function calls committed.
system.cpu08.commit.int_insts                  220401                       # Number of committed integer instructions.
system.cpu08.commit.loads                       51046                       # Number of loads committed
system.cpu08.commit.membars                         6                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         160867     60.68%     60.68% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          3127      1.18%     61.86% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              7      0.00%     61.86% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         9375      3.54%     65.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     65.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     65.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     65.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     65.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     65.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     65.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     65.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu         12500      4.71%     70.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     70.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     70.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     70.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     70.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     70.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     70.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     70.11% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd         9375      3.54%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt         6250      2.36%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     76.01% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         35405     13.35%     89.36% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         6300      2.38%     91.74% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead        15641      5.90%     97.64% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite         6266      2.36%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          265117                       # Class of committed instruction
system.cpu08.commit.refs                        63612                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                    175715                       # Number of Instructions Simulated
system.cpu08.committedOps                      265117                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                            20.832251                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                      20.832251                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles             3507800                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts               704829                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles                  42362                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles                   94406                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles                 3310                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles               12551                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                    158586                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu08.dtb.wrAccesses                     31597                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu08.fetch.Branches                     40690                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines                   70122                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                     3582989                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes                  19                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                       591127                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles          201                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles                  6620                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.011116                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles            73879                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches            19992                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      0.161486                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples          3660429                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.234474                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.249861                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                3509137     95.87%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  12653      0.35%     96.21% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  15764      0.43%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  19123      0.52%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   4067      0.11%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  12590      0.34%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   3239      0.09%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  12776      0.35%     98.06% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  71080      1.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            3660429                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads                  196589                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                 156529                       # number of floating regfile writes
system.cpu08.idleCycles                           110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts                183                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches                  33689                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   0.177214                       # Inst execution rate
system.cpu08.iew.exec_refs                     190192                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                    31597                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles                 51601                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts              155965                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts              41313                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts            686409                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts              158595                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             311                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts              648697                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents               73265                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles                 3310                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles               73159                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads          25031                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads        15694                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads       104918                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores        28747                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect          179                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers                  611756                       # num instructions consuming a value
system.cpu08.iew.wb_count                      630795                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.768491                       # average fanout of values written-back
system.cpu08.iew.wb_producers                  470129                       # num instructions producing a value
system.cpu08.iew.wb_rate                     0.172323                       # insts written-back per cycle
system.cpu08.iew.wb_sent                       632870                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads                 907587                       # number of integer regfile reads
system.cpu08.int_regfile_writes                413008                       # number of integer regfile writes
system.cpu08.ipc                             0.048002                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.048002                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass              70      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              336404     51.83%     51.84% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               9522      1.47%     53.31% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   7      0.00%     53.31% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd             31522      4.86%     58.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     58.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     58.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     58.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     58.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     58.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     58.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     58.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     58.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     58.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu              43794      6.75%     64.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     64.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     64.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     64.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     64.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     64.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     64.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     64.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     64.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     64.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd         21798      3.36%     68.28% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.28% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.28% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt         15565      2.40%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     70.67% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              99153     15.28%     85.95% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             19143      2.95%     88.90% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead         59552      9.18%     98.08% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite        12479      1.92%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               649009                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses                184717                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads            369427                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses       167299                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes           381263                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                       154                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.000237                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                   126     81.82%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%     81.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                   12      7.79%     89.61% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   9      5.84%     95.45% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead               3      1.95%     97.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              4      2.60%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses               464376                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads          4589186                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses       463496                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes          726435                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded                   686387                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued                  649009                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined        421282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued              13                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined       158971                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples      3660429                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.177304                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.817451                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           3418524     93.39%     93.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1             86408      2.36%     95.75% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             58395      1.60%     97.35% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             28558      0.78%     98.13% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4             22403      0.61%     98.74% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             20066      0.55%     99.29% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             15617      0.43%     99.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              7171      0.20%     99.91% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              3287      0.09%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       3660429                       # Number of insts issued each cycle
system.cpu08.iq.rate                         0.177299                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.wrAccesses                     70158                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                          45                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads           34741                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          25251                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads             155965                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             41313                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads                257639                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                        3660539                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.quiesceCycles                     191574                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles                129374                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps              324247                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents                   13                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles                  48808                       # Number of cycles rename is idle
system.cpu08.rename.LQFullEvents              3381011                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.ROBFullEvents                 137                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups             1590423                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts               687631                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands            826310                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles                  100492                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles                 3310                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles             3377994                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps                 502036                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups          276728                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups         926880                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles          451                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu08.rename.skidInsts                   76354                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                    4238867                       # The number of ROB reads
system.cpu08.rob.rob_writes                   1427766                       # The number of ROB writes
system.cpu08.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups              22958                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect             104                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted           38605                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits            19048                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups         22958                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses           3910                       # Number of indirect misses.
system.cpu09.branchPred.lookups                 38997                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                   107                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads                  112947                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 205009                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts             138                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                    19318                       # Number of branches committed
system.cpu09.commit.bw_lim_events               12593                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts        416346                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts             170848                       # Number of instructions committed
system.cpu09.commit.committedOps               256774                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples      3605721                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.071213                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     0.631852                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      3536327     98.08%     98.08% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        28187      0.78%     98.86% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         3142      0.09%     98.94% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         3139      0.09%     99.03% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         6286      0.17%     99.21% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        12644      0.35%     99.56% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           43      0.00%     99.56% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         3360      0.09%     99.65% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        12593      0.35%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      3605721                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                 10                       # Number of function calls committed.
system.cpu09.commit.int_insts                  212753                       # Number of committed integer instructions.
system.cpu09.commit.loads                       50351                       # Number of loads committed
system.cpu09.commit.membars                         6                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         153219     59.67%     59.67% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          3127      1.22%     60.89% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              7      0.00%     60.89% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         9375      3.65%     64.54% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu         12500      4.87%     69.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     69.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     69.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     69.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     69.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     69.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd         9375      3.65%     73.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     73.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     73.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt         6250      2.43%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     75.50% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         34710     13.52%     89.01% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         6300      2.45%     91.47% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead        15641      6.09%     97.56% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite         6266      2.44%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          256774                       # Class of committed instruction
system.cpu09.commit.refs                        62917                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                    170848                       # Number of Instructions Simulated
system.cpu09.committedOps                      256774                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                            21.420087                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                      21.420087                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles             3509985                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts               690597                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles                  41691                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles                   91996                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles                 3275                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles               12553                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                    156923                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu09.dtb.wrAccesses                     31396                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu09.fetch.Branches                     38997                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines                   69221                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                     3583050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes                  20                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                       580927                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          212                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles                  6550                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.branchRate                0.010656                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles            72911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches            19155                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      0.158741                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples          3659500                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.230167                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.238892                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                3510976     95.94%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  12483      0.34%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  15628      0.43%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  18848      0.52%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   3505      0.10%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  12514      0.34%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   3170      0.09%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  12605      0.34%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  69771      1.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            3659500                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads                  196339                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                 156024                       # number of floating regfile writes
system.cpu09.idleCycles                            79                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts                185                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches                  32098                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   0.173846                       # Inst execution rate
system.cpu09.iew.exec_refs                     188328                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                    31396                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles                 50762                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts              154098                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts              40935                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts            673090                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts              156932                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             305                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts              636205                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents               38406                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles                 3275                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles               38371                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads          24980                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads        15625                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads       103746                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores        28369                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect          181                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers                  599970                       # num instructions consuming a value
system.cpu09.iew.wb_count                      618458                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.768295                       # average fanout of values written-back
system.cpu09.iew.wb_producers                  460954                       # num instructions producing a value
system.cpu09.iew.wb_rate                     0.168997                       # insts written-back per cycle
system.cpu09.iew.wb_sent                       620484                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads                 892534                       # number of integer regfile reads
system.cpu09.int_regfile_writes                403474                       # number of integer regfile writes
system.cpu09.ipc                             0.046685                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.046685                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass              72      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              326252     51.26%     51.27% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               9422      1.48%     52.75% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   7      0.00%     52.75% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd             31274      4.91%     57.66% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     57.66% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     57.66% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     57.66% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     57.66% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     57.66% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     57.66% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     57.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     57.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     57.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu              43654      6.86%     64.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     64.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     64.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     64.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     64.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     64.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     64.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     64.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     64.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     64.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd         21806      3.43%     67.95% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.95% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.95% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt         15566      2.45%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     70.39% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              97717     15.35%     85.74% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite             18939      2.98%     88.72% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead         59319      9.32%     98.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite        12483      1.96%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               636511                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses                184109                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads            368211                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses       166883                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes           378203                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                       121                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.000190                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                    93     76.86%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%     76.86% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                   13     10.74%     87.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   8      6.61%     94.21% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead               3      2.48%     96.69% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              4      3.31%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses               452451                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads          4564444                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses       451575                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes          711200                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded                   673068                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued                  636511                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined        416306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued              13                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined       155996                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples      3659500                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.173934                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.807267                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           3420683     93.47%     93.47% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1             85692      2.34%     95.82% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2             58177      1.59%     97.41% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3             28315      0.77%     98.18% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             22060      0.60%     98.78% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             19165      0.52%     99.31% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             15617      0.43%     99.73% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              6575      0.18%     99.91% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              3216      0.09%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       3659500                       # Number of insts issued each cycle
system.cpu09.iq.rate                         0.173930                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.wrAccesses                     69258                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                          46                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads           34460                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          25046                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads             154098                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             40935                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads                252590                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                        3659579                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.quiesceCycles                     192534                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles                 93883                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps              313815                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents                   13                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles                  48061                       # Number of cycles rename is idle
system.cpu09.rename.LQFullEvents              3418696                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.ROBFullEvents                  98                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups             1559568                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts               674055                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands            809578                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles                   98162                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles                 3275                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles             3415676                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps                 495742                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups          274944                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups         910868                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles          443                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu09.rename.skidInsts                   75673                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                    4225545                       # The number of ROB reads
system.cpu09.rob.rob_writes                   1400030                       # The number of ROB writes
system.cpu09.timesIdled                             6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups              23068                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect             104                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted           38669                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits            19068                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups         23068                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses           4000                       # Number of indirect misses.
system.cpu10.branchPred.lookups                 39068                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                   108                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads                  112897                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 205399                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts             105                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                    19297                       # Number of branches committed
system.cpu10.commit.bw_lim_events               12576                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts        418107                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts             170775                       # Number of instructions committed
system.cpu10.commit.committedOps               256649                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples      3604416                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.071204                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     0.633130                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      3535690     98.09%     98.09% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        27524      0.76%     98.86% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         3142      0.09%     98.94% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         3141      0.09%     99.03% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         6073      0.17%     99.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        12665      0.35%     99.55% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6           42      0.00%     99.55% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         3563      0.10%     99.65% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        12576      0.35%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      3604416                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                 10                       # Number of function calls committed.
system.cpu10.commit.int_insts                  212638                       # Number of committed integer instructions.
system.cpu10.commit.loads                       50340                       # Number of loads committed
system.cpu10.commit.membars                         6                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         153105     59.66%     59.66% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          3127      1.22%     60.88% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              7      0.00%     60.88% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         9375      3.65%     64.53% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     64.53% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     64.53% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     64.53% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     64.53% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     64.53% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     64.53% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     64.53% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     64.53% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     64.53% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu         12500      4.87%     69.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     69.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     69.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     69.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     69.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     69.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     69.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     69.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     69.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd         9375      3.65%     73.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     73.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     73.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt         6250      2.44%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     75.49% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         34699     13.52%     89.01% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         6300      2.45%     91.46% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead        15641      6.09%     97.56% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite         6266      2.44%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          256649                       # Class of committed instruction
system.cpu10.commit.refs                        62906                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                    170775                       # Number of Instructions Simulated
system.cpu10.committedOps                      256649                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                            21.422527                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                      21.422527                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles             3509353                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts               692493                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles                  41209                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles                   92022                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles                 3256                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles               12550                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                    157263                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu10.dtb.wrAccesses                     31420                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu10.fetch.Branches                     39068                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines                   68984                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                     3582369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes                  21                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                       582764                       # Number of instructions fetch has processed
system.cpu10.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles                  6512                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.branchRate                0.010679                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles            72730                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches            19176                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      0.159293                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples          3658390                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.230940                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.241119                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                3509675     95.93%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  12277      0.34%     96.27% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                  15669      0.43%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  18674      0.51%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   3707      0.10%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  12562      0.34%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   3188      0.09%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  12638      0.35%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  70000      1.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            3658390                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads                  196755                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                 156419                       # number of floating regfile writes
system.cpu10.idleCycles                            42                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts                151                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches                  32112                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   0.174243                       # Inst execution rate
system.cpu10.iew.exec_refs                     188686                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                    31420                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles                 51542                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts              154543                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts              41052                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts            674648                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts              157266                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             307                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts              637456                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                    5                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents               37730                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles                 3256                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles               37674                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads          25012                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads        15608                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads       104201                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores        28486                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect          146                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers                  601277                       # num instructions consuming a value
system.cpu10.iew.wb_count                      619703                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.768165                       # average fanout of values written-back
system.cpu10.iew.wb_producers                  461880                       # num instructions producing a value
system.cpu10.iew.wb_rate                     0.169390                       # insts written-back per cycle
system.cpu10.iew.wb_sent                       621749                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads                 894445                       # number of integer regfile reads
system.cpu10.int_regfile_writes                404431                       # number of integer regfile writes
system.cpu10.ipc                             0.046680                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.046680                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass              39      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              326869     51.25%     51.26% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               9442      1.48%     52.74% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   7      0.00%     52.74% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd             31385      4.92%     57.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     57.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     57.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     57.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     57.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     57.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     57.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     57.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     57.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     57.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu              43769      6.86%     64.52% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     64.52% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     64.52% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     64.52% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     64.52% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     64.52% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     64.52% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     64.52% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     64.52% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     64.52% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd         21842      3.42%     67.95% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.95% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.95% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt         15595      2.45%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              97960     15.36%     85.75% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             18945      2.97%     88.72% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead         59414      9.32%     98.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite        12501      1.96%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               637768                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses                184513                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads            369019                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses       167225                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes           379671                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                       120                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.000188                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                    93     77.50%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%     77.50% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                   11      9.17%     86.67% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   9      7.50%     94.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead               3      2.50%     96.67% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              4      3.33%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses               453336                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads          4565045                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses       452478                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes          712969                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded                   674626                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued                  637768                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined        417985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued              23                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined       157151                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples      3658390                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.174330                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.809326                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           3419719     93.48%     93.48% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1             85303      2.33%     95.81% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             58307      1.59%     97.40% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             28265      0.77%     98.17% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             21874      0.60%     98.77% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             19257      0.53%     99.30% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             15624      0.43%     99.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              6797      0.19%     99.91% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              3244      0.09%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       3658390                       # Number of insts issued each cycle
system.cpu10.iq.rate                         0.174328                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.wrAccesses                     68989                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                          14                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads           34594                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          25122                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads             154543                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             41052                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads                252979                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                        3658432                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.quiesceCycles                     193681                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles                 92772                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps              313660                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents                   13                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles                  47602                       # Number of cycles rename is idle
system.cpu10.rename.LQFullEvents              3419178                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.ROBFullEvents                 240                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups             1563434                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts               675693                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands            811526                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles                   98159                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles                 3256                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles             3416145                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps                 497842                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups          275853                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups         913185                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles          456                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu10.rename.skidInsts                   75835                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                    4225724                       # The number of ROB reads
system.cpu10.rob.rob_writes                   1403502                       # The number of ROB writes
system.cpu10.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups              22627                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect             109                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted           37831                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits            18632                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups         22627                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses           3995                       # Number of indirect misses.
system.cpu11.branchPred.lookups                 38250                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                   113                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads                  108222                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 203198                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts             110                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                    18305                       # Number of branches committed
system.cpu11.commit.bw_lim_events               12578                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts        420428                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts             167300                       # Number of instructions committed
system.cpu11.commit.committedOps               250692                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples      3602996                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.069579                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     0.626578                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      3535815     98.14%     98.14% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        26975      0.75%     98.88% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3142      0.09%     98.97% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         3141      0.09%     99.06% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         5887      0.16%     99.22% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        12163      0.34%     99.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6           42      0.00%     99.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         3253      0.09%     99.65% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        12578      0.35%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      3602996                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                 10                       # Number of function calls committed.
system.cpu11.commit.int_insts                  207178                       # Number of committed integer instructions.
system.cpu11.commit.loads                       49844                       # Number of loads committed
system.cpu11.commit.membars                         6                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         147644     58.89%     58.90% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          3127      1.25%     60.14% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              7      0.00%     60.15% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         9375      3.74%     63.89% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     63.89% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     63.89% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     63.89% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     63.89% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     63.89% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     63.89% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     63.89% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     63.89% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     63.89% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu         12500      4.99%     68.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     68.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     68.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     68.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     68.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     68.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     68.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     68.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     68.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     68.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd         9375      3.74%     72.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     72.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     72.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt         6250      2.49%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     75.10% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         34203     13.64%     88.75% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         6300      2.51%     91.26% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead        15641      6.24%     97.50% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite         6266      2.50%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          250692                       # Class of committed instruction
system.cpu11.commit.refs                        62410                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                    167300                       # Number of Instructions Simulated
system.cpu11.committedOps                      250692                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                            21.861166                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                      21.861166                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles             3509250                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts               689308                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles                  40976                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles                   91222                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles                 3277                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles               12565                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                    157205                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu11.dtb.wrAccesses                     31541                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu11.fetch.Branches                     38250                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines                   68862                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                     3581356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes                  22                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                       581678                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles                  6554                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.010458                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles            72622                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches            18745                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      0.159043                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples          3657290                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.230348                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.239958                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                3509197     95.95%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  12097      0.33%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  15738      0.43%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  18517      0.51%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   3420      0.09%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  12590      0.34%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   3216      0.09%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  12719      0.35%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  69796      1.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            3657290                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads                  196766                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                 156569                       # number of floating regfile writes
system.cpu11.idleCycles                            83                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts                161                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches                  31231                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   0.173182                       # Inst execution rate
system.cpu11.iew.exec_refs                     188756                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                    31541                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles                 51207                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts              154543                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts              41230                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts            670972                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts              157215                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             326                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts              633391                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents               55098                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles                 3277                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles               55006                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads          25038                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads        15666                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads       104698                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores        28664                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect          157                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers                  597144                       # num instructions consuming a value
system.cpu11.iew.wb_count                      615517                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.768141                       # average fanout of values written-back
system.cpu11.iew.wb_producers                  458691                       # num instructions producing a value
system.cpu11.iew.wb_rate                     0.168295                       # insts written-back per cycle
system.cpu11.iew.wb_sent                       617596                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads                 891611                       # number of integer regfile reads
system.cpu11.int_regfile_writes                401406                       # number of integer regfile writes
system.cpu11.ipc                             0.045743                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.045743                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass              39      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              322590     50.90%     50.91% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               9493      1.50%     52.41% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   7      0.00%     52.41% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd             31479      4.97%     57.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     57.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     57.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     57.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     57.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     57.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     57.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     57.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     57.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     57.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu              43808      6.91%     64.29% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     64.29% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     64.29% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     64.29% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     64.29% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     64.29% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     64.29% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     64.29% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     64.29% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     64.29% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd         21828      3.44%     67.73% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.73% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.73% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt         15587      2.46%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     70.19% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              97792     15.43%     85.62% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             19072      3.01%     88.63% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead         59532      9.39%     98.03% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite        12494      1.97%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               633721                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses                184735                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads            369463                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses       167330                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes           380821                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                       135                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.000213                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                   107     79.26%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%     79.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                   12      8.89%     88.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   9      6.67%     94.81% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead               3      2.22%     97.04% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              4      2.96%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses               449082                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads          4555411                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses       448187                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes          710428                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded                   670950                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued                  633721                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined        420269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued              11                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined       158541                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples      3657290                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.173276                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.805933                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           3419724     93.50%     93.50% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1             84704      2.32%     95.82% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             58348      1.60%     97.42% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             28475      0.78%     98.19% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             21799      0.60%     98.79% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             18801      0.51%     99.30% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             15649      0.43%     99.73% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              6519      0.18%     99.91% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              3271      0.09%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       3657290                       # Number of insts issued each cycle
system.cpu11.iq.rate                         0.173272                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.wrAccesses                     68867                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                          14                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads           34690                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          25210                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads             154543                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             41230                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads                251287                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                        3657373                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.quiesceCycles                     194740                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles                110989                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps              306216                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents                   17                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles                  47408                       # Number of cycles rename is idle
system.cpu11.rename.LQFullEvents              3400847                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.ROBFullEvents                  97                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups             1555611                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts               672180                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands            806987                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles                   97334                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles                 3277                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles             3397817                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps                 500746                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups          276502                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups         910850                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles          465                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu11.rename.skidInsts                   76227                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                    4220471                       # The number of ROB reads
system.cpu11.rob.rob_writes                   1396547                       # The number of ROB writes
system.cpu11.timesIdled                             6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups              21473                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect             102                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted           38976                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits            19226                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups         21473                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses           2247                       # Number of indirect misses.
system.cpu12.branchPred.lookups                 39370                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads                  111672                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                 206994                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts             105                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                    18853                       # Number of branches committed
system.cpu12.commit.bw_lim_events               12587                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts        431773                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts             169218                       # Number of instructions committed
system.cpu12.commit.committedOps               253980                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples      3600556                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.070539                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     0.632676                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      3533501     98.14%     98.14% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        26306      0.73%     98.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3143      0.09%     98.96% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         3138      0.09%     99.04% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         5664      0.16%     99.20% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        12429      0.35%     99.55% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           39      0.00%     99.55% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         3749      0.10%     99.65% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        12587      0.35%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      3600556                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                 10                       # Number of function calls committed.
system.cpu12.commit.int_insts                  210192                       # Number of committed integer instructions.
system.cpu12.commit.loads                       50118                       # Number of loads committed
system.cpu12.commit.membars                         6                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         150658     59.32%     59.32% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          3127      1.23%     60.55% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              7      0.00%     60.55% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         9375      3.69%     64.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     64.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     64.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     64.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     64.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     64.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     64.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     64.25% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     64.25% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     64.25% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu         12500      4.92%     69.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     69.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     69.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     69.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     69.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     69.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     69.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     69.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     69.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     69.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd         9375      3.69%     72.86% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     72.86% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     72.86% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt         6250      2.46%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         34477     13.57%     88.89% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         6300      2.48%     91.37% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead        15641      6.16%     97.53% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite         6266      2.47%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          253980                       # Class of committed instruction
system.cpu12.commit.refs                        62684                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                    169218                       # Number of Instructions Simulated
system.cpu12.committedOps                      253980                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                            21.607435                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                      21.607435                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles             3505795                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts               705186                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles                  41216                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles                   93381                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles                 3349                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles               12556                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                    159143                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu12.dtb.wrAccesses                     31777                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu12.fetch.Branches                     39370                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines                   69644                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                     3579442                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes                  21                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                       595133                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles                  5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles                  6698                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.branchRate                0.010768                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles            73456                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches            19332                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      0.162766                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples          3656297                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.235752                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.254259                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                3505357     95.87%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  11803      0.32%     96.19% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  15974      0.44%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  18603      0.51%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   3999      0.11%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  12732      0.35%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   3379      0.09%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  13112      0.36%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  71338      1.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            3656297                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads                  197272                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                 157508                       # number of floating regfile writes
system.cpu12.idleCycles                            70                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts                154                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches                  32153                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   0.175975                       # Inst execution rate
system.cpu12.iew.exec_refs                     190930                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                    31777                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles                 52782                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts              157335                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts              42079                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts            685130                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts              159153                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             311                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts              643428                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents              142160                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles                 3349                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles              141919                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads          25030                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads        15502                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads       107216                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores        29513                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect          150                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers                  606628                       # num instructions consuming a value
system.cpu12.iew.wb_count                      625255                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.768304                       # average fanout of values written-back
system.cpu12.iew.wb_producers                  466075                       # num instructions producing a value
system.cpu12.iew.wb_rate                     0.171004                       # insts written-back per cycle
system.cpu12.iew.wb_sent                       627725                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads                 904374                       # number of integer regfile reads
system.cpu12.int_regfile_writes                409082                       # number of integer regfile writes
system.cpu12.ipc                             0.046280                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.046280                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass              41      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              329500     51.19%     51.19% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               9635      1.50%     52.69% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   7      0.00%     52.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd             32016      4.97%     57.66% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     57.66% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     57.66% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     57.66% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     57.66% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     57.66% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     57.66% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     57.66% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     57.66% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     57.66% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu              44098      6.85%     64.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     64.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     64.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     64.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     64.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     64.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     64.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     64.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     64.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     64.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd         21812      3.39%     67.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.90% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt         15578      2.42%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     70.32% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              99672     15.48%     85.80% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             19316      3.00%     88.80% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead         59582      9.26%     98.06% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite        12486      1.94%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               643743                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses                185579                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads            371151                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses       168362                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes           387387                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                       217                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.000337                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                   189     87.10%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%     87.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                   13      5.99%     93.09% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   8      3.69%     96.77% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead               3      1.38%     98.16% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              4      1.84%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses               458340                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads          4572856                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses       456893                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes          728890                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded                   685108                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued                  643743                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined        431139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued              11                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined       171190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples      3656297                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.176064                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.816078                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           3417218     93.46%     93.46% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1             84200      2.30%     95.76% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2             58968      1.61%     97.38% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3             28167      0.77%     98.15% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4             21833      0.60%     98.74% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             19843      0.54%     99.29% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             15409      0.42%     99.71% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              7167      0.20%     99.90% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              3492      0.10%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       3656297                       # Number of insts issued each cycle
system.cpu12.iq.rate                         0.176061                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.wrAccesses                     69650                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                          15                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads           35468                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          25672                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads             157335                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             42079                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads                255394                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                        3656367                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.quiesceCycles                     195746                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles                200341                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps              310326                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents                   14                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles                  47792                       # Number of cycles rename is idle
system.cpu12.rename.LQFullEvents              3308046                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.ROBFullEvents                 136                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups             1589043                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts               686729                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands            824784                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles                   99342                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles                 3349                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles             3305025                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps                 514433                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups          280307                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups         930783                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles          448                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu12.rename.skidInsts                   77658                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                    4231654                       # The number of ROB reads
system.cpu12.rob.rob_writes                   1427259                       # The number of ROB writes
system.cpu12.timesIdled                             8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups              22206                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect             101                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted           37215                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits            18350                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups         22206                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses           3856                       # Number of indirect misses.
system.cpu13.branchPred.lookups                 37598                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                   105                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads                  106086                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                 200722                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts             137                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                    17979                       # Number of branches committed
system.cpu13.commit.bw_lim_events               12575                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts        415676                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts             166159                       # Number of instructions committed
system.cpu13.commit.committedOps               248736                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples      3601605                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.069063                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     0.626956                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      3536059     98.18%     98.18% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        25661      0.71%     98.89% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3142      0.09%     98.98% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         3139      0.09%     99.07% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         5453      0.15%     99.22% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        12016      0.33%     99.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           38      0.00%     99.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         3522      0.10%     99.65% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        12575      0.35%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      3601605                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                 10                       # Number of function calls committed.
system.cpu13.commit.int_insts                  205385                       # Number of committed integer instructions.
system.cpu13.commit.loads                       49681                       # Number of loads committed
system.cpu13.commit.membars                         6                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         145851     58.64%     58.64% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          3127      1.26%     59.90% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              7      0.00%     59.90% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         9375      3.77%     63.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     63.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     63.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     63.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     63.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     63.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     63.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     63.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu         12500      5.03%     68.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     68.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     68.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     68.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     68.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     68.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     68.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     68.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     68.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     68.69% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd         9375      3.77%     72.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     72.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     72.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt         6250      2.51%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         34040     13.69%     88.66% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         6300      2.53%     91.19% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead        15641      6.29%     97.48% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite         6266      2.52%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          248736                       # Class of committed instruction
system.cpu13.commit.refs                        62247                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                    166159                       # Number of Instructions Simulated
system.cpu13.committedOps                      248736                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                            21.999169                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                      21.999169                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles             3509768                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts               681821                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles                  40011                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles                   89714                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles                 3273                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles               12548                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                    156171                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu13.dtb.wrAccesses                     31341                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu13.fetch.Branches                     37598                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines                   67473                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                     3580551                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes                  18                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                       575656                       # Number of instructions fetch has processed
system.cpu13.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          234                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles                  6546                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.branchRate                0.010286                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles            71201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches            18455                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      0.157483                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples          3655314                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.227996                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.234001                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                3509095     96.00%     96.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  11667      0.32%     96.32% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  15612      0.43%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  17989      0.49%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   3653      0.10%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  12533      0.34%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   3154      0.09%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  12551      0.34%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  69060      1.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            3655314                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads                  196674                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                 156216                       # number of floating regfile writes
system.cpu13.idleCycles                            46                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts                185                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches                  30699                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   0.171726                       # Inst execution rate
system.cpu13.iew.exec_refs                     187521                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                    31341                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles                 50871                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts              153325                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts              40866                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts            664419                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts              156180                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             303                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts              627722                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents               18268                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles                 3273                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles               18239                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads          24994                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads        15592                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads       103643                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores        28300                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect          181                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers                  592344                       # num instructions consuming a value
system.cpu13.iew.wb_count                      609982                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.767490                       # average fanout of values written-back
system.cpu13.iew.wb_producers                  454618                       # num instructions producing a value
system.cpu13.iew.wb_rate                     0.166873                       # insts written-back per cycle
system.cpu13.iew.wb_sent                       612040                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads                 883538                       # number of integer regfile reads
system.cpu13.int_regfile_writes                396972                       # number of integer regfile writes
system.cpu13.ipc                             0.045456                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.045456                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass              75      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              318477     50.71%     50.72% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               9393      1.50%     52.22% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   7      0.00%     52.22% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd             31269      4.98%     57.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     57.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     57.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     57.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     57.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     57.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     57.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     57.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     57.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     57.20% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu              43714      6.96%     64.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     64.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     64.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     64.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     64.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     64.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     64.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     64.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     64.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     64.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd         21847      3.48%     67.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt         15602      2.48%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     70.12% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              96939     15.44%     85.56% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             18861      3.00%     88.56% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead         59342      9.45%     98.01% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite        12503      1.99%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               628029                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses                184284                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads            368561                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses       167042                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes           378295                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                       100                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.000159                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                    71     71.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%     71.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                   12     12.00%     83.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                  10     10.00%     93.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead               3      3.00%     96.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              4      4.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses               443770                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads          4542913                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses       442940                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes          701804                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded                   664397                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued                  628029                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined        415672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued               6                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined       155501                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples      3655314                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.171813                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.803569                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           3420258     93.57%     93.57% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1             83490      2.28%     95.85% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             58133      1.59%     97.44% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             28193      0.77%     98.22% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             21198      0.58%     98.80% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             18469      0.51%     99.30% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             15651      0.43%     99.73% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              6725      0.18%     99.91% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              3197      0.09%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       3655314                       # Number of insts issued each cycle
system.cpu13.iq.rate                         0.171810                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.wrAccesses                     67514                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                          50                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads           34450                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          25021                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads             153325                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             40866                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads                248986                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                        3655360                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.quiesceCycles                     196753                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles                 74770                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps              303771                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents                   13                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles                  46365                       # Number of cycles rename is idle
system.cpu13.rename.LQFullEvents              3437663                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.ROBFullEvents                 130                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups             1539813                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts               665316                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands            798618                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles                   95888                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles                 3273                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles             3434621                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps                 494822                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups          275057                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups         901548                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles          397                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu13.rename.skidInsts                   75523                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                    4212778                       # The number of ROB reads
system.cpu13.rob.rob_writes                   1382545                       # The number of ROB writes
system.cpu13.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups              21766                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect             103                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted           36324                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits            17911                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups         21766                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses           3855                       # Number of indirect misses.
system.cpu14.branchPred.lookups                 36708                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                   107                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads                  100907                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 198530                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts             108                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                    16854                       # Number of branches committed
system.cpu14.commit.bw_lim_events               12585                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts        419906                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts             162224                       # Number of instructions committed
system.cpu14.commit.committedOps               241990                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples      3599730                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.067224                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     0.619797                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      3536067     98.23%     98.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        24909      0.69%     98.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         3145      0.09%     99.01% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         3140      0.09%     99.10% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         5199      0.14%     99.24% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        11429      0.32%     99.56% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           42      0.00%     99.56% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         3214      0.09%     99.65% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        12585      0.35%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      3599730                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                 10                       # Number of function calls committed.
system.cpu14.commit.int_insts                  199201                       # Number of committed integer instructions.
system.cpu14.commit.loads                       49119                       # Number of loads committed
system.cpu14.commit.membars                         6                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         139667     57.72%     57.72% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          3127      1.29%     59.01% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              7      0.00%     59.01% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         9375      3.87%     62.89% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     62.89% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     62.89% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     62.89% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     62.89% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     62.89% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     62.89% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     62.89% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     62.89% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     62.89% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu         12500      5.17%     68.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     68.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     68.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     68.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     68.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     68.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     68.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     68.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     68.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     68.05% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd         9375      3.87%     71.93% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     71.93% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     71.93% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt         6250      2.58%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     74.51% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         33478     13.83%     88.34% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         6300      2.60%     90.95% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead        15641      6.46%     97.41% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite         6266      2.59%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          241990                       # Class of committed instruction
system.cpu14.commit.refs                        61685                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                    162224                       # Number of Instructions Simulated
system.cpu14.committedOps                      241990                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                            22.524602                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                      22.524602                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles             3509534                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts               679757                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles                  39587                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles                   88989                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles                 3270                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles               12555                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                    156358                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu14.dtb.wrAccesses                     31506                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu14.fetch.Branches                     36708                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines                   67429                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                     3579426                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes                  18                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                       575940                       # Number of instructions fetch has processed
system.cpu14.fetch.MiscStallCycles                  7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles                  6540                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.branchRate                0.010046                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles            71171                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches            18018                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      0.157618                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples          3653935                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.227870                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.234107                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                3508143     96.01%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  11404      0.31%     96.32% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                  15724      0.43%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  17831      0.49%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   3379      0.09%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  12577      0.34%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   3215      0.09%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  12709      0.35%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  68953      1.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            3653935                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads                  196704                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                 156497                       # number of floating regfile writes
system.cpu14.idleCycles                            96                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts                154                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches                  29754                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   0.170774                       # Inst execution rate
system.cpu14.iew.exec_refs                     187874                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                    31506                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles                 51056                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts              153690                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts              41188                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts            661700                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts              156368                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             302                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts              624015                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents               56927                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles                 3270                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles               56848                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads          25028                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads        15637                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads       104570                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores        28622                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect          150                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers                  588556                       # num instructions consuming a value
system.cpu14.iew.wb_count                      606150                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.767465                       # average fanout of values written-back
system.cpu14.iew.wb_producers                  451696                       # num instructions producing a value
system.cpu14.iew.wb_rate                     0.165885                       # insts written-back per cycle
system.cpu14.iew.wb_sent                       608256                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads                 881721                       # number of integer regfile reads
system.cpu14.int_regfile_writes                394298                       # number of integer regfile writes
system.cpu14.ipc                             0.044396                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.044396                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass              44      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              314134     50.32%     50.32% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               9479      1.52%     51.84% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   7      0.00%     51.84% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd             31456      5.04%     56.88% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     56.88% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     56.88% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     56.88% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     56.88% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     56.88% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     56.88% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     56.88% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     56.88% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     56.88% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu              43788      7.01%     63.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     63.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     63.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     63.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     63.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     63.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     63.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     63.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     63.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     63.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd         21824      3.50%     67.39% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.39% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.39% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt         15583      2.50%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              96994     15.54%     85.42% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite             19039      3.05%     88.47% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead         59478      9.53%     98.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite        12492      2.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               624318                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses                184628                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads            369249                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses       167307                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes           380509                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                       136                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.000218                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   108     79.41%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%     79.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                   13      9.56%     88.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   8      5.88%     94.85% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead               3      2.21%     97.06% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              4      2.94%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses               439782                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads          4533467                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses       438843                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes          700898                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded                   661678                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued                  624318                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined        419700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued              10                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined       158730                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples      3653935                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.170862                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.800748                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           3420277     93.61%     93.61% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1             82246      2.25%     95.86% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2             58491      1.60%     97.46% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             28387      0.78%     98.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4             21090      0.58%     98.81% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             18084      0.49%     99.31% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             15628      0.43%     99.73% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              6475      0.18%     99.91% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              3257      0.09%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       3653935                       # Number of insts issued each cycle
system.cpu14.iq.rate                         0.170857                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.wrAccesses                     67440                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                          20                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads           34678                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          25196                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads             153690                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             41188                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads                247458                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                        3654031                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.quiesceCycles                     198082                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles                112072                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps              295335                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents                   17                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles                  46000                       # Number of cycles rename is idle
system.cpu14.rename.LQFullEvents              3400062                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.ROBFullEvents                  97                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups             1534511                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts               662790                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands            795367                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles                   95113                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles                 3270                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles             3397032                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps                 500011                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups          276314                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups         901194                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles          448                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu14.rename.skidInsts                   76084                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                    4208013                       # The number of ROB reads
system.cpu14.rob.rob_writes                   1378008                       # The number of ROB writes
system.cpu14.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups              22470                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect             106                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted           37626                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits            18557                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups         22470                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses           3913                       # Number of indirect misses.
system.cpu15.branchPred.lookups                 38020                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                   110                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads                  103237                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                 205187                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts             113                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                    16895                       # Number of branches committed
system.cpu15.commit.bw_lim_events               12591                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts        442757                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts             162366                       # Number of instructions committed
system.cpu15.commit.committedOps               242233                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples      3596004                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.067362                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     0.621465                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      3532742     98.24%     98.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        24476      0.68%     98.92% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         3142      0.09%     99.01% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         3137      0.09%     99.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         5051      0.14%     99.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        11441      0.32%     99.55% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           43      0.00%     99.56% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         3381      0.09%     99.65% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        12591      0.35%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      3596004                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                 10                       # Number of function calls committed.
system.cpu15.commit.int_insts                  199424                       # Number of committed integer instructions.
system.cpu15.commit.loads                       49139                       # Number of loads committed
system.cpu15.commit.membars                         6                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         139890     57.75%     57.75% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          3127      1.29%     59.04% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              7      0.00%     59.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         9375      3.87%     62.92% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     62.92% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     62.92% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     62.92% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     62.92% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     62.92% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     62.92% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     62.92% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     62.92% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu         12500      5.16%     68.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     68.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     68.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     68.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     68.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     68.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     68.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     68.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     68.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd         9375      3.87%     71.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     71.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     71.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt         6250      2.58%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     74.53% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         33498     13.83%     88.36% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         6300      2.60%     90.96% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead        15641      6.46%     97.41% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite         6266      2.59%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          242233                       # Class of committed instruction
system.cpu15.commit.refs                        61705                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                    162366                       # Number of Instructions Simulated
system.cpu15.committedOps                      242233                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                            22.499791                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                      22.499791                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles             3503907                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts               705547                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles                  40694                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles                   92522                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles                 3432                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles               12615                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                    160452                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu15.dtb.wrAccesses                     32310                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu15.fetch.Branches                     38020                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines                   69589                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                     3576184                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes                  20                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                       599161                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles                  9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles           57                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles                  6864                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.010407                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles            73472                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches            18667                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      0.164010                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples          3653170                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.236975                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.258318                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                3502260     95.87%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  11254      0.31%     96.18% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  16337      0.45%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  18156      0.50%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   3723      0.10%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  12857      0.35%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   3527      0.10%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  13474      0.37%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  71582      1.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            3653170                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads                  197380                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                 158426                       # number of floating regfile writes
system.cpu15.idleCycles                            31                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts                163                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches                  30690                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   0.175565                       # Inst execution rate
system.cpu15.iew.exec_refs                     192772                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                    32310                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles                 54105                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts              158816                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts              42897                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts            684003                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts              160462                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             315                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts              641376                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                   76                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents              207402                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles                 3432                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles              207100                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads          25172                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads        15866                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads       109676                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores        30331                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect          157                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers                  603878                       # num instructions consuming a value
system.cpu15.iew.wb_count                      622825                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.768253                       # average fanout of values written-back
system.cpu15.iew.wb_producers                  463931                       # num instructions producing a value
system.cpu15.iew.wb_rate                     0.170487                       # insts written-back per cycle
system.cpu15.iew.wb_sent                       625231                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads                 909212                       # number of integer regfile reads
system.cpu15.int_regfile_writes                407934                       # number of integer regfile writes
system.cpu15.ipc                             0.044445                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.044445                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass              46      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              324692     50.60%     50.61% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               9900      1.54%     52.15% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   7      0.00%     52.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd             32530      5.07%     57.22% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     57.22% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     57.22% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     57.22% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     57.22% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     57.22% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     57.22% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     57.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     57.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     57.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu              44340      6.91%     64.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     64.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     64.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     64.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     64.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     64.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     64.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     64.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     64.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     64.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd         21720      3.38%     67.51% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.51% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.51% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt         15551      2.42%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     69.94% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead             100247     15.62%     85.56% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             19895      3.10%     88.66% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead         60324      9.40%     98.06% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite        12440      1.94%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               641692                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses                186912                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads            373817                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses       169002                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes           393687                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                       298                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.000464                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   268     89.93%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%     89.93% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                   15      5.03%     94.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   8      2.68%     97.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead               3      1.01%     98.66% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              4      1.34%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses               455032                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads          4563048                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses       453823                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes          732084                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded                   683981                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued                  641692                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined        441760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued              14                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined       175101                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples      3653170                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.175653                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.814500                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           3415338     93.49%     93.49% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1             82358      2.25%     95.74% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2             59216      1.62%     97.37% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3             29370      0.80%     98.17% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             21770      0.60%     98.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             19017      0.52%     99.29% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             15611      0.43%     99.71% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              6959      0.19%     99.90% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              3531      0.10%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       3653170                       # Number of insts issued each cycle
system.cpu15.iq.rate                         0.175652                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.wrAccesses                     69601                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                          21                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads           35951                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          26189                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads             158816                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             42897                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads                254276                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                        3653201                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.quiesceCycles                     198912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles                266820                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps              295642                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents                  111                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles                  47382                       # Number of cycles rename is idle
system.cpu15.rename.LQFullEvents              3239630                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.ROBFullEvents                 143                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups             1588102                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts               685983                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands            823435                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles                   98406                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles                 3432                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles             3236662                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps                 527766                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups          283962                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups         935291                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles          468                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu15.rename.skidInsts                   78942                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                    4225360                       # The number of ROB reads
system.cpu15.rob.rob_writes                   1427165                       # The number of ROB writes
system.cpu15.timesIdled                             8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu16.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu16.branchPred.BTBLookups              21566                       # Number of BTB lookups
system.cpu16.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu16.branchPred.condIncorrect             106                       # Number of conditional branches incorrect
system.cpu16.branchPred.condPredicted           36004                       # Number of conditional branches predicted
system.cpu16.branchPred.indirectHits            17728                       # Number of indirect target hits.
system.cpu16.branchPred.indirectLookups         21566                       # Number of indirect predictor lookups.
system.cpu16.branchPred.indirectMisses           3838                       # Number of indirect misses.
system.cpu16.branchPred.lookups                 36417                       # Number of BP lookups
system.cpu16.branchPred.usedRAS                   111                       # Number of times the RAS was used to get a target.
system.cpu16.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu16.cc_regfile_reads                   98327                       # number of cc regfile reads
system.cpu16.cc_regfile_writes                 198284                       # number of cc regfile writes
system.cpu16.commit.amos                            0                       # Number of atomic instructions committed
system.cpu16.commit.branchMispredicts             144                       # The number of times a branch was mispredicted
system.cpu16.commit.branches                    16221                       # Number of branches committed
system.cpu16.commit.bw_lim_events               12587                       # number cycles where commit BW limit reached
system.cpu16.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.commitSquashedInsts        425246                       # The number of squashed insts skipped by commit
system.cpu16.commit.committedInsts             160009                       # Number of instructions committed
system.cpu16.commit.committedOps               238193                       # Number of ops (including micro ops) committed
system.cpu16.commit.committed_per_cycle::samples      3597238                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.066216                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     0.617693                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0      3535458     98.28%     98.28% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1        23664      0.66%     98.94% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2         3143      0.09%     99.03% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3         3140      0.09%     99.12% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4         4781      0.13%     99.25% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5        11105      0.31%     99.56% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6           42      0.00%     99.56% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7         3318      0.09%     99.65% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8        12587      0.35%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total      3597238                       # Number of insts commited each cycle
system.cpu16.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu16.commit.function_calls                 10                       # Number of function calls committed.
system.cpu16.commit.int_insts                  195720                       # Number of committed integer instructions.
system.cpu16.commit.loads                       48802                       # Number of loads committed
system.cpu16.commit.membars                         6                       # Number of memory barriers committed
system.cpu16.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu         136187     57.18%     57.18% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult          3127      1.31%     58.49% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              7      0.00%     58.49% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd         9375      3.94%     62.43% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     62.43% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     62.43% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     62.43% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMisc            0      0.00%     62.43% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     62.43% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     62.43% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu         12500      5.25%     67.68% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     67.68% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     67.68% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     67.68% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     67.68% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     67.68% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     67.68% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     67.68% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdDiv             0      0.00%     67.68% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     67.68% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd         9375      3.94%     71.61% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     71.61% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     71.61% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt         6250      2.62%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdReduceAdd            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdReduceAlu            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdReduceCmp            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAes             0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAesMix            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSha1Hash            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSha256Hash            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShaSigma2            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShaSigma3            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdPredAlu            0      0.00%     74.24% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead         33161     13.92%     88.16% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite         6300      2.64%     90.80% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMemRead        15641      6.57%     97.37% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMemWrite         6266      2.63%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total          238193                       # Class of committed instruction
system.cpu16.commit.refs                        61368                       # Number of memory references committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu16.committedInsts                    160009                       # Number of Instructions Simulated
system.cpu16.committedOps                      238193                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                            22.825597                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                      22.825597                       # CPI: Total CPI of All Threads
system.cpu16.decode.BlockedCycles             3508132                       # Number of cycles decode is blocked
system.cpu16.decode.DecodedInsts               682074                       # Number of instructions handled by decode
system.cpu16.decode.IdleCycles                  39310                       # Number of cycles decode is idle
system.cpu16.decode.RunCycles                   88835                       # Number of cycles decode is running
system.cpu16.decode.SquashCycles                 3342                       # Number of cycles decode is squashing
system.cpu16.decode.UnblockCycles               12563                       # Number of cycles decode is unblocking
system.cpu16.dtb.rdAccesses                    157005                       # TLB accesses on read requests
system.cpu16.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu16.dtb.wrAccesses                     31736                       # TLB accesses on write requests
system.cpu16.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu16.fetch.Branches                     36417                       # Number of branches that fetch encountered
system.cpu16.fetch.CacheLines                   67165                       # Number of cache lines fetched
system.cpu16.fetch.Cycles                     3577540                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.IcacheSquashes                  21                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu16.fetch.Insts                       579207                       # Number of instructions fetch has processed
system.cpu16.fetch.MiscStallCycles                 40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.PendingTrapStallCycles          238                       # Number of stall cycles due to pending traps
system.cpu16.fetch.SquashCycles                  6684                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.branchRate                0.009971                       # Number of branch fetches per cycle
system.cpu16.fetch.icacheStallCycles            71005                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.predictedBranches            17839                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.rate                      0.158587                       # Number of inst fetches per cycle
system.cpu16.fetch.rateDist::samples          3652182                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            0.229111                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           1.237934                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0                3506260     96.00%     96.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                  10917      0.30%     96.30% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                  15800      0.43%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                  17586      0.48%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::4                   3523      0.10%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::5                  12639      0.35%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::6                   3285      0.09%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::7                  12893      0.35%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::8                  69279      1.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total            3652182                       # Number of instructions fetched each cycle (Total)
system.cpu16.fp_regfile_reads                  196823                       # number of floating regfile reads
system.cpu16.fp_regfile_writes                 156897                       # number of floating regfile writes
system.cpu16.idleCycles                           119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.iew.branchMispredicts                192                       # Number of branch mispredicts detected at execute
system.cpu16.iew.exec_branches                  29349                       # Number of branches executed
system.cpu16.iew.exec_nop                           0                       # number of nop insts executed
system.cpu16.iew.exec_rate                   0.170971                       # Inst execution rate
system.cpu16.iew.exec_refs                     188750                       # number of memory reference insts executed
system.cpu16.iew.exec_stores                    31736                       # Number of stores executed
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.iewBlockCycles                 51850                       # Number of cycles IEW is blocking
system.cpu16.iew.iewDispLoadInsts              154547                       # Number of dispatched load instructions
system.cpu16.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispStoreInsts              41586                       # Number of dispatched store instructions
system.cpu16.iew.iewDispatchedInsts            663035                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewExecLoadInsts              157014                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts             312                       # Number of squashed instructions skipped in execute
system.cpu16.iew.iewExecutedInsts              624439                       # Number of executed instructions
system.cpu16.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewLSQFullEvents               94736                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.iewSquashCycles                 3342                       # Number of cycles IEW is squashing
system.cpu16.iew.iewUnblockCycles               94578                       # Number of cycles IEW is unblocking
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.lsq.thread0.forwLoads          25051                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.rescheduledLoads        15734                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.squashedLoads       105743                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.squashedStores        29020                       # Number of stores squashed
system.cpu16.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu16.iew.predictedNotTakenIncorrect          188                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.wb_consumers                  588841                       # num instructions consuming a value
system.cpu16.iew.wb_count                      606339                       # cumulative count of insts written-back
system.cpu16.iew.wb_fanout                   0.767261                       # average fanout of values written-back
system.cpu16.iew.wb_producers                  451795                       # num instructions producing a value
system.cpu16.iew.wb_rate                     0.166016                       # insts written-back per cycle
system.cpu16.iew.wb_sent                       608548                       # cumulative count of insts sent to commit
system.cpu16.int_regfile_reads                 884764                       # number of integer regfile reads
system.cpu16.int_regfile_writes                394770                       # number of integer regfile writes
system.cpu16.ipc                             0.043810                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.043810                       # IPC: Total IPC of All Threads
system.cpu16.iq.FU_type_0::No_OpClass              76      0.01%      0.01% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu              313227     50.14%     50.15% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult               9593      1.54%     51.68% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   7      0.00%     51.68% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd             31698      5.07%     56.76% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     56.76% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     56.76% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     56.76% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMultAcc             0      0.00%     56.76% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     56.76% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMisc                0      0.00%     56.76% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     56.76% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     56.76% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     56.76% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu              43902      7.03%     63.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     63.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     63.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     63.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     63.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     63.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     63.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     63.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdDiv                  0      0.00%     63.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     63.79% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd         21801      3.49%     67.27% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.27% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.27% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt         15569      2.49%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAes                  0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAesMix               0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdPredAlu              0      0.00%     69.77% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead              97431     15.60%     85.36% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite             19281      3.09%     88.45% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMemRead         59691      9.55%     98.00% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMemWrite        12480      2.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total               624756                       # Type of FU issued
system.cpu16.iq.fp_alu_accesses                185148                       # Number of floating point alu accesses
system.cpu16.iq.fp_inst_queue_reads            370289                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_wakeup_accesses       167626                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_writes           383449                       # Number of floating instruction queue writes
system.cpu16.iq.fu_busy_cnt                       176                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.000282                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                   148     84.09%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMultAcc               0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMisc                  0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdDiv                    0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdReduceAdd              0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdReduceAlu              0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdReduceCmp              0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAes                    0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAesMix                 0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSha1Hash               0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSha1Hash2              0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSha256Hash             0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSha256Hash2            0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShaSigma2              0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShaSigma3              0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdPredAlu                0      0.00%     84.09% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead                   12      6.82%     90.91% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite                   9      5.11%     96.02% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMemRead               3      1.70%     97.73% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMemWrite              4      2.27%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.int_alu_accesses               439708                       # Number of integer alu accesses
system.cpu16.iq.int_inst_queue_reads          4531590                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_wakeup_accesses       438713                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.int_inst_queue_writes          704421                       # Number of integer instruction queue writes
system.cpu16.iq.iqInstsAdded                   663013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqInstsIssued                  624756                       # Number of instructions issued
system.cpu16.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqSquashedInstsExamined        424828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedInstsIssued              14                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.iqSquashedOperandsExamined       161955                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.issued_per_cycle::samples      3652182                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.171064                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.802945                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0           3419623     93.63%     93.63% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1             80730      2.21%     95.84% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2             58633      1.61%     97.45% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3             28764      0.79%     98.24% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::4             20744      0.57%     98.80% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::5             18085      0.50%     99.30% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::6             15554      0.43%     99.72% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::7              6649      0.18%     99.91% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::8              3400      0.09%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total       3652182                       # Number of insts issued each cycle
system.cpu16.iq.rate                         0.171058                       # Inst issue rate
system.cpu16.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu16.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu16.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu16.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu16.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu16.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu16.itb.wrAccesses                     67207                       # TLB accesses on write requests
system.cpu16.itb.wrMisses                          51                       # TLB misses on write requests
system.cpu16.memDep0.conflictingLoads           34945                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores          25402                       # Number of conflicting stores.
system.cpu16.memDep0.insertedLoads             154547                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores             41586                       # Number of stores inserted to the mem dependence unit.
system.cpu16.misc_regfile_reads                247514                       # number of misc regfile reads
system.cpu16.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu16.numCycles                        3652301                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.quiesceCycles                     199812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.rename.BlockCycles                150616                       # Number of cycles rename is blocking
system.cpu16.rename.CommittedMaps              290590                       # Number of HB maps that are committed
system.cpu16.rename.IQFullEvents                   13                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.IdleCycles                  45805                       # Number of cycles rename is idle
system.cpu16.rename.LQFullEvents              3360029                       # Number of times rename has blocked due to LQ full
system.cpu16.rename.ROBFullEvents                 138                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.RenameLookups             1538365                       # Number of register rename lookups that rename has made
system.cpu16.rename.RenamedInsts               664406                       # Number of instructions processed by rename
system.cpu16.rename.RenamedOperands            797103                       # Number of destination operands rename has renamed
system.cpu16.rename.RunCycles                   94884                       # Number of cycles rename is running
system.cpu16.rename.SquashCycles                 3342                       # Number of cycles rename is squashing
system.cpu16.rename.UnblockCycles             3357006                       # Number of cycles rename is unblocking
system.cpu16.rename.UndoneMaps                 506489                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.fp_rename_lookups          278008                       # Number of floating rename lookups
system.cpu16.rename.int_rename_lookups         905367                       # Number of integer rename lookups
system.cpu16.rename.serializeStallCycles          529                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu16.rename.skidInsts                   76843                       # count of insts added to the skid buffer
system.cpu16.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu16.rob.rob_reads                    4206607                       # The number of ROB reads
system.cpu16.rob.rob_writes                   1381838                       # The number of ROB writes
system.cpu16.timesIdled                             6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu17.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu17.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu17.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu17.branchPred.BTBLookups              21788                       # Number of BTB lookups
system.cpu17.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu17.branchPred.condIncorrect             108                       # Number of conditional branches incorrect
system.cpu17.branchPred.condPredicted           36461                       # Number of conditional branches predicted
system.cpu17.branchPred.indirectHits            17966                       # Number of indirect target hits.
system.cpu17.branchPred.indirectLookups         21788                       # Number of indirect predictor lookups.
system.cpu17.branchPred.indirectMisses           3822                       # Number of indirect misses.
system.cpu17.branchPred.lookups                 36869                       # Number of BP lookups
system.cpu17.branchPred.usedRAS                   112                       # Number of times the RAS was used to get a target.
system.cpu17.branchPredindirectMispredicted           51                       # Number of mispredicted indirect branches.
system.cpu17.cc_regfile_reads                   97942                       # number of cc regfile reads
system.cpu17.cc_regfile_writes                 202016                       # number of cc regfile writes
system.cpu17.commit.amos                            0                       # Number of atomic instructions committed
system.cpu17.commit.branchMispredicts             148                       # The number of times a branch was mispredicted
system.cpu17.commit.branches                    15819                       # Number of branches committed
system.cpu17.commit.bw_lim_events               12587                       # number cycles where commit BW limit reached
system.cpu17.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu17.commit.commitSquashedInsts        441295                       # The number of squashed insts skipped by commit
system.cpu17.commit.committedInsts             158602                       # Number of instructions committed
system.cpu17.commit.committedOps               235781                       # Number of ops (including micro ops) committed
system.cpu17.commit.committed_per_cycle::samples      3594455                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::mean     0.065596                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::stdev     0.615464                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::0      3533437     98.30%     98.30% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::1        23304      0.65%     98.95% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::2         3143      0.09%     99.04% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::3         3144      0.09%     99.13% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::4         4659      0.13%     99.26% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::5        10898      0.30%     99.56% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::6           44      0.00%     99.56% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::7         3239      0.09%     99.65% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::8        12587      0.35%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::total      3594455                       # Number of insts commited each cycle
system.cpu17.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu17.commit.function_calls                 10                       # Number of function calls committed.
system.cpu17.commit.int_insts                  193509                       # Number of committed integer instructions.
system.cpu17.commit.loads                       48601                       # Number of loads committed
system.cpu17.commit.membars                         6                       # Number of memory barriers committed
system.cpu17.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IntAlu         133976     56.82%     56.82% # Class of committed instruction
system.cpu17.commit.op_class_0::IntMult          3127      1.33%     58.15% # Class of committed instruction
system.cpu17.commit.op_class_0::IntDiv              7      0.00%     58.15% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatAdd         9375      3.98%     62.13% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCmp            0      0.00%     62.13% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCvt            0      0.00%     62.13% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMult            0      0.00%     62.13% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMultAcc            0      0.00%     62.13% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatDiv            0      0.00%     62.13% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMisc            0      0.00%     62.13% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatSqrt            0      0.00%     62.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAdd             0      0.00%     62.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAddAcc            0      0.00%     62.13% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAlu         12500      5.30%     67.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCmp             0      0.00%     67.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCvt             0      0.00%     67.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMisc            0      0.00%     67.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMult            0      0.00%     67.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMultAcc            0      0.00%     67.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShift            0      0.00%     67.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShiftAcc            0      0.00%     67.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdDiv             0      0.00%     67.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSqrt            0      0.00%     67.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAdd         9375      3.98%     71.41% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAlu            0      0.00%     71.41% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCmp            0      0.00%     71.41% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCvt         6250      2.65%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatDiv            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMisc            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMult            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdReduceAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdReduceAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdReduceCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAes             0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAesMix            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSha1Hash            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSha256Hash            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShaSigma2            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShaSigma3            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdPredAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu17.commit.op_class_0::MemRead         32960     13.98%     88.04% # Class of committed instruction
system.cpu17.commit.op_class_0::MemWrite         6300      2.67%     90.71% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMemRead        15641      6.63%     97.34% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMemWrite         6266      2.66%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::total          235781                       # Class of committed instruction
system.cpu17.commit.refs                        61167                       # Number of memory references committed
system.cpu17.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu17.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu17.committedInsts                    158602                       # Number of Instructions Simulated
system.cpu17.committedOps                      235781                       # Number of Ops (including micro ops) Simulated
system.cpu17.cpi                            23.023518                       # CPI: Cycles Per Instruction
system.cpu17.cpi_total                      23.023518                       # CPI: Total CPI of All Threads
system.cpu17.decode.BlockedCycles             3504506                       # Number of cycles decode is blocked
system.cpu17.decode.DecodedInsts               697654                       # Number of instructions handled by decode
system.cpu17.decode.IdleCycles                  40022                       # Number of cycles decode is idle
system.cpu17.decode.RunCycles                   90919                       # Number of cycles decode is running
system.cpu17.decode.SquashCycles                 3454                       # Number of cycles decode is squashing
system.cpu17.decode.UnblockCycles               12564                       # Number of cycles decode is unblocking
system.cpu17.dtb.rdAccesses                    159807                       # TLB accesses on read requests
system.cpu17.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu17.dtb.wrAccesses                     32391                       # TLB accesses on write requests
system.cpu17.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu17.fetch.Branches                     36869                       # Number of branches that fetch encountered
system.cpu17.fetch.CacheLines                   68662                       # Number of cache lines fetched
system.cpu17.fetch.Cycles                     3575150                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu17.fetch.IcacheSquashes                  21                       # Number of outstanding Icache misses that were squashed
system.cpu17.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu17.fetch.Insts                       594155                       # Number of instructions fetch has processed
system.cpu17.fetch.MiscStallCycles                 42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu17.fetch.PendingTrapStallCycles          253                       # Number of stall cycles due to pending traps
system.cpu17.fetch.SquashCycles                  6908                       # Number of cycles fetch has spent squashing
system.cpu17.fetch.branchRate                0.010097                       # Number of branch fetches per cycle
system.cpu17.fetch.icacheStallCycles            72549                       # Number of cycles fetch is stalled on an Icache miss
system.cpu17.fetch.predictedBranches            18078                       # Number of branches that fetch has predicted taken
system.cpu17.fetch.rate                      0.162712                       # Number of inst fetches per cycle
system.cpu17.fetch.rateDist::samples          3651465                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::mean            0.234835                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::stdev           1.253277                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::0                3502329     95.92%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::1                  10853      0.30%     96.21% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::2                  16297      0.45%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::3                  17726      0.49%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::4                   3547      0.10%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::5                  12863      0.35%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::6                   3499      0.10%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::7                  13440      0.37%     98.06% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::8                  70911      1.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::total            3651465                       # Number of instructions fetched each cycle (Total)
system.cpu17.fp_regfile_reads                  197758                       # number of floating regfile reads
system.cpu17.fp_regfile_writes                 158517                       # number of floating regfile writes
system.cpu17.idleCycles                           111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu17.iew.branchMispredicts                196                       # Number of branch mispredicts detected at execute
system.cpu17.iew.exec_branches                  29599                       # Number of branches executed
system.cpu17.iew.exec_nop                           0                       # number of nop insts executed
system.cpu17.iew.exec_rate                   0.173832                       # Inst execution rate
system.cpu17.iew.exec_refs                     192207                       # number of memory reference insts executed
system.cpu17.iew.exec_stores                    32391                       # Number of stores executed
system.cpu17.iew.exec_swp                           0                       # number of swp insts executed
system.cpu17.iew.iewBlockCycles                 53738                       # Number of cycles IEW is blocking
system.cpu17.iew.iewDispLoadInsts              157913                       # Number of dispatched load instructions
system.cpu17.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu17.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu17.iew.iewDispStoreInsts              42781                       # Number of dispatched store instructions
system.cpu17.iew.iewDispatchedInsts            676006                       # Number of instructions dispatched to IQ
system.cpu17.iew.iewExecLoadInsts              159816                       # Number of load instructions executed
system.cpu17.iew.iewExecSquashedInsts             316                       # Number of squashed instructions skipped in execute
system.cpu17.iew.iewExecutedInsts              634762                       # Number of executed instructions
system.cpu17.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu17.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu17.iew.iewLSQFullEvents              210710                       # Number of times the LSQ has become full, causing a stall
system.cpu17.iew.iewSquashCycles                 3454                       # Number of cycles IEW is squashing
system.cpu17.iew.iewUnblockCycles              210330                       # Number of cycles IEW is unblocking
system.cpu17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu17.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu17.iew.lsq.thread0.forwLoads          25250                       # Number of loads that had data forwarded from stores
system.cpu17.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu17.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu17.iew.lsq.thread0.rescheduledLoads        15946                       # Number of loads that were rescheduled
system.cpu17.iew.lsq.thread0.squashedLoads       109310                       # Number of loads squashed
system.cpu17.iew.lsq.thread0.squashedStores        30215                       # Number of stores squashed
system.cpu17.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu17.iew.predictedNotTakenIncorrect          192                       # Number of branches that were predicted not taken incorrectly
system.cpu17.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu17.iew.wb_consumers                  597825                       # num instructions consuming a value
system.cpu17.iew.wb_count                      616179                       # cumulative count of insts written-back
system.cpu17.iew.wb_fanout                   0.767631                       # average fanout of values written-back
system.cpu17.iew.wb_producers                  458909                       # num instructions producing a value
system.cpu17.iew.wb_rate                     0.168743                       # insts written-back per cycle
system.cpu17.iew.wb_sent                       618549                       # cumulative count of insts sent to commit
system.cpu17.int_regfile_reads                 902814                       # number of integer regfile reads
system.cpu17.int_regfile_writes                402734                       # number of integer regfile writes
system.cpu17.ipc                             0.043434                       # IPC: Instructions Per Cycle
system.cpu17.ipc_total                       0.043434                       # IPC: Total IPC of All Threads
system.cpu17.iq.FU_type_0::No_OpClass              78      0.01%      0.01% # Type of FU issued
system.cpu17.iq.FU_type_0::IntAlu              318556     50.16%     50.17% # Type of FU issued
system.cpu17.iq.FU_type_0::IntMult               9919      1.56%     51.73% # Type of FU issued
system.cpu17.iq.FU_type_0::IntDiv                   7      0.00%     51.73% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatAdd             32452      5.11%     56.84% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCmp                 0      0.00%     56.84% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCvt                 0      0.00%     56.84% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMult                0      0.00%     56.84% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMultAcc             0      0.00%     56.84% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatDiv                 0      0.00%     56.84% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMisc                0      0.00%     56.84% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatSqrt                0      0.00%     56.84% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAdd                  0      0.00%     56.84% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAddAcc               0      0.00%     56.84% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAlu              44340      6.98%     63.83% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCmp                  0      0.00%     63.83% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCvt                  0      0.00%     63.83% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMisc                 0      0.00%     63.83% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMult                 0      0.00%     63.83% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShift                0      0.00%     63.83% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShiftAcc             0      0.00%     63.83% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdDiv                  0      0.00%     63.83% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSqrt                 0      0.00%     63.83% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAdd         21816      3.44%     67.26% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.26% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.26% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCvt         15572      2.45%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMult            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAes                  0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAesMix               0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdPredAlu              0      0.00%     69.71% # Type of FU issued
system.cpu17.iq.FU_type_0::MemRead              99504     15.67%     85.38% # Type of FU issued
system.cpu17.iq.FU_type_0::MemWrite             19929      3.14%     88.52% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMemRead         60422      9.51%     98.03% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMemWrite        12488      1.97%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::total               635083                       # Type of FU issued
system.cpu17.iq.fp_alu_accesses                187097                       # Number of floating point alu accesses
system.cpu17.iq.fp_inst_queue_reads            374187                       # Number of floating instruction queue reads
system.cpu17.iq.fp_inst_queue_wakeup_accesses       169126                       # Number of floating instruction queue wakeup accesses
system.cpu17.iq.fp_inst_queue_writes           392713                       # Number of floating instruction queue writes
system.cpu17.iq.fu_busy_cnt                       285                       # FU busy when requested
system.cpu17.iq.fu_busy_rate                 0.000449                       # FU busy rate (busy events/executed inst)
system.cpu17.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntAlu                   257     90.18%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntMult                    0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntDiv                     0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatAdd                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCmp                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCvt                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMult                  0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMultAcc               0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatDiv                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMisc                  0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatSqrt                  0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAdd                    0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAddAcc                 0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAlu                    0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCmp                    0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCvt                    0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMisc                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMult                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMultAcc                0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShift                  0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShiftAcc               0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdDiv                    0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSqrt                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAdd               0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAlu               0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCmp               0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCvt               0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatDiv               0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMisc              0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMult              0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatSqrt              0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdReduceAdd              0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdReduceAlu              0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdReduceCmp              0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAes                    0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAesMix                 0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSha1Hash               0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSha1Hash2              0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSha256Hash             0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSha256Hash2            0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShaSigma2              0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShaSigma3              0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdPredAlu                0      0.00%     90.18% # attempts to use FU when none available
system.cpu17.iq.fu_full::MemRead                   13      4.56%     94.74% # attempts to use FU when none available
system.cpu17.iq.fu_full::MemWrite                   8      2.81%     97.54% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMemRead               3      1.05%     98.60% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMemWrite              4      1.40%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.int_alu_accesses               448193                       # Number of integer alu accesses
system.cpu17.iq.int_inst_queue_reads          4547736                       # Number of integer instruction queue reads
system.cpu17.iq.int_inst_queue_wakeup_accesses       447053                       # Number of integer instruction queue wakeup accesses
system.cpu17.iq.int_inst_queue_writes          723511                       # Number of integer instruction queue writes
system.cpu17.iq.iqInstsAdded                   675984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu17.iq.iqInstsIssued                  635083                       # Number of instructions issued
system.cpu17.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu17.iq.iqSquashedInstsExamined        440211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu17.iq.iqSquashedInstsIssued              12                       # Number of squashed instructions issued
system.cpu17.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu17.iq.iqSquashedOperandsExamined       171046                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu17.iq.issued_per_cycle::samples      3651465                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::mean       0.173926                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::stdev      0.810185                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::0           3416025     93.55%     93.55% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::1             80796      2.21%     95.76% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::2             59531      1.63%     97.40% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::3             29472      0.81%     98.20% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::4             21255      0.58%     98.78% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::5             18432      0.50%     99.29% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::6             15608      0.43%     99.72% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::7              6787      0.19%     99.90% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::8              3559      0.10%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::total       3651465                       # Number of insts issued each cycle
system.cpu17.iq.rate                         0.173920                       # Inst issue rate
system.cpu17.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu17.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu17.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu17.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu17.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu17.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu17.itb.wrAccesses                     68708                       # TLB accesses on write requests
system.cpu17.itb.wrMisses                          55                       # TLB misses on write requests
system.cpu17.memDep0.conflictingLoads           35810                       # Number of conflicting loads.
system.cpu17.memDep0.conflictingStores          26053                       # Number of conflicting stores.
system.cpu17.memDep0.insertedLoads             157913                       # Number of loads inserted to the mem dependence unit.
system.cpu17.memDep0.insertedStores             42781                       # Number of stores inserted to the mem dependence unit.
system.cpu17.misc_regfile_reads                251474                       # number of misc regfile reads
system.cpu17.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu17.numCycles                        3651576                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.quiesceCycles                     200537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu17.rename.BlockCycles                268125                       # Number of cycles rename is blocking
system.cpu17.rename.CommittedMaps              287575                       # Number of HB maps that are committed
system.cpu17.rename.IQFullEvents                   13                       # Number of times rename has blocked due to IQ full
system.cpu17.rename.IdleCycles                  46742                       # Number of cycles rename is idle
system.cpu17.rename.LQFullEvents              3238991                       # Number of times rename has blocked due to LQ full
system.cpu17.rename.ROBFullEvents                 124                       # Number of times rename has blocked due to ROB full
system.cpu17.rename.RenameLookups             1570002                       # Number of register rename lookups that rename has made
system.cpu17.rename.RenamedInsts               678034                       # Number of instructions processed by rename
system.cpu17.rename.RenamedOperands            813481                       # Number of destination operands rename has renamed
system.cpu17.rename.RunCycles                   96744                       # Number of cycles rename is running
system.cpu17.rename.SquashCycles                 3454                       # Number of cycles rename is squashing
system.cpu17.rename.UnblockCycles             3235976                       # Number of cycles rename is unblocking
system.cpu17.rename.UndoneMaps                 525882                       # Number of HB maps that are undone due to squashing
system.cpu17.rename.fp_rename_lookups          283393                       # Number of floating rename lookups
system.cpu17.rename.int_rename_lookups         926605                       # Number of integer rename lookups
system.cpu17.rename.serializeStallCycles          424                       # count of cycles rename stalled for serializing inst
system.cpu17.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu17.rename.skidInsts                   78984                       # count of insts added to the skid buffer
system.cpu17.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu17.rob.rob_reads                    4216057                       # The number of ROB reads
system.cpu17.rob.rob_writes                   1411178                       # The number of ROB writes
system.cpu17.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu18.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu18.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu18.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu18.branchPred.BTBLookups              22328                       # Number of BTB lookups
system.cpu18.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu18.branchPred.condIncorrect              87                       # Number of conditional branches incorrect
system.cpu18.branchPred.condPredicted           38183                       # Number of conditional branches predicted
system.cpu18.branchPred.indirectHits            18894                       # Number of indirect target hits.
system.cpu18.branchPred.indirectLookups         22328                       # Number of indirect predictor lookups.
system.cpu18.branchPred.indirectMisses           3434                       # Number of indirect misses.
system.cpu18.branchPred.lookups                 38484                       # Number of BP lookups
system.cpu18.branchPred.usedRAS                    85                       # Number of times the RAS was used to get a target.
system.cpu18.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu18.cc_regfile_reads                  105995                       # number of cc regfile reads
system.cpu18.cc_regfile_writes                 207201                       # number of cc regfile writes
system.cpu18.commit.amos                            0                       # Number of atomic instructions committed
system.cpu18.commit.branchMispredicts              97                       # The number of times a branch was mispredicted
system.cpu18.commit.branches                    17435                       # Number of branches committed
system.cpu18.commit.bw_lim_events               12586                       # number cycles where commit BW limit reached
system.cpu18.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu18.commit.commitSquashedInsts        444096                       # The number of squashed insts skipped by commit
system.cpu18.commit.committedInsts             164255                       # Number of instructions committed
system.cpu18.commit.committedOps               245472                       # Number of ops (including micro ops) committed
system.cpu18.commit.committed_per_cycle::samples      3593181                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::mean     0.068316                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::stdev     0.630516                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::0      3531390     98.28%     98.28% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::1        22468      0.63%     98.91% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::2         3139      0.09%     98.99% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::3         3135      0.09%     99.08% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::4         4379      0.12%     99.20% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::5        11720      0.33%     99.53% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::6           31      0.00%     99.53% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::7         4333      0.12%     99.65% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::8        12586      0.35%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::total      3593181                       # Number of insts commited each cycle
system.cpu18.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu18.commit.function_calls                 10                       # Number of function calls committed.
system.cpu18.commit.int_insts                  202393                       # Number of committed integer instructions.
system.cpu18.commit.loads                       49409                       # Number of loads committed
system.cpu18.commit.membars                         6                       # Number of memory barriers committed
system.cpu18.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IntAlu         142859     58.20%     58.20% # Class of committed instruction
system.cpu18.commit.op_class_0::IntMult          3127      1.27%     59.47% # Class of committed instruction
system.cpu18.commit.op_class_0::IntDiv              7      0.00%     59.48% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatAdd         9375      3.82%     63.30% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCmp            0      0.00%     63.30% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCvt            0      0.00%     63.30% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMult            0      0.00%     63.30% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMultAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatDiv            0      0.00%     63.30% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMisc            0      0.00%     63.30% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatSqrt            0      0.00%     63.30% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAdd             0      0.00%     63.30% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAddAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAlu         12500      5.09%     68.39% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCmp             0      0.00%     68.39% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCvt             0      0.00%     68.39% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMisc            0      0.00%     68.39% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMult            0      0.00%     68.39% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMultAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShift            0      0.00%     68.39% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShiftAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdDiv             0      0.00%     68.39% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSqrt            0      0.00%     68.39% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAdd         9375      3.82%     72.21% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAlu            0      0.00%     72.21% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCmp            0      0.00%     72.21% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCvt         6250      2.55%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatDiv            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMisc            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMult            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdReduceAdd            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdReduceAlu            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdReduceCmp            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAes             0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAesMix            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSha1Hash            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSha256Hash            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShaSigma2            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShaSigma3            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdPredAlu            0      0.00%     74.75% # Class of committed instruction
system.cpu18.commit.op_class_0::MemRead         33768     13.76%     88.51% # Class of committed instruction
system.cpu18.commit.op_class_0::MemWrite         6300      2.57%     91.08% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMemRead        15641      6.37%     97.45% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMemWrite         6266      2.55%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::total          245472                       # Class of committed instruction
system.cpu18.commit.refs                        61975                       # Number of memory references committed
system.cpu18.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu18.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu18.committedInsts                    164255                       # Number of Instructions Simulated
system.cpu18.committedOps                      245472                       # Number of Ops (including micro ops) Simulated
system.cpu18.cpi                            22.224718                       # CPI: Cycles Per Instruction
system.cpu18.cpi_total                      22.224718                       # CPI: Total CPI of All Threads
system.cpu18.decode.BlockedCycles             3502459                       # Number of cycles decode is blocked
system.cpu18.decode.DecodedInsts               710005                       # Number of instructions handled by decode
system.cpu18.decode.IdleCycles                  39393                       # Number of cycles decode is idle
system.cpu18.decode.RunCycles                   92595                       # Number of cycles decode is running
system.cpu18.decode.SquashCycles                 3427                       # Number of cycles decode is squashing
system.cpu18.decode.UnblockCycles               12603                       # Number of cycles decode is unblocking
system.cpu18.dtb.rdAccesses                    160951                       # TLB accesses on read requests
system.cpu18.dtb.rdMisses                          15                       # TLB misses on read requests
system.cpu18.dtb.wrAccesses                     32347                       # TLB accesses on write requests
system.cpu18.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu18.fetch.Branches                     38484                       # Number of branches that fetch encountered
system.cpu18.fetch.CacheLines                   68367                       # Number of cache lines fetched
system.cpu18.fetch.Cycles                     3574740                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu18.fetch.IcacheSquashes                  21                       # Number of outstanding Icache misses that were squashed
system.cpu18.fetch.Insts                       602389                       # Number of instructions fetch has processed
system.cpu18.fetch.MiscStallCycles                 11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu18.fetch.PendingTrapStallCycles           76                       # Number of stall cycles due to pending traps
system.cpu18.fetch.SquashCycles                  6854                       # Number of cycles fetch has spent squashing
system.cpu18.fetch.branchRate                0.010542                       # Number of branch fetches per cycle
system.cpu18.fetch.icacheStallCycles            72223                       # Number of cycles fetch is stalled on an Icache miss
system.cpu18.fetch.predictedBranches            18979                       # Number of branches that fetch has predicted taken
system.cpu18.fetch.rate                      0.165015                       # Number of inst fetches per cycle
system.cpu18.fetch.rateDist::samples          3650477                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::mean            0.238432                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::stdev           1.262396                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::0                3499464     95.86%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::1                  10576      0.29%     96.15% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::2                  16388      0.45%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::3                  17495      0.48%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::4                   4665      0.13%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::5                  12853      0.35%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::6                   3554      0.10%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::7                  13550      0.37%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::8                  71932      1.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::total            3650477                       # Number of instructions fetched each cycle (Total)
system.cpu18.fp_regfile_reads                  197149                       # number of floating regfile reads
system.cpu18.fp_regfile_writes                 158423                       # number of floating regfile writes
system.cpu18.idleCycles                            44                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu18.iew.branchMispredicts                140                       # Number of branch mispredicts detected at execute
system.cpu18.iew.exec_branches                  31270                       # Number of branches executed
system.cpu18.iew.exec_nop                           0                       # number of nop insts executed
system.cpu18.iew.exec_rate                   0.176832                       # Inst execution rate
system.cpu18.iew.exec_refs                     193308                       # number of memory reference insts executed
system.cpu18.iew.exec_stores                    32347                       # Number of stores executed
system.cpu18.iew.exec_swp                           0                       # number of swp insts executed
system.cpu18.iew.iewBlockCycles                 54409                       # Number of cycles IEW is blocking
system.cpu18.iew.iewDispLoadInsts              159378                       # Number of dispatched load instructions
system.cpu18.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu18.iew.iewDispSquashedInsts               6                       # Number of squashed instructions skipped by dispatch
system.cpu18.iew.iewDispStoreInsts              43034                       # Number of dispatched store instructions
system.cpu18.iew.iewDispatchedInsts            688564                       # Number of instructions dispatched to IQ
system.cpu18.iew.iewExecLoadInsts              160961                       # Number of load instructions executed
system.cpu18.iew.iewExecSquashedInsts             264                       # Number of squashed instructions skipped in execute
system.cpu18.iew.iewExecutedInsts              645529                       # Number of executed instructions
system.cpu18.iew.iewIQFullEvents                  100                       # Number of times the IQ has become full, causing a stall
system.cpu18.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu18.iew.iewLSQFullEvents              222526                       # Number of times the LSQ has become full, causing a stall
system.cpu18.iew.iewSquashCycles                 3427                       # Number of cycles IEW is squashing
system.cpu18.iew.iewUnblockCycles              222223                       # Number of cycles IEW is unblocking
system.cpu18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu18.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu18.iew.lsq.thread0.forwLoads          25163                       # Number of loads that had data forwarded from stores
system.cpu18.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu18.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu18.iew.lsq.thread0.rescheduledLoads        15879                       # Number of loads that were rescheduled
system.cpu18.iew.lsq.thread0.squashedLoads       109968                       # Number of loads squashed
system.cpu18.iew.lsq.thread0.squashedStores        30468                       # Number of stores squashed
system.cpu18.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu18.iew.predictedNotTakenIncorrect          131                       # Number of branches that were predicted not taken incorrectly
system.cpu18.iew.predictedTakenIncorrect            9                       # Number of branches that were predicted taken incorrectly
system.cpu18.iew.wb_consumers                  608532                       # num instructions consuming a value
system.cpu18.iew.wb_count                      626937                       # cumulative count of insts written-back
system.cpu18.iew.wb_fanout                   0.767424                       # average fanout of values written-back
system.cpu18.iew.wb_producers                  467002                       # num instructions producing a value
system.cpu18.iew.wb_rate                     0.171739                       # insts written-back per cycle
system.cpu18.iew.wb_sent                       629373                       # cumulative count of insts sent to commit
system.cpu18.int_regfile_reads                 914099                       # number of integer regfile reads
system.cpu18.int_regfile_writes                411230                       # number of integer regfile writes
system.cpu18.ipc                             0.044995                       # IPC: Instructions Per Cycle
system.cpu18.ipc_total                       0.044995                       # IPC: Total IPC of All Threads
system.cpu18.iq.FU_type_0::No_OpClass              49      0.01%      0.01% # Type of FU issued
system.cpu18.iq.FU_type_0::IntAlu              328259     50.83%     50.84% # Type of FU issued
system.cpu18.iq.FU_type_0::IntMult               9930      1.54%     52.38% # Type of FU issued
system.cpu18.iq.FU_type_0::IntDiv                   7      0.00%     52.38% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatAdd             32609      5.05%     57.43% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCmp                 0      0.00%     57.43% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCvt                 0      0.00%     57.43% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMult                0      0.00%     57.43% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMultAcc             0      0.00%     57.43% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatDiv                 0      0.00%     57.43% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMisc                0      0.00%     57.43% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatSqrt                0      0.00%     57.43% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAdd                  0      0.00%     57.43% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAddAcc               0      0.00%     57.43% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAlu              44338      6.87%     64.29% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCmp                  0      0.00%     64.29% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCvt                  0      0.00%     64.29% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMisc                 0      0.00%     64.29% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMult                 0      0.00%     64.29% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMultAcc              0      0.00%     64.29% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShift                0      0.00%     64.29% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShiftAcc             0      0.00%     64.29% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdDiv                  0      0.00%     64.29% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSqrt                 0      0.00%     64.29% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAdd         21669      3.36%     67.65% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.65% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.65% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCvt         15526      2.40%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMult            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAes                  0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAesMix               0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdPredAlu              0      0.00%     70.05% # Type of FU issued
system.cpu18.iq.FU_type_0::MemRead             100693     15.59%     85.64% # Type of FU issued
system.cpu18.iq.FU_type_0::MemWrite             19954      3.09%     88.73% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMemRead         60349      9.34%     98.08% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMemWrite        12414      1.92%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::total               645797                       # Type of FU issued
system.cpu18.iq.fp_alu_accesses                186912                       # Number of floating point alu accesses
system.cpu18.iq.fp_inst_queue_reads            373817                       # Number of floating instruction queue reads
system.cpu18.iq.fp_inst_queue_wakeup_accesses       168928                       # Number of floating instruction queue wakeup accesses
system.cpu18.iq.fp_inst_queue_writes           394583                       # Number of floating instruction queue writes
system.cpu18.iq.fu_busy_cnt                       296                       # FU busy when requested
system.cpu18.iq.fu_busy_rate                 0.000458                       # FU busy rate (busy events/executed inst)
system.cpu18.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntAlu                   268     90.54%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntMult                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntDiv                     0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatAdd                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCmp                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCvt                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMult                  0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMultAcc               0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatDiv                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMisc                  0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatSqrt                  0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAdd                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAddAcc                 0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAlu                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCmp                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCvt                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMisc                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMult                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMultAcc                0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShift                  0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShiftAcc               0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdDiv                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSqrt                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAdd               0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAlu               0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCmp               0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCvt               0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatDiv               0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMisc              0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMult              0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatSqrt              0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdReduceAdd              0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdReduceAlu              0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdReduceCmp              0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAes                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAesMix                 0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSha1Hash               0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSha1Hash2              0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSha256Hash             0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSha256Hash2            0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShaSigma2              0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShaSigma3              0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdPredAlu                0      0.00%     90.54% # attempts to use FU when none available
system.cpu18.iq.fu_full::MemRead                   12      4.05%     94.59% # attempts to use FU when none available
system.cpu18.iq.fu_full::MemWrite                   9      3.04%     97.64% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMemRead               3      1.01%     98.65% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMemWrite              4      1.35%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.int_alu_accesses               459132                       # Number of integer alu accesses
system.cpu18.iq.int_inst_queue_reads          4568553                       # Number of integer instruction queue reads
system.cpu18.iq.int_inst_queue_wakeup_accesses       458009                       # Number of integer instruction queue wakeup accesses
system.cpu18.iq.int_inst_queue_writes          737069                       # Number of integer instruction queue writes
system.cpu18.iq.iqInstsAdded                   688542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu18.iq.iqInstsIssued                  645797                       # Number of instructions issued
system.cpu18.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu18.iq.iqSquashedInstsExamined        443081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu18.iq.iqSquashedInstsIssued               7                       # Number of squashed instructions issued
system.cpu18.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu18.iq.iqSquashedOperandsExamined       176435                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu18.iq.issued_per_cycle::samples      3650477                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::mean       0.176908                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::stdev      0.821985                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::0           3413949     93.52%     93.52% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::1             80429      2.20%     95.72% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::2             59068      1.62%     97.34% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::3             29277      0.80%     98.14% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::4             21378      0.59%     98.73% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::5             19335      0.53%     99.26% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::6             15598      0.43%     99.69% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::7              7918      0.22%     99.90% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::8              3525      0.10%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::total       3650477                       # Number of insts issued each cycle
system.cpu18.iq.rate                         0.176905                       # Inst issue rate
system.cpu18.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu18.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu18.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu18.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu18.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu18.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu18.itb.wrAccesses                     68382                       # TLB accesses on write requests
system.cpu18.itb.wrMisses                          24                       # TLB misses on write requests
system.cpu18.memDep0.conflictingLoads           35881                       # Number of conflicting loads.
system.cpu18.memDep0.conflictingStores          25768                       # Number of conflicting stores.
system.cpu18.memDep0.insertedLoads             159378                       # Number of loads inserted to the mem dependence unit.
system.cpu18.memDep0.insertedStores             43034                       # Number of stores inserted to the mem dependence unit.
system.cpu18.misc_regfile_reads                255975                       # number of misc regfile reads
system.cpu18.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu18.numCycles                        3650521                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.quiesceCycles                     201592                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu18.rename.BlockCycles                280337                       # Number of cycles rename is blocking
system.cpu18.rename.CommittedMaps              299691                       # Number of HB maps that are committed
system.cpu18.rename.IQFullEvents                  142                       # Number of times rename has blocked due to IQ full
system.cpu18.rename.IdleCycles                  46079                       # Number of cycles rename is idle
system.cpu18.rename.LQFullEvents              3224640                       # Number of times rename has blocked due to LQ full
system.cpu18.rename.ROBFullEvents                 337                       # Number of times rename has blocked due to ROB full
system.cpu18.rename.RenameLookups             1598175                       # Number of register rename lookups that rename has made
system.cpu18.rename.RenamedInsts               690431                       # Number of instructions processed by rename
system.cpu18.rename.RenamedOperands            829075                       # Number of destination operands rename has renamed
system.cpu18.rename.RunCycles                   98462                       # Number of cycles rename is running
system.cpu18.rename.SquashCycles                 3427                       # Number of cycles rename is squashing
system.cpu18.rename.UnblockCycles             3221696                       # Number of cycles rename is unblocking
system.cpu18.rename.UndoneMaps                 529359                       # Number of HB maps that are undone due to squashing
system.cpu18.rename.fp_rename_lookups          284449                       # Number of floating rename lookups
system.cpu18.rename.int_rename_lookups         940443                       # Number of integer rename lookups
system.cpu18.rename.serializeStallCycles          476                       # count of cycles rename stalled for serializing inst
system.cpu18.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu18.rename.skidInsts                   79084                       # count of insts added to the skid buffer
system.cpu18.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu18.rob.rob_reads                    4226964                       # The number of ROB reads
system.cpu18.rob.rob_writes                   1436444                       # The number of ROB writes
system.cpu18.timesIdled                             6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu19.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu19.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu19.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu19.branchPred.BTBLookups              19537                       # Number of BTB lookups
system.cpu19.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu19.branchPred.condIncorrect              92                       # Number of conditional branches incorrect
system.cpu19.branchPred.condPredicted           34691                       # Number of conditional branches predicted
system.cpu19.branchPred.indirectHits            17127                       # Number of indirect target hits.
system.cpu19.branchPred.indirectLookups         19537                       # Number of indirect predictor lookups.
system.cpu19.branchPred.indirectMisses           2410                       # Number of indirect misses.
system.cpu19.branchPred.lookups                 35020                       # Number of BP lookups
system.cpu19.branchPred.usedRAS                    91                       # Number of times the RAS was used to get a target.
system.cpu19.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu19.cc_regfile_reads                   92715                       # number of cc regfile reads
system.cpu19.cc_regfile_writes                 194007                       # number of cc regfile writes
system.cpu19.commit.amos                            0                       # Number of atomic instructions committed
system.cpu19.commit.branchMispredicts             104                       # The number of times a branch was mispredicted
system.cpu19.commit.branches                    15196                       # Number of branches committed
system.cpu19.commit.bw_lim_events               12576                       # number cycles where commit BW limit reached
system.cpu19.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu19.commit.commitSquashedInsts        420708                       # The number of squashed insts skipped by commit
system.cpu19.commit.committedInsts             156421                       # Number of instructions committed
system.cpu19.commit.committedOps               232042                       # Number of ops (including micro ops) committed
system.cpu19.commit.committed_per_cycle::samples      3595322                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::mean     0.064540                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::stdev     0.612665                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::0      3536000     98.35%     98.35% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::1        22228      0.62%     98.97% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::2         3140      0.09%     99.06% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::3         3139      0.09%     99.14% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::4         4298      0.12%     99.26% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::5        10620      0.30%     99.56% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::6           30      0.00%     99.56% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::7         3291      0.09%     99.65% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::8        12576      0.35%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::total      3595322                       # Number of insts commited each cycle
system.cpu19.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu19.commit.function_calls                 10                       # Number of function calls committed.
system.cpu19.commit.int_insts                  190082                       # Number of committed integer instructions.
system.cpu19.commit.loads                       48290                       # Number of loads committed
system.cpu19.commit.membars                         6                       # Number of memory barriers committed
system.cpu19.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IntAlu         130548     56.26%     56.26% # Class of committed instruction
system.cpu19.commit.op_class_0::IntMult          3127      1.35%     57.61% # Class of committed instruction
system.cpu19.commit.op_class_0::IntDiv              7      0.00%     57.61% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatAdd         9375      4.04%     61.65% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMult            0      0.00%     61.65% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatDiv            0      0.00%     61.65% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMisc            0      0.00%     61.65% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAdd             0      0.00%     61.65% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAddAcc            0      0.00%     61.65% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAlu         12500      5.39%     67.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCmp             0      0.00%     67.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCvt             0      0.00%     67.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMisc            0      0.00%     67.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMult            0      0.00%     67.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMultAcc            0      0.00%     67.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShift            0      0.00%     67.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShiftAcc            0      0.00%     67.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdDiv             0      0.00%     67.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSqrt            0      0.00%     67.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAdd         9375      4.04%     71.08% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAlu            0      0.00%     71.08% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCmp            0      0.00%     71.08% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCvt         6250      2.69%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatDiv            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMisc            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMult            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdReduceAdd            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdReduceAlu            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdReduceCmp            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAes             0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAesMix            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSha1Hash            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSha256Hash            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShaSigma2            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShaSigma3            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdPredAlu            0      0.00%     73.77% # Class of committed instruction
system.cpu19.commit.op_class_0::MemRead         32649     14.07%     87.84% # Class of committed instruction
system.cpu19.commit.op_class_0::MemWrite         6300      2.72%     90.56% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMemRead        15641      6.74%     97.30% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMemWrite         6266      2.70%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::total          232042                       # Class of committed instruction
system.cpu19.commit.refs                        60856                       # Number of memory references committed
system.cpu19.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu19.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu19.committedInsts                    156421                       # Number of Instructions Simulated
system.cpu19.committedOps                      232042                       # Number of Ops (including micro ops) Simulated
system.cpu19.cpi                            23.332328                       # CPI: Cycles Per Instruction
system.cpu19.cpi_total                      23.332328                       # CPI: Total CPI of All Threads
system.cpu19.decode.BlockedCycles             3509363                       # Number of cycles decode is blocked
system.cpu19.decode.DecodedInsts               670602                       # Number of instructions handled by decode
system.cpu19.decode.IdleCycles                  37885                       # Number of cycles decode is idle
system.cpu19.decode.RunCycles                   86559                       # Number of cycles decode is running
system.cpu19.decode.SquashCycles                 3275                       # Number of cycles decode is squashing
system.cpu19.decode.UnblockCycles               12558                       # Number of cycles decode is unblocking
system.cpu19.dtb.rdAccesses                    155718                       # TLB accesses on read requests
system.cpu19.dtb.rdMisses                          15                       # TLB misses on read requests
system.cpu19.dtb.wrAccesses                     31567                       # TLB accesses on write requests
system.cpu19.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu19.fetch.Branches                     35020                       # Number of branches that fetch encountered
system.cpu19.fetch.CacheLines                   65734                       # Number of cache lines fetched
system.cpu19.fetch.Cycles                     3576770                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu19.fetch.IcacheSquashes                  21                       # Number of outstanding Icache misses that were squashed
system.cpu19.fetch.Insts                       571109                       # Number of instructions fetch has processed
system.cpu19.fetch.MiscStallCycles                 14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu19.fetch.PendingTrapStallCycles           89                       # Number of stall cycles due to pending traps
system.cpu19.fetch.SquashCycles                  6550                       # Number of cycles fetch has spent squashing
system.cpu19.fetch.branchRate                0.009595                       # Number of branch fetches per cycle
system.cpu19.fetch.icacheStallCycles            69492                       # Number of cycles fetch is stalled on an Icache miss
system.cpu19.fetch.predictedBranches            17218                       # Number of branches that fetch has predicted taken
system.cpu19.fetch.rate                      0.156483                       # Number of inst fetches per cycle
system.cpu19.fetch.rateDist::samples          3649640                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::mean            0.225726                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::stdev           1.229356                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::0                3506208     96.07%     96.07% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::1                  10513      0.29%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::2                  15759      0.43%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::3                  16949      0.46%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::4                   3445      0.09%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::5                  12590      0.34%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::6                   3222      0.09%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::7                  12753      0.35%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::8                  68201      1.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::total            3649640                       # Number of instructions fetched each cycle (Total)
system.cpu19.fp_regfile_reads                  196713                       # number of floating regfile reads
system.cpu19.fp_regfile_writes                 156566                       # number of floating regfile writes
system.cpu19.idleCycles                            26                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu19.iew.branchMispredicts                148                       # Number of branch mispredicts detected at execute
system.cpu19.iew.exec_branches                  28128                       # Number of branches executed
system.cpu19.iew.exec_nop                           0                       # number of nop insts executed
system.cpu19.iew.exec_rate                   0.168514                       # Inst execution rate
system.cpu19.iew.exec_refs                     187295                       # number of memory reference insts executed
system.cpu19.iew.exec_stores                    31567                       # Number of stores executed
system.cpu19.iew.exec_swp                           0                       # number of swp insts executed
system.cpu19.iew.iewBlockCycles                 51216                       # Number of cycles IEW is blocking
system.cpu19.iew.iewDispLoadInsts              153033                       # Number of dispatched load instructions
system.cpu19.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu19.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu19.iew.iewDispStoreInsts              41269                       # Number of dispatched store instructions
system.cpu19.iew.iewDispatchedInsts            652563                       # Number of instructions dispatched to IQ
system.cpu19.iew.iewExecLoadInsts              155728                       # Number of load instructions executed
system.cpu19.iew.iewExecSquashedInsts             274                       # Number of squashed instructions skipped in execute
system.cpu19.iew.iewExecutedInsts              615019                       # Number of executed instructions
system.cpu19.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu19.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu19.iew.iewLSQFullEvents               61860                       # Number of times the LSQ has become full, causing a stall
system.cpu19.iew.iewSquashCycles                 3275                       # Number of cycles IEW is squashing
system.cpu19.iew.iewUnblockCycles               61758                       # Number of cycles IEW is unblocking
system.cpu19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu19.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu19.iew.lsq.thread0.forwLoads          25038                       # Number of loads that had data forwarded from stores
system.cpu19.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu19.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu19.iew.lsq.thread0.rescheduledLoads        15682                       # Number of loads that were rescheduled
system.cpu19.iew.lsq.thread0.squashedLoads       104742                       # Number of loads squashed
system.cpu19.iew.lsq.thread0.squashedStores        28703                       # Number of stores squashed
system.cpu19.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu19.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly
system.cpu19.iew.predictedTakenIncorrect           10                       # Number of branches that were predicted taken incorrectly
system.cpu19.iew.wb_consumers                  580375                       # num instructions consuming a value
system.cpu19.iew.wb_count                      597165                       # cumulative count of insts written-back
system.cpu19.iew.wb_fanout                   0.766646                       # average fanout of values written-back
system.cpu19.iew.wb_producers                  444942                       # num instructions producing a value
system.cpu19.iew.wb_rate                     0.163622                       # insts written-back per cycle
system.cpu19.iew.wb_sent                       599215                       # cumulative count of insts sent to commit
system.cpu19.int_regfile_reads                 873509                       # number of integer regfile reads
system.cpu19.int_regfile_writes                387655                       # number of integer regfile writes
system.cpu19.ipc                             0.042859                       # IPC: Instructions Per Cycle
system.cpu19.ipc_total                       0.042859                       # IPC: Total IPC of All Threads
system.cpu19.iq.FU_type_0::No_OpClass              51      0.01%      0.01% # Type of FU issued
system.cpu19.iq.FU_type_0::IntAlu              305620     49.67%     49.68% # Type of FU issued
system.cpu19.iq.FU_type_0::IntMult               9510      1.55%     51.22% # Type of FU issued
system.cpu19.iq.FU_type_0::IntDiv                   7      0.00%     51.23% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatAdd             31502      5.12%     56.35% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCmp                 0      0.00%     56.35% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCvt                 0      0.00%     56.35% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMult                0      0.00%     56.35% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMultAcc             0      0.00%     56.35% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatDiv                 0      0.00%     56.35% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMisc                0      0.00%     56.35% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatSqrt                0      0.00%     56.35% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAdd                  0      0.00%     56.35% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAddAcc               0      0.00%     56.35% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAlu              43808      7.12%     63.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCmp                  0      0.00%     63.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCvt                  0      0.00%     63.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMisc                 0      0.00%     63.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMult                 0      0.00%     63.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMultAcc              0      0.00%     63.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShift                0      0.00%     63.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShiftAcc             0      0.00%     63.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdDiv                  0      0.00%     63.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSqrt                 0      0.00%     63.47% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAdd         21818      3.55%     67.01% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.01% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.01% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCvt         15578      2.53%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMult            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAes                  0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAesMix               0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdPredAlu              0      0.00%     69.54% # Type of FU issued
system.cpu19.iq.FU_type_0::MemRead              96272     15.65%     85.19% # Type of FU issued
system.cpu19.iq.FU_type_0::MemWrite             19099      3.10%     88.29% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMemRead         59540      9.68%     97.97% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMemWrite        12489      2.03%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::total               615294                       # Type of FU issued
system.cpu19.iq.fp_alu_accesses                184742                       # Number of floating point alu accesses
system.cpu19.iq.fp_inst_queue_reads            369477                       # Number of floating instruction queue reads
system.cpu19.iq.fp_inst_queue_wakeup_accesses       167382                       # Number of floating instruction queue wakeup accesses
system.cpu19.iq.fp_inst_queue_writes           381073                       # Number of floating instruction queue writes
system.cpu19.iq.fu_busy_cnt                       129                       # FU busy when requested
system.cpu19.iq.fu_busy_rate                 0.000210                       # FU busy rate (busy events/executed inst)
system.cpu19.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntAlu                   101     78.29%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntMult                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntDiv                     0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatAdd                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCmp                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCvt                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMult                  0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMultAcc               0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatDiv                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMisc                  0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatSqrt                  0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAdd                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAddAcc                 0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAlu                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCmp                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCvt                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMisc                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMult                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMultAcc                0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShift                  0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShiftAcc               0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdDiv                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSqrt                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAdd               0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAlu               0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCmp               0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCvt               0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatDiv               0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMisc              0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMult              0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatSqrt              0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdReduceAdd              0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdReduceAlu              0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdReduceCmp              0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAes                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAesMix                 0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSha1Hash               0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSha1Hash2              0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSha256Hash             0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSha256Hash2            0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShaSigma2              0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShaSigma3              0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdPredAlu                0      0.00%     78.29% # attempts to use FU when none available
system.cpu19.iq.fu_full::MemRead                   12      9.30%     87.60% # attempts to use FU when none available
system.cpu19.iq.fu_full::MemWrite                   9      6.98%     94.57% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMemRead               3      2.33%     96.90% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMemWrite              4      3.10%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.int_alu_accesses               430630                       # Number of integer alu accesses
system.cpu19.iq.int_inst_queue_reads          4510887                       # Number of integer instruction queue reads
system.cpu19.iq.int_inst_queue_wakeup_accesses       429783                       # Number of integer instruction queue wakeup accesses
system.cpu19.iq.int_inst_queue_writes          692008                       # Number of integer instruction queue writes
system.cpu19.iq.iqInstsAdded                   652541                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu19.iq.iqInstsIssued                  615294                       # Number of instructions issued
system.cpu19.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu19.iq.iqSquashedInstsExamined        420511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu19.iq.iqSquashedInstsIssued               8                       # Number of squashed instructions issued
system.cpu19.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu19.iq.iqSquashedOperandsExamined       158349                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu19.iq.issued_per_cycle::samples      3649640                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::mean       0.168590                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::stdev      0.796469                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::0           3419876     93.70%     93.70% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::1             80048      2.19%     95.90% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::2             58269      1.60%     97.49% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::3             28321      0.78%     98.27% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::4             20403      0.56%     98.83% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::5             17286      0.47%     99.30% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::6             15621      0.43%     99.73% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::7              6551      0.18%     99.91% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::8              3265      0.09%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::total       3649640                       # Number of insts issued each cycle
system.cpu19.iq.rate                         0.168589                       # Inst issue rate
system.cpu19.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu19.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu19.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu19.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu19.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu19.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu19.itb.wrAccesses                     65752                       # TLB accesses on write requests
system.cpu19.itb.wrMisses                          27                       # TLB misses on write requests
system.cpu19.memDep0.conflictingLoads           34548                       # Number of conflicting loads.
system.cpu19.memDep0.conflictingStores          24741                       # Number of conflicting stores.
system.cpu19.memDep0.insertedLoads             153033                       # Number of loads inserted to the mem dependence unit.
system.cpu19.memDep0.insertedStores             41269                       # Number of stores inserted to the mem dependence unit.
system.cpu19.misc_regfile_reads                243615                       # number of misc regfile reads
system.cpu19.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu19.numCycles                        3649666                       # number of cpu cycles simulated
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.quiesceCycles                     202447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu19.rename.BlockCycles                116645                       # Number of cycles rename is blocking
system.cpu19.rename.CommittedMaps              282900                       # Number of HB maps that are committed
system.cpu19.rename.IQFullEvents                   18                       # Number of times rename has blocked due to IQ full
system.cpu19.rename.IdleCycles                  44309                       # Number of cycles rename is idle
system.cpu19.rename.LQFullEvents              3395032                       # Number of times rename has blocked due to LQ full
system.cpu19.rename.ROBFullEvents                  70                       # Number of times rename has blocked due to ROB full
system.cpu19.rename.RenameLookups             1513806                       # Number of register rename lookups that rename has made
system.cpu19.rename.RenamedInsts               653597                       # Number of instructions processed by rename
system.cpu19.rename.RenamedOperands            783912                       # Number of destination operands rename has renamed
system.cpu19.rename.RunCycles                   92673                       # Number of cycles rename is running
system.cpu19.rename.SquashCycles                 3275                       # Number of cycles rename is squashing
system.cpu19.rename.UnblockCycles             3392014                       # Number of cycles rename is unblocking
system.cpu19.rename.UndoneMaps                 500991                       # Number of HB maps that are undone due to squashing
system.cpu19.rename.fp_rename_lookups          276632                       # Number of floating rename lookups
system.cpu19.rename.int_rename_lookups         892398                       # Number of integer rename lookups
system.cpu19.rename.serializeStallCycles          724                       # count of cycles rename stalled for serializing inst
system.cpu19.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu19.rename.skidInsts                   76352                       # count of insts added to the skid buffer
system.cpu19.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu19.rob.rob_reads                    4194364                       # The number of ROB reads
system.cpu19.rob.rob_writes                   1359829                       # The number of ROB writes
system.cpu19.timesIdled                             6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu20.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu20.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu20.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu20.branchPred.BTBLookups              20601                       # Number of BTB lookups
system.cpu20.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu20.branchPred.condIncorrect              89                       # Number of conditional branches incorrect
system.cpu20.branchPred.condPredicted           36122                       # Number of conditional branches predicted
system.cpu20.branchPred.indirectHits            17860                       # Number of indirect target hits.
system.cpu20.branchPred.indirectLookups         20601                       # Number of indirect predictor lookups.
system.cpu20.branchPred.indirectMisses           2741                       # Number of indirect misses.
system.cpu20.branchPred.lookups                 36417                       # Number of BP lookups
system.cpu20.branchPred.usedRAS                    87                       # Number of times the RAS was used to get a target.
system.cpu20.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu20.cc_regfile_reads                   95949                       # number of cc regfile reads
system.cpu20.cc_regfile_writes                 201589                       # number of cc regfile writes
system.cpu20.commit.amos                            0                       # Number of atomic instructions committed
system.cpu20.commit.branchMispredicts             131                       # The number of times a branch was mispredicted
system.cpu20.commit.branches                    15387                       # Number of branches committed
system.cpu20.commit.bw_lim_events               12569                       # number cycles where commit BW limit reached
system.cpu20.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu20.commit.commitSquashedInsts        444347                       # The number of squashed insts skipped by commit
system.cpu20.commit.committedInsts             157088                       # Number of instructions committed
system.cpu20.commit.committedOps               233185                       # Number of ops (including micro ops) committed
system.cpu20.commit.committed_per_cycle::samples      3590901                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::mean     0.064938                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::stdev     0.616808                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::0      3532379     98.37%     98.37% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::1        21231      0.59%     98.96% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::2         3140      0.09%     99.05% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::3         3141      0.09%     99.14% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::4         3970      0.11%     99.25% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::5        10724      0.30%     99.55% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::6           30      0.00%     99.55% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::7         3717      0.10%     99.65% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::8        12569      0.35%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::total      3590901                       # Number of insts commited each cycle
system.cpu20.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu20.commit.function_calls                 10                       # Number of function calls committed.
system.cpu20.commit.int_insts                  191130                       # Number of committed integer instructions.
system.cpu20.commit.loads                       48385                       # Number of loads committed
system.cpu20.commit.membars                         6                       # Number of memory barriers committed
system.cpu20.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IntAlu         131596     56.43%     56.44% # Class of committed instruction
system.cpu20.commit.op_class_0::IntMult          3127      1.34%     57.78% # Class of committed instruction
system.cpu20.commit.op_class_0::IntDiv              7      0.00%     57.78% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatAdd         9375      4.02%     61.80% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCmp            0      0.00%     61.80% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCvt            0      0.00%     61.80% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMult            0      0.00%     61.80% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMultAcc            0      0.00%     61.80% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatDiv            0      0.00%     61.80% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMisc            0      0.00%     61.80% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatSqrt            0      0.00%     61.80% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAdd             0      0.00%     61.80% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAddAcc            0      0.00%     61.80% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAlu         12500      5.36%     67.16% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCmp             0      0.00%     67.16% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCvt             0      0.00%     67.16% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMisc            0      0.00%     67.16% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMult            0      0.00%     67.16% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMultAcc            0      0.00%     67.16% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShift            0      0.00%     67.16% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShiftAcc            0      0.00%     67.16% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdDiv             0      0.00%     67.16% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSqrt            0      0.00%     67.16% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAdd         9375      4.02%     71.18% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAlu            0      0.00%     71.18% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCmp            0      0.00%     71.18% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCvt         6250      2.68%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAes             0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu20.commit.op_class_0::MemRead         32744     14.04%     87.90% # Class of committed instruction
system.cpu20.commit.op_class_0::MemWrite         6300      2.70%     90.61% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMemRead        15641      6.71%     97.31% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMemWrite         6266      2.69%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::total          233185                       # Class of committed instruction
system.cpu20.commit.refs                        60951                       # Number of memory references committed
system.cpu20.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu20.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu20.committedInsts                    157088                       # Number of Instructions Simulated
system.cpu20.committedOps                      233185                       # Number of Ops (including micro ops) Simulated
system.cpu20.cpi                            23.224906                       # CPI: Cycles Per Instruction
system.cpu20.cpi_total                      23.224906                       # CPI: Total CPI of All Threads
system.cpu20.decode.BlockedCycles             3503130                       # Number of cycles decode is blocked
system.cpu20.decode.DecodedInsts               698134                       # Number of instructions handled by decode
system.cpu20.decode.IdleCycles                  38842                       # Number of cycles decode is idle
system.cpu20.decode.RunCycles                   90297                       # Number of cycles decode is running
system.cpu20.decode.SquashCycles                 3461                       # Number of cycles decode is squashing
system.cpu20.decode.UnblockCycles               12534                       # Number of cycles decode is unblocking
system.cpu20.dtb.rdAccesses                    160206                       # TLB accesses on read requests
system.cpu20.dtb.rdMisses                          15                       # TLB misses on read requests
system.cpu20.dtb.wrAccesses                     32513                       # TLB accesses on write requests
system.cpu20.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu20.fetch.Branches                     36417                       # Number of branches that fetch encountered
system.cpu20.fetch.CacheLines                   67620                       # Number of cache lines fetched
system.cpu20.fetch.Cycles                     3572890                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu20.fetch.IcacheSquashes                  19                       # Number of outstanding Icache misses that were squashed
system.cpu20.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu20.fetch.Insts                       595843                       # Number of instructions fetch has processed
system.cpu20.fetch.MiscStallCycles                 44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu20.fetch.PendingTrapStallCycles          277                       # Number of stall cycles due to pending traps
system.cpu20.fetch.SquashCycles                  6922                       # Number of cycles fetch has spent squashing
system.cpu20.fetch.branchRate                0.009982                       # Number of branch fetches per cycle
system.cpu20.fetch.icacheStallCycles            71575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu20.fetch.predictedBranches            17947                       # Number of branches that fetch has predicted taken
system.cpu20.fetch.rate                      0.163318                       # Number of inst fetches per cycle
system.cpu20.fetch.rateDist::samples          3648264                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::mean            0.235427                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::stdev           1.255329                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::0                3499598     95.93%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::1                  10159      0.28%     96.20% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::2                  16373      0.45%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::3                  17119      0.47%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::4                   4025      0.11%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::5                  12916      0.35%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::6                   3547      0.10%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::7                  13541      0.37%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::8                  70986      1.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::total            3648264                       # Number of instructions fetched each cycle (Total)
system.cpu20.fp_regfile_reads                  198136                       # number of floating regfile reads
system.cpu20.fp_regfile_writes                 158979                       # number of floating regfile writes
system.cpu20.idleCycles                            90                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu20.iew.branchMispredicts                156                       # Number of branch mispredicts detected at execute
system.cpu20.iew.exec_branches                  29226                       # Number of branches executed
system.cpu20.iew.exec_nop                           0                       # number of nop insts executed
system.cpu20.iew.exec_rate                   0.173910                       # Inst execution rate
system.cpu20.iew.exec_refs                     192728                       # number of memory reference insts executed
system.cpu20.iew.exec_stores                    32513                       # Number of stores executed
system.cpu20.iew.exec_swp                           0                       # number of swp insts executed
system.cpu20.iew.iewBlockCycles                 54276                       # Number of cycles IEW is blocking
system.cpu20.iew.iewDispLoadInsts              158394                       # Number of dispatched load instructions
system.cpu20.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu20.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu20.iew.iewDispStoreInsts              43025                       # Number of dispatched store instructions
system.cpu20.iew.iewDispatchedInsts            676385                       # Number of instructions dispatched to IQ
system.cpu20.iew.iewExecLoadInsts              160215                       # Number of load instructions executed
system.cpu20.iew.iewExecSquashedInsts             277                       # Number of squashed instructions skipped in execute
system.cpu20.iew.iewExecutedInsts              634487                       # Number of executed instructions
system.cpu20.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu20.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu20.iew.iewLSQFullEvents              223989                       # Number of times the LSQ has become full, causing a stall
system.cpu20.iew.iewSquashCycles                 3461                       # Number of cycles IEW is squashing
system.cpu20.iew.iewUnblockCycles              223577                       # Number of cycles IEW is unblocking
system.cpu20.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu20.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu20.iew.lsq.thread0.forwLoads          25280                       # Number of loads that had data forwarded from stores
system.cpu20.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu20.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu20.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu20.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu20.iew.lsq.thread0.rescheduledLoads        15976                       # Number of loads that were rescheduled
system.cpu20.iew.lsq.thread0.squashedLoads       110008                       # Number of loads squashed
system.cpu20.iew.lsq.thread0.squashedStores        30459                       # Number of stores squashed
system.cpu20.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu20.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly
system.cpu20.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu20.iew.wb_consumers                  598018                       # num instructions consuming a value
system.cpu20.iew.wb_count                      615843                       # cumulative count of insts written-back
system.cpu20.iew.wb_fanout                   0.767022                       # average fanout of values written-back
system.cpu20.iew.wb_producers                  458693                       # num instructions producing a value
system.cpu20.iew.wb_rate                     0.168800                       # insts written-back per cycle
system.cpu20.iew.wb_sent                       618237                       # cumulative count of insts sent to commit
system.cpu20.int_regfile_reads                 903895                       # number of integer regfile reads
system.cpu20.int_regfile_writes                402455                       # number of integer regfile writes
system.cpu20.ipc                             0.043057                       # IPC: Instructions Per Cycle
system.cpu20.ipc_total                       0.043057                       # IPC: Total IPC of All Threads
system.cpu20.iq.FU_type_0::No_OpClass              82      0.01%      0.01% # Type of FU issued
system.cpu20.iq.FU_type_0::IntAlu              317367     50.00%     50.01% # Type of FU issued
system.cpu20.iq.FU_type_0::IntMult               9980      1.57%     51.58% # Type of FU issued
system.cpu20.iq.FU_type_0::IntDiv                   7      0.00%     51.58% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatAdd             32635      5.14%     56.73% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCmp                 0      0.00%     56.73% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCvt                 0      0.00%     56.73% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMult                0      0.00%     56.73% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMultAcc             0      0.00%     56.73% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatDiv                 0      0.00%     56.73% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMisc                0      0.00%     56.73% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatSqrt                0      0.00%     56.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAdd                  0      0.00%     56.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAddAcc               0      0.00%     56.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAlu              44475      7.01%     63.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCmp                  0      0.00%     63.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCvt                  0      0.00%     63.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMisc                 0      0.00%     63.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMult                 0      0.00%     63.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMultAcc              0      0.00%     63.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShift                0      0.00%     63.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShiftAcc             0      0.00%     63.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdDiv                  0      0.00%     63.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSqrt                 0      0.00%     63.73% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAdd         21836      3.44%     67.17% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.17% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.17% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCvt         15591      2.46%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMult            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAes                  0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAesMix               0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdPredAlu              0      0.00%     69.63% # Type of FU issued
system.cpu20.iq.FU_type_0::MemRead              99693     15.71%     85.33% # Type of FU issued
system.cpu20.iq.FU_type_0::MemWrite             20022      3.15%     88.49% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMemRead         60579      9.54%     98.03% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMemWrite        12498      1.97%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::total               634765                       # Type of FU issued
system.cpu20.iq.fp_alu_accesses                187621                       # Number of floating point alu accesses
system.cpu20.iq.fp_inst_queue_reads            375235                       # Number of floating instruction queue reads
system.cpu20.iq.fp_inst_queue_wakeup_accesses       169648                       # Number of floating instruction queue wakeup accesses
system.cpu20.iq.fp_inst_queue_writes           395015                       # Number of floating instruction queue writes
system.cpu20.iq.fu_busy_cnt                       284                       # FU busy when requested
system.cpu20.iq.fu_busy_rate                 0.000447                       # FU busy rate (busy events/executed inst)
system.cpu20.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntAlu                   256     90.14%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntMult                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntDiv                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatAdd                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCmp                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCvt                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMult                  0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMultAcc               0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatDiv                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMisc                  0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatSqrt                  0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAdd                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAddAcc                 0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAlu                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCmp                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCvt                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMisc                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMult                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMultAcc                0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShift                  0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShiftAcc               0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdDiv                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSqrt                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAdd               0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAlu               0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCmp               0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCvt               0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatDiv               0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMisc              0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMult              0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatSqrt              0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdReduceAdd              0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdReduceAlu              0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdReduceCmp              0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAes                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAesMix                 0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSha1Hash               0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSha1Hash2              0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSha256Hash             0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSha256Hash2            0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShaSigma2              0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShaSigma3              0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdPredAlu                0      0.00%     90.14% # attempts to use FU when none available
system.cpu20.iq.fu_full::MemRead                   13      4.58%     94.72% # attempts to use FU when none available
system.cpu20.iq.fu_full::MemWrite                   8      2.82%     97.54% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMemRead               3      1.06%     98.59% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMemWrite              4      1.41%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.int_alu_accesses               447346                       # Number of integer alu accesses
system.cpu20.iq.int_inst_queue_reads          4542848                       # Number of integer instruction queue reads
system.cpu20.iq.int_inst_queue_wakeup_accesses       446195                       # Number of integer instruction queue wakeup accesses
system.cpu20.iq.int_inst_queue_writes          724567                       # Number of integer instruction queue writes
system.cpu20.iq.iqInstsAdded                   676363                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu20.iq.iqInstsIssued                  634765                       # Number of instructions issued
system.cpu20.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu20.iq.iqSquashedInstsExamined        443190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu20.iq.iqSquashedInstsIssued               6                       # Number of squashed instructions issued
system.cpu20.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu20.iq.iqSquashedOperandsExamined       172994                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu20.iq.issued_per_cycle::samples      3648264                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::mean       0.173991                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::stdev      0.813386                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::0           3414797     93.60%     93.60% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::1             78940      2.16%     95.76% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::2             59389      1.63%     97.39% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::3             29389      0.81%     98.20% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::4             20858      0.57%     98.77% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::5             18399      0.50%     99.27% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::6             15589      0.43%     99.70% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::7              7305      0.20%     99.90% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::8              3598      0.10%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::total       3648264                       # Number of insts issued each cycle
system.cpu20.iq.rate                         0.173987                       # Inst issue rate
system.cpu20.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu20.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu20.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu20.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu20.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu20.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu20.itb.wrAccesses                     67668                       # TLB accesses on write requests
system.cpu20.itb.wrMisses                          57                       # TLB misses on write requests
system.cpu20.memDep0.conflictingLoads           35804                       # Number of conflicting loads.
system.cpu20.memDep0.conflictingStores          25561                       # Number of conflicting stores.
system.cpu20.memDep0.insertedLoads             158394                       # Number of loads inserted to the mem dependence unit.
system.cpu20.memDep0.insertedStores             43025                       # Number of stores inserted to the mem dependence unit.
system.cpu20.misc_regfile_reads                251262                       # number of misc regfile reads
system.cpu20.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu20.numCycles                        3648354                       # number of cpu cycles simulated
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.quiesceCycles                     203759                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu20.rename.BlockCycles                282793                       # Number of cycles rename is blocking
system.cpu20.rename.CommittedMaps              284332                       # Number of HB maps that are committed
system.cpu20.rename.IQFullEvents                   18                       # Number of times rename has blocked due to IQ full
system.cpu20.rename.IdleCycles                  45572                       # Number of cycles rename is idle
system.cpu20.rename.LQFullEvents              3222841                       # Number of times rename has blocked due to LQ full
system.cpu20.rename.ROBFullEvents                  58                       # Number of times rename has blocked due to ROB full
system.cpu20.rename.RenameLookups             1570663                       # Number of register rename lookups that rename has made
system.cpu20.rename.RenamedInsts               678274                       # Number of instructions processed by rename
system.cpu20.rename.RenamedOperands            813772                       # Number of destination operands rename has renamed
system.cpu20.rename.RunCycles                   96082                       # Number of cycles rename is running
system.cpu20.rename.SquashCycles                 3461                       # Number of cycles rename is squashing
system.cpu20.rename.UnblockCycles             3219806                       # Number of cycles rename is unblocking
system.cpu20.rename.UndoneMaps                 529413                       # Number of HB maps that are undone due to squashing
system.cpu20.rename.fp_rename_lookups          284748                       # Number of floating rename lookups
system.cpu20.rename.int_rename_lookups         928101                       # Number of integer rename lookups
system.cpu20.rename.serializeStallCycles          550                       # count of cycles rename stalled for serializing inst
system.cpu20.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu20.rename.skidInsts                   79235                       # count of insts added to the skid buffer
system.cpu20.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu20.rob.rob_reads                    4212652                       # The number of ROB reads
system.cpu20.rob.rob_writes                   1412446                       # The number of ROB writes
system.cpu20.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu21.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu21.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu21.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu21.branchPred.BTBLookups              20680                       # Number of BTB lookups
system.cpu21.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu21.branchPred.condIncorrect             105                       # Number of conditional branches incorrect
system.cpu21.branchPred.condPredicted           34410                       # Number of conditional branches predicted
system.cpu21.branchPred.indirectHits            16939                       # Number of indirect target hits.
system.cpu21.branchPred.indirectLookups         20680                       # Number of indirect predictor lookups.
system.cpu21.branchPred.indirectMisses           3741                       # Number of indirect misses.
system.cpu21.branchPred.lookups                 34808                       # Number of BP lookups
system.cpu21.branchPred.usedRAS                   108                       # Number of times the RAS was used to get a target.
system.cpu21.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu21.cc_regfile_reads                   89495                       # number of cc regfile reads
system.cpu21.cc_regfile_writes                 193015                       # number of cc regfile writes
system.cpu21.commit.amos                            0                       # Number of atomic instructions committed
system.cpu21.commit.branchMispredicts             149                       # The number of times a branch was mispredicted
system.cpu21.commit.branches                    14473                       # Number of branches committed
system.cpu21.commit.bw_lim_events               12574                       # number cycles where commit BW limit reached
system.cpu21.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu21.commit.commitSquashedInsts        428374                       # The number of squashed insts skipped by commit
system.cpu21.commit.committedInsts             153888                       # Number of instructions committed
system.cpu21.commit.committedOps               227700                       # Number of ops (including micro ops) committed
system.cpu21.commit.committed_per_cycle::samples      3592229                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::mean     0.063387                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::stdev     0.610406                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::0      3535157     98.41%     98.41% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::1        20692      0.58%     98.99% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::2         3146      0.09%     99.07% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::3         3142      0.09%     99.16% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::4         3796      0.11%     99.27% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::5        10249      0.29%     99.55% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::6           42      0.00%     99.55% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::7         3431      0.10%     99.65% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::8        12574      0.35%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::total      3592229                       # Number of insts commited each cycle
system.cpu21.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu21.commit.function_calls                 10                       # Number of function calls committed.
system.cpu21.commit.int_insts                  186102                       # Number of committed integer instructions.
system.cpu21.commit.loads                       47928                       # Number of loads committed
system.cpu21.commit.membars                         6                       # Number of memory barriers committed
system.cpu21.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IntAlu         126568     55.59%     55.59% # Class of committed instruction
system.cpu21.commit.op_class_0::IntMult          3127      1.37%     56.96% # Class of committed instruction
system.cpu21.commit.op_class_0::IntDiv              7      0.00%     56.96% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatAdd         9375      4.12%     61.08% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCmp            0      0.00%     61.08% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCvt            0      0.00%     61.08% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMult            0      0.00%     61.08% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMultAcc            0      0.00%     61.08% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatDiv            0      0.00%     61.08% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMisc            0      0.00%     61.08% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatSqrt            0      0.00%     61.08% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAdd             0      0.00%     61.08% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAddAcc            0      0.00%     61.08% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAlu         12500      5.49%     66.57% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCmp             0      0.00%     66.57% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCvt             0      0.00%     66.57% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMult            0      0.00%     66.57% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShift            0      0.00%     66.57% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShiftAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdDiv             0      0.00%     66.57% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAdd         9375      4.12%     70.69% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAlu            0      0.00%     70.69% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCmp            0      0.00%     70.69% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCvt         6250      2.74%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatDiv            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMisc            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMult            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdReduceAdd            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdReduceAlu            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdReduceCmp            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAes             0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAesMix            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSha1Hash            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSha256Hash            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShaSigma2            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShaSigma3            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdPredAlu            0      0.00%     73.43% # Class of committed instruction
system.cpu21.commit.op_class_0::MemRead         32287     14.18%     87.61% # Class of committed instruction
system.cpu21.commit.op_class_0::MemWrite         6300      2.77%     90.38% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMemRead        15641      6.87%     97.25% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMemWrite         6266      2.75%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::total          227700                       # Class of committed instruction
system.cpu21.commit.refs                        60494                       # Number of memory references committed
system.cpu21.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu21.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu21.committedInsts                    153888                       # Number of Instructions Simulated
system.cpu21.committedOps                      227700                       # Number of Ops (including micro ops) Simulated
system.cpu21.cpi                            23.702946                       # CPI: Cycles Per Instruction
system.cpu21.cpi_total                      23.702946                       # CPI: Total CPI of All Threads
system.cpu21.decode.BlockedCycles             3507475                       # Number of cycles decode is blocked
system.cpu21.decode.DecodedInsts               675078                       # Number of instructions handled by decode
system.cpu21.decode.IdleCycles                  37545                       # Number of cycles decode is idle
system.cpu21.decode.RunCycles                   86612                       # Number of cycles decode is running
system.cpu21.decode.SquashCycles                 3369                       # Number of cycles decode is squashing
system.cpu21.decode.UnblockCycles               12563                       # Number of cycles decode is unblocking
system.cpu21.dtb.rdAccesses                    156445                       # TLB accesses on read requests
system.cpu21.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu21.dtb.wrAccesses                     31708                       # TLB accesses on write requests
system.cpu21.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu21.fetch.Branches                     34808                       # Number of branches that fetch encountered
system.cpu21.fetch.CacheLines                   65538                       # Number of cache lines fetched
system.cpu21.fetch.Cycles                     3574493                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu21.fetch.IcacheSquashes                  23                       # Number of outstanding Icache misses that were squashed
system.cpu21.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu21.fetch.Insts                       576407                       # Number of instructions fetch has processed
system.cpu21.fetch.MiscStallCycles                 46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu21.fetch.PendingTrapStallCycles          278                       # Number of stall cycles due to pending traps
system.cpu21.fetch.SquashCycles                  6738                       # Number of cycles fetch has spent squashing
system.cpu21.fetch.branchRate                0.009543                       # Number of branch fetches per cycle
system.cpu21.fetch.icacheStallCycles            69361                       # Number of cycles fetch is stalled on an Icache miss
system.cpu21.fetch.predictedBranches            17047                       # Number of branches that fetch has predicted taken
system.cpu21.fetch.rate                      0.158024                       # Number of inst fetches per cycle
system.cpu21.fetch.rateDist::samples          3647564                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::mean            0.227790                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::stdev           1.235507                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::0                3503629     96.05%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::1                   9946      0.27%     96.33% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::2                  15898      0.44%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::3                  16651      0.46%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::4                   3652      0.10%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::5                  12696      0.35%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::6                   3327      0.09%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::7                  12985      0.36%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::8                  68780      1.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::total            3647564                       # Number of instructions fetched each cycle (Total)
system.cpu21.fp_regfile_reads                  197248                       # number of floating regfile reads
system.cpu21.fp_regfile_writes                 157286                       # number of floating regfile writes
system.cpu21.idleCycles                            35                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu21.iew.branchMispredicts                197                       # Number of branch mispredicts detected at execute
system.cpu21.iew.exec_branches                  27640                       # Number of branches executed
system.cpu21.iew.exec_nop                           0                       # number of nop insts executed
system.cpu21.iew.exec_rate                   0.168584                       # Inst execution rate
system.cpu21.iew.exec_refs                     188162                       # number of memory reference insts executed
system.cpu21.iew.exec_stores                    31708                       # Number of stores executed
system.cpu21.iew.exec_swp                           0                       # number of swp insts executed
system.cpu21.iew.iewBlockCycles                 52308                       # Number of cycles IEW is blocking
system.cpu21.iew.iewDispLoadInsts              154405                       # Number of dispatched load instructions
system.cpu21.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu21.iew.iewDispSquashedInsts               1                       # Number of squashed instructions skipped by dispatch
system.cpu21.iew.iewDispStoreInsts              41814                       # Number of dispatched store instructions
system.cpu21.iew.iewDispatchedInsts            655588                       # Number of instructions dispatched to IQ
system.cpu21.iew.iewExecLoadInsts              156454                       # Number of load instructions executed
system.cpu21.iew.iewExecSquashedInsts             305                       # Number of squashed instructions skipped in execute
system.cpu21.iew.iewExecutedInsts              614926                       # Number of executed instructions
system.cpu21.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu21.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu21.iew.iewLSQFullEvents              109077                       # Number of times the LSQ has become full, causing a stall
system.cpu21.iew.iewSquashCycles                 3369                       # Number of cycles IEW is squashing
system.cpu21.iew.iewUnblockCycles              108875                       # Number of cycles IEW is unblocking
system.cpu21.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu21.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu21.iew.lsq.thread0.forwLoads          25012                       # Number of loads that had data forwarded from stores
system.cpu21.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu21.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu21.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu21.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu21.iew.lsq.thread0.rescheduledLoads        15544                       # Number of loads that were rescheduled
system.cpu21.iew.lsq.thread0.squashedLoads       106476                       # Number of loads squashed
system.cpu21.iew.lsq.thread0.squashedStores        29248                       # Number of stores squashed
system.cpu21.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu21.iew.predictedNotTakenIncorrect          193                       # Number of branches that were predicted not taken incorrectly
system.cpu21.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu21.iew.wb_consumers                  580129                       # num instructions consuming a value
system.cpu21.iew.wb_count                      596722                       # cumulative count of insts written-back
system.cpu21.iew.wb_fanout                   0.766480                       # average fanout of values written-back
system.cpu21.iew.wb_producers                  444657                       # num instructions producing a value
system.cpu21.iew.wb_rate                     0.163593                       # insts written-back per cycle
system.cpu21.iew.wb_sent                       599203                       # cumulative count of insts sent to commit
system.cpu21.int_regfile_reads                 874667                       # number of integer regfile reads
system.cpu21.int_regfile_writes                387458                       # number of integer regfile writes
system.cpu21.ipc                             0.042189                       # IPC: Instructions Per Cycle
system.cpu21.ipc_total                       0.042189                       # IPC: Total IPC of All Threads
system.cpu21.iq.FU_type_0::No_OpClass              83      0.01%      0.01% # Type of FU issued
system.cpu21.iq.FU_type_0::IntAlu              303950     49.40%     49.42% # Type of FU issued
system.cpu21.iq.FU_type_0::IntMult               9578      1.56%     50.97% # Type of FU issued
system.cpu21.iq.FU_type_0::IntDiv                   7      0.00%     50.98% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatAdd             31866      5.18%     56.15% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCmp                 0      0.00%     56.15% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCvt                 0      0.00%     56.15% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMult                0      0.00%     56.15% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMultAcc             0      0.00%     56.15% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatDiv                 0      0.00%     56.15% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMisc                0      0.00%     56.15% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatSqrt                0      0.00%     56.15% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAdd                  0      0.00%     56.15% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAddAcc               0      0.00%     56.15% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAlu              44036      7.16%     63.31% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCmp                  0      0.00%     63.31% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCvt                  0      0.00%     63.31% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMisc                 0      0.00%     63.31% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMult                 0      0.00%     63.31% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMultAcc              0      0.00%     63.31% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShift                0      0.00%     63.31% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShiftAcc             0      0.00%     63.31% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdDiv                  0      0.00%     63.31% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSqrt                 0      0.00%     63.31% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAdd         21834      3.55%     66.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCvt         15590      2.53%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMult            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAes                  0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAesMix               0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdPredAlu              0      0.00%     69.40% # Type of FU issued
system.cpu21.iq.FU_type_0::MemRead              97006     15.77%     85.16% # Type of FU issued
system.cpu21.iq.FU_type_0::MemWrite             19235      3.13%     88.29% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMemRead         59554      9.68%     97.97% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMemWrite        12496      2.03%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::total               615235                       # Type of FU issued
system.cpu21.iq.fp_alu_accesses                185383                       # Number of floating point alu accesses
system.cpu21.iq.fp_inst_queue_reads            370759                       # Number of floating instruction queue reads
system.cpu21.iq.fp_inst_queue_wakeup_accesses       168111                       # Number of floating instruction queue wakeup accesses
system.cpu21.iq.fp_inst_queue_writes           385571                       # Number of floating instruction queue writes
system.cpu21.iq.fu_busy_cnt                       189                       # FU busy when requested
system.cpu21.iq.fu_busy_rate                 0.000307                       # FU busy rate (busy events/executed inst)
system.cpu21.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntAlu                   160     84.66%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntMult                    0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntDiv                     0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatAdd                   0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCmp                   0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCvt                   0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMult                  0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMultAcc               0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatDiv                   0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMisc                  0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatSqrt                  0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAdd                    0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAddAcc                 0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAlu                    0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCmp                    0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCvt                    0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMisc                   0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMult                   0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMultAcc                0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShift                  0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShiftAcc               0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdDiv                    0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSqrt                   0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAdd               0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAlu               0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCmp               0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCvt               0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatDiv               0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMisc              0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMult              0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatSqrt              0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdReduceAdd              0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdReduceAlu              0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdReduceCmp              0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAes                    0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAesMix                 0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSha1Hash               0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSha1Hash2              0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSha256Hash             0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSha256Hash2            0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShaSigma2              0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShaSigma3              0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdPredAlu                0      0.00%     84.66% # attempts to use FU when none available
system.cpu21.iq.fu_full::MemRead                   12      6.35%     91.01% # attempts to use FU when none available
system.cpu21.iq.fu_full::MemWrite                  10      5.29%     96.30% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMemRead               3      1.59%     97.88% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMemWrite              4      2.12%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.int_alu_accesses               429958                       # Number of integer alu accesses
system.cpu21.iq.int_inst_queue_reads          4507465                       # Number of integer instruction queue reads
system.cpu21.iq.int_inst_queue_wakeup_accesses       428611                       # Number of integer instruction queue wakeup accesses
system.cpu21.iq.int_inst_queue_writes          697901                       # Number of integer instruction queue writes
system.cpu21.iq.iqInstsAdded                   655566                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu21.iq.iqInstsIssued                  615235                       # Number of instructions issued
system.cpu21.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu21.iq.iqSquashedInstsExamined        427877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu21.iq.iqSquashedInstsIssued               5                       # Number of squashed instructions issued
system.cpu21.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu21.iq.iqSquashedOperandsExamined       168130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu21.iq.issued_per_cycle::samples      3647564                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::mean       0.168670                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::stdev      0.798815                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::0           3419054     93.74%     93.74% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::1             78555      2.15%     95.89% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::2             58720      1.61%     97.50% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::3             28235      0.77%     98.27% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::4             19837      0.54%     98.82% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::5             17455      0.48%     99.30% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::6             15475      0.42%     99.72% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::7              6802      0.19%     99.91% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::8              3431      0.09%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::total       3647564                       # Number of insts issued each cycle
system.cpu21.iq.rate                         0.168668                       # Inst issue rate
system.cpu21.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu21.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu21.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu21.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu21.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu21.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu21.itb.wrAccesses                     65586                       # TLB accesses on write requests
system.cpu21.itb.wrMisses                          57                       # TLB misses on write requests
system.cpu21.memDep0.conflictingLoads           35245                       # Number of conflicting loads.
system.cpu21.memDep0.conflictingStores          25536                       # Number of conflicting stores.
system.cpu21.memDep0.insertedLoads             154405                       # Number of loads inserted to the mem dependence unit.
system.cpu21.memDep0.insertedStores             41814                       # Number of stores inserted to the mem dependence unit.
system.cpu21.misc_regfile_reads                243584                       # number of misc regfile reads
system.cpu21.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu21.numCycles                        3647599                       # number of cpu cycles simulated
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.quiesceCycles                     204514                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu21.rename.BlockCycles                165418                       # Number of cycles rename is blocking
system.cpu21.rename.CommittedMaps              277476                       # Number of HB maps that are committed
system.cpu21.rename.IQFullEvents                   15                       # Number of times rename has blocked due to IQ full
system.cpu21.rename.IdleCycles                  44077                       # Number of cycles rename is idle
system.cpu21.rename.LQFullEvents              3344475                       # Number of times rename has blocked due to LQ full
system.cpu21.rename.ROBFullEvents                 194                       # Number of times rename has blocked due to ROB full
system.cpu21.rename.RenameLookups             1521934                       # Number of register rename lookups that rename has made
system.cpu21.rename.RenamedInsts               657006                       # Number of instructions processed by rename
system.cpu21.rename.RenamedOperands            787723                       # Number of destination operands rename has renamed
system.cpu21.rename.RunCycles                   92626                       # Number of cycles rename is running
system.cpu21.rename.SquashCycles                 3369                       # Number of cycles rename is squashing
system.cpu21.rename.UnblockCycles             3341432                       # Number of cycles rename is unblocking
system.cpu21.rename.UndoneMaps                 510222                       # Number of HB maps that are undone due to squashing
system.cpu21.rename.fp_rename_lookups          279273                       # Number of floating rename lookups
system.cpu21.rename.int_rename_lookups         899313                       # Number of integer rename lookups
system.cpu21.rename.serializeStallCycles          642                       # count of cycles rename stalled for serializing inst
system.cpu21.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu21.rename.skidInsts                   77196                       # count of insts added to the skid buffer
system.cpu21.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu21.rob.rob_reads                    4193960                       # The number of ROB reads
system.cpu21.rob.rob_writes                   1367495                       # The number of ROB writes
system.cpu21.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu22.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu22.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu22.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu22.branchPred.BTBLookups              20381                       # Number of BTB lookups
system.cpu22.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu22.branchPred.condIncorrect             105                       # Number of conditional branches incorrect
system.cpu22.branchPred.condPredicted           33747                       # Number of conditional branches predicted
system.cpu22.branchPred.indirectHits            16605                       # Number of indirect target hits.
system.cpu22.branchPred.indirectLookups         20381                       # Number of indirect predictor lookups.
system.cpu22.branchPred.indirectMisses           3776                       # Number of indirect misses.
system.cpu22.branchPred.lookups                 34157                       # Number of BP lookups
system.cpu22.branchPred.usedRAS                   111                       # Number of times the RAS was used to get a target.
system.cpu22.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu22.cc_regfile_reads                   88682                       # number of cc regfile reads
system.cpu22.cc_regfile_writes                 190300                       # number of cc regfile writes
system.cpu22.commit.amos                            0                       # Number of atomic instructions committed
system.cpu22.commit.branchMispredicts             119                       # The number of times a branch was mispredicted
system.cpu22.commit.branches                    14481                       # Number of branches committed
system.cpu22.commit.bw_lim_events               12586                       # number cycles where commit BW limit reached
system.cpu22.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu22.commit.commitSquashedInsts        415627                       # The number of squashed insts skipped by commit
system.cpu22.commit.committedInsts             153919                       # Number of instructions committed
system.cpu22.commit.committedOps               227753                       # Number of ops (including micro ops) committed
system.cpu22.commit.committed_per_cycle::samples      3592524                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::mean     0.063396                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::stdev     0.611704                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::0      3535972     98.43%     98.43% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::1        20173      0.56%     98.99% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::2         3144      0.09%     99.07% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::3         3136      0.09%     99.16% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::4         3621      0.10%     99.26% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::5        10245      0.29%     99.55% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::6           42      0.00%     99.55% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::7         3605      0.10%     99.65% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::8        12586      0.35%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::total      3592524                       # Number of insts commited each cycle
system.cpu22.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu22.commit.function_calls                 10                       # Number of function calls committed.
system.cpu22.commit.int_insts                  186150                       # Number of committed integer instructions.
system.cpu22.commit.loads                       47932                       # Number of loads committed
system.cpu22.commit.membars                         6                       # Number of memory barriers committed
system.cpu22.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IntAlu         126617     55.59%     55.60% # Class of committed instruction
system.cpu22.commit.op_class_0::IntMult          3127      1.37%     56.97% # Class of committed instruction
system.cpu22.commit.op_class_0::IntDiv              7      0.00%     56.97% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatAdd         9375      4.12%     61.09% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCmp            0      0.00%     61.09% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCvt            0      0.00%     61.09% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMult            0      0.00%     61.09% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMultAcc            0      0.00%     61.09% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatDiv            0      0.00%     61.09% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMisc            0      0.00%     61.09% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatSqrt            0      0.00%     61.09% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAdd             0      0.00%     61.09% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAddAcc            0      0.00%     61.09% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAlu         12500      5.49%     66.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCmp             0      0.00%     66.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCvt             0      0.00%     66.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMisc            0      0.00%     66.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMult            0      0.00%     66.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMultAcc            0      0.00%     66.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShift            0      0.00%     66.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShiftAcc            0      0.00%     66.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdDiv             0      0.00%     66.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSqrt            0      0.00%     66.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAdd         9375      4.12%     70.69% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAlu            0      0.00%     70.69% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCmp            0      0.00%     70.69% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCvt         6250      2.74%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatDiv            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMisc            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMult            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdReduceAdd            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdReduceAlu            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdReduceCmp            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAes             0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAesMix            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSha1Hash            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSha256Hash            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShaSigma2            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShaSigma3            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdPredAlu            0      0.00%     73.44% # Class of committed instruction
system.cpu22.commit.op_class_0::MemRead         32291     14.18%     87.62% # Class of committed instruction
system.cpu22.commit.op_class_0::MemWrite         6300      2.77%     90.38% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMemRead        15641      6.87%     97.25% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMemWrite         6266      2.75%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::total          227753                       # Class of committed instruction
system.cpu22.commit.refs                        60498                       # Number of memory references committed
system.cpu22.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu22.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu22.committedInsts                    153919                       # Number of Instructions Simulated
system.cpu22.committedOps                      227753                       # Number of Ops (including micro ops) Simulated
system.cpu22.cpi                            23.689298                       # CPI: Cycles Per Instruction
system.cpu22.cpi_total                      23.689298                       # CPI: Total CPI of All Threads
system.cpu22.decode.BlockedCycles             3509800                       # Number of cycles decode is blocked
system.cpu22.decode.DecodedInsts               660909                       # Number of instructions handled by decode
system.cpu22.decode.IdleCycles                  36224                       # Number of cycles decode is idle
system.cpu22.decode.RunCycles                   84371                       # Number of cycles decode is running
system.cpu22.decode.SquashCycles                 3254                       # Number of cycles decode is squashing
system.cpu22.decode.UnblockCycles               12557                       # Number of cycles decode is unblocking
system.cpu22.dtb.rdAccesses                    154432                       # TLB accesses on read requests
system.cpu22.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu22.dtb.wrAccesses                     31365                       # TLB accesses on write requests
system.cpu22.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu22.fetch.Branches                     34157                       # Number of branches that fetch encountered
system.cpu22.fetch.CacheLines                   63820                       # Number of cache lines fetched
system.cpu22.fetch.Cycles                     3575294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu22.fetch.IcacheSquashes                  21                       # Number of outstanding Icache misses that were squashed
system.cpu22.fetch.Insts                       563359                       # Number of instructions fetch has processed
system.cpu22.fetch.MiscStallCycles                 16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu22.fetch.PendingTrapStallCycles           96                       # Number of stall cycles due to pending traps
system.cpu22.fetch.SquashCycles                  6508                       # Number of cycles fetch has spent squashing
system.cpu22.fetch.branchRate                0.009368                       # Number of branch fetches per cycle
system.cpu22.fetch.icacheStallCycles            67546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu22.fetch.predictedBranches            16716                       # Number of branches that fetch has predicted taken
system.cpu22.fetch.rate                      0.154504                       # Number of inst fetches per cycle
system.cpu22.fetch.rateDist::samples          3646206                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::mean            0.222820                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::stdev           1.222178                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::0                3505309     96.14%     96.14% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::1                   9833      0.27%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::2                  15607      0.43%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::3                  16169      0.44%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::4                   3746      0.10%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::5                  12518      0.34%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::6                   3154      0.09%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::7                  12564      0.34%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::8                  67306      1.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::total            3646206                       # Number of instructions fetched each cycle (Total)
system.cpu22.fp_regfile_reads                  196509                       # number of floating regfile reads
system.cpu22.fp_regfile_writes                 156102                       # number of floating regfile writes
system.cpu22.idleCycles                            27                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu22.iew.branchMispredicts                174                       # Number of branch mispredicts detected at execute
system.cpu22.iew.exec_branches                  27224                       # Number of branches executed
system.cpu22.iew.exec_nop                           0                       # number of nop insts executed
system.cpu22.iew.exec_rate                   0.166412                       # Inst execution rate
system.cpu22.iew.exec_refs                     185807                       # number of memory reference insts executed
system.cpu22.iew.exec_stores                    31365                       # Number of stores executed
system.cpu22.iew.exec_swp                           0                       # number of swp insts executed
system.cpu22.iew.iewBlockCycles                 50860                       # Number of cycles IEW is blocking
system.cpu22.iew.iewDispLoadInsts              151573                       # Number of dispatched load instructions
system.cpu22.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu22.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu22.iew.iewDispStoreInsts              40873                       # Number of dispatched store instructions
system.cpu22.iew.iewDispatchedInsts            643474                       # Number of instructions dispatched to IQ
system.cpu22.iew.iewExecLoadInsts              154442                       # Number of load instructions executed
system.cpu22.iew.iewExecSquashedInsts             317                       # Number of squashed instructions skipped in execute
system.cpu22.iew.iewExecutedInsts              606778                       # Number of executed instructions
system.cpu22.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu22.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu22.iew.iewLSQFullEvents               25424                       # Number of times the LSQ has become full, causing a stall
system.cpu22.iew.iewSquashCycles                 3254                       # Number of cycles IEW is squashing
system.cpu22.iew.iewUnblockCycles               25399                       # Number of cycles IEW is unblocking
system.cpu22.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu22.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu22.iew.lsq.thread0.forwLoads          24987                       # Number of loads that had data forwarded from stores
system.cpu22.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu22.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu22.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu22.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu22.iew.lsq.thread0.rescheduledLoads        15621                       # Number of loads that were rescheduled
system.cpu22.iew.lsq.thread0.squashedLoads       103639                       # Number of loads squashed
system.cpu22.iew.lsq.thread0.squashedStores        28307                       # Number of stores squashed
system.cpu22.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu22.iew.predictedNotTakenIncorrect          164                       # Number of branches that were predicted not taken incorrectly
system.cpu22.iew.predictedTakenIncorrect           10                       # Number of branches that were predicted taken incorrectly
system.cpu22.iew.wb_consumers                  573262                       # num instructions consuming a value
system.cpu22.iew.wb_count                      589068                       # cumulative count of insts written-back
system.cpu22.iew.wb_fanout                   0.765660                       # average fanout of values written-back
system.cpu22.iew.wb_producers                  438924                       # num instructions producing a value
system.cpu22.iew.wb_rate                     0.161555                       # insts written-back per cycle
system.cpu22.iew.wb_sent                       591063                       # cumulative count of insts sent to commit
system.cpu22.int_regfile_reads                 862769                       # number of integer regfile reads
system.cpu22.int_regfile_writes                381321                       # number of integer regfile writes
system.cpu22.ipc                             0.042213                       # IPC: Instructions Per Cycle
system.cpu22.ipc_total                       0.042213                       # IPC: Total IPC of All Threads
system.cpu22.iq.FU_type_0::No_OpClass              52      0.01%      0.01% # Type of FU issued
system.cpu22.iq.FU_type_0::IntAlu              299351     49.31%     49.32% # Type of FU issued
system.cpu22.iq.FU_type_0::IntMult               9399      1.55%     50.87% # Type of FU issued
system.cpu22.iq.FU_type_0::IntDiv                   7      0.00%     50.87% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatAdd             31257      5.15%     56.01% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCmp                 0      0.00%     56.01% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCvt                 0      0.00%     56.01% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMult                0      0.00%     56.01% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMultAcc             0      0.00%     56.01% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatDiv                 0      0.00%     56.01% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMisc                0      0.00%     56.01% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatSqrt                0      0.00%     56.01% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAdd                  0      0.00%     56.01% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAddAcc               0      0.00%     56.01% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAlu              43680      7.19%     63.21% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCmp                  0      0.00%     63.21% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCvt                  0      0.00%     63.21% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMisc                 0      0.00%     63.21% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMult                 0      0.00%     63.21% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMultAcc              0      0.00%     63.21% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShift                0      0.00%     63.21% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShiftAcc             0      0.00%     63.21% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdDiv                  0      0.00%     63.21% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSqrt                 0      0.00%     63.21% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAdd         21829      3.60%     66.81% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.81% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.81% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCvt         15585      2.57%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMult            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAes                  0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAesMix               0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdPredAlu              0      0.00%     69.37% # Type of FU issued
system.cpu22.iq.FU_type_0::MemRead              95215     15.68%     85.06% # Type of FU issued
system.cpu22.iq.FU_type_0::MemWrite             18896      3.11%     88.17% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMemRead         59335      9.77%     97.94% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMemWrite        12494      2.06%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::total               607100                       # Type of FU issued
system.cpu22.iq.fp_alu_accesses                184187                       # Number of floating point alu accesses
system.cpu22.iq.fp_inst_queue_reads            368367                       # Number of floating instruction queue reads
system.cpu22.iq.fp_inst_queue_wakeup_accesses       166954                       # Number of floating instruction queue wakeup accesses
system.cpu22.iq.fp_inst_queue_writes           378077                       # Number of floating instruction queue writes
system.cpu22.iq.fu_busy_cnt                       109                       # FU busy when requested
system.cpu22.iq.fu_busy_rate                 0.000180                       # FU busy rate (busy events/executed inst)
system.cpu22.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntAlu                    81     74.31%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntMult                    0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntDiv                     0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatAdd                   0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCmp                   0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCvt                   0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMult                  0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMultAcc               0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatDiv                   0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMisc                  0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatSqrt                  0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAdd                    0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAddAcc                 0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAlu                    0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCmp                    0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCvt                    0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMisc                   0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMult                   0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMultAcc                0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShift                  0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShiftAcc               0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdDiv                    0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSqrt                   0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAdd               0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAlu               0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCmp               0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCvt               0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatDiv               0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMisc              0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMult              0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatSqrt              0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdReduceAdd              0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdReduceAlu              0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdReduceCmp              0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAes                    0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAesMix                 0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSha1Hash               0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSha1Hash2              0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSha256Hash             0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSha256Hash2            0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShaSigma2              0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShaSigma3              0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdPredAlu                0      0.00%     74.31% # attempts to use FU when none available
system.cpu22.iq.fu_full::MemRead                   13     11.93%     86.24% # attempts to use FU when none available
system.cpu22.iq.fu_full::MemWrite                   8      7.34%     93.58% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMemRead               3      2.75%     96.33% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMemWrite              4      3.67%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.int_alu_accesses               422970                       # Number of integer alu accesses
system.cpu22.iq.int_inst_queue_reads          4492159                       # Number of integer instruction queue reads
system.cpu22.iq.int_inst_queue_wakeup_accesses       422114                       # Number of integer instruction queue wakeup accesses
system.cpu22.iq.int_inst_queue_writes          681111                       # Number of integer instruction queue writes
system.cpu22.iq.iqInstsAdded                   643452                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu22.iq.iqInstsIssued                  607100                       # Number of instructions issued
system.cpu22.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu22.iq.iqSquashedInstsExamined        415707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu22.iq.iqSquashedInstsIssued              16                       # Number of squashed instructions issued
system.cpu22.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu22.iq.iqSquashedOperandsExamined       155422                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu22.iq.issued_per_cycle::samples      3646206                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::mean       0.166502                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::stdev      0.793110                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::0           3420279     93.80%     93.80% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::1             77773      2.13%     95.94% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::2             58139      1.59%     97.53% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::3             28275      0.78%     98.31% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::4             19360      0.53%     98.84% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::5             16716      0.46%     99.30% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::6             15646      0.43%     99.73% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::7              6816      0.19%     99.91% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::8              3202      0.09%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::total       3646206                       # Number of insts issued each cycle
system.cpu22.iq.rate                         0.166501                       # Inst issue rate
system.cpu22.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu22.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu22.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu22.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu22.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu22.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu22.itb.wrAccesses                     63840                       # TLB accesses on write requests
system.cpu22.itb.wrMisses                          29                       # TLB misses on write requests
system.cpu22.memDep0.conflictingLoads           34431                       # Number of conflicting loads.
system.cpu22.memDep0.conflictingStores          25018                       # Number of conflicting stores.
system.cpu22.memDep0.insertedLoads             151573                       # Number of loads inserted to the mem dependence unit.
system.cpu22.memDep0.insertedStores             40873                       # Number of stores inserted to the mem dependence unit.
system.cpu22.misc_regfile_reads                240320                       # number of misc regfile reads
system.cpu22.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu22.numCycles                        3646233                       # number of cpu cycles simulated
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.quiesceCycles                     205880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu22.rename.BlockCycles                 80004                       # Number of cycles rename is blocking
system.cpu22.rename.CommittedMaps              277540                       # Number of HB maps that are committed
system.cpu22.rename.IQFullEvents                   15                       # Number of times rename has blocked due to IQ full
system.cpu22.rename.IdleCycles                  42583                       # Number of cycles rename is idle
system.cpu22.rename.LQFullEvents              3432395                       # Number of times rename has blocked due to LQ full
system.cpu22.rename.ROBFullEvents                 151                       # Number of times rename has blocked due to ROB full
system.cpu22.rename.RenameLookups             1492899                       # Number of register rename lookups that rename has made
system.cpu22.rename.RenamedInsts               644435                       # Number of instructions processed by rename
system.cpu22.rename.RenamedOperands            772536                       # Number of destination operands rename has renamed
system.cpu22.rename.RunCycles                   90552                       # Number of cycles rename is running
system.cpu22.rename.SquashCycles                 3254                       # Number of cycles rename is squashing
system.cpu22.rename.UnblockCycles             3429365                       # Number of cycles rename is unblocking
system.cpu22.rename.UndoneMaps                 494972                       # Number of HB maps that are undone due to squashing
system.cpu22.rename.fp_rename_lookups          274905                       # Number of floating rename lookups
system.cpu22.rename.int_rename_lookups         880794                       # Number of integer rename lookups
system.cpu22.rename.serializeStallCycles          448                       # count of cycles rename stalled for serializing inst
system.cpu22.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu22.rename.skidInsts                   75550                       # count of insts added to the skid buffer
system.cpu22.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu22.rob.rob_reads                    4182654                       # The number of ROB reads
system.cpu22.rob.rob_writes                   1340458                       # The number of ROB writes
system.cpu22.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu23.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu23.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu23.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu23.branchPred.BTBLookups              20001                       # Number of BTB lookups
system.cpu23.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu23.branchPred.condIncorrect             111                       # Number of conditional branches incorrect
system.cpu23.branchPred.condPredicted           33060                       # Number of conditional branches predicted
system.cpu23.branchPred.indirectHits            16256                       # Number of indirect target hits.
system.cpu23.branchPred.indirectLookups         20001                       # Number of indirect predictor lookups.
system.cpu23.branchPred.indirectMisses           3745                       # Number of indirect misses.
system.cpu23.branchPred.lookups                 33475                       # Number of BP lookups
system.cpu23.branchPred.usedRAS                   115                       # Number of times the RAS was used to get a target.
system.cpu23.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu23.cc_regfile_reads                   85227                       # number of cc regfile reads
system.cpu23.cc_regfile_writes                 188190                       # number of cc regfile writes
system.cpu23.commit.amos                            0                       # Number of atomic instructions committed
system.cpu23.commit.branchMispredicts             127                       # The number of times a branch was mispredicted
system.cpu23.commit.branches                    13805                       # Number of branches committed
system.cpu23.commit.bw_lim_events               12577                       # number cycles where commit BW limit reached
system.cpu23.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu23.commit.commitSquashedInsts        415566                       # The number of squashed insts skipped by commit
system.cpu23.commit.committedInsts             151553                       # Number of instructions committed
system.cpu23.commit.committedOps               223697                       # Number of ops (including micro ops) committed
system.cpu23.commit.committed_per_cycle::samples      3591481                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::mean     0.062285                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::stdev     0.607410                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::0      3536150     98.46%     98.46% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::1        19623      0.55%     99.01% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::2         3142      0.09%     99.09% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::3         3142      0.09%     99.18% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::4         3438      0.10%     99.28% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::5         9912      0.28%     99.55% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::6           43      0.00%     99.55% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::7         3454      0.10%     99.65% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::8        12577      0.35%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::total      3591481                       # Number of insts commited each cycle
system.cpu23.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu23.commit.function_calls                 10                       # Number of function calls committed.
system.cpu23.commit.int_insts                  182432                       # Number of committed integer instructions.
system.cpu23.commit.loads                       47594                       # Number of loads committed
system.cpu23.commit.membars                         6                       # Number of memory barriers committed
system.cpu23.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IntAlu         122899     54.94%     54.94% # Class of committed instruction
system.cpu23.commit.op_class_0::IntMult          3127      1.40%     56.34% # Class of committed instruction
system.cpu23.commit.op_class_0::IntDiv              7      0.00%     56.34% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatAdd         9375      4.19%     60.53% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCmp            0      0.00%     60.53% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCvt            0      0.00%     60.53% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMult            0      0.00%     60.53% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMultAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatDiv            0      0.00%     60.53% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMisc            0      0.00%     60.53% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatSqrt            0      0.00%     60.53% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAdd             0      0.00%     60.53% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAddAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAlu         12500      5.59%     66.12% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCmp             0      0.00%     66.12% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCvt             0      0.00%     66.12% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMisc            0      0.00%     66.12% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMult            0      0.00%     66.12% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMultAcc            0      0.00%     66.12% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShift            0      0.00%     66.12% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShiftAcc            0      0.00%     66.12% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdDiv             0      0.00%     66.12% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSqrt            0      0.00%     66.12% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAdd         9375      4.19%     70.31% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAlu            0      0.00%     70.31% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCmp            0      0.00%     70.31% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCvt         6250      2.79%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatDiv            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMisc            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMult            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdReduceAdd            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdReduceAlu            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdReduceCmp            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAes             0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAesMix            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSha1Hash            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSha256Hash            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShaSigma2            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShaSigma3            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdPredAlu            0      0.00%     73.11% # Class of committed instruction
system.cpu23.commit.op_class_0::MemRead         31953     14.28%     87.39% # Class of committed instruction
system.cpu23.commit.op_class_0::MemWrite         6300      2.82%     90.21% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMemRead        15641      6.99%     97.20% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMemWrite         6266      2.80%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::total          223697                       # Class of committed instruction
system.cpu23.commit.refs                        60160                       # Number of memory references committed
system.cpu23.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu23.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu23.committedInsts                    151553                       # Number of Instructions Simulated
system.cpu23.committedOps                      223697                       # Number of Ops (including micro ops) Simulated
system.cpu23.cpi                            24.052477                       # CPI: Cycles Per Instruction
system.cpu23.cpi_total                      24.052477                       # CPI: Total CPI of All Threads
system.cpu23.decode.BlockedCycles             3509981                       # Number of cycles decode is blocked
system.cpu23.decode.DecodedInsts               656809                       # Number of instructions handled by decode
system.cpu23.decode.IdleCycles                  35872                       # Number of cycles decode is idle
system.cpu23.decode.RunCycles                   83498                       # Number of cycles decode is running
system.cpu23.decode.SquashCycles                 3261                       # Number of cycles decode is squashing
system.cpu23.decode.UnblockCycles               12561                       # Number of cycles decode is unblocking
system.cpu23.dtb.rdAccesses                    154046                       # TLB accesses on read requests
system.cpu23.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu23.dtb.wrAccesses                     31345                       # TLB accesses on write requests
system.cpu23.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu23.fetch.Branches                     33475                       # Number of branches that fetch encountered
system.cpu23.fetch.CacheLines                   63443                       # Number of cache lines fetched
system.cpu23.fetch.Cycles                     3574606                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu23.fetch.IcacheSquashes                  20                       # Number of outstanding Icache misses that were squashed
system.cpu23.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu23.fetch.Insts                       560946                       # Number of instructions fetch has processed
system.cpu23.fetch.MiscStallCycles                 18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu23.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu23.fetch.SquashCycles                  6522                       # Number of cycles fetch has spent squashing
system.cpu23.fetch.branchRate                0.009183                       # Number of branch fetches per cycle
system.cpu23.fetch.icacheStallCycles            67162                       # Number of cycles fetch is stalled on an Icache miss
system.cpu23.fetch.predictedBranches            16371                       # Number of branches that fetch has predicted taken
system.cpu23.fetch.rate                      0.153885                       # Number of inst fetches per cycle
system.cpu23.fetch.rateDist::samples          3645173                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::mean            0.221770                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::stdev           1.219657                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::0                3505152     96.16%     96.16% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::1                   9641      0.26%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::2                  15599      0.43%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::3                  15979      0.44%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::4                   3589      0.10%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::5                  12528      0.34%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::6                   3154      0.09%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::7                  12553      0.34%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::8                  66978      1.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::total            3645173                       # Number of instructions fetched each cycle (Total)
system.cpu23.fp_regfile_reads                  196502                       # number of floating regfile reads
system.cpu23.fp_regfile_writes                 156085                       # number of floating regfile writes
system.cpu23.idleCycles                            52                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu23.iew.branchMispredicts                176                       # Number of branch mispredicts detected at execute
system.cpu23.iew.exec_branches                  26531                       # Number of branches executed
system.cpu23.iew.exec_nop                           0                       # number of nop insts executed
system.cpu23.iew.exec_rate                   0.165292                       # Inst execution rate
system.cpu23.iew.exec_refs                     185401                       # number of memory reference insts executed
system.cpu23.iew.exec_stores                    31345                       # Number of stores executed
system.cpu23.iew.exec_swp                           0                       # number of swp insts executed
system.cpu23.iew.iewBlockCycles                 50795                       # Number of cycles IEW is blocking
system.cpu23.iew.iewDispLoadInsts              151214                       # Number of dispatched load instructions
system.cpu23.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu23.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu23.iew.iewDispStoreInsts              40865                       # Number of dispatched store instructions
system.cpu23.iew.iewDispatchedInsts            639332                       # Number of instructions dispatched to IQ
system.cpu23.iew.iewExecLoadInsts              154056                       # Number of load instructions executed
system.cpu23.iew.iewExecSquashedInsts             331                       # Number of squashed instructions skipped in execute
system.cpu23.iew.iewExecutedInsts              602527                       # Number of executed instructions
system.cpu23.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu23.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu23.iew.iewLSQFullEvents               21753                       # Number of times the LSQ has become full, causing a stall
system.cpu23.iew.iewSquashCycles                 3261                       # Number of cycles IEW is squashing
system.cpu23.iew.iewUnblockCycles               21738                       # Number of cycles IEW is unblocking
system.cpu23.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu23.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu23.iew.lsq.thread0.forwLoads          24981                       # Number of loads that had data forwarded from stores
system.cpu23.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu23.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu23.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu23.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu23.iew.lsq.thread0.rescheduledLoads        15605                       # Number of loads that were rescheduled
system.cpu23.iew.lsq.thread0.squashedLoads       103618                       # Number of loads squashed
system.cpu23.iew.lsq.thread0.squashedStores        28299                       # Number of stores squashed
system.cpu23.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu23.iew.predictedNotTakenIncorrect          172                       # Number of branches that were predicted not taken incorrectly
system.cpu23.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu23.iew.wb_consumers                  569197                       # num instructions consuming a value
system.cpu23.iew.wb_count                      584819                       # cumulative count of insts written-back
system.cpu23.iew.wb_fanout                   0.765536                       # average fanout of values written-back
system.cpu23.iew.wb_producers                  435741                       # num instructions producing a value
system.cpu23.iew.wb_rate                     0.160434                       # insts written-back per cycle
system.cpu23.iew.wb_sent                       586824                       # cumulative count of insts sent to commit
system.cpu23.int_regfile_reads                 858363                       # number of integer regfile reads
system.cpu23.int_regfile_writes                378144                       # number of integer regfile writes
system.cpu23.ipc                             0.041576                       # IPC: Instructions Per Cycle
system.cpu23.ipc_total                       0.041576                       # IPC: Total IPC of All Threads
system.cpu23.iq.FU_type_0::No_OpClass              55      0.01%      0.01% # Type of FU issued
system.cpu23.iq.FU_type_0::IntAlu              295527     49.02%     49.03% # Type of FU issued
system.cpu23.iq.FU_type_0::IntMult               9393      1.56%     50.59% # Type of FU issued
system.cpu23.iq.FU_type_0::IntDiv                   7      0.00%     50.59% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatAdd             31248      5.18%     55.77% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCmp                 0      0.00%     55.77% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCvt                 0      0.00%     55.77% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMult                0      0.00%     55.77% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMultAcc             0      0.00%     55.77% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatDiv                 0      0.00%     55.77% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMisc                0      0.00%     55.77% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatSqrt                0      0.00%     55.77% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAdd                  0      0.00%     55.77% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAddAcc               0      0.00%     55.77% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAlu              43676      7.24%     63.02% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCmp                  0      0.00%     63.02% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCvt                  0      0.00%     63.02% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMisc                 0      0.00%     63.02% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMult                 0      0.00%     63.02% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMultAcc              0      0.00%     63.02% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShift                0      0.00%     63.02% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShiftAcc             0      0.00%     63.02% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdDiv                  0      0.00%     63.02% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSqrt                 0      0.00%     63.02% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAdd         21828      3.62%     66.64% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.64% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.64% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCvt         15587      2.59%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMult            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAes                  0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAesMix               0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdPredAlu              0      0.00%     69.22% # Type of FU issued
system.cpu23.iq.FU_type_0::MemRead              94855     15.73%     84.96% # Type of FU issued
system.cpu23.iq.FU_type_0::MemWrite             18876      3.13%     88.09% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMemRead         59317      9.84%     97.93% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMemWrite        12494      2.07%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::total               602863                       # Type of FU issued
system.cpu23.iq.fp_alu_accesses                184157                       # Number of floating point alu accesses
system.cpu23.iq.fp_inst_queue_reads            368307                       # Number of floating instruction queue reads
system.cpu23.iq.fp_inst_queue_wakeup_accesses       166934                       # Number of floating instruction queue wakeup accesses
system.cpu23.iq.fp_inst_queue_writes           377983                       # Number of floating instruction queue writes
system.cpu23.iq.fu_busy_cnt                       102                       # FU busy when requested
system.cpu23.iq.fu_busy_rate                 0.000169                       # FU busy rate (busy events/executed inst)
system.cpu23.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntAlu                    74     72.55%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntMult                    0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntDiv                     0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatAdd                   0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCmp                   0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCvt                   0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMult                  0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMultAcc               0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatDiv                   0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMisc                  0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatSqrt                  0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAdd                    0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAddAcc                 0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAlu                    0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCmp                    0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCvt                    0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMisc                   0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMult                   0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMultAcc                0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShift                  0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShiftAcc               0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdDiv                    0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSqrt                   0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAdd               0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAlu               0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCmp               0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCvt               0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatDiv               0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMisc              0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMult              0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatSqrt              0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdReduceAdd              0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdReduceAlu              0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdReduceCmp              0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAes                    0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAesMix                 0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSha1Hash               0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSha1Hash2              0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSha256Hash             0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSha256Hash2            0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShaSigma2              0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShaSigma3              0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdPredAlu                0      0.00%     72.55% # attempts to use FU when none available
system.cpu23.iq.fu_full::MemRead                   13     12.75%     85.29% # attempts to use FU when none available
system.cpu23.iq.fu_full::MemWrite                   8      7.84%     93.14% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMemRead               3      2.94%     96.08% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMemWrite              4      3.92%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.int_alu_accesses               418753                       # Number of integer alu accesses
system.cpu23.iq.int_inst_queue_reads          4482701                       # Number of integer instruction queue reads
system.cpu23.iq.int_inst_queue_wakeup_accesses       417885                       # Number of integer instruction queue wakeup accesses
system.cpu23.iq.int_inst_queue_writes          676978                       # Number of integer instruction queue writes
system.cpu23.iq.iqInstsAdded                   639310                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu23.iq.iqInstsIssued                  602863                       # Number of instructions issued
system.cpu23.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu23.iq.iqSquashedInstsExamined        415621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu23.iq.iqSquashedInstsIssued              12                       # Number of squashed instructions issued
system.cpu23.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu23.iq.iqSquashedOperandsExamined       155710                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu23.iq.issued_per_cycle::samples      3645173                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::mean       0.165387                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::stdev      0.789942                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::0           3420534     93.84%     93.84% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::1             77195      2.12%     95.96% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::2             58129      1.59%     97.55% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::3             28281      0.78%     98.33% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::4             19168      0.53%     98.85% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::5             16362      0.45%     99.30% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::6             15646      0.43%     99.73% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::7              6655      0.18%     99.91% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::8              3203      0.09%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::total       3645173                       # Number of insts issued each cycle
system.cpu23.iq.rate                         0.165384                       # Inst issue rate
system.cpu23.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu23.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu23.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu23.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu23.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu23.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu23.itb.wrAccesses                     63464                       # TLB accesses on write requests
system.cpu23.itb.wrMisses                          30                       # TLB misses on write requests
system.cpu23.memDep0.conflictingLoads           34424                       # Number of conflicting loads.
system.cpu23.memDep0.conflictingStores          25009                       # Number of conflicting stores.
system.cpu23.memDep0.insertedLoads             151214                       # Number of loads inserted to the mem dependence unit.
system.cpu23.memDep0.insertedStores             40865                       # Number of stores inserted to the mem dependence unit.
system.cpu23.misc_regfile_reads                238535                       # number of misc regfile reads
system.cpu23.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu23.numCycles                        3645225                       # number of cpu cycles simulated
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.quiesceCycles                     206888                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu23.rename.BlockCycles                 77436                       # Number of cycles rename is blocking
system.cpu23.rename.CommittedMaps              272470                       # Number of HB maps that are committed
system.cpu23.rename.IQFullEvents                   25                       # Number of times rename has blocked due to IQ full
system.cpu23.rename.IdleCycles                  42232                       # Number of cycles rename is idle
system.cpu23.rename.LQFullEvents              3435162                       # Number of times rename has blocked due to LQ full
system.cpu23.rename.ROBFullEvents                 548                       # Number of times rename has blocked due to ROB full
system.cpu23.rename.RenameLookups             1483598                       # Number of register rename lookups that rename has made
system.cpu23.rename.RenamedInsts               640321                       # Number of instructions processed by rename
system.cpu23.rename.RenamedOperands            767344                       # Number of destination operands rename has renamed
system.cpu23.rename.RunCycles                   89679                       # Number of cycles rename is running
system.cpu23.rename.SquashCycles                 3261                       # Number of cycles rename is squashing
system.cpu23.rename.UnblockCycles             3432132                       # Number of cycles rename is unblocking
system.cpu23.rename.UndoneMaps                 494850                       # Number of HB maps that are undone due to squashing
system.cpu23.rename.fp_rename_lookups          274852                       # Number of floating rename lookups
system.cpu23.rename.int_rename_lookups         876673                       # Number of integer rename lookups
system.cpu23.rename.serializeStallCycles          433                       # count of cycles rename stalled for serializing inst
system.cpu23.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu23.rename.skidInsts                   75521                       # count of insts added to the skid buffer
system.cpu23.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu23.rob.rob_reads                    4177529                       # The number of ROB reads
system.cpu23.rob.rob_writes                   1332234                       # The number of ROB writes
system.cpu23.timesIdled                             8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu24.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu24.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu24.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu24.branchPred.BTBLookups              19470                       # Number of BTB lookups
system.cpu24.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu24.branchPred.condIncorrect             105                       # Number of conditional branches incorrect
system.cpu24.branchPred.condPredicted           32189                       # Number of conditional branches predicted
system.cpu24.branchPred.indirectHits            15830                       # Number of indirect target hits.
system.cpu24.branchPred.indirectLookups         19470                       # Number of indirect predictor lookups.
system.cpu24.branchPred.indirectMisses           3640                       # Number of indirect misses.
system.cpu24.branchPred.lookups                 32594                       # Number of BP lookups
system.cpu24.branchPred.usedRAS                   111                       # Number of times the RAS was used to get a target.
system.cpu24.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu24.cc_regfile_reads                   80090                       # number of cc regfile reads
system.cpu24.cc_regfile_writes                 186224                       # number of cc regfile writes
system.cpu24.commit.amos                            0                       # Number of atomic instructions committed
system.cpu24.commit.branchMispredicts             152                       # The number of times a branch was mispredicted
system.cpu24.commit.branches                    12669                       # Number of branches committed
system.cpu24.commit.bw_lim_events               12581                       # number cycles where commit BW limit reached
system.cpu24.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu24.commit.commitSquashedInsts        420554                       # The number of squashed insts skipped by commit
system.cpu24.commit.committedInsts             147577                       # Number of instructions committed
system.cpu24.commit.committedOps               216881                       # Number of ops (including micro ops) committed
system.cpu24.commit.committed_per_cycle::samples      3589620                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::mean     0.060419                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::stdev     0.600221                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::0      3536349     98.52%     98.52% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::1        18703      0.52%     99.04% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::2         3143      0.09%     99.12% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::3         3142      0.09%     99.21% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::4         3126      0.09%     99.30% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::5         9338      0.26%     99.56% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::6           42      0.00%     99.56% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::7         3196      0.09%     99.65% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::8        12581      0.35%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::total      3589620                       # Number of insts commited each cycle
system.cpu24.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu24.commit.function_calls                 10                       # Number of function calls committed.
system.cpu24.commit.int_insts                  176184                       # Number of committed integer instructions.
system.cpu24.commit.loads                       47026                       # Number of loads committed
system.cpu24.commit.membars                         6                       # Number of memory barriers committed
system.cpu24.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IntAlu         116651     53.79%     53.79% # Class of committed instruction
system.cpu24.commit.op_class_0::IntMult          3127      1.44%     55.23% # Class of committed instruction
system.cpu24.commit.op_class_0::IntDiv              7      0.00%     55.23% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatAdd         9375      4.32%     59.56% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCmp            0      0.00%     59.56% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCvt            0      0.00%     59.56% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMult            0      0.00%     59.56% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMultAcc            0      0.00%     59.56% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatDiv            0      0.00%     59.56% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMisc            0      0.00%     59.56% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatSqrt            0      0.00%     59.56% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAdd             0      0.00%     59.56% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAddAcc            0      0.00%     59.56% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAlu         12500      5.76%     65.32% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCmp             0      0.00%     65.32% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCvt             0      0.00%     65.32% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMisc            0      0.00%     65.32% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMult            0      0.00%     65.32% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMultAcc            0      0.00%     65.32% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShift            0      0.00%     65.32% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShiftAcc            0      0.00%     65.32% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdDiv             0      0.00%     65.32% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSqrt            0      0.00%     65.32% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAdd         9375      4.32%     69.64% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAlu            0      0.00%     69.64% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCmp            0      0.00%     69.64% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCvt         6250      2.88%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatDiv            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMisc            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMult            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdReduceAdd            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdReduceAlu            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdReduceCmp            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAes             0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAesMix            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSha1Hash            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSha256Hash            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShaSigma2            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShaSigma3            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdPredAlu            0      0.00%     72.52% # Class of committed instruction
system.cpu24.commit.op_class_0::MemRead         31385     14.47%     86.99% # Class of committed instruction
system.cpu24.commit.op_class_0::MemWrite         6300      2.90%     89.90% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMemRead        15641      7.21%     97.11% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMemWrite         6266      2.89%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::total          216881                       # Class of committed instruction
system.cpu24.commit.refs                        59592                       # Number of memory references committed
system.cpu24.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu24.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu24.committedInsts                    147577                       # Number of Instructions Simulated
system.cpu24.committedOps                      216881                       # Number of Ops (including micro ops) Simulated
system.cpu24.cpi                            24.692682                       # CPI: Cycles Per Instruction
system.cpu24.cpi_total                      24.692682                       # CPI: Total CPI of All Threads
system.cpu24.decode.BlockedCycles             3509476                       # Number of cycles decode is blocked
system.cpu24.decode.DecodedInsts               655489                       # Number of instructions handled by decode
system.cpu24.decode.IdleCycles                  35736                       # Number of cycles decode is idle
system.cpu24.decode.RunCycles                   82876                       # Number of cycles decode is running
system.cpu24.decode.SquashCycles                 3319                       # Number of cycles decode is squashing
system.cpu24.decode.UnblockCycles               12566                       # Number of cycles decode is unblocking
system.cpu24.dtb.rdAccesses                    154402                       # TLB accesses on read requests
system.cpu24.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu24.dtb.wrAccesses                     31548                       # TLB accesses on write requests
system.cpu24.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu24.fetch.Branches                     32594                       # Number of branches that fetch encountered
system.cpu24.fetch.CacheLines                   63357                       # Number of cache lines fetched
system.cpu24.fetch.Cycles                     3573173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu24.fetch.IcacheSquashes                  18                       # Number of outstanding Icache misses that were squashed
system.cpu24.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu24.fetch.Insts                       562031                       # Number of instructions fetch has processed
system.cpu24.fetch.MiscStallCycles                 49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu24.fetch.PendingTrapStallCycles          290                       # Number of stall cycles due to pending traps
system.cpu24.fetch.SquashCycles                  6638                       # Number of cycles fetch has spent squashing
system.cpu24.fetch.branchRate                0.008944                       # Number of branch fetches per cycle
system.cpu24.fetch.icacheStallCycles            67125                       # Number of cycles fetch is stalled on an Icache miss
system.cpu24.fetch.predictedBranches            15941                       # Number of branches that fetch has predicted taken
system.cpu24.fetch.rate                      0.154232                       # Number of inst fetches per cycle
system.cpu24.fetch.rateDist::samples          3643973                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::mean            0.221925                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::stdev           1.220604                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::0                3504316     96.17%     96.17% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::1                   9275      0.25%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::2                  15682      0.43%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::3                  15830      0.43%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::4                   3369      0.09%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::5                  12582      0.35%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::6                   3222      0.09%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::7                  12733      0.35%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::8                  66964      1.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::total            3643973                       # Number of instructions fetched each cycle (Total)
system.cpu24.fp_regfile_reads                  196735                       # number of floating regfile reads
system.cpu24.fp_regfile_writes                 156556                       # number of floating regfile writes
system.cpu24.idleCycles                            99                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu24.iew.branchMispredicts                196                       # Number of branch mispredicts detected at execute
system.cpu24.iew.exec_branches                  25601                       # Number of branches executed
system.cpu24.iew.exec_nop                           0                       # number of nop insts executed
system.cpu24.iew.exec_rate                   0.164521                       # Inst execution rate
system.cpu24.iew.exec_refs                     185959                       # number of memory reference insts executed
system.cpu24.iew.exec_stores                    31548                       # Number of stores executed
system.cpu24.iew.exec_swp                           0                       # number of swp insts executed
system.cpu24.iew.iewBlockCycles                 51097                       # Number of cycles IEW is blocking
system.cpu24.iew.iewDispLoadInsts              151741                       # Number of dispatched load instructions
system.cpu24.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu24.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu24.iew.iewDispStoreInsts              41233                       # Number of dispatched store instructions
system.cpu24.iew.iewDispatchedInsts            637247                       # Number of instructions dispatched to IQ
system.cpu24.iew.iewExecLoadInsts              154411                       # Number of load instructions executed
system.cpu24.iew.iewExecSquashedInsts             312                       # Number of squashed instructions skipped in execute
system.cpu24.iew.iewExecutedInsts              599527                       # Number of executed instructions
system.cpu24.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu24.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu24.iew.iewLSQFullEvents               62231                       # Number of times the LSQ has become full, causing a stall
system.cpu24.iew.iewSquashCycles                 3319                       # Number of cycles IEW is squashing
system.cpu24.iew.iewUnblockCycles               62139                       # Number of cycles IEW is unblocking
system.cpu24.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu24.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu24.iew.lsq.thread0.forwLoads          25040                       # Number of loads that had data forwarded from stores
system.cpu24.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu24.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu24.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu24.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu24.iew.lsq.thread0.rescheduledLoads        15668                       # Number of loads that were rescheduled
system.cpu24.iew.lsq.thread0.squashedLoads       104713                       # Number of loads squashed
system.cpu24.iew.lsq.thread0.squashedStores        28667                       # Number of stores squashed
system.cpu24.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu24.iew.predictedNotTakenIncorrect          192                       # Number of branches that were predicted not taken incorrectly
system.cpu24.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu24.iew.wb_consumers                  566132                       # num instructions consuming a value
system.cpu24.iew.wb_count                      581606                       # cumulative count of insts written-back
system.cpu24.iew.wb_fanout                   0.765417                       # average fanout of values written-back
system.cpu24.iew.wb_producers                  433327                       # num instructions producing a value
system.cpu24.iew.wb_rate                     0.159603                       # insts written-back per cycle
system.cpu24.iew.wb_sent                       583737                       # cumulative count of insts sent to commit
system.cpu24.int_regfile_reads                 857631                       # number of integer regfile reads
system.cpu24.int_regfile_writes                375907                       # number of integer regfile writes
system.cpu24.ipc                             0.040498                       # IPC: Instructions Per Cycle
system.cpu24.ipc_total                       0.040498                       # IPC: Total IPC of All Threads
system.cpu24.iq.FU_type_0::No_OpClass              85      0.01%      0.01% # Type of FU issued
system.cpu24.iq.FU_type_0::IntAlu              291465     48.59%     48.60% # Type of FU issued
system.cpu24.iq.FU_type_0::IntMult               9501      1.58%     50.19% # Type of FU issued
system.cpu24.iq.FU_type_0::IntDiv                   7      0.00%     50.19% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatAdd             31482      5.25%     55.44% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCmp                 0      0.00%     55.44% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCvt                 0      0.00%     55.44% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMult                0      0.00%     55.44% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMultAcc             0      0.00%     55.44% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatDiv                 0      0.00%     55.44% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMisc                0      0.00%     55.44% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatSqrt                0      0.00%     55.44% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAdd                  0      0.00%     55.44% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAddAcc               0      0.00%     55.44% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAlu              43802      7.30%     62.74% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCmp                  0      0.00%     62.74% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCvt                  0      0.00%     62.74% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMisc                 0      0.00%     62.74% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMult                 0      0.00%     62.74% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMultAcc              0      0.00%     62.74% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShift                0      0.00%     62.74% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.74% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdDiv                  0      0.00%     62.74% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSqrt                 0      0.00%     62.74% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAdd         21826      3.64%     66.38% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.38% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.38% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCvt         15581      2.60%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatDiv             0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMult            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAes                  0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAesMix               0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSha1Hash             0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdPredAlu              0      0.00%     68.98% # Type of FU issued
system.cpu24.iq.FU_type_0::MemRead              94995     15.84%     84.81% # Type of FU issued
system.cpu24.iq.FU_type_0::MemWrite             19078      3.18%     87.99% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMemRead         59529      9.92%     97.92% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMemWrite        12493      2.08%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::total               599844                       # Type of FU issued
system.cpu24.iq.fp_alu_accesses                184720                       # Number of floating point alu accesses
system.cpu24.iq.fp_inst_queue_reads            369433                       # Number of floating instruction queue reads
system.cpu24.iq.fp_inst_queue_wakeup_accesses       167373                       # Number of floating instruction queue wakeup accesses
system.cpu24.iq.fp_inst_queue_writes           380835                       # Number of floating instruction queue writes
system.cpu24.iq.fu_busy_cnt                       141                       # FU busy when requested
system.cpu24.iq.fu_busy_rate                 0.000235                       # FU busy rate (busy events/executed inst)
system.cpu24.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntAlu                   113     80.14%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntMult                    0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntDiv                     0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatAdd                   0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCmp                   0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCvt                   0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMult                  0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMultAcc               0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatDiv                   0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMisc                  0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatSqrt                  0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAdd                    0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAddAcc                 0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAlu                    0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCmp                    0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCvt                    0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMisc                   0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMult                   0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMultAcc                0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShift                  0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShiftAcc               0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdDiv                    0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSqrt                   0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAdd               0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAlu               0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCmp               0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCvt               0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatDiv               0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMisc              0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMult              0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatSqrt              0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdReduceAdd              0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdReduceAlu              0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdReduceCmp              0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAes                    0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAesMix                 0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSha1Hash               0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSha1Hash2              0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSha256Hash             0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSha256Hash2            0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShaSigma2              0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShaSigma3              0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdPredAlu                0      0.00%     80.14% # attempts to use FU when none available
system.cpu24.iq.fu_full::MemRead                   12      8.51%     88.65% # attempts to use FU when none available
system.cpu24.iq.fu_full::MemWrite                   9      6.38%     95.04% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMemRead               3      2.13%     97.16% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMemWrite              4      2.84%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.int_alu_accesses               415180                       # Number of integer alu accesses
system.cpu24.iq.int_inst_queue_reads          4474371                       # Number of integer instruction queue reads
system.cpu24.iq.int_inst_queue_wakeup_accesses       414233                       # Number of integer instruction queue wakeup accesses
system.cpu24.iq.int_inst_queue_writes          676771                       # Number of integer instruction queue writes
system.cpu24.iq.iqInstsAdded                   637225                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu24.iq.iqInstsIssued                  599844                       # Number of instructions issued
system.cpu24.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu24.iq.iqSquashedInstsExamined        420352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu24.iq.iqSquashedInstsIssued               7                       # Number of squashed instructions issued
system.cpu24.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu24.iq.iqSquashedOperandsExamined       158796                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu24.iq.issued_per_cycle::samples      3643973                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::mean       0.164613                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::stdev      0.788175                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::0           3420936     93.88%     93.88% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::1             75566      2.07%     95.95% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::2             58467      1.60%     97.56% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::3             28608      0.79%     98.34% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::4             18918      0.52%     98.86% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::5             16130      0.44%     99.30% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::6             15561      0.43%     99.73% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::7              6464      0.18%     99.91% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::8              3323      0.09%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::total       3643973                       # Number of insts issued each cycle
system.cpu24.iq.rate                         0.164608                       # Inst issue rate
system.cpu24.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu24.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu24.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu24.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu24.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu24.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu24.itb.wrAccesses                     63408                       # TLB accesses on write requests
system.cpu24.itb.wrMisses                          60                       # TLB misses on write requests
system.cpu24.memDep0.conflictingLoads           34697                       # Number of conflicting loads.
system.cpu24.memDep0.conflictingStores          25218                       # Number of conflicting stores.
system.cpu24.memDep0.insertedLoads             151741                       # Number of loads inserted to the mem dependence unit.
system.cpu24.memDep0.insertedStores             41233                       # Number of stores inserted to the mem dependence unit.
system.cpu24.misc_regfile_reads                237227                       # number of misc regfile reads
system.cpu24.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu24.numCycles                        3644072                       # number of cpu cycles simulated
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.quiesceCycles                     208041                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu24.rename.BlockCycles                117700                       # Number of cycles rename is blocking
system.cpu24.rename.CommittedMaps              263950                       # Number of HB maps that are committed
system.cpu24.rename.IQFullEvents                   13                       # Number of times rename has blocked due to IQ full
system.cpu24.rename.IdleCycles                  42172                       # Number of cycles rename is idle
system.cpu24.rename.LQFullEvents              3394371                       # Number of times rename has blocked due to LQ full
system.cpu24.rename.ROBFullEvents                 213                       # Number of times rename has blocked due to ROB full
system.cpu24.rename.RenameLookups             1479559                       # Number of register rename lookups that rename has made
system.cpu24.rename.RenamedInsts               638397                       # Number of instructions processed by rename
system.cpu24.rename.RenamedOperands            764794                       # Number of destination operands rename has renamed
system.cpu24.rename.RunCycles                   88989                       # Number of cycles rename is running
system.cpu24.rename.SquashCycles                 3319                       # Number of cycles rename is squashing
system.cpu24.rename.UnblockCycles             3391343                       # Number of cycles rename is unblocking
system.cpu24.rename.UndoneMaps                 500820                       # Number of HB maps that are undone due to squashing
system.cpu24.rename.fp_rename_lookups          276503                       # Number of floating rename lookups
system.cpu24.rename.int_rename_lookups         877097                       # Number of integer rename lookups
system.cpu24.rename.serializeStallCycles          450                       # count of cycles rename stalled for serializing inst
system.cpu24.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu24.rename.skidInsts                   76247                       # count of insts added to the skid buffer
system.cpu24.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu24.rob.rob_reads                    4173394                       # The number of ROB reads
system.cpu24.rob.rob_writes                   1329239                       # The number of ROB writes
system.cpu24.timesIdled                             6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu25.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu25.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu25.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu25.branchPred.BTBLookups              18369                       # Number of BTB lookups
system.cpu25.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu25.branchPred.condIncorrect              90                       # Number of conditional branches incorrect
system.cpu25.branchPred.condPredicted           32437                       # Number of conditional branches predicted
system.cpu25.branchPred.indirectHits            16017                       # Number of indirect target hits.
system.cpu25.branchPred.indirectLookups         18369                       # Number of indirect predictor lookups.
system.cpu25.branchPred.indirectMisses           2352                       # Number of indirect misses.
system.cpu25.branchPred.lookups                 32738                       # Number of BP lookups
system.cpu25.branchPred.usedRAS                    88                       # Number of times the RAS was used to get a target.
system.cpu25.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu25.cc_regfile_reads                   80479                       # number of cc regfile reads
system.cpu25.cc_regfile_writes                 188363                       # number of cc regfile writes
system.cpu25.commit.amos                            0                       # Number of atomic instructions committed
system.cpu25.commit.branchMispredicts             139                       # The number of times a branch was mispredicted
system.cpu25.commit.branches                    12639                       # Number of branches committed
system.cpu25.commit.bw_lim_events               12572                       # number cycles where commit BW limit reached
system.cpu25.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu25.commit.commitSquashedInsts        427069                       # The number of squashed insts skipped by commit
system.cpu25.commit.committedInsts             147469                       # Number of instructions committed
system.cpu25.commit.committedOps               216695                       # Number of ops (including micro ops) committed
system.cpu25.commit.committed_per_cycle::samples      3587800                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::mean     0.060398                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::stdev     0.601119                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::0      3535011     98.53%     98.53% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::1        18250      0.51%     99.04% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::2         3138      0.09%     99.12% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::3         3139      0.09%     99.21% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::4         2975      0.08%     99.30% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::5         9349      0.26%     99.56% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::6           31      0.00%     99.56% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::7         3335      0.09%     99.65% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::8        12572      0.35%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::total      3587800                       # Number of insts commited each cycle
system.cpu25.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu25.commit.function_calls                 10                       # Number of function calls committed.
system.cpu25.commit.int_insts                  176014                       # Number of committed integer instructions.
system.cpu25.commit.loads                       47011                       # Number of loads committed
system.cpu25.commit.membars                         6                       # Number of memory barriers committed
system.cpu25.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IntAlu         116480     53.75%     53.75% # Class of committed instruction
system.cpu25.commit.op_class_0::IntMult          3127      1.44%     55.20% # Class of committed instruction
system.cpu25.commit.op_class_0::IntDiv              7      0.00%     55.20% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatAdd         9375      4.33%     59.53% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCmp            0      0.00%     59.53% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCvt            0      0.00%     59.53% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMult            0      0.00%     59.53% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatDiv            0      0.00%     59.53% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMisc            0      0.00%     59.53% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAdd             0      0.00%     59.53% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAddAcc            0      0.00%     59.53% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAlu         12500      5.77%     65.30% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCmp             0      0.00%     65.30% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCvt             0      0.00%     65.30% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMisc            0      0.00%     65.30% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMult            0      0.00%     65.30% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMultAcc            0      0.00%     65.30% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShift            0      0.00%     65.30% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShiftAcc            0      0.00%     65.30% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdDiv             0      0.00%     65.30% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSqrt            0      0.00%     65.30% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAdd         9375      4.33%     69.62% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAlu            0      0.00%     69.62% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCmp            0      0.00%     69.62% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCvt         6250      2.88%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMult            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdReduceAdd            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdReduceAlu            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdReduceCmp            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAes             0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAesMix            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSha1Hash            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSha256Hash            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShaSigma2            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShaSigma3            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdPredAlu            0      0.00%     72.51% # Class of committed instruction
system.cpu25.commit.op_class_0::MemRead         31370     14.48%     86.98% # Class of committed instruction
system.cpu25.commit.op_class_0::MemWrite         6300      2.91%     89.89% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMemRead        15641      7.22%     97.11% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMemWrite         6266      2.89%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::total          216695                       # Class of committed instruction
system.cpu25.commit.refs                        59577                       # Number of memory references committed
system.cpu25.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu25.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu25.committedInsts                    147469                       # Number of Instructions Simulated
system.cpu25.committedOps                      216695                       # Number of Ops (including micro ops) Simulated
system.cpu25.cpi                            24.704073                       # CPI: Cycles Per Instruction
system.cpu25.cpi_total                      24.704073                       # CPI: Total CPI of All Threads
system.cpu25.decode.BlockedCycles             3507490                       # Number of cycles decode is blocked
system.cpu25.decode.DecodedInsts               662275                       # Number of instructions handled by decode
system.cpu25.decode.IdleCycles                  35820                       # Number of cycles decode is idle
system.cpu25.decode.RunCycles                   83757                       # Number of cycles decode is running
system.cpu25.decode.SquashCycles                 3352                       # Number of cycles decode is squashing
system.cpu25.decode.UnblockCycles               12537                       # Number of cycles decode is unblocking
system.cpu25.dtb.rdAccesses                    155663                       # TLB accesses on read requests
system.cpu25.dtb.rdMisses                          15                       # TLB misses on read requests
system.cpu25.dtb.wrAccesses                     31839                       # TLB accesses on write requests
system.cpu25.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu25.fetch.Branches                     32738                       # Number of branches that fetch encountered
system.cpu25.fetch.CacheLines                   63763                       # Number of cache lines fetched
system.cpu25.fetch.Cycles                     3571676                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu25.fetch.IcacheSquashes                  21                       # Number of outstanding Icache misses that were squashed
system.cpu25.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu25.fetch.Insts                       568547                       # Number of instructions fetch has processed
system.cpu25.fetch.MiscStallCycles                 51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu25.fetch.PendingTrapStallCycles          316                       # Number of stall cycles due to pending traps
system.cpu25.fetch.SquashCycles                  6704                       # Number of cycles fetch has spent squashing
system.cpu25.fetch.branchRate                0.008986                       # Number of branch fetches per cycle
system.cpu25.fetch.icacheStallCycles            67544                       # Number of cycles fetch is stalled on an Icache miss
system.cpu25.fetch.predictedBranches            16105                       # Number of branches that fetch has predicted taken
system.cpu25.fetch.rate                      0.156062                       # Number of inst fetches per cycle
system.cpu25.fetch.rateDist::samples          3642956                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::mean            0.224372                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::stdev           1.227248                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::0                3501981     96.13%     96.13% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::1                   9194      0.25%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::2                  15934      0.44%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::3                  15745      0.43%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::4                   3529      0.10%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::5                  12679      0.35%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::6                   3313      0.09%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::7                  12956      0.36%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::8                  67625      1.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::total            3642956                       # Number of instructions fetched each cycle (Total)
system.cpu25.fp_regfile_reads                  197180                       # number of floating regfile reads
system.cpu25.fp_regfile_writes                 157293                       # number of floating regfile writes
system.cpu25.idleCycles                           129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu25.iew.branchMispredicts                165                       # Number of branch mispredicts detected at execute
system.cpu25.iew.exec_branches                  25785                       # Number of branches executed
system.cpu25.iew.exec_nop                           0                       # number of nop insts executed
system.cpu25.iew.exec_rate                   0.166025                       # Inst execution rate
system.cpu25.iew.exec_refs                     187511                       # number of memory reference insts executed
system.cpu25.iew.exec_stores                    31839                       # Number of stores executed
system.cpu25.iew.exec_swp                           0                       # number of swp insts executed
system.cpu25.iew.iewBlockCycles                 52056                       # Number of cycles IEW is blocking
system.cpu25.iew.iewDispLoadInsts              153159                       # Number of dispatched load instructions
system.cpu25.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu25.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu25.iew.iewDispStoreInsts              41746                       # Number of dispatched store instructions
system.cpu25.iew.iewDispatchedInsts            643318                       # Number of instructions dispatched to IQ
system.cpu25.iew.iewExecLoadInsts              155672                       # Number of load instructions executed
system.cpu25.iew.iewExecSquashedInsts             282                       # Number of squashed instructions skipped in execute
system.cpu25.iew.iewExecutedInsts              604842                       # Number of executed instructions
system.cpu25.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu25.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu25.iew.iewLSQFullEvents              102331                       # Number of times the LSQ has become full, causing a stall
system.cpu25.iew.iewSquashCycles                 3352                       # Number of cycles IEW is squashing
system.cpu25.iew.iewUnblockCycles              102153                       # Number of cycles IEW is unblocking
system.cpu25.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu25.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu25.iew.lsq.thread0.forwLoads          25120                       # Number of loads that had data forwarded from stores
system.cpu25.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu25.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu25.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu25.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu25.iew.lsq.thread0.rescheduledLoads        15774                       # Number of loads that were rescheduled
system.cpu25.iew.lsq.thread0.squashedLoads       106147                       # Number of loads squashed
system.cpu25.iew.lsq.thread0.squashedStores        29180                       # Number of stores squashed
system.cpu25.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu25.iew.predictedNotTakenIncorrect          161                       # Number of branches that were predicted not taken incorrectly
system.cpu25.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu25.iew.wb_consumers                  570820                       # num instructions consuming a value
system.cpu25.iew.wb_count                      586735                       # cumulative count of insts written-back
system.cpu25.iew.wb_fanout                   0.765613                       # average fanout of values written-back
system.cpu25.iew.wb_producers                  437027                       # num instructions producing a value
system.cpu25.iew.wb_rate                     0.161054                       # insts written-back per cycle
system.cpu25.iew.wb_sent                       588910                       # cumulative count of insts sent to commit
system.cpu25.int_regfile_reads                 866507                       # number of integer regfile reads
system.cpu25.int_regfile_writes                380105                       # number of integer regfile writes
system.cpu25.ipc                             0.040479                       # IPC: Instructions Per Cycle
system.cpu25.ipc_total                       0.040479                       # IPC: Total IPC of All Threads
system.cpu25.iq.FU_type_0::No_OpClass              88      0.01%      0.01% # Type of FU issued
system.cpu25.iq.FU_type_0::IntAlu              294580     48.68%     48.70% # Type of FU issued
system.cpu25.iq.FU_type_0::IntMult               9634      1.59%     50.29% # Type of FU issued
system.cpu25.iq.FU_type_0::IntDiv                   7      0.00%     50.29% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatAdd             31815      5.26%     55.55% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCmp                 0      0.00%     55.55% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCvt                 0      0.00%     55.55% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMult                0      0.00%     55.55% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMultAcc             0      0.00%     55.55% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatDiv                 0      0.00%     55.55% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMisc                0      0.00%     55.55% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatSqrt                0      0.00%     55.55% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAdd                  0      0.00%     55.55% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAddAcc               0      0.00%     55.55% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAlu              44004      7.27%     62.82% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCmp                  0      0.00%     62.82% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCvt                  0      0.00%     62.82% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMisc                 0      0.00%     62.82% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMult                 0      0.00%     62.82% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMultAcc              0      0.00%     62.82% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShift                0      0.00%     62.82% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.82% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdDiv                  0      0.00%     62.82% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSqrt                 0      0.00%     62.82% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAdd         21832      3.61%     66.43% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.43% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.43% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCvt         15590      2.58%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMult            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAes                  0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAesMix               0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdPredAlu              0      0.00%     69.00% # Type of FU issued
system.cpu25.iq.FU_type_0::MemRead              95863     15.84%     84.84% # Type of FU issued
system.cpu25.iq.FU_type_0::MemWrite             19350      3.20%     88.04% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMemRead         59866      9.89%     97.93% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMemWrite        12496      2.07%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::total               605125                       # Type of FU issued
system.cpu25.iq.fp_alu_accesses                185610                       # Number of floating point alu accesses
system.cpu25.iq.fp_inst_queue_reads            371213                       # Number of floating instruction queue reads
system.cpu25.iq.fp_inst_queue_wakeup_accesses       167986                       # Number of floating instruction queue wakeup accesses
system.cpu25.iq.fp_inst_queue_writes           384945                       # Number of floating instruction queue writes
system.cpu25.iq.fu_busy_cnt                       167                       # FU busy when requested
system.cpu25.iq.fu_busy_rate                 0.000276                       # FU busy rate (busy events/executed inst)
system.cpu25.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntAlu                   139     83.23%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntMult                    0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntDiv                     0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatAdd                   0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCmp                   0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCvt                   0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMult                  0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMultAcc               0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatDiv                   0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMisc                  0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatSqrt                  0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAdd                    0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAddAcc                 0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAlu                    0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCmp                    0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCvt                    0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMisc                   0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMult                   0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMultAcc                0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShift                  0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShiftAcc               0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdDiv                    0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSqrt                   0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAdd               0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAlu               0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCmp               0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCvt               0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatDiv               0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMisc              0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMult              0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatSqrt              0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdReduceAdd              0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdReduceAlu              0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdReduceCmp              0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAes                    0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAesMix                 0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSha1Hash               0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSha1Hash2              0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSha256Hash             0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSha256Hash2            0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShaSigma2              0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShaSigma3              0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdPredAlu                0      0.00%     83.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::MemRead                   13      7.78%     91.02% # attempts to use FU when none available
system.cpu25.iq.fu_full::MemWrite                   8      4.79%     95.81% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMemRead               3      1.80%     97.60% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMemWrite              4      2.40%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.int_alu_accesses               419594                       # Number of integer alu accesses
system.cpu25.iq.int_inst_queue_reads          4482165                       # Number of integer instruction queue reads
system.cpu25.iq.int_inst_queue_wakeup_accesses       418749                       # Number of integer instruction queue wakeup accesses
system.cpu25.iq.int_inst_queue_writes          684994                       # Number of integer instruction queue writes
system.cpu25.iq.iqInstsAdded                   643296                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu25.iq.iqInstsIssued                  605125                       # Number of instructions issued
system.cpu25.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu25.iq.iqSquashedInstsExamined        426614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu25.iq.iqSquashedInstsIssued               6                       # Number of squashed instructions issued
system.cpu25.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu25.iq.iqSquashedOperandsExamined       161747                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu25.iq.issued_per_cycle::samples      3642956                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::mean       0.166108                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::stdev      0.792368                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::0           3418301     93.83%     93.83% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::1             76188      2.09%     95.92% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::2             58626      1.61%     97.53% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::3             28625      0.79%     98.32% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::4             19294      0.53%     98.85% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::5             16261      0.45%     99.30% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::6             15634      0.43%     99.72% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::7              6691      0.18%     99.91% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::8              3336      0.09%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::total       3642956                       # Number of insts issued each cycle
system.cpu25.iq.rate                         0.166102                       # Inst issue rate
system.cpu25.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu25.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu25.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu25.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu25.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu25.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu25.itb.wrAccesses                     63818                       # TLB accesses on write requests
system.cpu25.itb.wrMisses                          64                       # TLB misses on write requests
system.cpu25.memDep0.conflictingLoads           34885                       # Number of conflicting loads.
system.cpu25.memDep0.conflictingStores          24958                       # Number of conflicting stores.
system.cpu25.memDep0.insertedLoads             153159                       # Number of loads inserted to the mem dependence unit.
system.cpu25.memDep0.insertedStores             41746                       # Number of stores inserted to the mem dependence unit.
system.cpu25.misc_regfile_reads                239158                       # number of misc regfile reads
system.cpu25.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu25.numCycles                        3643085                       # number of cpu cycles simulated
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.quiesceCycles                     209028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu25.rename.BlockCycles                158314                       # Number of cycles rename is blocking
system.cpu25.rename.CommittedMaps              263721                       # Number of HB maps that are committed
system.cpu25.rename.IQFullEvents                   15                       # Number of times rename has blocked due to IQ full
system.cpu25.rename.IdleCycles                  42321                       # Number of cycles rename is idle
system.cpu25.rename.LQFullEvents              3351791                       # Number of times rename has blocked due to LQ full
system.cpu25.rename.ROBFullEvents                  60                       # Number of times rename has blocked due to ROB full
system.cpu25.rename.RenameLookups             1493577                       # Number of register rename lookups that rename has made
system.cpu25.rename.RenamedInsts               644495                       # Number of instructions processed by rename
system.cpu25.rename.RenamedOperands            772213                       # Number of destination operands rename has renamed
system.cpu25.rename.RunCycles                   89777                       # Number of cycles rename is running
system.cpu25.rename.SquashCycles                 3352                       # Number of cycles rename is squashing
system.cpu25.rename.UnblockCycles             3348757                       # Number of cycles rename is unblocking
system.cpu25.rename.UndoneMaps                 508477                       # Number of HB maps that are undone due to squashing
system.cpu25.rename.fp_rename_lookups          278894                       # Number of floating rename lookups
system.cpu25.rename.int_rename_lookups         886119                       # Number of integer rename lookups
system.cpu25.rename.serializeStallCycles          435                       # count of cycles rename stalled for serializing inst
system.cpu25.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu25.rename.skidInsts                   76996                       # count of insts added to the skid buffer
system.cpu25.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu25.rob.rob_reads                    4177301                       # The number of ROB reads
system.cpu25.rob.rob_writes                   1342697                       # The number of ROB writes
system.cpu25.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu26.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu26.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu26.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu26.branchPred.BTBLookups              25585                       # Number of BTB lookups
system.cpu26.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu26.branchPred.condIncorrect             104                       # Number of conditional branches incorrect
system.cpu26.branchPred.condPredicted           43358                       # Number of conditional branches predicted
system.cpu26.branchPred.indirectHits            21445                       # Number of indirect target hits.
system.cpu26.branchPred.indirectLookups         25585                       # Number of indirect predictor lookups.
system.cpu26.branchPred.indirectMisses           4140                       # Number of indirect misses.
system.cpu26.branchPred.lookups                 43752                       # Number of BP lookups
system.cpu26.branchPred.usedRAS                   109                       # Number of times the RAS was used to get a target.
system.cpu26.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu26.cc_regfile_reads                  136937                       # number of cc regfile reads
system.cpu26.cc_regfile_writes                 219378                       # number of cc regfile writes
system.cpu26.commit.amos                            0                       # Number of atomic instructions committed
system.cpu26.commit.branchMispredicts             122                       # The number of times a branch was mispredicted
system.cpu26.commit.branches                    24085                       # Number of branches committed
system.cpu26.commit.bw_lim_events               12700                       # number cycles where commit BW limit reached
system.cpu26.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu26.commit.commitSquashedInsts        413990                       # The number of squashed insts skipped by commit
system.cpu26.commit.committedInsts             187530                       # Number of instructions committed
system.cpu26.commit.committedOps               285371                       # Number of ops (including micro ops) committed
system.cpu26.commit.committed_per_cycle::samples      3588444                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::mean     0.079525                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::stdev     0.692189                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::0      3524799     98.23%     98.23% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::1        17780      0.50%     98.72% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::2         3141      0.09%     98.81% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::3         3110      0.09%     98.90% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::4         2787      0.08%     98.97% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::5        14808      0.41%     99.39% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::6           42      0.00%     99.39% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::7         9277      0.26%     99.65% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::8        12700      0.35%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::total      3588444                       # Number of insts commited each cycle
system.cpu26.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu26.commit.function_calls                 10                       # Number of function calls committed.
system.cpu26.commit.int_insts                  238967                       # Number of committed integer instructions.
system.cpu26.commit.loads                       52734                       # Number of loads committed
system.cpu26.commit.membars                         6                       # Number of memory barriers committed
system.cpu26.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IntAlu         179433     62.88%     62.88% # Class of committed instruction
system.cpu26.commit.op_class_0::IntMult          3127      1.10%     63.97% # Class of committed instruction
system.cpu26.commit.op_class_0::IntDiv              7      0.00%     63.98% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatAdd         9375      3.29%     67.26% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCmp            0      0.00%     67.26% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCvt            0      0.00%     67.26% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMult            0      0.00%     67.26% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMultAcc            0      0.00%     67.26% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatDiv            0      0.00%     67.26% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMisc            0      0.00%     67.26% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatSqrt            0      0.00%     67.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAdd             0      0.00%     67.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAddAcc            0      0.00%     67.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAlu         12500      4.38%     71.64% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCmp             0      0.00%     71.64% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCvt             0      0.00%     71.64% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMisc            0      0.00%     71.64% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMult            0      0.00%     71.64% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMultAcc            0      0.00%     71.64% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShift            0      0.00%     71.64% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShiftAcc            0      0.00%     71.64% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdDiv             0      0.00%     71.64% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSqrt            0      0.00%     71.64% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAdd         9375      3.29%     74.93% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAlu            0      0.00%     74.93% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCmp            0      0.00%     74.93% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCvt         6250      2.19%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatDiv            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMisc            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMult            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdReduceAdd            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdReduceAlu            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdReduceCmp            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAes             0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAesMix            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSha1Hash            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSha256Hash            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShaSigma2            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShaSigma3            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdPredAlu            0      0.00%     77.12% # Class of committed instruction
system.cpu26.commit.op_class_0::MemRead         37093     13.00%     90.12% # Class of committed instruction
system.cpu26.commit.op_class_0::MemWrite         6300      2.21%     92.32% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMemRead        15641      5.48%     97.80% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMemWrite         6266      2.20%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::total          285371                       # Class of committed instruction
system.cpu26.commit.refs                        65300                       # Number of memory references committed
system.cpu26.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu26.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu26.committedInsts                    187530                       # Number of Instructions Simulated
system.cpu26.committedOps                      285371                       # Number of Ops (including micro ops) Simulated
system.cpu26.cpi                            19.420546                       # CPI: Cycles Per Instruction
system.cpu26.cpi_total                      19.420546                       # CPI: Total CPI of All Threads
system.cpu26.decode.BlockedCycles             3498531                       # Number of cycles decode is blocked
system.cpu26.decode.DecodedInsts               717468                       # Number of instructions handled by decode
system.cpu26.decode.IdleCycles                  34543                       # Number of cycles decode is idle
system.cpu26.decode.RunCycles                   93049                       # Number of cycles decode is running
system.cpu26.decode.SquashCycles                 3237                       # Number of cycles decode is squashing
system.cpu26.decode.UnblockCycles               12523                       # Number of cycles decode is unblocking
system.cpu26.dtb.rdAccesses                    158369                       # TLB accesses on read requests
system.cpu26.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu26.dtb.wrAccesses                     31314                       # TLB accesses on write requests
system.cpu26.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu26.fetch.Branches                     43752                       # Number of branches that fetch encountered
system.cpu26.fetch.CacheLines                   62001                       # Number of cache lines fetched
system.cpu26.fetch.Cycles                     3572796                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu26.fetch.IcacheSquashes                  18                       # Number of outstanding Icache misses that were squashed
system.cpu26.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu26.fetch.Insts                       595526                       # Number of instructions fetch has processed
system.cpu26.fetch.MiscStallCycles                 20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu26.fetch.PendingTrapStallCycles          121                       # Number of stall cycles due to pending traps
system.cpu26.fetch.SquashCycles                  6474                       # Number of cycles fetch has spent squashing
system.cpu26.fetch.branchRate                0.012013                       # Number of branch fetches per cycle
system.cpu26.fetch.icacheStallCycles            65692                       # Number of cycles fetch is stalled on an Icache miss
system.cpu26.fetch.predictedBranches            21554                       # Number of branches that fetch has predicted taken
system.cpu26.fetch.rate                      0.163519                       # Number of inst fetches per cycle
system.cpu26.fetch.rateDist::samples          3641883                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::mean            0.238354                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::stdev           1.261582                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::0                3492731     95.90%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::1                   8797      0.24%     96.15% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::2                  15500      0.43%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::3                  15351      0.42%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::4                   9441      0.26%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::5                  12294      0.34%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::6                   3204      0.09%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::7                  12772      0.35%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::8                  71793      1.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::total            3641883                       # Number of instructions fetched each cycle (Total)
system.cpu26.fp_regfile_reads                  193617                       # number of floating regfile reads
system.cpu26.fp_regfile_writes                 154058                       # number of floating regfile writes
system.cpu26.idleCycles                            52                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu26.iew.branchMispredicts                169                       # Number of branch mispredicts detected at execute
system.cpu26.iew.exec_branches                  36933                       # Number of branches executed
system.cpu26.iew.exec_nop                           0                       # number of nop insts executed
system.cpu26.iew.exec_rate                   0.181931                       # Inst execution rate
system.cpu26.iew.exec_refs                     189693                       # number of memory reference insts executed
system.cpu26.iew.exec_stores                    31314                       # Number of stores executed
system.cpu26.iew.exec_swp                           0                       # number of swp insts executed
system.cpu26.iew.iewBlockCycles                 50793                       # Number of cycles IEW is blocking
system.cpu26.iew.iewDispLoadInsts              155717                       # Number of dispatched load instructions
system.cpu26.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu26.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu26.iew.iewDispStoreInsts              40895                       # Number of dispatched store instructions
system.cpu26.iew.iewDispatchedInsts            699602                       # Number of instructions dispatched to IQ
system.cpu26.iew.iewExecLoadInsts              158379                       # Number of load instructions executed
system.cpu26.iew.iewExecSquashedInsts             305                       # Number of squashed instructions skipped in execute
system.cpu26.iew.iewExecutedInsts              662582                       # Number of executed instructions
system.cpu26.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu26.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu26.iew.iewLSQFullEvents              129687                       # Number of times the LSQ has become full, causing a stall
system.cpu26.iew.iewSquashCycles                 3237                       # Number of cycles IEW is squashing
system.cpu26.iew.iewUnblockCycles              129626                       # Number of cycles IEW is unblocking
system.cpu26.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu26.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu26.iew.lsq.thread0.forwLoads          24782                       # Number of loads that had data forwarded from stores
system.cpu26.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu26.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu26.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu26.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu26.iew.lsq.thread0.rescheduledLoads        15559                       # Number of loads that were rescheduled
system.cpu26.iew.lsq.thread0.squashedLoads       102982                       # Number of loads squashed
system.cpu26.iew.lsq.thread0.squashedStores        28329                       # Number of stores squashed
system.cpu26.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu26.iew.predictedNotTakenIncorrect          165                       # Number of branches that were predicted not taken incorrectly
system.cpu26.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu26.iew.wb_consumers                  630042                       # num instructions consuming a value
system.cpu26.iew.wb_count                      644866                       # cumulative count of insts written-back
system.cpu26.iew.wb_fanout                   0.763067                       # average fanout of values written-back
system.cpu26.iew.wb_producers                  480764                       # num instructions producing a value
system.cpu26.iew.wb_rate                     0.177067                       # insts written-back per cycle
system.cpu26.iew.wb_sent                       646916                       # cumulative count of insts sent to commit
system.cpu26.int_regfile_reads                 919151                       # number of integer regfile reads
system.cpu26.int_regfile_writes                424810                       # number of integer regfile writes
system.cpu26.ipc                             0.051492                       # IPC: Instructions Per Cycle
system.cpu26.ipc_total                       0.051492                       # IPC: Total IPC of All Threads
system.cpu26.iq.FU_type_0::No_OpClass              57      0.01%      0.01% # Type of FU issued
system.cpu26.iq.FU_type_0::IntAlu              352632     53.20%     53.20% # Type of FU issued
system.cpu26.iq.FU_type_0::IntMult               9455      1.43%     54.63% # Type of FU issued
system.cpu26.iq.FU_type_0::IntDiv                   7      0.00%     54.63% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatAdd             31032      4.68%     59.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCmp                 0      0.00%     59.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCvt                 0      0.00%     59.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMult                0      0.00%     59.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMultAcc             0      0.00%     59.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatDiv                 0      0.00%     59.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMisc                0      0.00%     59.31% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatSqrt                0      0.00%     59.31% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAdd                  0      0.00%     59.31% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAddAcc               0      0.00%     59.31% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAlu              43052      6.49%     65.81% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCmp                  0      0.00%     65.81% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCvt                  0      0.00%     65.81% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMisc                 0      0.00%     65.81% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMult                 0      0.00%     65.81% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMultAcc              0      0.00%     65.81% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShift                0      0.00%     65.81% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.81% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdDiv                  0      0.00%     65.81% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSqrt                 0      0.00%     65.81% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAdd         21518      3.25%     69.05% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.05% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.05% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCvt         15311      2.31%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMult            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAes                  0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAesMix               0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSha1Hash             0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdPredAlu              0      0.00%     71.36% # Type of FU issued
system.cpu26.iq.FU_type_0::MemRead              99799     15.06%     86.42% # Type of FU issued
system.cpu26.iq.FU_type_0::MemWrite             19000      2.87%     89.29% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMemRead         58686      8.85%     98.14% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMemWrite        12339      1.86%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::total               662888                       # Type of FU issued
system.cpu26.iq.fp_alu_accesses                181945                       # Number of floating point alu accesses
system.cpu26.iq.fp_inst_queue_reads            363883                       # Number of floating instruction queue reads
system.cpu26.iq.fp_inst_queue_wakeup_accesses       164729                       # Number of floating instruction queue wakeup accesses
system.cpu26.iq.fp_inst_queue_writes           374121                       # Number of floating instruction queue writes
system.cpu26.iq.fu_busy_cnt                       206                       # FU busy when requested
system.cpu26.iq.fu_busy_rate                 0.000311                       # FU busy rate (busy events/executed inst)
system.cpu26.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntAlu                   178     86.41%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntMult                    0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntDiv                     0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatAdd                   0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCmp                   0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCvt                   0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMult                  0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMultAcc               0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatDiv                   0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMisc                  0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatSqrt                  0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAdd                    0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAddAcc                 0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAlu                    0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCmp                    0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCvt                    0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMisc                   0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMult                   0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMultAcc                0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShift                  0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShiftAcc               0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdDiv                    0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSqrt                   0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAdd               0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAlu               0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCmp               0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCvt               0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatDiv               0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMisc              0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMult              0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatSqrt              0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdReduceAdd              0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdReduceAlu              0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdReduceCmp              0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAes                    0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAesMix                 0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSha1Hash               0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSha1Hash2              0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSha256Hash             0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSha256Hash2            0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShaSigma2              0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShaSigma3              0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdPredAlu                0      0.00%     86.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::MemRead                   12      5.83%     92.23% # attempts to use FU when none available
system.cpu26.iq.fu_full::MemWrite                   9      4.37%     96.60% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMemRead               3      1.46%     98.06% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMemWrite              4      1.94%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.int_alu_accesses               481092                       # Number of integer alu accesses
system.cpu26.iq.int_inst_queue_reads          4603994                       # Number of integer instruction queue reads
system.cpu26.iq.int_inst_queue_wakeup_accesses       480137                       # Number of integer instruction queue wakeup accesses
system.cpu26.iq.int_inst_queue_writes          739711                       # Number of integer instruction queue writes
system.cpu26.iq.iqInstsAdded                   699580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu26.iq.iqInstsIssued                  662888                       # Number of instructions issued
system.cpu26.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu26.iq.iqSquashedInstsExamined        414222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu26.iq.iqSquashedInstsIssued              13                       # Number of squashed instructions issued
system.cpu26.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu26.iq.iqSquashedOperandsExamined       156548                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu26.iq.issued_per_cycle::samples      3641883                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::mean       0.182018                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::stdev      0.852899                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::0           3409924     93.63%     93.63% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::1             74609      2.05%     95.68% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::2             57661      1.58%     97.26% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::3             28482      0.78%     98.04% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::4             18561      0.51%     98.55% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::5             21680      0.60%     99.15% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::6             15210      0.42%     99.57% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::7             12441      0.34%     99.91% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::8              3315      0.09%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::total       3641883                       # Number of insts issued each cycle
system.cpu26.iq.rate                         0.182015                       # Inst issue rate
system.cpu26.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu26.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu26.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu26.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu26.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu26.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu26.itb.wrAccesses                     62023                       # TLB accesses on write requests
system.cpu26.itb.wrMisses                          31                       # TLB misses on write requests
system.cpu26.memDep0.conflictingLoads           34316                       # Number of conflicting loads.
system.cpu26.memDep0.conflictingStores          24938                       # Number of conflicting stores.
system.cpu26.memDep0.insertedLoads             155717                       # Number of loads inserted to the mem dependence unit.
system.cpu26.memDep0.insertedStores             40895                       # Number of stores inserted to the mem dependence unit.
system.cpu26.misc_regfile_reads                263631                       # number of misc regfile reads
system.cpu26.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu26.numCycles                        3641935                       # number of cpu cycles simulated
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.quiesceCycles                     210178                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu26.rename.BlockCycles                186323                       # Number of cycles rename is blocking
system.cpu26.rename.CommittedMaps              349566                       # Number of HB maps that are committed
system.cpu26.rename.IQFullEvents                   17                       # Number of times rename has blocked due to IQ full
system.cpu26.rename.IdleCycles                  40962                       # Number of cycles rename is idle
system.cpu26.rename.LQFullEvents              3314637                       # Number of times rename has blocked due to LQ full
system.cpu26.rename.ROBFullEvents                 102                       # Number of times rename has blocked due to ROB full
system.cpu26.rename.RenameLookups             1619668                       # Number of register rename lookups that rename has made
system.cpu26.rename.RenamedInsts               700837                       # Number of instructions processed by rename
system.cpu26.rename.RenamedOperands            843605                       # Number of destination operands rename has renamed
system.cpu26.rename.RunCycles                   99135                       # Number of cycles rename is running
system.cpu26.rename.SquashCycles                 3237                       # Number of cycles rename is squashing
system.cpu26.rename.UnblockCycles             3311778                       # Number of cycles rename is unblocking
system.cpu26.rename.UndoneMaps                 494024                       # Number of HB maps that are undone due to squashing
system.cpu26.rename.fp_rename_lookups          272125                       # Number of floating rename lookups
system.cpu26.rename.int_rename_lookups         938354                       # Number of integer rename lookups
system.cpu26.rename.serializeStallCycles          448                       # count of cycles rename stalled for serializing inst
system.cpu26.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu26.rename.skidInsts                   76163                       # count of insts added to the skid buffer
system.cpu26.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu26.rob.rob_reads                    4234714                       # The number of ROB reads
system.cpu26.rob.rob_writes                   1452174                       # The number of ROB writes
system.cpu26.timesIdled                             6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu27.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu27.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu27.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu27.branchPred.BTBLookups              25191                       # Number of BTB lookups
system.cpu27.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu27.branchPred.condIncorrect             105                       # Number of conditional branches incorrect
system.cpu27.branchPred.condPredicted           42621                       # Number of conditional branches predicted
system.cpu27.branchPred.indirectHits            21077                       # Number of indirect target hits.
system.cpu27.branchPred.indirectLookups         25191                       # Number of indirect predictor lookups.
system.cpu27.branchPred.indirectMisses           4114                       # Number of indirect misses.
system.cpu27.branchPred.lookups                 43026                       # Number of BP lookups
system.cpu27.branchPred.usedRAS                   111                       # Number of times the RAS was used to get a target.
system.cpu27.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu27.cc_regfile_reads                  133282                       # number of cc regfile reads
system.cpu27.cc_regfile_writes                 217116                       # number of cc regfile writes
system.cpu27.commit.amos                            0                       # Number of atomic instructions committed
system.cpu27.commit.branchMispredicts             126                       # The number of times a branch was mispredicted
system.cpu27.commit.branches                    23354                       # Number of branches committed
system.cpu27.commit.bw_lim_events               12721                       # number cycles where commit BW limit reached
system.cpu27.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu27.commit.commitSquashedInsts        413574                       # The number of squashed insts skipped by commit
system.cpu27.commit.committedInsts             184974                       # Number of instructions committed
system.cpu27.commit.committedOps               280990                       # Number of ops (including micro ops) committed
system.cpu27.commit.committed_per_cycle::samples      3587522                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::mean     0.078324                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::stdev     0.688108                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::0      3525122     98.26%     98.26% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::1        17285      0.48%     98.74% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::2         3144      0.09%     98.83% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::3         3106      0.09%     98.92% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::4         2608      0.07%     98.99% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::5        14405      0.40%     99.39% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::6           43      0.00%     99.39% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::7         9088      0.25%     99.65% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::8        12721      0.35%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::total      3587522                       # Number of insts commited each cycle
system.cpu27.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu27.commit.function_calls                 10                       # Number of function calls committed.
system.cpu27.commit.int_insts                  234951                       # Number of committed integer instructions.
system.cpu27.commit.loads                       52369                       # Number of loads committed
system.cpu27.commit.membars                         6                       # Number of memory barriers committed
system.cpu27.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IntAlu         175417     62.43%     62.43% # Class of committed instruction
system.cpu27.commit.op_class_0::IntMult          3127      1.11%     63.54% # Class of committed instruction
system.cpu27.commit.op_class_0::IntDiv              7      0.00%     63.54% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatAdd         9375      3.34%     66.88% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCmp            0      0.00%     66.88% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCvt            0      0.00%     66.88% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMult            0      0.00%     66.88% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMultAcc            0      0.00%     66.88% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatDiv            0      0.00%     66.88% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMisc            0      0.00%     66.88% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatSqrt            0      0.00%     66.88% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAdd             0      0.00%     66.88% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAddAcc            0      0.00%     66.88% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAlu         12500      4.45%     71.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCmp             0      0.00%     71.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCvt             0      0.00%     71.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMisc            0      0.00%     71.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMult            0      0.00%     71.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMultAcc            0      0.00%     71.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShift            0      0.00%     71.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShiftAcc            0      0.00%     71.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdDiv             0      0.00%     71.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSqrt            0      0.00%     71.33% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAdd         9375      3.34%     74.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAlu            0      0.00%     74.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCmp            0      0.00%     74.67% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCvt         6250      2.22%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatDiv            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMisc            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMult            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdReduceAdd            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdReduceAlu            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdReduceCmp            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAes             0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAesMix            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSha1Hash            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSha256Hash            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShaSigma2            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShaSigma3            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdPredAlu            0      0.00%     76.89% # Class of committed instruction
system.cpu27.commit.op_class_0::MemRead         36728     13.07%     89.96% # Class of committed instruction
system.cpu27.commit.op_class_0::MemWrite         6300      2.24%     92.20% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMemRead        15641      5.57%     97.77% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMemWrite         6266      2.23%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::total          280990                       # Class of committed instruction
system.cpu27.commit.refs                        64935                       # Number of memory references committed
system.cpu27.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu27.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu27.committedInsts                    184974                       # Number of Instructions Simulated
system.cpu27.committedOps                      280990                       # Number of Ops (including micro ops) Simulated
system.cpu27.cpi                            19.683485                       # CPI: Cycles Per Instruction
system.cpu27.cpi_total                      19.683485                       # CPI: Total CPI of All Threads
system.cpu27.decode.BlockedCycles             3498883                       # Number of cycles decode is blocked
system.cpu27.decode.DecodedInsts               712554                       # Number of instructions handled by decode
system.cpu27.decode.IdleCycles                  34185                       # Number of cycles decode is idle
system.cpu27.decode.RunCycles                   92062                       # Number of cycles decode is running
system.cpu27.decode.SquashCycles                 3235                       # Number of cycles decode is squashing
system.cpu27.decode.UnblockCycles               12538                       # Number of cycles decode is unblocking
system.cpu27.dtb.rdAccesses                    157804                       # TLB accesses on read requests
system.cpu27.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu27.dtb.wrAccesses                     31296                       # TLB accesses on write requests
system.cpu27.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu27.fetch.Branches                     43026                       # Number of branches that fetch encountered
system.cpu27.fetch.CacheLines                   61600                       # Number of cache lines fetched
system.cpu27.fetch.Cycles                     3572208                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu27.fetch.IcacheSquashes                  18                       # Number of outstanding Icache misses that were squashed
system.cpu27.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu27.fetch.Insts                       592384                       # Number of instructions fetch has processed
system.cpu27.fetch.MiscStallCycles                 22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu27.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.cpu27.fetch.SquashCycles                  6470                       # Number of cycles fetch has spent squashing
system.cpu27.fetch.branchRate                0.011817                       # Number of branch fetches per cycle
system.cpu27.fetch.icacheStallCycles            65286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu27.fetch.predictedBranches            21188                       # Number of branches that fetch has predicted taken
system.cpu27.fetch.rate                      0.162701                       # Number of inst fetches per cycle
system.cpu27.fetch.rateDist::samples          3640903                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::mean            0.237007                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::stdev           1.258352                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::0                3492779     95.93%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::1                   8611      0.24%     96.17% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::2                  15492      0.43%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::3                  15168      0.42%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::4                   9259      0.25%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::5                  12259      0.34%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::6                   3200      0.09%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::7                  12790      0.35%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::8                  71345      1.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::total            3640903                       # Number of instructions fetched each cycle (Total)
system.cpu27.fp_regfile_reads                  193238                       # number of floating regfile reads
system.cpu27.fp_regfile_writes                 153742                       # number of floating regfile writes
system.cpu27.idleCycles                            30                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu27.iew.branchMispredicts                175                       # Number of branch mispredicts detected at execute
system.cpu27.iew.exec_branches                  36208                       # Number of branches executed
system.cpu27.iew.exec_nop                           0                       # number of nop insts executed
system.cpu27.iew.exec_rate                   0.180640                       # Inst execution rate
system.cpu27.iew.exec_refs                     189110                       # number of memory reference insts executed
system.cpu27.iew.exec_stores                    31296                       # Number of stores executed
system.cpu27.iew.exec_swp                           0                       # number of swp insts executed
system.cpu27.iew.iewBlockCycles                 50698                       # Number of cycles IEW is blocking
system.cpu27.iew.iewDispLoadInsts              155178                       # Number of dispatched load instructions
system.cpu27.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu27.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu27.iew.iewDispStoreInsts              40877                       # Number of dispatched store instructions
system.cpu27.iew.iewDispatchedInsts            694717                       # Number of instructions dispatched to IQ
system.cpu27.iew.iewExecLoadInsts              157814                       # Number of load instructions executed
system.cpu27.iew.iewExecSquashedInsts             316                       # Number of squashed instructions skipped in execute
system.cpu27.iew.iewExecutedInsts              657699                       # Number of executed instructions
system.cpu27.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu27.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu27.iew.iewLSQFullEvents              145774                       # Number of times the LSQ has become full, causing a stall
system.cpu27.iew.iewSquashCycles                 3235                       # Number of cycles IEW is squashing
system.cpu27.iew.iewUnblockCycles              145703                       # Number of cycles IEW is unblocking
system.cpu27.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu27.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu27.iew.lsq.thread0.forwLoads          24746                       # Number of loads that had data forwarded from stores
system.cpu27.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu27.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu27.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu27.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu27.iew.lsq.thread0.rescheduledLoads        15541                       # Number of loads that were rescheduled
system.cpu27.iew.lsq.thread0.squashedLoads       102808                       # Number of loads squashed
system.cpu27.iew.lsq.thread0.squashedStores        28311                       # Number of stores squashed
system.cpu27.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu27.iew.predictedNotTakenIncorrect          171                       # Number of branches that were predicted not taken incorrectly
system.cpu27.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu27.iew.wb_consumers                  625389                       # num instructions consuming a value
system.cpu27.iew.wb_count                      639999                       # cumulative count of insts written-back
system.cpu27.iew.wb_fanout                   0.762887                       # average fanout of values written-back
system.cpu27.iew.wb_producers                  477101                       # num instructions producing a value
system.cpu27.iew.wb_rate                     0.175779                       # insts written-back per cycle
system.cpu27.iew.wb_sent                       642053                       # cumulative count of insts sent to commit
system.cpu27.int_regfile_reads                 914125                       # number of integer regfile reads
system.cpu27.int_regfile_writes                421376                       # number of integer regfile writes
system.cpu27.ipc                             0.050804                       # IPC: Instructions Per Cycle
system.cpu27.ipc_total                       0.050804                       # IPC: Total IPC of All Threads
system.cpu27.iq.FU_type_0::No_OpClass              59      0.01%      0.01% # Type of FU issued
system.cpu27.iq.FU_type_0::IntAlu              348557     52.97%     52.98% # Type of FU issued
system.cpu27.iq.FU_type_0::IntMult               9453      1.44%     54.42% # Type of FU issued
system.cpu27.iq.FU_type_0::IntDiv                   7      0.00%     54.42% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatAdd             30977      4.71%     59.13% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCmp                 0      0.00%     59.13% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCvt                 0      0.00%     59.13% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMult                0      0.00%     59.13% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMultAcc             0      0.00%     59.13% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatDiv                 0      0.00%     59.13% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMisc                0      0.00%     59.13% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatSqrt                0      0.00%     59.13% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAdd                  0      0.00%     59.13% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAddAcc               0      0.00%     59.13% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAlu              42960      6.53%     65.65% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCmp                  0      0.00%     65.65% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCvt                  0      0.00%     65.65% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMisc                 0      0.00%     65.65% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMult                 0      0.00%     65.65% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMultAcc              0      0.00%     65.65% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShift                0      0.00%     65.65% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.65% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdDiv                  0      0.00%     65.65% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSqrt                 0      0.00%     65.65% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAdd         21483      3.26%     68.92% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.92% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.92% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCvt         15275      2.32%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMult            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAes                  0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAesMix               0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSha1Hash             0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdPredAlu              0      0.00%     71.24% # Type of FU issued
system.cpu27.iq.FU_type_0::MemRead              99364     15.10%     86.34% # Type of FU issued
system.cpu27.iq.FU_type_0::MemWrite             19001      2.89%     89.23% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMemRead         58559      8.90%     98.13% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMemWrite        12321      1.87%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::total               658016                       # Type of FU issued
system.cpu27.iq.fp_alu_accesses                181582                       # Number of floating point alu accesses
system.cpu27.iq.fp_inst_queue_reads            363157                       # Number of floating instruction queue reads
system.cpu27.iq.fp_inst_queue_wakeup_accesses       164398                       # Number of floating instruction queue wakeup accesses
system.cpu27.iq.fp_inst_queue_writes           373299                       # Number of floating instruction queue writes
system.cpu27.iq.fu_busy_cnt                       220                       # FU busy when requested
system.cpu27.iq.fu_busy_rate                 0.000334                       # FU busy rate (busy events/executed inst)
system.cpu27.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntAlu                   192     87.27%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntMult                    0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntDiv                     0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatAdd                   0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCmp                   0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCvt                   0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMult                  0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMultAcc               0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatDiv                   0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMisc                  0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatSqrt                  0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAdd                    0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAddAcc                 0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAlu                    0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCmp                    0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCvt                    0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMisc                   0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMult                   0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMultAcc                0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShift                  0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShiftAcc               0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdDiv                    0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSqrt                   0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAdd               0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAlu               0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCmp               0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCvt               0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatDiv               0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMisc              0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMult              0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatSqrt              0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdReduceAdd              0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdReduceAlu              0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdReduceCmp              0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAes                    0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAesMix                 0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSha1Hash               0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSha1Hash2              0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSha256Hash             0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSha256Hash2            0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShaSigma2              0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShaSigma3              0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdPredAlu                0      0.00%     87.27% # attempts to use FU when none available
system.cpu27.iq.fu_full::MemRead                   12      5.45%     92.73% # attempts to use FU when none available
system.cpu27.iq.fu_full::MemWrite                   9      4.09%     96.82% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMemRead               3      1.36%     98.18% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMemWrite              4      1.82%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.int_alu_accesses               476595                       # Number of integer alu accesses
system.cpu27.iq.int_inst_queue_reads          4594011                       # Number of integer instruction queue reads
system.cpu27.iq.int_inst_queue_wakeup_accesses       475601                       # Number of integer instruction queue wakeup accesses
system.cpu27.iq.int_inst_queue_writes          735142                       # Number of integer instruction queue writes
system.cpu27.iq.iqInstsAdded                   694695                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu27.iq.iqInstsIssued                  658016                       # Number of instructions issued
system.cpu27.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu27.iq.iqSquashedInstsExamined        413717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu27.iq.iqSquashedInstsIssued              14                       # Number of squashed instructions issued
system.cpu27.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu27.iq.iqSquashedOperandsExamined       156547                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu27.iq.issued_per_cycle::samples      3640903                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::mean       0.180729                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::stdev      0.849343                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::0           3410441     93.67%     93.67% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::1             73752      2.03%     95.70% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::2             57861      1.59%     97.29% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::3             28429      0.78%     98.07% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::4             18408      0.51%     98.57% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::5             21310      0.59%     99.16% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::6             15147      0.42%     99.57% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::7             12249      0.34%     99.91% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::8              3306      0.09%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::total       3640903                       # Number of insts issued each cycle
system.cpu27.iq.rate                         0.180727                       # Inst issue rate
system.cpu27.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu27.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu27.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu27.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu27.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu27.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu27.itb.wrAccesses                     61625                       # TLB accesses on write requests
system.cpu27.itb.wrMisses                          34                       # TLB misses on write requests
system.cpu27.memDep0.conflictingLoads           34279                       # Number of conflicting loads.
system.cpu27.memDep0.conflictingStores          24917                       # Number of conflicting stores.
system.cpu27.memDep0.insertedLoads             155178                       # Number of loads inserted to the mem dependence unit.
system.cpu27.memDep0.insertedStores             40877                       # Number of stores inserted to the mem dependence unit.
system.cpu27.misc_regfile_reads                261604                       # number of misc regfile reads
system.cpu27.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu27.numCycles                        3640933                       # number of cpu cycles simulated
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.quiesceCycles                     211180                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu27.rename.BlockCycles                201783                       # Number of cycles rename is blocking
system.cpu27.rename.CommittedMaps              344085                       # Number of HB maps that are committed
system.cpu27.rename.IQFullEvents                   17                       # Number of times rename has blocked due to IQ full
system.cpu27.rename.IdleCycles                  40615                       # Number of cycles rename is idle
system.cpu27.rename.LQFullEvents              3299510                       # Number of times rename has blocked due to LQ full
system.cpu27.rename.ROBFullEvents                 100                       # Number of times rename has blocked due to ROB full
system.cpu27.rename.RenameLookups             1608700                       # Number of register rename lookups that rename has made
system.cpu27.rename.RenamedInsts               695978                       # Number of instructions processed by rename
system.cpu27.rename.RenamedOperands            837628                       # Number of destination operands rename has renamed
system.cpu27.rename.RunCycles                   98152                       # Number of cycles rename is running
system.cpu27.rename.SquashCycles                 3235                       # Number of cycles rename is squashing
system.cpu27.rename.UnblockCycles             3296677                       # Number of cycles rename is unblocking
system.cpu27.rename.UndoneMaps                 493522                       # Number of HB maps that are undone due to squashing
system.cpu27.rename.fp_rename_lookups          271586                       # Number of floating rename lookups
system.cpu27.rename.int_rename_lookups         933532                       # Number of integer rename lookups
system.cpu27.rename.serializeStallCycles          441                       # count of cycles rename stalled for serializing inst
system.cpu27.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu27.rename.skidInsts                   76353                       # count of insts added to the skid buffer
system.cpu27.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu27.rob.rob_reads                    4229039                       # The number of ROB reads
system.cpu27.rob.rob_writes                   1442520                       # The number of ROB writes
system.cpu27.timesIdled                             6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu28.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu28.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu28.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu28.branchPred.BTBLookups              25309                       # Number of BTB lookups
system.cpu28.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu28.branchPred.condIncorrect             105                       # Number of conditional branches incorrect
system.cpu28.branchPred.condPredicted           42862                       # Number of conditional branches predicted
system.cpu28.branchPred.indirectHits            21193                       # Number of indirect target hits.
system.cpu28.branchPred.indirectLookups         25309                       # Number of indirect predictor lookups.
system.cpu28.branchPred.indirectMisses           4116                       # Number of indirect misses.
system.cpu28.branchPred.lookups                 43266                       # Number of BP lookups
system.cpu28.branchPred.usedRAS                   111                       # Number of times the RAS was used to get a target.
system.cpu28.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu28.cc_regfile_reads                  130442                       # number of cc regfile reads
system.cpu28.cc_regfile_writes                 220849                       # number of cc regfile writes
system.cpu28.commit.amos                            0                       # Number of atomic instructions committed
system.cpu28.commit.branchMispredicts             128                       # The number of times a branch was mispredicted
system.cpu28.commit.branches                    22309                       # Number of branches committed
system.cpu28.commit.bw_lim_events               12705                       # number cycles where commit BW limit reached
system.cpu28.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu28.commit.commitSquashedInsts        437401                       # The number of squashed insts skipped by commit
system.cpu28.commit.committedInsts             181314                       # Number of instructions committed
system.cpu28.commit.committedOps               274715                       # Number of ops (including micro ops) committed
system.cpu28.commit.committed_per_cycle::samples      3583532                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::mean     0.076660                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::stdev     0.682069                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::0      3522842     98.31%     98.31% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::1        16605      0.46%     98.77% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::2         3143      0.09%     98.86% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::3         3105      0.09%     98.94% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::4         2391      0.07%     99.01% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::5        13920      0.39%     99.40% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::6           42      0.00%     99.40% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::7         8779      0.24%     99.65% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::8        12705      0.35%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::total      3583532                       # Number of insts commited each cycle
system.cpu28.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu28.commit.function_calls                 10                       # Number of function calls committed.
system.cpu28.commit.int_insts                  229199                       # Number of committed integer instructions.
system.cpu28.commit.loads                       51846                       # Number of loads committed
system.cpu28.commit.membars                         6                       # Number of memory barriers committed
system.cpu28.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IntAlu         169665     61.76%     61.76% # Class of committed instruction
system.cpu28.commit.op_class_0::IntMult          3127      1.14%     62.90% # Class of committed instruction
system.cpu28.commit.op_class_0::IntDiv              7      0.00%     62.90% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatAdd         9375      3.41%     66.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCmp            0      0.00%     66.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCvt            0      0.00%     66.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMult            0      0.00%     66.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatDiv            0      0.00%     66.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAdd             0      0.00%     66.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAddAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAlu         12500      4.55%     70.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCmp             0      0.00%     70.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCvt             0      0.00%     70.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMisc            0      0.00%     70.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMult            0      0.00%     70.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMultAcc            0      0.00%     70.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShift            0      0.00%     70.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShiftAcc            0      0.00%     70.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdDiv             0      0.00%     70.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSqrt            0      0.00%     70.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAdd         9375      3.41%     74.28% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAlu            0      0.00%     74.28% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCmp            0      0.00%     74.28% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCvt         6250      2.28%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatDiv            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMisc            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMult            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdReduceAdd            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdReduceAlu            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdReduceCmp            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAes             0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAesMix            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSha1Hash            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSha256Hash            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShaSigma2            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShaSigma3            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdPredAlu            0      0.00%     76.55% # Class of committed instruction
system.cpu28.commit.op_class_0::MemRead         36205     13.18%     89.73% # Class of committed instruction
system.cpu28.commit.op_class_0::MemWrite         6300      2.29%     92.03% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMemRead        15641      5.69%     97.72% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMemWrite         6266      2.28%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::total          274715                       # Class of committed instruction
system.cpu28.commit.refs                        64412                       # Number of memory references committed
system.cpu28.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu28.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu28.committedInsts                    181314                       # Number of Instructions Simulated
system.cpu28.committedOps                      274715                       # Number of Ops (including micro ops) Simulated
system.cpu28.cpi                            20.075797                       # CPI: Cycles Per Instruction
system.cpu28.cpi_total                      20.075797                       # CPI: Total CPI of All Threads
system.cpu28.decode.BlockedCycles             3494172                       # Number of cycles decode is blocked
system.cpu28.decode.DecodedInsts               733021                       # Number of instructions handled by decode
system.cpu28.decode.IdleCycles                  35221                       # Number of cycles decode is idle
system.cpu28.decode.RunCycles                   94663                       # Number of cycles decode is running
system.cpu28.decode.SquashCycles                 3401                       # Number of cycles decode is squashing
system.cpu28.decode.UnblockCycles               12536                       # Number of cycles decode is unblocking
system.cpu28.dtb.rdAccesses                    161743                       # TLB accesses on read requests
system.cpu28.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu28.dtb.wrAccesses                     32216                       # TLB accesses on write requests
system.cpu28.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu28.fetch.Branches                     43266                       # Number of branches that fetch encountered
system.cpu28.fetch.CacheLines                   63748                       # Number of cache lines fetched
system.cpu28.fetch.Cycles                     3568811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu28.fetch.IcacheSquashes                  18                       # Number of outstanding Icache misses that were squashed
system.cpu28.fetch.Insts                       613105                       # Number of instructions fetch has processed
system.cpu28.fetch.MiscStallCycles                 25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu28.fetch.PendingTrapStallCycles          146                       # Number of stall cycles due to pending traps
system.cpu28.fetch.SquashCycles                  6802                       # Number of cycles fetch has spent squashing
system.cpu28.fetch.branchRate                0.011886                       # Number of branch fetches per cycle
system.cpu28.fetch.icacheStallCycles            67610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu28.fetch.predictedBranches            21304                       # Number of branches that fetch has predicted taken
system.cpu28.fetch.rate                      0.168434                       # Number of inst fetches per cycle
system.cpu28.fetch.rateDist::samples          3639993                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::mean            0.244833                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::stdev           1.279083                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::0                3487618     95.81%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::1                   8422      0.23%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::2                  16141      0.44%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::3                  15430      0.42%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::4                   9112      0.25%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::5                  12608      0.35%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::6                   3515      0.10%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::7                  13559      0.37%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::8                  73588      2.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::total            3639993                       # Number of instructions fetched each cycle (Total)
system.cpu28.fp_regfile_reads                  194477                       # number of floating regfile reads
system.cpu28.fp_regfile_writes                 156129                       # number of floating regfile writes
system.cpu28.idleCycles                            30                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu28.iew.branchMispredicts                182                       # Number of branch mispredicts detected at execute
system.cpu28.iew.exec_branches                  36109                       # Number of branches executed
system.cpu28.iew.exec_nop                           0                       # number of nop insts executed
system.cpu28.iew.exec_rate                   0.183986                       # Inst execution rate
system.cpu28.iew.exec_refs                     193969                       # number of memory reference insts executed
system.cpu28.iew.exec_stores                    32216                       # Number of stores executed
system.cpu28.iew.exec_swp                           0                       # number of swp insts executed
system.cpu28.iew.iewBlockCycles                 53522                       # Number of cycles IEW is blocking
system.cpu28.iew.iewDispLoadInsts              160040                       # Number of dispatched load instructions
system.cpu28.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu28.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu28.iew.iewDispStoreInsts              42630                       # Number of dispatched store instructions
system.cpu28.iew.iewDispatchedInsts            711417                       # Number of instructions dispatched to IQ
system.cpu28.iew.iewExecLoadInsts              161753                       # Number of load instructions executed
system.cpu28.iew.iewExecSquashedInsts             320                       # Number of squashed instructions skipped in execute
system.cpu28.iew.iewExecutedInsts              669713                       # Number of executed instructions
system.cpu28.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu28.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu28.iew.iewLSQFullEvents              296560                       # Number of times the LSQ has become full, causing a stall
system.cpu28.iew.iewSquashCycles                 3401                       # Number of cycles IEW is squashing
system.cpu28.iew.iewUnblockCycles              296187                       # Number of cycles IEW is unblocking
system.cpu28.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu28.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu28.iew.lsq.thread0.forwLoads          24944                       # Number of loads that had data forwarded from stores
system.cpu28.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu28.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu28.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu28.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu28.iew.lsq.thread0.rescheduledLoads        15871                       # Number of loads that were rescheduled
system.cpu28.iew.lsq.thread0.squashedLoads       108193                       # Number of loads squashed
system.cpu28.iew.lsq.thread0.squashedStores        30064                       # Number of stores squashed
system.cpu28.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu28.iew.predictedNotTakenIncorrect          172                       # Number of branches that were predicted not taken incorrectly
system.cpu28.iew.predictedTakenIncorrect           10                       # Number of branches that were predicted taken incorrectly
system.cpu28.iew.wb_consumers                  635210                       # num instructions consuming a value
system.cpu28.iew.wb_count                      651158                       # cumulative count of insts written-back
system.cpu28.iew.wb_fanout                   0.763697                       # average fanout of values written-back
system.cpu28.iew.wb_producers                  485108                       # num instructions producing a value
system.cpu28.iew.wb_rate                     0.178888                       # insts written-back per cycle
system.cpu28.iew.wb_sent                       653577                       # cumulative count of insts sent to commit
system.cpu28.int_regfile_reads                 936912                       # number of integer regfile reads
system.cpu28.int_regfile_writes                430540                       # number of integer regfile writes
system.cpu28.ipc                             0.049811                       # IPC: Instructions Per Cycle
system.cpu28.ipc_total                       0.049811                       # IPC: Total IPC of All Threads
system.cpu28.iq.FU_type_0::No_OpClass              61      0.01%      0.01% # Type of FU issued
system.cpu28.iq.FU_type_0::IntAlu              353435     52.75%     52.76% # Type of FU issued
system.cpu28.iq.FU_type_0::IntMult               9924      1.48%     54.24% # Type of FU issued
system.cpu28.iq.FU_type_0::IntDiv                   7      0.00%     54.24% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatAdd             32133      4.80%     59.04% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCmp                 0      0.00%     59.04% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCvt                 0      0.00%     59.04% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMult                0      0.00%     59.04% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMultAcc             0      0.00%     59.04% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatDiv                 0      0.00%     59.04% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMisc                0      0.00%     59.04% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatSqrt                0      0.00%     59.04% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAdd                  0      0.00%     59.04% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAddAcc               0      0.00%     59.04% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAlu              43646      6.51%     65.55% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCmp                  0      0.00%     65.55% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCvt                  0      0.00%     65.55% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMisc                 0      0.00%     65.55% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMult                 0      0.00%     65.55% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMultAcc              0      0.00%     65.55% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShift                0      0.00%     65.55% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.55% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdDiv                  0      0.00%     65.55% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSqrt                 0      0.00%     65.55% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAdd         21435      3.20%     68.75% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.75% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.75% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCvt         15292      2.28%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMult            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAes                  0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAesMix               0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSha1Hash             0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdPredAlu              0      0.00%     71.03% # Type of FU issued
system.cpu28.iq.FU_type_0::MemRead             102233     15.26%     86.29% # Type of FU issued
system.cpu28.iq.FU_type_0::MemWrite             19943      2.98%     89.27% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMemRead         59627      8.90%     98.16% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMemWrite        12298      1.84%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::total               670034                       # Type of FU issued
system.cpu28.iq.fp_alu_accesses                184438                       # Number of floating point alu accesses
system.cpu28.iq.fp_inst_queue_reads            368869                       # Number of floating instruction queue reads
system.cpu28.iq.fp_inst_queue_wakeup_accesses       166560                       # Number of floating instruction queue wakeup accesses
system.cpu28.iq.fp_inst_queue_writes           387665                       # Number of floating instruction queue writes
system.cpu28.iq.fu_busy_cnt                       367                       # FU busy when requested
system.cpu28.iq.fu_busy_rate                 0.000548                       # FU busy rate (busy events/executed inst)
system.cpu28.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntAlu                   339     92.37%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntMult                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntDiv                     0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatAdd                   0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCmp                   0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCvt                   0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMult                  0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMultAcc               0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatDiv                   0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMisc                  0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatSqrt                  0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAdd                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAddAcc                 0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAlu                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCmp                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCvt                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMisc                   0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMult                   0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMultAcc                0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShift                  0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShiftAcc               0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdDiv                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSqrt                   0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAdd               0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAlu               0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCmp               0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCvt               0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatDiv               0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMisc              0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMult              0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatSqrt              0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdReduceAdd              0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdReduceAlu              0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdReduceCmp              0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAes                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAesMix                 0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSha1Hash               0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSha1Hash2              0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSha256Hash             0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSha256Hash2            0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShaSigma2              0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShaSigma3              0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdPredAlu                0      0.00%     92.37% # attempts to use FU when none available
system.cpu28.iq.fu_full::MemRead                   13      3.54%     95.91% # attempts to use FU when none available
system.cpu28.iq.fu_full::MemWrite                   8      2.18%     98.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMemRead               3      0.82%     98.91% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMemWrite              4      1.09%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.int_alu_accesses               485902                       # Number of integer alu accesses
system.cpu28.iq.int_inst_queue_reads          4611572                       # Number of integer instruction queue reads
system.cpu28.iq.int_inst_queue_wakeup_accesses       484598                       # Number of integer instruction queue wakeup accesses
system.cpu28.iq.int_inst_queue_writes          760452                       # Number of integer instruction queue writes
system.cpu28.iq.iqInstsAdded                   711395                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu28.iq.iqInstsIssued                  670034                       # Number of instructions issued
system.cpu28.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu28.iq.iqSquashedInstsExamined        436693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu28.iq.iqSquashedInstsIssued              14                       # Number of squashed instructions issued
system.cpu28.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu28.iq.iqSquashedOperandsExamined       172353                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu28.iq.issued_per_cycle::samples      3639993                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::mean       0.184076                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::stdev      0.857566                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::0           3406546     93.59%     93.59% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::1             73201      2.01%     95.60% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::2             59056      1.62%     97.22% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::3             29395      0.81%     98.03% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::4             19022      0.52%     98.55% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::5             21675      0.60%     99.15% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::6             15221      0.42%     99.56% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::7             12269      0.34%     99.90% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::8              3608      0.10%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::total       3639993                       # Number of insts issued each cycle
system.cpu28.iq.rate                         0.184074                       # Inst issue rate
system.cpu28.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu28.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu28.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu28.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu28.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu28.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu28.itb.wrAccesses                     63775                       # TLB accesses on write requests
system.cpu28.itb.wrMisses                          36                       # TLB misses on write requests
system.cpu28.memDep0.conflictingLoads           35579                       # Number of conflicting loads.
system.cpu28.memDep0.conflictingStores          25888                       # Number of conflicting stores.
system.cpu28.memDep0.insertedLoads             160040                       # Number of loads inserted to the mem dependence unit.
system.cpu28.memDep0.insertedStores             42630                       # Number of stores inserted to the mem dependence unit.
system.cpu28.misc_regfile_reads                266262                       # number of misc regfile reads
system.cpu28.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu28.numCycles                        3640023                       # number of cpu cycles simulated
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.quiesceCycles                     212090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu28.rename.BlockCycles                355511                       # Number of cycles rename is blocking
system.cpu28.rename.CommittedMaps              336246                       # Number of HB maps that are committed
system.cpu28.rename.IQFullEvents                   23                       # Number of times rename has blocked due to IQ full
system.cpu28.rename.IdleCycles                  41955                       # Number of cycles rename is idle
system.cpu28.rename.LQFullEvents              3141030                       # Number of times rename has blocked due to LQ full
system.cpu28.rename.ROBFullEvents                  84                       # Number of times rename has blocked due to ROB full
system.cpu28.rename.RenameLookups             1649726                       # Number of register rename lookups that rename has made
system.cpu28.rename.RenamedInsts               713568                       # Number of instructions processed by rename
system.cpu28.rename.RenamedOperands            858580                       # Number of destination operands rename has renamed
system.cpu28.rename.RunCycles                  100443                       # Number of cycles rename is running
system.cpu28.rename.SquashCycles                 3401                       # Number of cycles rename is squashing
system.cpu28.rename.UnblockCycles             3138176                       # Number of cycles rename is unblocking
system.cpu28.rename.UndoneMaps                 522319                       # Number of HB maps that are undone due to squashing
system.cpu28.rename.fp_rename_lookups          280005                       # Number of floating rename lookups
system.cpu28.rename.int_rename_lookups         962117                       # Number of integer rename lookups
system.cpu28.rename.serializeStallCycles          507                       # count of cycles rename stalled for serializing inst
system.cpu28.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu28.rename.skidInsts                   79225                       # count of insts added to the skid buffer
system.cpu28.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu28.rob.rob_reads                    4240485                       # The number of ROB reads
system.cpu28.rob.rob_writes                   1480706                       # The number of ROB writes
system.cpu28.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu29.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu29.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu29.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu29.branchPred.BTBLookups              25335                       # Number of BTB lookups
system.cpu29.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu29.branchPred.condIncorrect             102                       # Number of conditional branches incorrect
system.cpu29.branchPred.condPredicted           42981                       # Number of conditional branches predicted
system.cpu29.branchPred.indirectHits            21268                       # Number of indirect target hits.
system.cpu29.branchPred.indirectLookups         25335                       # Number of indirect predictor lookups.
system.cpu29.branchPred.indirectMisses           4067                       # Number of indirect misses.
system.cpu29.branchPred.lookups                 43349                       # Number of BP lookups
system.cpu29.branchPred.usedRAS                   107                       # Number of times the RAS was used to get a target.
system.cpu29.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu29.cc_regfile_reads                  134387                       # number of cc regfile reads
system.cpu29.cc_regfile_writes                 218801                       # number of cc regfile writes
system.cpu29.commit.amos                            0                       # Number of atomic instructions committed
system.cpu29.commit.branchMispredicts             127                       # The number of times a branch was mispredicted
system.cpu29.commit.branches                    23515                       # Number of branches committed
system.cpu29.commit.bw_lim_events               12698                       # number cycles where commit BW limit reached
system.cpu29.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu29.commit.commitSquashedInsts        417884                       # The number of squashed insts skipped by commit
system.cpu29.commit.committedInsts             185538                       # Number of instructions committed
system.cpu29.commit.committedOps               281957                       # Number of ops (including micro ops) committed
system.cpu29.commit.committed_per_cycle::samples      3585279                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::mean     0.078643                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::stdev     0.691399                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::0      3523719     98.28%     98.28% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::1        16259      0.45%     98.74% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::2         3145      0.09%     98.82% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::3         3110      0.09%     98.91% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::4         2283      0.06%     98.97% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::5        14525      0.41%     99.38% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::6           43      0.00%     99.38% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::7         9497      0.26%     99.65% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::8        12698      0.35%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::total      3585279                       # Number of insts commited each cycle
system.cpu29.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu29.commit.function_calls                 10                       # Number of function calls committed.
system.cpu29.commit.int_insts                  235837                       # Number of committed integer instructions.
system.cpu29.commit.loads                       52449                       # Number of loads committed
system.cpu29.commit.membars                         6                       # Number of memory barriers committed
system.cpu29.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IntAlu         176304     62.53%     62.53% # Class of committed instruction
system.cpu29.commit.op_class_0::IntMult          3127      1.11%     63.64% # Class of committed instruction
system.cpu29.commit.op_class_0::IntDiv              7      0.00%     63.64% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatAdd         9375      3.32%     66.97% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCmp            0      0.00%     66.97% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCvt            0      0.00%     66.97% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMult            0      0.00%     66.97% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMultAcc            0      0.00%     66.97% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatDiv            0      0.00%     66.97% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMisc            0      0.00%     66.97% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatSqrt            0      0.00%     66.97% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAdd             0      0.00%     66.97% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAddAcc            0      0.00%     66.97% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAlu         12500      4.43%     71.40% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCmp             0      0.00%     71.40% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCvt             0      0.00%     71.40% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMisc            0      0.00%     71.40% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMult            0      0.00%     71.40% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMultAcc            0      0.00%     71.40% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShift            0      0.00%     71.40% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShiftAcc            0      0.00%     71.40% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdDiv             0      0.00%     71.40% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSqrt            0      0.00%     71.40% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAdd         9375      3.32%     74.72% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAlu            0      0.00%     74.72% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCmp            0      0.00%     74.72% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCvt         6250      2.22%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatDiv            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMisc            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMult            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdReduceAdd            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdReduceAlu            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdReduceCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAes             0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAesMix            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSha1Hash            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSha256Hash            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShaSigma2            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShaSigma3            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdPredAlu            0      0.00%     76.94% # Class of committed instruction
system.cpu29.commit.op_class_0::MemRead         36808     13.05%     90.00% # Class of committed instruction
system.cpu29.commit.op_class_0::MemWrite         6300      2.23%     92.23% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMemRead        15641      5.55%     97.78% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMemWrite         6266      2.22%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::total          281957                       # Class of committed instruction
system.cpu29.commit.refs                        65015                       # Number of memory references committed
system.cpu29.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu29.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu29.committedInsts                    185538                       # Number of Instructions Simulated
system.cpu29.committedOps                      281957                       # Number of Ops (including micro ops) Simulated
system.cpu29.cpi                            19.614941                       # CPI: Cycles Per Instruction
system.cpu29.cpi_total                      19.614941                       # CPI: Total CPI of All Threads
system.cpu29.decode.BlockedCycles             3497002                       # Number of cycles decode is blocked
system.cpu29.decode.DecodedInsts               718233                       # Number of instructions handled by decode
system.cpu29.decode.IdleCycles                  33811                       # Number of cycles decode is idle
system.cpu29.decode.RunCycles                   92620                       # Number of cycles decode is running
system.cpu29.decode.SquashCycles                 3267                       # Number of cycles decode is squashing
system.cpu29.decode.UnblockCycles               12510                       # Number of cycles decode is unblocking
system.cpu29.dtb.rdAccesses                    158789                       # TLB accesses on read requests
system.cpu29.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu29.dtb.wrAccesses                     31454                       # TLB accesses on write requests
system.cpu29.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu29.fetch.Branches                     43349                       # Number of branches that fetch encountered
system.cpu29.fetch.CacheLines                   61402                       # Number of cache lines fetched
system.cpu29.fetch.Cycles                     3570615                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu29.fetch.IcacheSquashes                  19                       # Number of outstanding Icache misses that were squashed
system.cpu29.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu29.fetch.Insts                       597488                       # Number of instructions fetch has processed
system.cpu29.fetch.MiscStallCycles                 27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu29.fetch.PendingTrapStallCycles          160                       # Number of stall cycles due to pending traps
system.cpu29.fetch.SquashCycles                  6534                       # Number of cycles fetch has spent squashing
system.cpu29.fetch.branchRate                0.011911                       # Number of branch fetches per cycle
system.cpu29.fetch.icacheStallCycles            65124                       # Number of cycles fetch is stalled on an Icache miss
system.cpu29.fetch.predictedBranches            21375                       # Number of branches that fetch has predicted taken
system.cpu29.fetch.rate                      0.164176                       # Number of inst fetches per cycle
system.cpu29.fetch.rateDist::samples          3639210                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::mean            0.239088                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::stdev           1.263959                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::0                3490251     95.91%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::1                   8299      0.23%     96.13% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::2                  15630      0.43%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::3                  14903      0.41%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::4                   9681      0.27%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::5                  12355      0.34%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::6                   3247      0.09%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::7                  12908      0.35%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::8                  71936      1.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::total            3639210                       # Number of instructions fetched each cycle (Total)
system.cpu29.fp_regfile_reads                  193858                       # number of floating regfile reads
system.cpu29.fp_regfile_writes                 154470                       # number of floating regfile writes
system.cpu29.idleCycles                           107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu29.iew.branchMispredicts                151                       # Number of branch mispredicts detected at execute
system.cpu29.iew.exec_branches                  36460                       # Number of branches executed
system.cpu29.iew.exec_nop                           0                       # number of nop insts executed
system.cpu29.iew.exec_rate                   0.181894                       # Inst execution rate
system.cpu29.iew.exec_refs                     190253                       # number of memory reference insts executed
system.cpu29.iew.exec_stores                    31454                       # Number of stores executed
system.cpu29.iew.exec_swp                           0                       # number of swp insts executed
system.cpu29.iew.iewBlockCycles                 51275                       # Number of cycles IEW is blocking
system.cpu29.iew.iewDispLoadInsts              156249                       # Number of dispatched load instructions
system.cpu29.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu29.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu29.iew.iewDispStoreInsts              41175                       # Number of dispatched store instructions
system.cpu29.iew.iewDispatchedInsts            699767                       # Number of instructions dispatched to IQ
system.cpu29.iew.iewExecLoadInsts              158799                       # Number of load instructions executed
system.cpu29.iew.iewExecSquashedInsts             321                       # Number of squashed instructions skipped in execute
system.cpu29.iew.iewExecutedInsts              661971                       # Number of executed instructions
system.cpu29.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu29.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu29.iew.iewLSQFullEvents              159099                       # Number of times the LSQ has become full, causing a stall
system.cpu29.iew.iewSquashCycles                 3267                       # Number of cycles IEW is squashing
system.cpu29.iew.iewUnblockCycles              158956                       # Number of cycles IEW is unblocking
system.cpu29.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu29.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu29.iew.lsq.thread0.forwLoads          24834                       # Number of loads that had data forwarded from stores
system.cpu29.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu29.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu29.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu29.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu29.iew.lsq.thread0.rescheduledLoads        15592                       # Number of loads that were rescheduled
system.cpu29.iew.lsq.thread0.squashedLoads       103798                       # Number of loads squashed
system.cpu29.iew.lsq.thread0.squashedStores        28609                       # Number of stores squashed
system.cpu29.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu29.iew.predictedNotTakenIncorrect          147                       # Number of branches that were predicted not taken incorrectly
system.cpu29.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu29.iew.wb_consumers                  629682                       # num instructions consuming a value
system.cpu29.iew.wb_count                      644162                       # cumulative count of insts written-back
system.cpu29.iew.wb_fanout                   0.762660                       # average fanout of values written-back
system.cpu29.iew.wb_producers                  480233                       # num instructions producing a value
system.cpu29.iew.wb_rate                     0.177001                       # insts written-back per cycle
system.cpu29.iew.wb_sent                       646251                       # cumulative count of insts sent to commit
system.cpu29.int_regfile_reads                 920269                       # number of integer regfile reads
system.cpu29.int_regfile_writes                424441                       # number of integer regfile writes
system.cpu29.ipc                             0.050982                       # IPC: Instructions Per Cycle
system.cpu29.ipc_total                       0.050982                       # IPC: Total IPC of All Threads
system.cpu29.iq.FU_type_0::No_OpClass              62      0.01%      0.01% # Type of FU issued
system.cpu29.iq.FU_type_0::IntAlu              351148     53.02%     53.03% # Type of FU issued
system.cpu29.iq.FU_type_0::IntMult               9530      1.44%     54.47% # Type of FU issued
system.cpu29.iq.FU_type_0::IntDiv                   7      0.00%     54.47% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatAdd             31217      4.71%     59.18% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCmp                 0      0.00%     59.18% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCvt                 0      0.00%     59.18% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMult                0      0.00%     59.18% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMultAcc             0      0.00%     59.18% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatDiv                 0      0.00%     59.18% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMisc                0      0.00%     59.18% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatSqrt                0      0.00%     59.18% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAdd                  0      0.00%     59.18% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAddAcc               0      0.00%     59.18% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAlu              43162      6.52%     65.70% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCmp                  0      0.00%     65.70% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCvt                  0      0.00%     65.70% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMisc                 0      0.00%     65.70% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMult                 0      0.00%     65.70% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMultAcc              0      0.00%     65.70% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShift                0      0.00%     65.70% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.70% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdDiv                  0      0.00%     65.70% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSqrt                 0      0.00%     65.70% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAdd         21523      3.25%     68.95% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.95% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.95% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCvt         15313      2.31%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMult            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAes                  0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAesMix               0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSha1Hash             0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdPredAlu              0      0.00%     71.26% # Type of FU issued
system.cpu29.iq.FU_type_0::MemRead             100022     15.10%     86.36% # Type of FU issued
system.cpu29.iq.FU_type_0::MemWrite             19122      2.89%     89.25% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMemRead         58850      8.89%     98.14% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMemWrite        12341      1.86%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::total               662297                       # Type of FU issued
system.cpu29.iq.fp_alu_accesses                182413                       # Number of floating point alu accesses
system.cpu29.iq.fp_inst_queue_reads            364819                       # Number of floating instruction queue reads
system.cpu29.iq.fp_inst_queue_wakeup_accesses       165127                       # Number of floating instruction queue wakeup accesses
system.cpu29.iq.fp_inst_queue_writes           376383                       # Number of floating instruction queue writes
system.cpu29.iq.fu_busy_cnt                       232                       # FU busy when requested
system.cpu29.iq.fu_busy_rate                 0.000350                       # FU busy rate (busy events/executed inst)
system.cpu29.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntAlu                   203     87.50%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntMult                    0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntDiv                     0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatAdd                   0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCmp                   0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCvt                   0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMult                  0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMultAcc               0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatDiv                   0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMisc                  0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatSqrt                  0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAdd                    0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAddAcc                 0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAlu                    0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCmp                    0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCvt                    0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMisc                   0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMult                   0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMultAcc                0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShift                  0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShiftAcc               0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdDiv                    0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSqrt                   0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAdd               0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAlu               0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCmp               0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCvt               0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatDiv               0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMisc              0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMult              0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatSqrt              0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdReduceAdd              0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdReduceAlu              0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdReduceCmp              0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAes                    0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAesMix                 0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSha1Hash               0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSha1Hash2              0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSha256Hash             0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSha256Hash2            0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShaSigma2              0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShaSigma3              0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdPredAlu                0      0.00%     87.50% # attempts to use FU when none available
system.cpu29.iq.fu_full::MemRead                   12      5.17%     92.67% # attempts to use FU when none available
system.cpu29.iq.fu_full::MemWrite                  10      4.31%     96.98% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMemRead               3      1.29%     98.28% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMemWrite              4      1.72%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.int_alu_accesses               480054                       # Number of integer alu accesses
system.cpu29.iq.int_inst_queue_reads          4599225                       # Number of integer instruction queue reads
system.cpu29.iq.int_inst_queue_wakeup_accesses       479035                       # Number of integer instruction queue wakeup accesses
system.cpu29.iq.int_inst_queue_writes          741187                       # Number of integer instruction queue writes
system.cpu29.iq.iqInstsAdded                   699745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu29.iq.iqInstsIssued                  662297                       # Number of instructions issued
system.cpu29.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu29.iq.iqSquashedInstsExamined        417796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu29.iq.iqSquashedInstsIssued              13                       # Number of squashed instructions issued
system.cpu29.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu29.iq.iqSquashedOperandsExamined       158929                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu29.iq.issued_per_cycle::samples      3639210                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::mean       0.181989                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::stdev      0.854303                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::0           3408706     93.67%     93.67% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::1             72749      2.00%     95.67% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::2             58167      1.60%     97.26% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::3             28596      0.79%     98.05% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::4             18186      0.50%     98.55% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::5             21554      0.59%     99.14% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::6             15188      0.42%     99.56% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::7             12728      0.35%     99.91% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::8              3336      0.09%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::total       3639210                       # Number of insts issued each cycle
system.cpu29.iq.rate                         0.181984                       # Inst issue rate
system.cpu29.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu29.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu29.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu29.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu29.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu29.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu29.itb.wrAccesses                     61431                       # TLB accesses on write requests
system.cpu29.itb.wrMisses                          38                       # TLB misses on write requests
system.cpu29.memDep0.conflictingLoads           34534                       # Number of conflicting loads.
system.cpu29.memDep0.conflictingStores          25099                       # Number of conflicting stores.
system.cpu29.memDep0.insertedLoads             156249                       # Number of loads inserted to the mem dependence unit.
system.cpu29.memDep0.insertedStores             41175                       # Number of stores inserted to the mem dependence unit.
system.cpu29.misc_regfile_reads                263269                       # number of misc regfile reads
system.cpu29.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu29.numCycles                        3639317                       # number of cpu cycles simulated
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.quiesceCycles                     212796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu29.rename.BlockCycles                215514                       # Number of cycles rename is blocking
system.cpu29.rename.CommittedMaps              345295                       # Number of HB maps that are committed
system.cpu29.rename.IQFullEvents                   13                       # Number of times rename has blocked due to IQ full
system.cpu29.rename.IdleCycles                  40298                       # Number of cycles rename is idle
system.cpu29.rename.LQFullEvents              3283924                       # Number of times rename has blocked due to LQ full
system.cpu29.rename.ROBFullEvents                 117                       # Number of times rename has blocked due to ROB full
system.cpu29.rename.RenameLookups             1620375                       # Number of register rename lookups that rename has made
system.cpu29.rename.RenamedInsts               701074                       # Number of instructions processed by rename
system.cpu29.rename.RenamedOperands            843812                       # Number of destination operands rename has renamed
system.cpu29.rename.RunCycles                   98625                       # Number of cycles rename is running
system.cpu29.rename.SquashCycles                 3267                       # Number of cycles rename is squashing
system.cpu29.rename.UnblockCycles             3281078                       # Number of cycles rename is unblocking
system.cpu29.rename.UndoneMaps                 498493                       # Number of HB maps that are undone due to squashing
system.cpu29.rename.fp_rename_lookups          273443                       # Number of floating rename lookups
system.cpu29.rename.int_rename_lookups         940332                       # Number of integer rename lookups
system.cpu29.rename.serializeStallCycles          428                       # count of cycles rename stalled for serializing inst
system.cpu29.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu29.rename.skidInsts                   76871                       # count of insts added to the skid buffer
system.cpu29.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu29.rob.rob_reads                    4231693                       # The number of ROB reads
system.cpu29.rob.rob_writes                   1453629                       # The number of ROB writes
system.cpu29.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu30.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu30.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu30.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu30.branchPred.BTBLookups              29272                       # Number of BTB lookups
system.cpu30.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu30.branchPred.condIncorrect              91                       # Number of conditional branches incorrect
system.cpu30.branchPred.condPredicted           42048                       # Number of conditional branches predicted
system.cpu30.branchPred.indirectHits            20842                       # Number of indirect target hits.
system.cpu30.branchPred.indirectLookups         29272                       # Number of indirect predictor lookups.
system.cpu30.branchPred.indirectMisses           8430                       # Number of indirect misses.
system.cpu30.branchPred.lookups                 42362                       # Number of BP lookups
system.cpu30.branchPred.usedRAS                    91                       # Number of times the RAS was used to get a target.
system.cpu30.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu30.cc_regfile_reads                  130350                       # number of cc regfile reads
system.cpu30.cc_regfile_writes                 215682                       # number of cc regfile writes
system.cpu30.commit.amos                            0                       # Number of atomic instructions committed
system.cpu30.commit.branchMispredicts             118                       # The number of times a branch was mispredicted
system.cpu30.commit.branches                    22747                       # Number of branches committed
system.cpu30.commit.bw_lim_events               12706                       # number cycles where commit BW limit reached
system.cpu30.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu30.commit.commitSquashedInsts        415026                       # The number of squashed insts skipped by commit
system.cpu30.commit.committedInsts             182850                       # Number of instructions committed
system.cpu30.commit.committedOps               277349                       # Number of ops (including micro ops) committed
system.cpu30.commit.committed_per_cycle::samples      3584690                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::mean     0.077370                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::stdev     0.687325                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::0      3524588     98.32%     98.32% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::1        15588      0.43%     98.76% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::2         3142      0.09%     98.85% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::3         3107      0.09%     98.93% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::4         2039      0.06%     98.99% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::5        14129      0.39%     99.38% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::6           30      0.00%     99.38% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::7         9361      0.26%     99.65% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::8        12706      0.35%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::total      3584690                       # Number of insts commited each cycle
system.cpu30.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu30.commit.function_calls                 10                       # Number of function calls committed.
system.cpu30.commit.int_insts                  231613                       # Number of committed integer instructions.
system.cpu30.commit.loads                       52065                       # Number of loads committed
system.cpu30.commit.membars                         6                       # Number of memory barriers committed
system.cpu30.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IntAlu         172080     62.04%     62.05% # Class of committed instruction
system.cpu30.commit.op_class_0::IntMult          3127      1.13%     63.17% # Class of committed instruction
system.cpu30.commit.op_class_0::IntDiv              7      0.00%     63.18% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatAdd         9375      3.38%     66.56% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCmp            0      0.00%     66.56% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCvt            0      0.00%     66.56% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMult            0      0.00%     66.56% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMultAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatDiv            0      0.00%     66.56% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMisc            0      0.00%     66.56% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatSqrt            0      0.00%     66.56% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAdd             0      0.00%     66.56% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAddAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAlu         12500      4.51%     71.06% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCmp             0      0.00%     71.06% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCvt             0      0.00%     71.06% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMisc            0      0.00%     71.06% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMult            0      0.00%     71.06% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMultAcc            0      0.00%     71.06% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShift            0      0.00%     71.06% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShiftAcc            0      0.00%     71.06% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdDiv             0      0.00%     71.06% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSqrt            0      0.00%     71.06% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAdd         9375      3.38%     74.44% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAlu            0      0.00%     74.44% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCmp            0      0.00%     74.44% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCvt         6250      2.25%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatDiv            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMisc            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMult            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdReduceAdd            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdReduceAlu            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdReduceCmp            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAes             0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAesMix            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSha1Hash            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSha256Hash            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShaSigma2            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShaSigma3            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdPredAlu            0      0.00%     76.70% # Class of committed instruction
system.cpu30.commit.op_class_0::MemRead         36424     13.13%     89.83% # Class of committed instruction
system.cpu30.commit.op_class_0::MemWrite         6300      2.27%     92.10% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMemRead        15641      5.64%     97.74% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMemWrite         6266      2.26%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::total          277349                       # Class of committed instruction
system.cpu30.commit.refs                        64631                       # Number of memory references committed
system.cpu30.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu30.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu30.committedInsts                    182850                       # Number of Instructions Simulated
system.cpu30.committedOps                      277349                       # Number of Ops (including micro ops) Simulated
system.cpu30.cpi                            19.897698                       # CPI: Cycles Per Instruction
system.cpu30.cpi_total                      19.897698                       # CPI: Total CPI of All Threads
system.cpu30.decode.BlockedCycles             3498166                       # Number of cycles decode is blocked
system.cpu30.decode.DecodedInsts               710307                       # Number of instructions handled by decode
system.cpu30.decode.IdleCycles                  33185                       # Number of cycles decode is idle
system.cpu30.decode.RunCycles                   91139                       # Number of cycles decode is running
system.cpu30.decode.SquashCycles                 3240                       # Number of cycles decode is squashing
system.cpu30.decode.UnblockCycles               12523                       # Number of cycles decode is unblocking
system.cpu30.dtb.rdAccesses                    157821                       # TLB accesses on read requests
system.cpu30.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu30.dtb.wrAccesses                     31365                       # TLB accesses on write requests
system.cpu30.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu30.fetch.Branches                     42362                       # Number of branches that fetch encountered
system.cpu30.fetch.CacheLines                   60631                       # Number of cache lines fetched
system.cpu30.fetch.Cycles                     3570467                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu30.fetch.IcacheSquashes                  20                       # Number of outstanding Icache misses that were squashed
system.cpu30.fetch.Insts                       591835                       # Number of instructions fetch has processed
system.cpu30.fetch.MiscStallCycles                 29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu30.fetch.PendingTrapStallCycles          183                       # Number of stall cycles due to pending traps
system.cpu30.fetch.SquashCycles                  6480                       # Number of cycles fetch has spent squashing
system.cpu30.fetch.branchRate                0.011643                       # Number of branch fetches per cycle
system.cpu30.fetch.icacheStallCycles            64334                       # Number of cycles fetch is stalled on an Icache miss
system.cpu30.fetch.predictedBranches            20933                       # Number of branches that fetch has predicted taken
system.cpu30.fetch.rate                      0.162668                       # Number of inst fetches per cycle
system.cpu30.fetch.rateDist::samples          3638253                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::mean            0.236682                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::stdev           1.257987                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::0                3490987     95.95%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::1                   8057      0.22%     96.17% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::2                  15549      0.43%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::3                  14625      0.40%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::4                   9518      0.26%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::5                  12282      0.34%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::6                   3217      0.09%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::7                  12848      0.35%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::8                  71170      1.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::total            3638253                       # Number of instructions fetched each cycle (Total)
system.cpu30.fp_regfile_reads                  193382                       # number of floating regfile reads
system.cpu30.fp_regfile_writes                 153957                       # number of floating regfile writes
system.cpu30.idleCycles                            41                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu30.iew.branchMispredicts                148                       # Number of branch mispredicts detected at execute
system.cpu30.iew.exec_branches                  35614                       # Number of branches executed
system.cpu30.iew.exec_nop                           0                       # number of nop insts executed
system.cpu30.iew.exec_rate                   0.180038                       # Inst execution rate
system.cpu30.iew.exec_refs                     189196                       # number of memory reference insts executed
system.cpu30.iew.exec_stores                    31365                       # Number of stores executed
system.cpu30.iew.exec_swp                           0                       # number of swp insts executed
system.cpu30.iew.iewBlockCycles                 50878                       # Number of cycles IEW is blocking
system.cpu30.iew.iewDispLoadInsts              155170                       # Number of dispatched load instructions
system.cpu30.iew.iewDispNonSpecInsts               10                       # Number of dispatched non-speculative instructions
system.cpu30.iew.iewDispSquashedInsts               6                       # Number of squashed instructions skipped by dispatch
system.cpu30.iew.iewDispStoreInsts              40997                       # Number of dispatched store instructions
system.cpu30.iew.iewDispatchedInsts            692429                       # Number of instructions dispatched to IQ
system.cpu30.iew.iewExecLoadInsts              157831                       # Number of load instructions executed
system.cpu30.iew.iewExecSquashedInsts             289                       # Number of squashed instructions skipped in execute
system.cpu30.iew.iewExecutedInsts              655031                       # Number of executed instructions
system.cpu30.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu30.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu30.iew.iewLSQFullEvents              153386                       # Number of times the LSQ has become full, causing a stall
system.cpu30.iew.iewSquashCycles                 3240                       # Number of cycles IEW is squashing
system.cpu30.iew.iewUnblockCycles              153287                       # Number of cycles IEW is unblocking
system.cpu30.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu30.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu30.iew.lsq.thread0.forwLoads          24784                       # Number of loads that had data forwarded from stores
system.cpu30.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu30.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu30.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu30.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu30.iew.lsq.thread0.rescheduledLoads        15572                       # Number of loads that were rescheduled
system.cpu30.iew.lsq.thread0.squashedLoads       103103                       # Number of loads squashed
system.cpu30.iew.lsq.thread0.squashedStores        28431                       # Number of stores squashed
system.cpu30.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu30.iew.predictedNotTakenIncorrect          139                       # Number of branches that were predicted not taken incorrectly
system.cpu30.iew.predictedTakenIncorrect            9                       # Number of branches that were predicted taken incorrectly
system.cpu30.iew.wb_consumers                  623291                       # num instructions consuming a value
system.cpu30.iew.wb_count                      637310                       # cumulative count of insts written-back
system.cpu30.iew.wb_fanout                   0.762272                       # average fanout of values written-back
system.cpu30.iew.wb_producers                  475117                       # num instructions producing a value
system.cpu30.iew.wb_rate                     0.175167                       # insts written-back per cycle
system.cpu30.iew.wb_sent                       639354                       # cumulative count of insts sent to commit
system.cpu30.int_regfile_reads                 912104                       # number of integer regfile reads
system.cpu30.int_regfile_writes                419277                       # number of integer regfile writes
system.cpu30.ipc                             0.050257                       # IPC: Instructions Per Cycle
system.cpu30.ipc_total                       0.050257                       # IPC: Total IPC of All Threads
system.cpu30.iq.FU_type_0::No_OpClass              67      0.01%      0.01% # Type of FU issued
system.cpu30.iq.FU_type_0::IntAlu              345647     52.74%     52.75% # Type of FU issued
system.cpu30.iq.FU_type_0::IntMult               9493      1.45%     54.20% # Type of FU issued
system.cpu30.iq.FU_type_0::IntDiv                   7      0.00%     54.20% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatAdd             31062      4.74%     58.94% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCmp                 0      0.00%     58.94% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCvt                 0      0.00%     58.94% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMult                0      0.00%     58.94% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMultAcc             0      0.00%     58.94% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatDiv                 0      0.00%     58.94% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMisc                0      0.00%     58.94% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatSqrt                0      0.00%     58.94% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAdd                  0      0.00%     58.94% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAddAcc               0      0.00%     58.94% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAlu              43014      6.56%     65.51% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCmp                  0      0.00%     65.51% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCvt                  0      0.00%     65.51% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMisc                 0      0.00%     65.51% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMult                 0      0.00%     65.51% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMultAcc              0      0.00%     65.51% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShift                0      0.00%     65.51% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.51% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdDiv                  0      0.00%     65.51% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSqrt                 0      0.00%     65.51% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAdd         21491      3.28%     68.79% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.79% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.79% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCvt         15279      2.33%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMult            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAes                  0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAesMix               0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSha1Hash             0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdPredAlu              0      0.00%     71.12% # Type of FU issued
system.cpu30.iq.FU_type_0::MemRead              99225     15.14%     86.26% # Type of FU issued
system.cpu30.iq.FU_type_0::MemWrite             19048      2.91%     89.17% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMemRead         58667      8.95%     98.12% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMemWrite        12325      1.88%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::total               655325                       # Type of FU issued
system.cpu30.iq.fp_alu_accesses                181845                       # Number of floating point alu accesses
system.cpu30.iq.fp_inst_queue_reads            363683                       # Number of floating instruction queue reads
system.cpu30.iq.fp_inst_queue_wakeup_accesses       164685                       # Number of floating instruction queue wakeup accesses
system.cpu30.iq.fp_inst_queue_writes           374343                       # Number of floating instruction queue writes
system.cpu30.iq.fu_busy_cnt                       217                       # FU busy when requested
system.cpu30.iq.fu_busy_rate                 0.000331                       # FU busy rate (busy events/executed inst)
system.cpu30.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntAlu                   186     85.71%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntMult                    0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntDiv                     0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatAdd                   0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCmp                   0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCvt                   0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMult                  0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMultAcc               0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatDiv                   0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMisc                  0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatSqrt                  0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAdd                    0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAddAcc                 0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAlu                    0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCmp                    0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCvt                    0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMisc                   0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMult                   0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMultAcc                0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShift                  0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShiftAcc               0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdDiv                    0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSqrt                   0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAdd               0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAlu               0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCmp               0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCvt               0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatDiv               0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMisc              0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMult              0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatSqrt              0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdReduceAdd              0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdReduceAlu              0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdReduceCmp              0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAes                    0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAesMix                 0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSha1Hash               0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSha1Hash2              0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSha256Hash             0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSha256Hash2            0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShaSigma2              0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShaSigma3              0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdPredAlu                0      0.00%     85.71% # attempts to use FU when none available
system.cpu30.iq.fu_full::MemRead                   16      7.37%     93.09% # attempts to use FU when none available
system.cpu30.iq.fu_full::MemWrite                   8      3.69%     96.77% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMemRead               3      1.38%     98.16% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMemWrite              4      1.84%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.int_alu_accesses               473630                       # Number of integer alu accesses
system.cpu30.iq.int_inst_queue_reads          4585439                       # Number of integer instruction queue reads
system.cpu30.iq.int_inst_queue_wakeup_accesses       472625                       # Number of integer instruction queue wakeup accesses
system.cpu30.iq.int_inst_queue_writes          733159                       # Number of integer instruction queue writes
system.cpu30.iq.iqInstsAdded                   692407                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu30.iq.iqInstsIssued                  655325                       # Number of instructions issued
system.cpu30.iq.iqNonSpecInstsAdded                22                       # Number of non-speculative instructions added to the IQ
system.cpu30.iq.iqSquashedInstsExamined        415066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu30.iq.iqSquashedInstsIssued               7                       # Number of squashed instructions issued
system.cpu30.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu30.iq.iqSquashedOperandsExamined       157382                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu30.iq.issued_per_cycle::samples      3638253                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::mean       0.180121                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::stdev      0.849579                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::0           3409924     93.72%     93.72% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::1             71878      1.98%     95.70% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::2             58015      1.59%     97.29% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::3             28484      0.78%     98.08% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::4             17915      0.49%     98.57% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::5             21059      0.58%     99.15% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::6             15141      0.42%     99.56% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::7             12532      0.34%     99.91% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::8              3305      0.09%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::total       3638253                       # Number of insts issued each cycle
system.cpu30.iq.rate                         0.180119                       # Inst issue rate
system.cpu30.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu30.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu30.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu30.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu30.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu30.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu30.itb.wrAccesses                     60664                       # TLB accesses on write requests
system.cpu30.itb.wrMisses                          42                       # TLB misses on write requests
system.cpu30.memDep0.conflictingLoads           34357                       # Number of conflicting loads.
system.cpu30.memDep0.conflictingStores          24967                       # Number of conflicting stores.
system.cpu30.memDep0.insertedLoads             155170                       # Number of loads inserted to the mem dependence unit.
system.cpu30.memDep0.insertedStores             40997                       # Number of stores inserted to the mem dependence unit.
system.cpu30.misc_regfile_reads                260501                       # number of misc regfile reads
system.cpu30.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu30.numCycles                        3638294                       # number of cpu cycles simulated
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.quiesceCycles                     213819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu30.rename.BlockCycles                209458                       # Number of cycles rename is blocking
system.cpu30.rename.CommittedMaps              339535                       # Number of HB maps that are committed
system.cpu30.rename.IQFullEvents                   20                       # Number of times rename has blocked due to IQ full
system.cpu30.rename.IdleCycles                  39634                       # Number of cycles rename is idle
system.cpu30.rename.LQFullEvents              3291005                       # Number of times rename has blocked due to LQ full
system.cpu30.rename.ROBFullEvents                  79                       # Number of times rename has blocked due to ROB full
system.cpu30.rename.RenameLookups             1603276                       # Number of register rename lookups that rename has made
system.cpu30.rename.RenamedInsts               693580                       # Number of instructions processed by rename
system.cpu30.rename.RenamedOperands            834679                       # Number of destination operands rename has renamed
system.cpu30.rename.RunCycles                   97195                       # Number of cycles rename is running
system.cpu30.rename.SquashCycles                 3240                       # Number of cycles rename is squashing
system.cpu30.rename.UnblockCycles             3288183                       # Number of cycles rename is unblocking
system.cpu30.rename.UndoneMaps                 495120                       # Number of HB maps that are undone due to squashing
system.cpu30.rename.fp_rename_lookups          272187                       # Number of floating rename lookups
system.cpu30.rename.int_rename_lookups         931713                       # Number of integer rename lookups
system.cpu30.rename.serializeStallCycles          543                       # count of cycles rename stalled for serializing inst
system.cpu30.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu30.rename.skidInsts                   76643                       # count of insts added to the skid buffer
system.cpu30.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu30.rob.rob_reads                    4223864                       # The number of ROB reads
system.cpu30.rob.rob_writes                   1438329                       # The number of ROB writes
system.cpu30.timesIdled                             6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu31.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu31.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu31.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu31.branchPred.BTBLookups              22754                       # Number of BTB lookups
system.cpu31.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu31.branchPred.condIncorrect             112                       # Number of conditional branches incorrect
system.cpu31.branchPred.condPredicted           41331                       # Number of conditional branches predicted
system.cpu31.branchPred.indirectHits            20404                       # Number of indirect target hits.
system.cpu31.branchPred.indirectLookups         22754                       # Number of indirect predictor lookups.
system.cpu31.branchPred.indirectMisses           2350                       # Number of indirect misses.
system.cpu31.branchPred.lookups                 41786                       # Number of BP lookups
system.cpu31.branchPred.usedRAS                   123                       # Number of times the RAS was used to get a target.
system.cpu31.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu31.cc_regfile_reads                  126674                       # number of cc regfile reads
system.cpu31.cc_regfile_writes                 213403                       # number of cc regfile writes
system.cpu31.commit.amos                            0                       # Number of atomic instructions committed
system.cpu31.commit.branchMispredicts             163                       # The number of times a branch was mispredicted
system.cpu31.commit.branches                    22052                       # Number of branches committed
system.cpu31.commit.bw_lim_events               12721                       # number cycles where commit BW limit reached
system.cpu31.commit.commitNonSpecStalls            11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu31.commit.commitSquashedInsts        413814                       # The number of squashed insts skipped by commit
system.cpu31.commit.committedInsts             180424                       # Number of instructions committed
system.cpu31.commit.committedOps               273183                       # Number of ops (including micro ops) committed
system.cpu31.commit.committed_per_cycle::samples      3583971                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::mean     0.076224                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::stdev     0.683298                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::0      3525027     98.36%     98.36% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::1        15135      0.42%     98.78% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::2         3141      0.09%     98.87% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::3         3108      0.09%     98.95% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::4         1884      0.05%     99.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::5        13760      0.38%     99.39% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::6           27      0.00%     99.39% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::7         9168      0.26%     99.65% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::8        12721      0.35%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::total      3583971                       # Number of insts commited each cycle
system.cpu31.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu31.commit.function_calls                 10                       # Number of function calls committed.
system.cpu31.commit.int_insts                  227793                       # Number of committed integer instructions.
system.cpu31.commit.loads                       51716                       # Number of loads committed
system.cpu31.commit.membars                         6                       # Number of memory barriers committed
system.cpu31.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IntAlu         168262     61.59%     61.59% # Class of committed instruction
system.cpu31.commit.op_class_0::IntMult          3127      1.14%     62.74% # Class of committed instruction
system.cpu31.commit.op_class_0::IntDiv              7      0.00%     62.74% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatAdd         9375      3.43%     66.17% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCmp            0      0.00%     66.17% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCvt            0      0.00%     66.17% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMult            0      0.00%     66.17% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMultAcc            0      0.00%     66.17% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatDiv            0      0.00%     66.17% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMisc            0      0.00%     66.17% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatSqrt            0      0.00%     66.17% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAdd             0      0.00%     66.17% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAddAcc            0      0.00%     66.17% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAlu         12500      4.58%     70.75% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCmp             0      0.00%     70.75% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCvt             0      0.00%     70.75% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMisc            0      0.00%     70.75% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMult            0      0.00%     70.75% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMultAcc            0      0.00%     70.75% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShift            0      0.00%     70.75% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShiftAcc            0      0.00%     70.75% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdDiv             0      0.00%     70.75% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSqrt            0      0.00%     70.75% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAdd         9375      3.43%     74.18% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCvt         6250      2.29%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatDiv            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdReduceAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAes             0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAesMix            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSha1Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSha256Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShaSigma2            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShaSigma3            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdPredAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu31.commit.op_class_0::MemRead         36075     13.21%     89.67% # Class of committed instruction
system.cpu31.commit.op_class_0::MemWrite         6302      2.31%     91.98% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMemRead        15641      5.73%     97.71% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMemWrite         6266      2.29%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::total          273183                       # Class of committed instruction
system.cpu31.commit.refs                        64284                       # Number of memory references committed
system.cpu31.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu31.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu31.committedInsts                    180424                       # Number of Instructions Simulated
system.cpu31.committedOps                      273183                       # Number of Ops (including micro ops) Simulated
system.cpu31.cpi                            20.161104                       # CPI: Cycles Per Instruction
system.cpu31.cpi_total                      20.161104                       # CPI: Total CPI of All Threads
system.cpu31.decode.BlockedCycles             3498523                       # Number of cycles decode is blocked
system.cpu31.decode.DecodedInsts               705202                       # Number of instructions handled by decode
system.cpu31.decode.IdleCycles                  33009                       # Number of cycles decode is idle
system.cpu31.decode.RunCycles                   90107                       # Number of cycles decode is running
system.cpu31.decode.SquashCycles                 3274                       # Number of cycles decode is squashing
system.cpu31.decode.UnblockCycles               12532                       # Number of cycles decode is unblocking
system.cpu31.dtb.rdAccesses                    166427                       # TLB accesses on read requests
system.cpu31.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu31.dtb.wrAccesses                     31310                       # TLB accesses on write requests
system.cpu31.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu31.fetch.Branches                     41786                       # Number of branches that fetch encountered
system.cpu31.fetch.CacheLines                   60140                       # Number of cache lines fetched
system.cpu31.fetch.Cycles                     3569857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu31.fetch.IcacheSquashes                  23                       # Number of outstanding Icache misses that were squashed
system.cpu31.fetch.Insts                       588018                       # Number of instructions fetch has processed
system.cpu31.fetch.MiscStallCycles                 53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu31.fetch.PendingTrapStallCycles          316                       # Number of stall cycles due to pending traps
system.cpu31.fetch.SquashCycles                  6548                       # Number of cycles fetch has spent squashing
system.cpu31.fetch.branchRate                0.011487                       # Number of branch fetches per cycle
system.cpu31.fetch.icacheStallCycles            63945                       # Number of cycles fetch is stalled on an Icache miss
system.cpu31.fetch.predictedBranches            20527                       # Number of branches that fetch has predicted taken
system.cpu31.fetch.rate                      0.161652                       # Number of inst fetches per cycle
system.cpu31.fetch.rateDist::samples          3637445                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::mean            0.235294                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::stdev           1.254775                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::0                3491308     95.98%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::1                   7843      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::2                  15451      0.42%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::3                  14441      0.40%     97.02% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::4                   9359      0.26%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::5                  12256      0.34%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::6                   3205      0.09%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::7                  12800      0.35%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::8                  70782      1.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::total            3637445                       # Number of instructions fetched each cycle (Total)
system.cpu31.fp_regfile_reads                  193131                       # number of floating regfile reads
system.cpu31.fp_regfile_writes                 153691                       # number of floating regfile writes
system.cpu31.idleCycles                           102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu31.iew.branchMispredicts                199                       # Number of branch mispredicts detected at execute
system.cpu31.iew.exec_branches                  34855                       # Number of branches executed
system.cpu31.iew.exec_nop                           0                       # number of nop insts executed
system.cpu31.iew.exec_rate                   0.181233                       # Inst execution rate
system.cpu31.iew.exec_refs                     197746                       # number of memory reference insts executed
system.cpu31.iew.exec_stores                    31310                       # Number of stores executed
system.cpu31.iew.exec_swp                           0                       # number of swp insts executed
system.cpu31.iew.iewBlockCycles                 50937                       # Number of cycles IEW is blocking
system.cpu31.iew.iewDispLoadInsts              154590                       # Number of dispatched load instructions
system.cpu31.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu31.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu31.iew.iewDispStoreInsts              40895                       # Number of dispatched store instructions
system.cpu31.iew.iewDispatchedInsts            687158                       # Number of instructions dispatched to IQ
system.cpu31.iew.iewExecLoadInsts              166436                       # Number of load instructions executed
system.cpu31.iew.iewExecSquashedInsts             327                       # Number of squashed instructions skipped in execute
system.cpu31.iew.iewExecutedInsts              659245                       # Number of executed instructions
system.cpu31.iew.iewIQFullEvents                    5                       # Number of times the IQ has become full, causing a stall
system.cpu31.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu31.iew.iewLSQFullEvents              150172                       # Number of times the LSQ has become full, causing a stall
system.cpu31.iew.iewSquashCycles                 3274                       # Number of cycles IEW is squashing
system.cpu31.iew.iewUnblockCycles              150101                       # Number of cycles IEW is unblocking
system.cpu31.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu31.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu31.iew.lsq.thread0.forwLoads          24766                       # Number of loads that had data forwarded from stores
system.cpu31.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu31.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu31.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu31.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu31.iew.lsq.thread0.rescheduledLoads        24839                       # Number of loads that were rescheduled
system.cpu31.iew.lsq.thread0.squashedLoads       102872                       # Number of loads squashed
system.cpu31.iew.lsq.thread0.squashedStores        28327                       # Number of stores squashed
system.cpu31.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu31.iew.predictedNotTakenIncorrect          197                       # Number of branches that were predicted not taken incorrectly
system.cpu31.iew.predictedTakenIncorrect            2                       # Number of branches that were predicted taken incorrectly
system.cpu31.iew.wb_consumers                  618433                       # num instructions consuming a value
system.cpu31.iew.wb_count                      632240                       # cumulative count of insts written-back
system.cpu31.iew.wb_fanout                   0.762129                       # average fanout of values written-back
system.cpu31.iew.wb_producers                  471326                       # num instructions producing a value
system.cpu31.iew.wb_rate                     0.173809                       # insts written-back per cycle
system.cpu31.iew.wb_sent                       634285                       # cumulative count of insts sent to commit
system.cpu31.int_regfile_reads                 925322                       # number of integer regfile reads
system.cpu31.int_regfile_writes                415712                       # number of integer regfile writes
system.cpu31.ipc                             0.049600                       # IPC: Instructions Per Cycle
system.cpu31.ipc_total                       0.049600                       # IPC: Total IPC of All Threads
system.cpu31.iq.FU_type_0::No_OpClass              71      0.01%      0.01% # Type of FU issued
system.cpu31.iq.FU_type_0::IntAlu              341512     51.78%     51.79% # Type of FU issued
system.cpu31.iq.FU_type_0::IntMult               9466      1.44%     53.22% # Type of FU issued
system.cpu31.iq.FU_type_0::IntDiv                   7      0.00%     53.22% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatAdd             30978      4.70%     57.92% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCmp                 0      0.00%     57.92% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCvt                 0      0.00%     57.92% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMult                0      0.00%     57.92% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMultAcc             0      0.00%     57.92% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatDiv                 0      0.00%     57.92% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMisc                0      0.00%     57.92% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatSqrt                0      0.00%     57.92% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAdd                  0      0.00%     57.92% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAddAcc               0      0.00%     57.92% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAlu              42940      6.51%     64.43% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCmp                  0      0.00%     64.43% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCvt                  0      0.00%     64.43% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMisc                 0      0.00%     64.43% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMult                 0      0.00%     64.43% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMultAcc              0      0.00%     64.43% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShift                0      0.00%     64.43% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShiftAcc             0      0.00%     64.43% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdDiv                  0      0.00%     64.43% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSqrt                 0      0.00%     64.43% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAdd         21472      3.26%     67.69% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.69% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.69% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCvt         15261      2.31%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMult            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAes                  0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAesMix               0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdPredAlu              0      0.00%     70.00% # Type of FU issued
system.cpu31.iq.FU_type_0::MemRead              98707     14.97%     84.97% # Type of FU issued
system.cpu31.iq.FU_type_0::MemWrite             19001      2.88%     87.85% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMemRead         67846     10.29%     98.13% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMemWrite        12316      1.87%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::total               659577                       # Type of FU issued
system.cpu31.iq.fp_alu_accesses                190820                       # Number of floating point alu accesses
system.cpu31.iq.fp_inst_queue_reads            381635                       # Number of floating instruction queue reads
system.cpu31.iq.fp_inst_queue_wakeup_accesses       164311                       # Number of floating instruction queue wakeup accesses
system.cpu31.iq.fp_inst_queue_writes           373281                       # Number of floating instruction queue writes
system.cpu31.iq.fu_busy_cnt                       206                       # FU busy when requested
system.cpu31.iq.fu_busy_rate                 0.000312                       # FU busy rate (busy events/executed inst)
system.cpu31.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntAlu                   187     90.78%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntMult                    0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntDiv                     0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatAdd                   0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCmp                   0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCvt                   0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMult                  0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMultAcc               0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatDiv                   0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMisc                  0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatSqrt                  0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAdd                    0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAddAcc                 0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAlu                    0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCmp                    0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCvt                    0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMisc                   0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMult                   0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMultAcc                0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShift                  0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShiftAcc               0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdDiv                    0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSqrt                   0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAdd               0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAlu               0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCmp               0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCvt               0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatDiv               0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMisc              0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMult              0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatSqrt              0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdReduceAdd              0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdReduceAlu              0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdReduceCmp              0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAes                    0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAesMix                 0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSha1Hash               0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSha1Hash2              0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSha256Hash             0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSha256Hash2            0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShaSigma2              0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShaSigma3              0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdPredAlu                0      0.00%     90.78% # attempts to use FU when none available
system.cpu31.iq.fu_full::MemRead                    8      3.88%     94.66% # attempts to use FU when none available
system.cpu31.iq.fu_full::MemWrite                   4      1.94%     96.60% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMemRead               3      1.46%     98.06% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMemWrite              4      1.94%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.int_alu_accesses               468892                       # Number of integer alu accesses
system.cpu31.iq.int_inst_queue_reads          4575180                       # Number of integer instruction queue reads
system.cpu31.iq.int_inst_queue_wakeup_accesses       467929                       # Number of integer instruction queue wakeup accesses
system.cpu31.iq.int_inst_queue_writes          727844                       # Number of integer instruction queue writes
system.cpu31.iq.iqInstsAdded                   687135                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu31.iq.iqInstsIssued                  659577                       # Number of instructions issued
system.cpu31.iq.iqNonSpecInstsAdded                23                       # Number of non-speculative instructions added to the IQ
system.cpu31.iq.iqSquashedInstsExamined        413961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu31.iq.iqSquashedInstsIssued              15                       # Number of squashed instructions issued
system.cpu31.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu31.iq.iqSquashedOperandsExamined       156972                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu31.iq.issued_per_cycle::samples      3637445                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::mean       0.181330                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::stdev      0.844786                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::0           3407318     93.67%     93.67% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::1             71526      1.97%     95.64% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::2             54963      1.51%     97.15% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::3             34402      0.95%     98.10% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::4             17675      0.49%     98.58% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::5             20994      0.58%     99.16% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::6             14940      0.41%     99.57% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::7             15407      0.42%     99.99% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::8               220      0.01%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::total       3637445                       # Number of insts issued each cycle
system.cpu31.iq.rate                         0.181325                       # Inst issue rate
system.cpu31.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu31.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu31.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu31.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu31.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu31.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu31.itb.wrAccesses                     60195                       # TLB accesses on write requests
system.cpu31.itb.wrMisses                          64                       # TLB misses on write requests
system.cpu31.memDep0.conflictingLoads           28026                       # Number of conflicting loads.
system.cpu31.memDep0.conflictingStores          24906                       # Number of conflicting stores.
system.cpu31.memDep0.insertedLoads             154590                       # Number of loads inserted to the mem dependence unit.
system.cpu31.memDep0.insertedStores             40895                       # Number of stores inserted to the mem dependence unit.
system.cpu31.misc_regfile_reads                267530                       # number of misc regfile reads
system.cpu31.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu31.numCycles                        3637547                       # number of cpu cycles simulated
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.quiesceCycles                     214566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu31.rename.BlockCycles                209369                       # Number of cycles rename is blocking
system.cpu31.rename.CommittedMaps              334326                       # Number of HB maps that are committed
system.cpu31.rename.IQFullEvents                   21                       # Number of times rename has blocked due to IQ full
system.cpu31.rename.IdleCycles                  39434                       # Number of cycles rename is idle
system.cpu31.rename.LQFullEvents              3291458                       # Number of times rename has blocked due to LQ full
system.cpu31.rename.ROBFullEvents                 145                       # Number of times rename has blocked due to ROB full
system.cpu31.rename.RenameLookups             1591777                       # Number of register rename lookups that rename has made
system.cpu31.rename.RenamedInsts               688572                       # Number of instructions processed by rename
system.cpu31.rename.RenamedOperands            828293                       # Number of destination operands rename has renamed
system.cpu31.rename.RunCycles                   96189                       # Number of cycles rename is running
system.cpu31.rename.SquashCycles                 3274                       # Number of cycles rename is squashing
system.cpu31.rename.UnblockCycles             3288652                       # Number of cycles rename is unblocking
system.cpu31.rename.UndoneMaps                 493943                       # Number of HB maps that are undone due to squashing
system.cpu31.rename.fp_rename_lookups          271556                       # Number of floating rename lookups
system.cpu31.rename.int_rename_lookups         926463                       # Number of integer rename lookups
system.cpu31.rename.serializeStallCycles          527                       # count of cycles rename stalled for serializing inst
system.cpu31.rename.serializingInsts                5                       # count of serializing insts renamed
system.cpu31.rename.skidInsts                   76374                       # count of insts added to the skid buffer
system.cpu31.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.cpu31.rob.rob_reads                    4217895                       # The number of ROB reads
system.cpu31.rob.rob_writes                   1427485                       # The number of ROB writes
system.cpu31.timesIdled                             6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.ruby.Directory_Controller.Fetch           2293      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2293      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2293      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         2293      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples      2142541                      
system.ruby.IFETCH.hit_latency_hist_seqr |     2142541    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total      2142541                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           16                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          159                      
system.ruby.IFETCH.latency_hist_seqr::samples      2145089                      
system.ruby.IFETCH.latency_hist_seqr::mean     0.000069                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.101051                      
system.ruby.IFETCH.latency_hist_seqr     |     2145088    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total      2145089                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           16                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          159                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         2548                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean     0.058085                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev     2.931987                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2547     99.96%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         2548                      
system.ruby.L1Cache_Controller.Ack       |        4369      2.17%      2.17% |        4320      2.15%      4.32% |        6698      3.33%      7.65% |        6404      3.18%     10.83% |        6252      3.11%     13.94% |        6397      3.18%     17.12% |        6260      3.11%     20.24% |        6387      3.18%     23.41% |        6271      3.12%     26.53% |        6475      3.22%     29.75% |        6259      3.11%     32.86% |        7080      3.52%     36.38% |        5667      2.82%     39.20% |        6465      3.21%     42.41% |        6881      3.42%     45.83% |        6703      3.33%     49.17% |        6403      3.18%     52.35% |        6199      3.08%     55.43% |        6638      3.30%     58.73% |        6148      3.06%     61.79% |        5778      2.87%     64.66% |        5931      2.95%     67.61% |        6723      3.34%     70.95% |        7202      3.58%     74.53% |        6990      3.48%     78.01% |        6105      3.04%     81.04% |        6350      3.16%     84.20% |        6355      3.16%     87.36% |        5949      2.96%     90.32% |        6306      3.14%     93.45% |        6798      3.38%     96.83% |        6370      3.17%    100.00%
system.ruby.L1Cache_Controller.Ack::total       201133                      
system.ruby.L1Cache_Controller.Ack_all   |        2818      1.96%      1.96% |        2938      2.05%      4.01% |        4767      3.32%      7.33% |        4866      3.39%     10.71% |        4710      3.28%     13.99% |        4784      3.33%     17.32% |        4480      3.12%     20.44% |        4783      3.33%     23.77% |        4711      3.28%     27.05% |        4823      3.36%     30.41% |        4719      3.28%     33.69% |        4740      3.30%     36.99% |        4018      2.80%     39.79% |        4797      3.34%     43.13% |        4750      3.31%     46.43% |        4422      3.08%     49.51% |        4619      3.22%     52.73% |        4335      3.02%     55.75% |        4376      3.05%     58.79% |        4666      3.25%     62.04% |        4134      2.88%     64.92% |        4223      2.94%     67.86% |        4804      3.34%     71.20% |        4808      3.35%     74.55% |        4769      3.32%     77.87% |        4543      3.16%     81.03% |        4650      3.24%     84.27% |        4633      3.23%     87.49% |        4219      2.94%     90.43% |        4550      3.17%     93.60% |        4598      3.20%     96.80% |        4601      3.20%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total       143654                      
system.ruby.L1Cache_Controller.Data      |        1362      2.45%      2.45% |        1403      2.52%      4.97% |        1744      3.14%      8.11% |        1799      3.24%     11.35% |        1770      3.18%     14.53% |        1778      3.20%     17.73% |        1738      3.13%     20.86% |        1750      3.15%     24.01% |        1749      3.15%     27.15% |        1783      3.21%     30.36% |        1755      3.16%     33.52% |        1760      3.17%     36.69% |        1749      3.15%     39.83% |        1744      3.14%     42.97% |        1800      3.24%     46.21% |        1840      3.31%     49.52% |        1773      3.19%     52.71% |        1756      3.16%     55.87% |        1832      3.30%     59.16% |        1718      3.09%     62.25% |        1710      3.08%     65.33% |        1776      3.20%     68.53% |        1736      3.12%     71.65% |        1737      3.12%     74.77% |        1790      3.22%     77.99% |        1764      3.17%     81.17% |        1762      3.17%     84.34% |        1759      3.16%     87.50% |        1733      3.12%     90.62% |        1725      3.10%     93.72% |        1749      3.15%     96.87% |        1740      3.13%    100.00%
system.ruby.L1Cache_Controller.Data::total        55584                      
system.ruby.L1Cache_Controller.DataS_fromL1 |        2950      1.97%      1.97% |        3049      2.04%      4.01% |        4995      3.34%      7.34% |        5020      3.35%     10.70% |        4890      3.27%     13.96% |        4941      3.30%     17.26% |        4696      3.14%     20.40% |        4974      3.32%     23.72% |        4888      3.26%     26.99% |        4997      3.34%     30.32% |        4914      3.28%     33.61% |        4955      3.31%     36.92% |        4229      2.82%     39.74% |        5012      3.35%     43.09% |        4950      3.31%     46.40% |        4714      3.15%     49.54% |        4617      3.08%     52.63% |        4579      3.06%     55.69% |        4691      3.13%     58.82% |        4864      3.25%     62.07% |        4376      2.92%     64.99% |        4462      2.98%     67.97% |        5007      3.34%     71.32% |        5005      3.34%     74.66% |        4808      3.21%     77.87% |        4725      3.16%     81.03% |        4827      3.22%     84.25% |        4823      3.22%     87.47% |        4416      2.95%     90.42% |        4760      3.18%     93.60% |        4791      3.20%     96.80% |        4787      3.20%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total       149712                      
system.ruby.L1Cache_Controller.Data_Exclusive |         192     86.49%     86.49% |           0      0.00%     86.49% |           1      0.45%     86.94% |           1      0.45%     87.39% |           1      0.45%     87.84% |           1      0.45%     88.29% |           1      0.45%     88.74% |           1      0.45%     89.19% |           1      0.45%     89.64% |           1      0.45%     90.09% |           1      0.45%     90.54% |           1      0.45%     90.99% |           1      0.45%     91.44% |           1      0.45%     91.89% |           1      0.45%     92.34% |           1      0.45%     92.79% |           1      0.45%     93.24% |           1      0.45%     93.69% |           1      0.45%     94.14% |           1      0.45%     94.59% |           1      0.45%     95.05% |           1      0.45%     95.50% |           1      0.45%     95.95% |           1      0.45%     96.40% |           1      0.45%     96.85% |           1      0.45%     97.30% |           1      0.45%     97.75% |           1      0.45%     98.20% |           1      0.45%     98.65% |           1      0.45%     99.10% |           1      0.45%     99.55% |           1      0.45%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          222                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6151      5.87%      5.87% |        4198      4.01%      9.87% |        2811      2.68%     12.56% |        2669      2.55%     15.10% |        2956      2.82%     17.92% |        2837      2.71%     20.63% |        3388      3.23%     23.86% |        2798      2.67%     26.53% |        2950      2.81%     29.35% |        2739      2.61%     31.96% |        2927      2.79%     34.75% |        2869      2.74%     37.49% |        4309      4.11%     41.60% |        2753      2.63%     44.23% |        2870      2.74%     46.96% |        3597      3.43%     50.40% |        3325      3.17%     53.57% |        3640      3.47%     57.04% |        3664      3.50%     60.54% |        3026      2.89%     63.42% |        4048      3.86%     67.29% |        3873      3.70%     70.98% |        2743      2.62%     73.60% |        2743      2.62%     76.22% |        2979      2.84%     79.06% |        3295      3.14%     82.20% |        2912      2.78%     84.98% |        2922      2.79%     87.77% |        3757      3.58%     91.35% |        3082      2.94%     94.29% |        3004      2.87%     97.16% |        2978      2.84%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       104813                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.E.L1_Replacement |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total            9                      
system.ruby.L1Cache_Controller.E.Load    |        2423    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         2423                      
system.ruby.L1Cache_Controller.E.Store   |          55     64.71%     64.71% |           0      0.00%     64.71% |           1      1.18%     65.88% |           1      1.18%     67.06% |           1      1.18%     68.24% |           1      1.18%     69.41% |           1      1.18%     70.59% |           1      1.18%     71.76% |           1      1.18%     72.94% |           1      1.18%     74.12% |           1      1.18%     75.29% |           1      1.18%     76.47% |           1      1.18%     77.65% |           1      1.18%     78.82% |           1      1.18%     80.00% |           1      1.18%     81.18% |           1      1.18%     82.35% |           1      1.18%     83.53% |           1      1.18%     84.71% |           1      1.18%     85.88% |           1      1.18%     87.06% |           1      1.18%     88.24% |           1      1.18%     89.41% |           1      1.18%     90.59% |           1      1.18%     91.76% |           1      1.18%     92.94% |           1      1.18%     94.12% |           1      1.18%     95.29% |           1      1.18%     96.47% |           1      1.18%     97.65% |           1      1.18%     98.82% |           1      1.18%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           85                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        3351      2.24%      2.24% |        3118      2.08%      4.32% |        4740      3.17%      7.49% |        4972      3.32%     10.81% |        4922      3.29%     14.10% |        4974      3.32%     17.42% |        4885      3.26%     20.68% |        4959      3.31%     23.99% |        4907      3.28%     27.27% |        4887      3.26%     30.54% |        5002      3.34%     33.88% |        4380      2.93%     36.80% |        4735      3.16%     39.96% |        5033      3.36%     43.33% |        4499      3.01%     46.33% |        4237      2.83%     49.16% |        4975      3.32%     52.48% |        4933      3.29%     55.78% |        4282      2.86%     58.64% |        4997      3.34%     61.98% |        5001      3.34%     65.32% |        4983      3.33%     68.65% |        4690      3.13%     71.78% |        4213      2.81%     74.59% |        4614      3.08%     77.68% |        5006      3.34%     81.02% |        4852      3.24%     84.26% |        4793      3.20%     87.46% |        4834      3.23%     90.69% |        4821      3.22%     93.91% |        4397      2.94%     96.85% |        4720      3.15%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total       149712                      
system.ruby.L1Cache_Controller.Fwd_GETX  |        2676      5.39%      5.39% |        2739      5.52%     10.92% |        1514      3.05%     13.97% |        1280      2.58%     16.55% |        1331      2.68%     19.23% |        1279      2.58%     21.81% |        1368      2.76%     24.57% |        1295      2.61%     27.18% |        1345      2.71%     29.89% |        1365      2.75%     32.64% |        1253      2.53%     35.16% |        1871      3.77%     38.94% |        1517      3.06%     41.99% |        1221      2.46%     44.45% |        1755      3.54%     47.99% |        2016      4.06%     52.06% |        1279      2.58%     54.63% |        1320      2.66%     57.29% |        1970      3.97%     61.27% |        1256      2.53%     63.80% |        1252      2.52%     66.32% |        1270      2.56%     68.88% |        1562      3.15%     72.03% |        2039      4.11%     76.14% |        1638      3.30%     79.44% |        1246      2.51%     81.95% |        1374      2.77%     84.72% |        1434      2.89%     87.61% |        1393      2.81%     90.42% |        1410      2.84%     93.26% |        1837      3.70%     96.97% |        1505      3.03%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total        49610                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           34                      
system.ruby.L1Cache_Controller.I.Load    |        4161      2.13%      2.13% |        4256      2.18%      4.32% |        6250      3.21%      7.52% |        6233      3.20%     10.72% |        6234      3.20%     13.92% |        6240      3.20%     17.12% |        6240      3.20%     20.32% |        6227      3.19%     23.51% |        6227      3.19%     26.71% |        6236      3.20%     29.91% |        6236      3.20%     33.11% |        6242      3.20%     36.31% |        6235      3.20%     39.51% |        6239      3.20%     42.71% |        6245      3.20%     45.91% |        6411      3.29%     49.20% |        6237      3.20%     52.40% |        6230      3.20%     55.59% |        6410      3.29%     58.88% |        6232      3.20%     62.08% |        6236      3.20%     65.28% |        6236      3.20%     68.48% |        6232      3.20%     71.67% |        6235      3.20%     74.87% |        6233      3.20%     78.07% |        6240      3.20%     81.27% |        6094      3.13%     84.39% |        6080      3.12%     87.51% |        6095      3.13%     90.64% |        6092      3.12%     93.76% |        6089      3.12%     96.89% |        6068      3.11%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       194951                      
system.ruby.L1Cache_Controller.I.Store   |        2848      5.86%      5.86% |        2761      5.68%     11.54% |        1267      2.61%     14.14% |        1218      2.51%     16.65% |        1344      2.76%     19.41% |        1294      2.66%     22.07% |        1526      3.14%     25.21% |        1275      2.62%     27.83% |        1366      2.81%     30.64% |        1268      2.61%     33.25% |        1317      2.71%     35.96% |        1303      2.68%     38.64% |        1768      3.64%     42.28% |        1225      2.52%     44.80% |        1302      2.68%     47.47% |        1698      3.49%     50.97% |        1446      2.97%     53.94% |        1667      3.43%     57.37% |        1751      3.60%     60.97% |        1371      2.82%     63.79% |        1830      3.76%     67.55% |        1582      3.25%     70.81% |        1243      2.56%     73.36% |        1237      2.54%     75.91% |        1270      2.61%     78.52% |        1519      3.12%     81.64% |        1388      2.85%     84.50% |        1405      2.89%     87.39% |        1801      3.70%     91.09% |        1459      3.00%     94.09% |        1443      2.97%     97.06% |        1429      2.94%    100.00%
system.ruby.L1Cache_Controller.I.Store::total        48621                      
system.ruby.L1Cache_Controller.IM.Ack    |        1042      3.97%      3.97% |         898      3.42%      7.39% |         884      3.37%     10.76% |         708      2.70%     13.45% |         676      2.58%     16.03% |         769      2.93%     18.96% |         919      3.50%     22.46% |         751      2.86%     25.32% |         682      2.60%     27.92% |         764      2.91%     30.83% |         737      2.81%     33.64% |         958      3.65%     37.28% |         618      2.35%     39.64% |         901      3.43%     43.07% |         723      2.75%     45.83% |         771      2.94%     48.76% |         778      2.96%     51.73% |         990      3.77%     55.50% |         780      2.97%     58.47% |         714      2.72%     61.19% |         898      3.42%     64.61% |         812      3.09%     67.70% |         831      3.17%     70.87% |         741      2.82%     73.69% |         834      3.18%     76.87% |         767      2.92%     79.79% |         858      3.27%     83.06% |         872      3.32%     86.38% |         934      3.56%     89.94% |         885      3.37%     93.31% |         906      3.45%     96.76% |         851      3.24%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total        26252                      
system.ruby.L1Cache_Controller.IM.Data   |        1362      2.45%      2.45% |        1403      2.52%      4.97% |        1744      3.14%      8.11% |        1799      3.24%     11.35% |        1770      3.18%     14.53% |        1778      3.20%     17.73% |        1738      3.13%     20.86% |        1750      3.15%     24.01% |        1749      3.15%     27.15% |        1783      3.21%     30.36% |        1755      3.16%     33.52% |        1760      3.17%     36.69% |        1749      3.15%     39.83% |        1744      3.14%     42.97% |        1800      3.24%     46.21% |        1840      3.31%     49.52% |        1773      3.19%     52.71% |        1756      3.16%     55.87% |        1832      3.30%     59.16% |        1718      3.09%     62.25% |        1710      3.08%     65.33% |        1776      3.20%     68.53% |        1736      3.12%     71.65% |        1737      3.12%     74.77% |        1790      3.22%     77.99% |        1764      3.17%     81.17% |        1762      3.17%     84.34% |        1759      3.16%     87.50% |        1733      3.12%     90.62% |        1725      3.10%     93.72% |        1749      3.15%     96.87% |        1740      3.13%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total        55584                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3658      6.49%      6.49% |        2929      5.20%     11.68% |        1495      2.65%     14.33% |        1394      2.47%     16.81% |        1551      2.75%     19.56% |        1477      2.62%     22.18% |        1782      3.16%     25.34% |        1481      2.63%     27.97% |        1549      2.75%     30.71% |        1438      2.55%     33.26% |        1544      2.74%     36.00% |        1520      2.70%     38.70% |        2242      3.98%     42.67% |        1465      2.60%     45.27% |        1513      2.68%     47.96% |        1839      3.26%     51.22% |        1643      2.91%     54.13% |        1927      3.42%     57.55% |        1884      3.34%     60.89% |        1596      2.83%     63.72% |        2127      3.77%     67.49% |        2038      3.61%     71.11% |        1456      2.58%     73.69% |        1452      2.58%     76.27% |        1492      2.65%     78.91% |        1718      3.05%     81.96% |        1584      2.81%     84.77% |        1603      2.84%     87.61% |        2017      3.58%     91.19% |        1689      3.00%     94.19% |        1644      2.92%     97.10% |        1634      2.90%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        56381                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        2950      1.97%      1.97% |        3049      2.04%      4.01% |        4995      3.34%      7.34% |        5020      3.35%     10.70% |        4890      3.27%     13.96% |        4941      3.30%     17.26% |        4696      3.14%     20.40% |        4974      3.32%     23.72% |        4888      3.26%     26.99% |        4997      3.34%     30.32% |        4914      3.28%     33.61% |        4955      3.31%     36.92% |        4229      2.82%     39.74% |        5012      3.35%     43.09% |        4950      3.31%     46.40% |        4714      3.15%     49.54% |        4617      3.08%     52.63% |        4579      3.06%     55.69% |        4691      3.13%     58.82% |        4864      3.25%     62.07% |        4376      2.92%     64.99% |        4462      2.98%     67.97% |        5007      3.34%     71.32% |        5005      3.34%     74.66% |        4808      3.21%     77.87% |        4725      3.16%     81.03% |        4827      3.22%     84.25% |        4823      3.22%     87.47% |        4416      2.95%     90.42% |        4760      3.18%     93.60% |        4791      3.20%     96.80% |        4787      3.20%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total       149712                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         192     86.49%     86.49% |           0      0.00%     86.49% |           1      0.45%     86.94% |           1      0.45%     87.39% |           1      0.45%     87.84% |           1      0.45%     88.29% |           1      0.45%     88.74% |           1      0.45%     89.19% |           1      0.45%     89.64% |           1      0.45%     90.09% |           1      0.45%     90.54% |           1      0.45%     90.99% |           1      0.45%     91.44% |           1      0.45%     91.89% |           1      0.45%     92.34% |           1      0.45%     92.79% |           1      0.45%     93.24% |           1      0.45%     93.69% |           1      0.45%     94.14% |           1      0.45%     94.59% |           1      0.45%     95.05% |           1      0.45%     95.50% |           1      0.45%     95.95% |           1      0.45%     96.40% |           1      0.45%     96.85% |           1      0.45%     97.30% |           1      0.45%     97.75% |           1      0.45%     98.20% |           1      0.45%     98.65% |           1      0.45%     99.10% |           1      0.45%     99.55% |           1      0.45%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          222                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1395     11.78%     11.78% |         145      1.22%     13.00% |         190      1.60%     14.61% |         150      1.27%     15.87% |         248      2.09%     17.97% |         225      1.90%     19.87% |         442      3.73%     23.60% |         177      1.49%     25.09% |         238      2.01%     27.10% |         165      1.39%     28.50% |         222      1.87%     30.37% |         222      1.87%     32.25% |         747      6.31%     38.55% |         161      1.36%     39.91% |         245      2.07%     41.98% |         637      5.38%     47.36% |         539      4.55%     51.91% |         576      4.86%     56.78% |         654      5.52%     62.30% |         263      2.22%     64.52% |         780      6.59%     71.11% |         609      5.14%     76.25% |         154      1.30%     77.55% |         139      1.17%     78.72% |         379      3.20%     81.92% |         439      3.71%     85.63% |         204      1.72%     87.35% |         199      1.68%     89.03% |         615      5.19%     94.22% |         254      2.14%     96.37% |         222      1.87%     98.24% |         208      1.76%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        11843                      
system.ruby.L1Cache_Controller.IS.Inv    |        1098      3.00%      3.00% |        1124      3.07%      6.07% |        1126      3.08%      9.15% |        1125      3.07%     12.22% |        1157      3.16%     15.39% |        1135      3.10%     18.49% |        1164      3.18%     21.67% |        1140      3.12%     24.79% |        1163      3.18%     27.96% |        1136      3.10%     31.07% |        1161      3.17%     34.24% |        1127      3.08%     37.32% |        1320      3.61%     40.93% |        1127      3.08%     44.01% |        1112      3.04%     47.05% |        1121      3.06%     50.11% |        1143      3.12%     53.24% |        1137      3.11%     56.34% |        1126      3.08%     59.42% |        1167      3.19%     62.61% |        1141      3.12%     65.73% |        1226      3.35%     69.08% |        1133      3.10%     72.18% |        1152      3.15%     75.33% |        1108      3.03%     78.35% |        1138      3.11%     81.46% |        1124      3.07%     84.54% |        1120      3.06%     87.60% |        1125      3.07%     90.67% |        1139      3.11%     93.79% |        1138      3.11%     96.90% |        1136      3.10%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total        36589                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |        1098      3.00%      3.00% |        1124      3.07%      6.07% |        1126      3.08%      9.15% |        1125      3.07%     12.22% |        1157      3.16%     15.39% |        1135      3.10%     18.49% |        1164      3.18%     21.67% |        1140      3.12%     24.79% |        1163      3.18%     27.96% |        1136      3.10%     31.07% |        1161      3.17%     34.24% |        1127      3.08%     37.32% |        1320      3.61%     40.93% |        1127      3.08%     44.01% |        1112      3.04%     47.05% |        1121      3.06%     50.11% |        1143      3.12%     53.24% |        1137      3.11%     56.34% |        1126      3.08%     59.42% |        1167      3.19%     62.61% |        1141      3.12%     65.73% |        1226      3.35%     69.08% |        1133      3.10%     72.18% |        1152      3.15%     75.33% |        1108      3.03%     78.35% |        1138      3.11%     81.46% |        1124      3.07%     84.54% |        1120      3.06%     87.60% |        1125      3.07%     90.67% |        1139      3.11%     93.79% |        1138      3.11%     96.90% |        1136      3.10%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total        36589                      
system.ruby.L1Cache_Controller.Ifetch    |       68416      3.19%      3.19% |       69160      3.22%      6.41% |       72589      3.38%      9.80% |       71824      3.35%     13.15% |       71779      3.35%     16.49% |       71195      3.32%     19.81% |       71579      3.34%     23.15% |       70275      3.28%     26.42% |       70120      3.27%     29.69% |       69219      3.23%     32.92% |       68983      3.22%     36.14% |       68861      3.21%     39.35% |       69643      3.25%     42.59% |       67472      3.15%     45.74% |       67428      3.14%     48.88% |       69587      3.24%     52.12% |       67164      3.13%     55.26% |       68660      3.20%     58.46% |       68366      3.19%     61.64% |       65733      3.06%     64.71% |       67618      3.15%     67.86% |       65537      3.06%     70.92% |       63819      2.98%     73.89% |       63442      2.96%     76.85% |       63356      2.95%     79.80% |       63760      2.97%     82.77% |       61999      2.89%     85.66% |       61598      2.87%     88.54% |       63746      2.97%     91.51% |       61401      2.86%     94.37% |       60630      2.83%     97.20% |       60139      2.80%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      2145098                      
system.ruby.L1Cache_Controller.Inv       |        5964      2.32%      2.32% |        5847      2.28%      4.60% |        7974      3.11%      7.71% |        8145      3.17%     10.88% |        8223      3.20%     14.08% |        8215      3.20%     17.28% |        8390      3.27%     20.55% |        8158      3.18%     23.73% |        8179      3.19%     26.91% |        8090      3.15%     30.07% |        8281      3.23%     33.29% |        7649      2.98%     36.27% |        8708      3.39%     39.66% |        8226      3.20%     42.87% |        7801      3.04%     45.91% |        8073      3.14%     49.05% |        8373      3.26%     52.31% |        8591      3.35%     55.66% |        8155      3.18%     58.84% |        8288      3.23%     62.06% |        8820      3.44%     65.50% |        8779      3.42%     68.92% |        7861      3.06%     71.98% |        7384      2.88%     74.86% |        7875      3.07%     77.93% |        8474      3.30%     81.23% |        8065      3.14%     84.37% |        8006      3.12%     87.49% |        8450      3.29%     90.78% |        8095      3.15%     93.93% |        7644      2.98%     96.91% |        7934      3.09%    100.00%
system.ruby.L1Cache_Controller.Inv::total       256717                      
system.ruby.L1Cache_Controller.L1_Replacement |         326    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          326                      
system.ruby.L1Cache_Controller.Load      |      196045      6.69%      6.69% |      177261      6.04%     12.73% |       86916      2.96%     15.69% |       86212      2.94%     18.63% |       86702      2.96%     21.59% |       85949      2.93%     24.52% |       86951      2.97%     27.49% |       85230      2.91%     30.39% |       86132      2.94%     33.33% |       84906      2.90%     36.23% |       85100      2.90%     39.13% |       84826      2.89%     42.02% |       86238      2.94%     44.96% |       84180      2.87%     47.83% |       84049      2.87%     50.70% |       86352      2.94%     53.64% |       84262      2.87%     56.52% |       85688      2.92%     59.44% |       86766      2.96%     62.40% |       83319      2.84%     65.24% |       85800      2.93%     68.17% |       83716      2.85%     71.02% |       82444      2.81%     73.83% |       82083      2.80%     76.63% |       82024      2.80%     79.43% |       82671      2.82%     82.25% |       86848      2.96%     85.21% |       86424      2.95%     88.16% |       88356      3.01%     91.17% |       86964      2.97%     94.13% |       86276      2.94%     97.08% |       85714      2.92%    100.00%
system.ruby.L1Cache_Controller.Load::total      2932404                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |        3349      2.24%      2.24% |        3118      2.08%      4.32% |        4740      3.17%      7.49% |        4972      3.32%     10.81% |        4922      3.29%     14.09% |        4974      3.32%     17.42% |        4885      3.26%     20.68% |        4959      3.31%     23.99% |        4907      3.28%     27.27% |        4887      3.26%     30.53% |        5002      3.34%     33.88% |        4380      2.93%     36.80% |        4735      3.16%     39.96% |        5033      3.36%     43.33% |        4499      3.01%     46.33% |        4237      2.83%     49.16% |        4975      3.32%     52.48% |        4933      3.30%     55.78% |        4282      2.86%     58.64% |        4997      3.34%     61.98% |        5001      3.34%     65.32% |        4983      3.33%     68.65% |        4690      3.13%     71.78% |        4213      2.81%     74.59% |        4614      3.08%     77.67% |        5006      3.34%     81.02% |        4852      3.24%     84.26% |        4793      3.20%     87.46% |        4834      3.23%     90.69% |        4821      3.22%     93.91% |        4397      2.94%     96.85% |        4720      3.15%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total       149710                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |        2676      5.39%      5.39% |        2739      5.52%     10.92% |        1514      3.05%     13.97% |        1280      2.58%     16.55% |        1331      2.68%     19.23% |        1279      2.58%     21.81% |        1368      2.76%     24.57% |        1295      2.61%     27.18% |        1345      2.71%     29.89% |        1365      2.75%     32.64% |        1253      2.53%     35.16% |        1871      3.77%     38.94% |        1517      3.06%     41.99% |        1221      2.46%     44.45% |        1755      3.54%     47.99% |        2016      4.06%     52.06% |        1279      2.58%     54.63% |        1320      2.66%     57.29% |        1970      3.97%     61.27% |        1256      2.53%     63.80% |        1252      2.52%     66.32% |        1270      2.56%     68.88% |        1562      3.15%     72.03% |        2039      4.11%     76.14% |        1638      3.30%     79.44% |        1246      2.51%     81.95% |        1374      2.77%     84.72% |        1434      2.89%     87.61% |        1393      2.81%     90.42% |        1410      2.84%     93.26% |        1837      3.70%     96.97% |        1505      3.03%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total        49610                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           18                      
system.ruby.L1Cache_Controller.M.Load    |       89508      3.83%      3.83% |       66750      2.86%      6.68% |       72174      3.09%      9.77% |       71965      3.08%     12.85% |       72486      3.10%     15.95% |       72306      3.09%     19.04% |       73199      3.13%     22.17% |       72147      3.09%     25.26% |       72579      3.10%     28.37% |       72054      3.08%     31.45% |       72254      3.09%     34.54% |       72468      3.10%     37.64% |       73602      3.15%     40.79% |       72006      3.08%     43.87% |       72422      3.10%     46.96% |       74368      3.18%     50.15% |       72883      3.12%     53.26% |       74591      3.19%     56.45% |       74505      3.19%     59.64% |       72534      3.10%     62.74% |       74929      3.21%     65.95% |       73289      3.14%     69.08% |       72014      3.08%     72.16% |       71993      3.08%     75.24% |       72501      3.10%     78.35% |       73163      3.13%     81.48% |       71757      3.07%     84.54% |       71706      3.07%     87.61% |       73924      3.16%     90.77% |       72157      3.09%     93.86% |       71849      3.07%     96.93% |       71673      3.07%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2337756                      
system.ruby.L1Cache_Controller.M.Store   |       22129      7.00%      7.00% |        9423      2.98%      9.98% |        9449      2.99%     12.96% |        9436      2.98%     15.95% |        9472      2.99%     18.94% |        9458      2.99%     21.93% |        9519      3.01%     24.94% |        9447      2.99%     27.93% |        9477      3.00%     30.92% |        9441      2.98%     33.91% |        9452      2.99%     36.90% |        9470      2.99%     39.89% |        9547      3.02%     42.91% |        9437      2.98%     45.89% |        9464      2.99%     48.88% |        9620      3.04%     51.93% |        9500      3.00%     54.93% |        9608      3.04%     57.97% |        9632      3.05%     61.01% |        9472      2.99%     64.01% |        9634      3.05%     67.05% |        9523      3.01%     70.06% |        9438      2.98%     73.05% |        9437      2.98%     76.03% |        9470      2.99%     79.02% |        9517      3.01%     82.03% |        9444      2.99%     85.02% |        9437      2.98%     88.00% |        9600      3.04%     91.04% |        9465      2.99%     94.03% |        9443      2.99%     97.02% |        9439      2.98%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       316300                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            8                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           27                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1274     49.98%     49.98% |          41      1.61%     51.59% |          41      1.61%     53.20% |          41      1.61%     54.81% |          41      1.61%     56.41% |          41      1.61%     58.02% |          41      1.61%     59.63% |          44      1.73%     61.36% |          41      1.61%     62.97% |          41      1.61%     64.57% |          41      1.61%     66.18% |          41      1.61%     67.79% |          41      1.61%     69.40% |          41      1.61%     71.01% |          41      1.61%     72.62% |          41      1.61%     74.23% |          41      1.61%     75.83% |          41      1.61%     77.44% |          41      1.61%     79.05% |          41      1.61%     80.66% |          41      1.61%     82.27% |          41      1.61%     83.88% |          41      1.61%     85.48% |          41      1.61%     87.09% |          41      1.61%     88.70% |          41      1.61%     90.31% |          41      1.61%     91.92% |          41      1.61%     93.53% |          41      1.61%     95.14% |          41      1.61%     96.74% |          41      1.61%     98.35% |          42      1.65%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2549                      
system.ruby.L1Cache_Controller.NP.Load   |         201     23.18%     23.18% |          21      2.42%     25.61% |          21      2.42%     28.03% |          22      2.54%     30.57% |          21      2.42%     32.99% |          21      2.42%     35.41% |          22      2.54%     37.95% |          21      2.42%     40.37% |          22      2.54%     42.91% |          22      2.54%     45.44% |          21      2.42%     47.87% |          22      2.54%     50.40% |          21      2.42%     52.83% |          21      2.42%     55.25% |          22      2.54%     57.79% |          21      2.42%     60.21% |          22      2.54%     62.75% |          22      2.54%     65.28% |          21      2.42%     67.70% |          22      2.54%     70.24% |          21      2.42%     72.66% |          21      2.42%     75.09% |          22      2.54%     77.62% |          21      2.42%     80.05% |          22      2.54%     82.58% |          22      2.54%     85.12% |          21      2.42%     87.54% |          22      2.54%     90.08% |          21      2.42%     92.50% |          21      2.42%     94.93% |          22      2.54%     97.46% |          22      2.54%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          867                      
system.ruby.L1Cache_Controller.NP.Store  |         612     66.23%     66.23% |          11      1.19%     67.42% |          10      1.08%     68.51% |          10      1.08%     69.59% |          10      1.08%     70.67% |          10      1.08%     71.75% |          10      1.08%     72.84% |          11      1.19%     74.03% |          10      1.08%     75.11% |          10      1.08%     76.19% |          10      1.08%     77.27% |          10      1.08%     78.35% |          10      1.08%     79.44% |          10      1.08%     80.52% |          10      1.08%     81.60% |          10      1.08%     82.68% |          10      1.08%     83.77% |          10      1.08%     84.85% |          10      1.08%     85.93% |          10      1.08%     87.01% |          10      1.08%     88.10% |          10      1.08%     89.18% |          10      1.08%     90.26% |          10      1.08%     91.34% |          10      1.08%     92.42% |          10      1.08%     93.51% |          10      1.08%     94.59% |          10      1.08%     95.67% |          10      1.08%     96.75% |          10      1.08%     97.84% |          10      1.08%     98.92% |          10      1.08%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          924                      
system.ruby.L1Cache_Controller.S.Ifetch  |       67134      3.13%      3.13% |       69119      3.23%      6.36% |       72548      3.39%      9.75% |       71783      3.35%     13.10% |       71738      3.35%     16.44% |       71154      3.32%     19.77% |       71538      3.34%     23.10% |       70231      3.28%     26.38% |       70079      3.27%     29.65% |       69178      3.23%     32.88% |       68942      3.22%     36.10% |       68820      3.21%     39.31% |       69602      3.25%     42.56% |       67431      3.15%     45.71% |       67387      3.15%     48.85% |       69546      3.25%     52.10% |       67123      3.13%     55.23% |       68619      3.20%     58.43% |       68325      3.19%     61.62% |       65692      3.07%     64.69% |       67577      3.15%     67.84% |       65496      3.06%     70.90% |       63778      2.98%     73.88% |       63401      2.96%     76.84% |       63315      2.96%     79.79% |       63719      2.97%     82.77% |       61958      2.89%     85.66% |       61557      2.87%     88.53% |       63705      2.97%     91.50% |       61360      2.86%     94.37% |       60589      2.83%     97.20% |       60097      2.80%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total      2142541                      
system.ruby.L1Cache_Controller.S.Inv     |        3306      2.10%      2.10% |        3163      2.01%      4.10% |        4886      3.10%      7.20% |        5055      3.21%     10.41% |        5099      3.23%     13.64% |        5129      3.25%     16.89% |        5242      3.32%     20.21% |        5073      3.22%     23.43% |        5094      3.23%     26.66% |        5011      3.18%     29.84% |        5148      3.26%     33.10% |        4555      2.89%     35.99% |        5175      3.28%     39.27% |        5125      3.25%     42.52% |        4688      2.97%     45.49% |        4981      3.16%     48.65% |        5270      3.34%     51.99% |        5448      3.45%     55.45% |        5074      3.22%     58.67% |        5188      3.29%     61.96% |        5682      3.60%     65.56% |        5331      3.38%     68.94% |        4789      3.04%     71.98% |        4290      2.72%     74.70% |        4765      3.02%     77.72% |        5383      3.41%     81.13% |        4993      3.17%     84.30% |        4939      3.13%     87.43% |        5386      3.42%     90.84% |        5011      3.18%     94.02% |        4566      2.90%     96.92% |        4863      3.08%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total       157708                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          265                      
system.ruby.L1Cache_Controller.S.Load    |       99752     25.16%     25.16% |      106234     26.80%     51.96% |        8471      2.14%     54.10% |        7992      2.02%     56.12% |        7961      2.01%     58.12% |        7382      1.86%     59.99% |        7490      1.89%     61.88% |        6835      1.72%     63.60% |        7304      1.84%     65.44% |        6594      1.66%     67.11% |        6589      1.66%     68.77% |        6094      1.54%     70.31% |        6380      1.61%     71.92% |        5914      1.49%     73.41% |        5360      1.35%     74.76% |        5552      1.40%     76.16% |        5120      1.29%     77.45% |        4845      1.22%     78.67% |        5830      1.47%     80.14% |        4531      1.14%     81.29% |        4614      1.16%     82.45% |        4170      1.05%     83.50% |        4176      1.05%     84.56% |        3834      0.97%     85.52% |        3268      0.82%     86.35% |        3246      0.82%     87.17% |        8976      2.26%     89.43% |        8616      2.17%     91.61% |        8316      2.10%     93.70% |        8694      2.19%     95.90% |        8316      2.10%     97.99% |        7951      2.01%    100.00%
system.ruby.L1Cache_Controller.S.Load::total       396407                      
system.ruby.L1Cache_Controller.S.Store   |        3016      2.00%      2.00% |        3095      2.06%      4.06% |        4985      3.31%      7.37% |        5032      3.34%     10.72% |        4907      3.26%     13.98% |        4957      3.29%     17.27% |        4726      3.14%     20.41% |        4978      3.31%     23.72% |        4884      3.25%     26.97% |        4983      3.31%     30.28% |        4936      3.28%     33.56% |        4947      3.29%     36.84% |        4482      2.98%     39.82% |        5027      3.34%     43.16% |        4951      3.29%     46.45% |        4553      3.03%     49.48% |        4806      3.19%     52.67% |        4585      3.05%     55.72% |        4499      2.99%     58.71% |        4881      3.24%     61.95% |        4421      2.94%     64.89% |        4669      3.10%     67.99% |        5007      3.33%     71.32% |        5013      3.33%     74.65% |        4981      3.31%     77.96% |        4732      3.14%     81.10% |        4836      3.21%     84.32% |        4821      3.20%     87.52% |        4425      2.94%     90.46% |        4770      3.17%     93.63% |        4789      3.18%     96.81% |        4796      3.19%    100.00%
system.ruby.L1Cache_Controller.S.Store::total       150490                      
system.ruby.L1Cache_Controller.SM.Ack    |        3327      1.90%      1.90% |        3422      1.96%      3.86% |        5814      3.32%      7.18% |        5696      3.26%     10.44% |        5576      3.19%     13.63% |        5628      3.22%     16.85% |        5341      3.05%     19.90% |        5636      3.22%     23.12% |        5589      3.20%     26.32% |        5711      3.27%     29.59% |        5522      3.16%     32.74% |        6122      3.50%     36.24% |        5049      2.89%     39.13% |        5564      3.18%     42.31% |        6158      3.52%     45.83% |        5932      3.39%     49.23% |        5625      3.22%     52.44% |        5209      2.98%     55.42% |        5858      3.35%     58.77% |        5434      3.11%     61.88% |        4880      2.79%     64.67% |        5119      2.93%     67.60% |        5892      3.37%     70.96% |        6461      3.69%     74.66% |        6156      3.52%     78.18% |        5338      3.05%     81.23% |        5492      3.14%     84.37% |        5483      3.14%     87.51% |        5015      2.87%     90.38% |        5421      3.10%     93.47% |        5892      3.37%     96.84% |        5519      3.16%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total       174881                      
system.ruby.L1Cache_Controller.SM.Ack_all |        2818      1.96%      1.96% |        2938      2.05%      4.01% |        4767      3.32%      7.33% |        4866      3.39%     10.71% |        4710      3.28%     13.99% |        4784      3.33%     17.32% |        4480      3.12%     20.44% |        4783      3.33%     23.77% |        4711      3.28%     27.05% |        4823      3.36%     30.41% |        4719      3.28%     33.69% |        4740      3.30%     36.99% |        4018      2.80%     39.79% |        4797      3.34%     43.13% |        4750      3.31%     46.43% |        4422      3.08%     49.51% |        4619      3.22%     52.73% |        4335      3.02%     55.75% |        4376      3.05%     58.79% |        4666      3.25%     62.04% |        4134      2.88%     64.92% |        4223      2.94%     67.86% |        4804      3.34%     71.20% |        4808      3.35%     74.55% |        4769      3.32%     77.87% |        4543      3.16%     81.03% |        4650      3.24%     84.27% |        4633      3.23%     87.49% |        4219      2.94%     90.43% |        4550      3.17%     93.60% |        4598      3.20%     96.80% |        4601      3.20%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total       143654                      
system.ruby.L1Cache_Controller.SM.Inv    |        1560      2.50%      2.50% |        1560      2.50%      5.00% |        1962      3.14%      8.14% |        1965      3.15%     11.29% |        1967      3.15%     14.44% |        1951      3.13%     17.57% |        1984      3.18%     20.74% |        1945      3.12%     23.86% |        1922      3.08%     26.94% |        1943      3.11%     30.05% |        1972      3.16%     33.21% |        1967      3.15%     36.36% |        2213      3.55%     39.91% |        1974      3.16%     43.07% |        2001      3.21%     46.28% |        1971      3.16%     49.43% |        1960      3.14%     52.57% |        2006      3.21%     55.79% |        1955      3.13%     58.92% |        1933      3.10%     62.02% |        1997      3.20%     65.22% |        2222      3.56%     68.78% |        1939      3.11%     71.88% |        1942      3.11%     74.99% |        2002      3.21%     78.20% |        1953      3.13%     81.33% |        1948      3.12%     84.45% |        1947      3.12%     87.57% |        1939      3.11%     90.68% |        1945      3.12%     93.79% |        1940      3.11%     96.90% |        1935      3.10%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total        62420                      
system.ruby.L1Cache_Controller.Store     |       28660      5.55%      5.55% |       15290      2.96%      8.51% |       15712      3.04%     11.55% |       15697      3.04%     14.59% |       15734      3.05%     17.64% |       15720      3.04%     20.68% |       15782      3.06%     23.74% |       15712      3.04%     26.78% |       15738      3.05%     29.83% |       15703      3.04%     32.87% |       15716      3.04%     35.91% |       15731      3.05%     38.96% |       15808      3.06%     42.02% |       15700      3.04%     45.06% |       15728      3.05%     48.11% |       15882      3.08%     51.18% |       15763      3.05%     54.23% |       15871      3.07%     57.31% |       15893      3.08%     60.38% |       15735      3.05%     63.43% |       15896      3.08%     66.51% |       15785      3.06%     69.57% |       15699      3.04%     72.61% |       15698      3.04%     75.65% |       15732      3.05%     78.69% |       15779      3.06%     81.75% |       15679      3.04%     84.78% |       15674      3.04%     87.82% |       15837      3.07%     90.89% |       15705      3.04%     93.93% |       15686      3.04%     96.96% |       15675      3.04%    100.00%
system.ruby.L1Cache_Controller.Store::total       516420                      
system.ruby.L1Cache_Controller.WB_Ack    |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           27                      
system.ruby.L2Cache_Controller.Exclusive_Unblock       200257      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          804      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR            5      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1268      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          221      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS        2579901      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX        2422697      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2548      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             27      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE       150257      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            8      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS       149712      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX        49610      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           27      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IB.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data        12961      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS       896627      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX       898324      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock        12961      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data       136749      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock        50636      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS       589431      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX       566771      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS          357      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock       136751      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2293      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          221      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          804      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1268      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS        45884      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX        61551      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1267      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE        88070      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock       149621      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS       897664      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX       845635      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE        62187      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock         149712      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data         149710      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data_clean            2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples      2736586                      
system.ruby.LD.hit_latency_hist_seqr     |     2736586    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total      2736586                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples      2932404                      
system.ruby.LD.latency_hist_seqr         |     2932404    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total       2932404                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples       195818                      
system.ruby.LD.miss_latency_hist_seqr    |      195818    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       195818                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          158                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |         158    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          158                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          254                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         254    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          254                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples           96                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          96    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total           96                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          254                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |         254    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          254                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          254                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |         254    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          254                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       100967                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      100967    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       100967                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       100970                      
system.ruby.RMW_Read.latency_hist_seqr   |      100970    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       100970                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            3                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            3                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples       215006                      
system.ruby.ST.hit_latency_hist_seqr     |      215006    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total       215006                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples       414942                      
system.ruby.ST.latency_hist_seqr         |      414942    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total        414942                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       199936                      
system.ruby.ST.miss_latency_hist_seqr    |      199936    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       199936                      
system.ruby.delayHist::bucket_size               2048                       # delay histogram for all message
system.ruby.delayHist::max_bucket               20479                       # delay histogram for all message
system.ruby.delayHist::samples                2011586                       # delay histogram for all message
system.ruby.delayHist::mean                657.032191                       # delay histogram for all message
system.ruby.delayHist::stdev              2018.587019                       # delay histogram for all message
system.ruby.delayHist                    |     1812964     90.13%     90.13% |        6182      0.31%     90.43% |       60784      3.02%     93.46% |      106847      5.31%     98.77% |       24805      1.23%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  2011586                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size         2048                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket        20479                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples        748397                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean      1763.119238                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev     3000.647242                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      549775     73.46%     73.46% |        6182      0.83%     74.29% |       60784      8.12%     82.41% |      106847     14.28%     96.69% |       24805      3.31%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total          748397                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size          128                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket         1279                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples        807150                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         2.679846                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        7.137626                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |      806949     99.98%     99.98% |         119      0.01%     99.99% |          20      0.00%     99.99% |          23      0.00%    100.00% |          29      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total          807150                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples        456039                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         0.001250                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        0.049982                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |      455754     99.94%     99.94% |           0      0.00%     99.94% |         285      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total          456039                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 41790.002247                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.982477                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000853                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.982607                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples      5195512                      
system.ruby.hit_latency_hist_seqr        |     5195512    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total      5195512                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       224705                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits       213867                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        10838                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        68408                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        67134                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1274                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            44                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.076123                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.482982                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            8                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.006303                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.999221                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.003113                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3333.890387                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.007965                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   952.433638                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.004639                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  4174.442182                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002497                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.961969                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses       192551                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits       182407                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        10144                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses        69160                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits        69119                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.067940                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   476.224348                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.005288                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   952.448176                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.003038                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3332.979199                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.007696                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   952.080066                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.004130                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  4033.107025                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.002315                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   476.215911                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       100816                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits        88296                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        12520                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses        68983                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits        68942                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles            6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.044079                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   474.859902                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.006522                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   949.719284                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.003774                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  3322.197064                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.010144                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   949.142717                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.005341                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  4119.831922                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.002902                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time   474.851205                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses       100557                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits        88033                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        12524                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses        68861                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits        68820                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.043981                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   474.722445                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.006524                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   949.444370                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.003608                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  3321.305216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.009491                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   948.843141                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.005557                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  4129.989849                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.002912                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time   474.714008                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses       102046                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits        89530                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        12516                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses        69643                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits        69602                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles           33                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.044570                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   474.591867                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.006520                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   949.183215                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.003884                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  3320.559002                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.010226                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   948.661683                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.005185                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  4007.624776                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.002723                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time   474.583430                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses        99880                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits        87358                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        12522                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses        67472                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits        67431                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.043444                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   474.461159                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.006523                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   948.921800                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.003759                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  3319.323836                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.010131                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   948.260085                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.005392                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  3999.844761                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.002927                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time   474.452722                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses        99777                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits        87247                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses        12530                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses        67428                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits        67387                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.043406                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   474.288657                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.006527                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   948.576794                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.003649                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  3318.560489                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.009633                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   948.076549                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.005517                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  3976.337532                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.002911                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time   474.280220                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses       102234                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits        89541                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses        12693                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses        69587                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits        69546                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.044604                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   474.180924                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.006611                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   948.361328                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  3317.638268                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.009638                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   947.802933                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.005523                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  3970.247238                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.002849                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time   474.172487                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.L1Dcache.demand_accesses       100025                       # Number of cache demand accesses
system.ruby.l1_cntrl16.L1Dcache.demand_hits        87504                       # Number of cache demand hits
system.ruby.l1_cntrl16.L1Dcache.demand_misses        12521                       # Number of cache demand misses
system.ruby.l1_cntrl16.L1Icache.demand_accesses        67164                       # Number of cache demand accesses
system.ruby.l1_cntrl16.L1Icache.demand_hits        67123                       # Number of cache demand hits
system.ruby.l1_cntrl16.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl16.fully_busy_cycles            8                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl16.mandatoryQueue.avg_buf_msgs     0.043402                       # Average number of messages in buffer
system.ruby.l1_cntrl16.mandatoryQueue.avg_stall_time   474.064105                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl16.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl16.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl16.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl16.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl16.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl16.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl16.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl16.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl16.requestFromL1Cache.avg_buf_msgs     0.006522                       # Average number of messages in buffer
system.ruby.l1_cntrl16.requestFromL1Cache.avg_stall_time   948.127690                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.requestToL1Cache.avg_buf_msgs     0.003797                       # Average number of messages in buffer
system.ruby.l1_cntrl16.requestToL1Cache.avg_stall_time  3316.984730                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.responseFromL1Cache.avg_buf_msgs     0.010177                       # Average number of messages in buffer
system.ruby.l1_cntrl16.responseFromL1Cache.avg_stall_time   947.653924                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.responseToL1Cache.avg_buf_msgs     0.005384                       # Average number of messages in buffer
system.ruby.l1_cntrl16.responseToL1Cache.avg_stall_time  4000.424702                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.unblockFromL1Cache.avg_buf_msgs     0.002824                       # Average number of messages in buffer
system.ruby.l1_cntrl16.unblockFromL1Cache.avg_stall_time   474.055668                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.L1Dcache.demand_accesses       101559                       # Number of cache demand accesses
system.ruby.l1_cntrl17.L1Dcache.demand_hits        89045                       # Number of cache demand hits
system.ruby.l1_cntrl17.L1Dcache.demand_misses        12514                       # Number of cache demand misses
system.ruby.l1_cntrl17.L1Icache.demand_accesses        68660                       # Number of cache demand accesses
system.ruby.l1_cntrl17.L1Icache.demand_hits        68619                       # Number of cache demand hits
system.ruby.l1_cntrl17.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl17.fully_busy_cycles            6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl17.mandatoryQueue.avg_buf_msgs     0.044188                       # Average number of messages in buffer
system.ruby.l1_cntrl17.mandatoryQueue.avg_stall_time   473.970000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl17.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl17.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl17.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl17.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl17.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl17.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl17.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl17.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl17.requestFromL1Cache.avg_buf_msgs     0.006519                       # Average number of messages in buffer
system.ruby.l1_cntrl17.requestFromL1Cache.avg_stall_time   947.939482                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.requestToL1Cache.avg_buf_msgs     0.003853                       # Average number of messages in buffer
system.ruby.l1_cntrl17.requestToL1Cache.avg_stall_time  3315.617299                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.responseFromL1Cache.avg_buf_msgs     0.010268                       # Average number of messages in buffer
system.ruby.l1_cntrl17.responseFromL1Cache.avg_stall_time   947.211050                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.responseToL1Cache.avg_buf_msgs     0.005324                       # Average number of messages in buffer
system.ruby.l1_cntrl17.responseToL1Cache.avg_stall_time  3993.743953                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.unblockFromL1Cache.avg_buf_msgs     0.002815                       # Average number of messages in buffer
system.ruby.l1_cntrl17.unblockFromL1Cache.avg_stall_time   473.961563                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.L1Dcache.demand_accesses       102659                       # Number of cache demand accesses
system.ruby.l1_cntrl18.L1Dcache.demand_hits        89968                       # Number of cache demand hits
system.ruby.l1_cntrl18.L1Dcache.demand_misses        12691                       # Number of cache demand misses
system.ruby.l1_cntrl18.L1Icache.demand_accesses        68366                       # Number of cache demand accesses
system.ruby.l1_cntrl18.L1Icache.demand_hits        68325                       # Number of cache demand hits
system.ruby.l1_cntrl18.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl18.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl18.mandatoryQueue.avg_buf_msgs     0.044398                       # Average number of messages in buffer
system.ruby.l1_cntrl18.mandatoryQueue.avg_stall_time   473.833063                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl18.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl18.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl18.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl18.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl18.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl18.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl18.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl18.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl18.requestFromL1Cache.avg_buf_msgs     0.006610                       # Average number of messages in buffer
system.ruby.l1_cntrl18.requestFromL1Cache.avg_stall_time   947.665606                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.requestToL1Cache.avg_buf_msgs     0.003740                       # Average number of messages in buffer
system.ruby.l1_cntrl18.requestToL1Cache.avg_stall_time  3315.183641                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.responseFromL1Cache.avg_buf_msgs     0.009703                       # Average number of messages in buffer
system.ruby.l1_cntrl18.responseFromL1Cache.avg_stall_time   947.086962                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.responseToL1Cache.avg_buf_msgs     0.005504                       # Average number of messages in buffer
system.ruby.l1_cntrl18.responseToL1Cache.avg_stall_time  3962.888680                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.unblockFromL1Cache.avg_buf_msgs     0.002843                       # Average number of messages in buffer
system.ruby.l1_cntrl18.unblockFromL1Cache.avg_stall_time   473.824626                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.L1Dcache.demand_accesses        99054                       # Number of cache demand accesses
system.ruby.l1_cntrl19.L1Dcache.demand_hits        86538                       # Number of cache demand hits
system.ruby.l1_cntrl19.L1Dcache.demand_misses        12516                       # Number of cache demand misses
system.ruby.l1_cntrl19.L1Icache.demand_accesses        65733                       # Number of cache demand accesses
system.ruby.l1_cntrl19.L1Icache.demand_hits        65692                       # Number of cache demand hits
system.ruby.l1_cntrl19.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl19.fully_busy_cycles            7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl19.mandatoryQueue.avg_buf_msgs     0.042778                       # Average number of messages in buffer
system.ruby.l1_cntrl19.mandatoryQueue.avg_stall_time   473.722084                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl19.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl19.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl19.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl19.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl19.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl19.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl19.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl19.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl19.requestFromL1Cache.avg_buf_msgs     0.006520                       # Average number of messages in buffer
system.ruby.l1_cntrl19.requestFromL1Cache.avg_stall_time   947.443650                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.requestToL1Cache.avg_buf_msgs     0.003775                       # Average number of messages in buffer
system.ruby.l1_cntrl19.requestToL1Cache.avg_stall_time  3313.858784                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.responseFromL1Cache.avg_buf_msgs     0.010144                       # Average number of messages in buffer
system.ruby.l1_cntrl19.responseFromL1Cache.avg_stall_time   946.729756                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.responseToL1Cache.avg_buf_msgs     0.005302                       # Average number of messages in buffer
system.ruby.l1_cntrl19.responseToL1Cache.avg_stall_time  4005.390548                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.unblockFromL1Cache.avg_buf_msgs     0.002889                       # Average number of messages in buffer
system.ruby.l1_cntrl19.unblockFromL1Cache.avg_stall_time   473.713648                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses       102628                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits        90095                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        12533                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses        72589                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits        72548                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.045486                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   476.078454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.006528                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   952.156388                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.003694                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3330.565848                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.009848                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   951.559832                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.005456                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  3988.074857                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   476.068589                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.L1Dcache.demand_accesses       101696                       # Number of cache demand accesses
system.ruby.l1_cntrl20.L1Dcache.demand_hits        89178                       # Number of cache demand hits
system.ruby.l1_cntrl20.L1Dcache.demand_misses        12518                       # Number of cache demand misses
system.ruby.l1_cntrl20.L1Icache.demand_accesses        67618                       # Number of cache demand accesses
system.ruby.l1_cntrl20.L1Icache.demand_hits        67577                       # Number of cache demand hits
system.ruby.l1_cntrl20.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl20.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl20.mandatoryQueue.avg_buf_msgs     0.043954                       # Average number of messages in buffer
system.ruby.l1_cntrl20.mandatoryQueue.avg_stall_time   473.551788                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl20.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl20.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl20.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl20.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl20.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl20.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl20.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl20.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl20.requestFromL1Cache.avg_buf_msgs     0.006521                       # Average number of messages in buffer
system.ruby.l1_cntrl20.requestFromL1Cache.avg_stall_time   947.103057                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.requestToL1Cache.avg_buf_msgs     0.003913                       # Average number of messages in buffer
system.ruby.l1_cntrl20.requestToL1Cache.avg_stall_time  3313.039363                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.responseFromL1Cache.avg_buf_msgs     0.010422                       # Average number of messages in buffer
system.ruby.l1_cntrl20.responseFromL1Cache.avg_stall_time   946.540769                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.responseToL1Cache.avg_buf_msgs     0.005204                       # Average number of messages in buffer
system.ruby.l1_cntrl20.responseToL1Cache.avg_stall_time  3962.530305                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.unblockFromL1Cache.avg_buf_msgs     0.002762                       # Average number of messages in buffer
system.ruby.l1_cntrl20.unblockFromL1Cache.avg_stall_time   473.543351                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.L1Dcache.demand_accesses        99501                       # Number of cache demand accesses
system.ruby.l1_cntrl21.L1Dcache.demand_hits        86983                       # Number of cache demand hits
system.ruby.l1_cntrl21.L1Dcache.demand_misses        12518                       # Number of cache demand misses
system.ruby.l1_cntrl21.L1Icache.demand_accesses        65537                       # Number of cache demand accesses
system.ruby.l1_cntrl21.L1Icache.demand_hits        65496                       # Number of cache demand hits
system.ruby.l1_cntrl21.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl21.fully_busy_cycles           30                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl21.mandatoryQueue.avg_buf_msgs     0.042843                       # Average number of messages in buffer
system.ruby.l1_cntrl21.mandatoryQueue.avg_stall_time   473.453790                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl21.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl21.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl21.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl21.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl21.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl21.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl21.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl21.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl21.requestFromL1Cache.avg_buf_msgs     0.006521                       # Average number of messages in buffer
system.ruby.l1_cntrl21.requestFromL1Cache.avg_stall_time   946.907061                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.requestToL1Cache.avg_buf_msgs     0.003902                       # Average number of messages in buffer
system.ruby.l1_cntrl21.requestToL1Cache.avg_stall_time  3312.208001                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.responseFromL1Cache.avg_buf_msgs     0.010392                       # Average number of messages in buffer
system.ruby.l1_cntrl21.responseFromL1Cache.avg_stall_time   946.234703                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.responseToL1Cache.avg_buf_msgs     0.005261                       # Average number of messages in buffer
system.ruby.l1_cntrl21.responseToL1Cache.avg_stall_time  3970.951787                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.unblockFromL1Cache.avg_buf_msgs     0.002784                       # Average number of messages in buffer
system.ruby.l1_cntrl21.unblockFromL1Cache.avg_stall_time   473.445353                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.L1Dcache.demand_accesses        98143                       # Number of cache demand accesses
system.ruby.l1_cntrl22.L1Dcache.demand_hits        85629                       # Number of cache demand hits
system.ruby.l1_cntrl22.L1Dcache.demand_misses        12514                       # Number of cache demand misses
system.ruby.l1_cntrl22.L1Icache.demand_accesses        63819                       # Number of cache demand accesses
system.ruby.l1_cntrl22.L1Icache.demand_hits        63778                       # Number of cache demand hits
system.ruby.l1_cntrl22.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl22.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl22.mandatoryQueue.avg_buf_msgs     0.042045                       # Average number of messages in buffer
system.ruby.l1_cntrl22.mandatoryQueue.avg_stall_time   473.276485                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl22.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl22.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl22.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl22.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl22.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl22.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl22.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl22.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl22.requestFromL1Cache.avg_buf_msgs     0.006519                       # Average number of messages in buffer
system.ruby.l1_cntrl22.requestFromL1Cache.avg_stall_time   946.552451                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.requestToL1Cache.avg_buf_msgs     0.003664                       # Average number of messages in buffer
system.ruby.l1_cntrl22.requestToL1Cache.avg_stall_time  3311.201411                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.responseFromL1Cache.avg_buf_msgs     0.009762                       # Average number of messages in buffer
system.ruby.l1_cntrl22.responseFromL1Cache.avg_stall_time   946.004440                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.responseToL1Cache.avg_buf_msgs     0.005455                       # Average number of messages in buffer
system.ruby.l1_cntrl22.responseToL1Cache.avg_stall_time  3978.338642                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.unblockFromL1Cache.avg_buf_msgs     0.002925                       # Average number of messages in buffer
system.ruby.l1_cntrl22.unblockFromL1Cache.avg_stall_time   473.268048                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.L1Dcache.demand_accesses        97781                       # Number of cache demand accesses
system.ruby.l1_cntrl23.L1Dcache.demand_hits        85265                       # Number of cache demand hits
system.ruby.l1_cntrl23.L1Dcache.demand_misses        12516                       # Number of cache demand misses
system.ruby.l1_cntrl23.L1Icache.demand_accesses        63442                       # Number of cache demand accesses
system.ruby.l1_cntrl23.L1Icache.demand_hits        63401                       # Number of cache demand hits
system.ruby.l1_cntrl23.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl23.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl23.mandatoryQueue.avg_buf_msgs     0.041853                       # Average number of messages in buffer
system.ruby.l1_cntrl23.mandatoryQueue.avg_stall_time   473.145648                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl23.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl23.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl23.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl23.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl23.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl23.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl23.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl23.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl23.requestFromL1Cache.avg_buf_msgs     0.006520                       # Average number of messages in buffer
system.ruby.l1_cntrl23.requestFromL1Cache.avg_stall_time   946.290776                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.requestToL1Cache.avg_buf_msgs     0.003540                       # Average number of messages in buffer
system.ruby.l1_cntrl23.requestToL1Cache.avg_stall_time  3310.329811                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.responseFromL1Cache.avg_buf_msgs     0.009267                       # Average number of messages in buffer
system.ruby.l1_cntrl23.responseFromL1Cache.avg_stall_time   945.679683                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.responseToL1Cache.avg_buf_msgs     0.005580                       # Average number of messages in buffer
system.ruby.l1_cntrl23.responseToL1Cache.avg_stall_time  3958.061199                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.unblockFromL1Cache.avg_buf_msgs     0.002925                       # Average number of messages in buffer
system.ruby.l1_cntrl23.unblockFromL1Cache.avg_stall_time   473.137211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.L1Dcache.demand_accesses        97756                       # Number of cache demand accesses
system.ruby.l1_cntrl24.L1Dcache.demand_hits        85240                       # Number of cache demand hits
system.ruby.l1_cntrl24.L1Dcache.demand_misses        12516                       # Number of cache demand misses
system.ruby.l1_cntrl24.L1Icache.demand_accesses        63356                       # Number of cache demand accesses
system.ruby.l1_cntrl24.L1Icache.demand_hits        63315                       # Number of cache demand hits
system.ruby.l1_cntrl24.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl24.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl24.mandatoryQueue.avg_buf_msgs     0.041824                       # Average number of messages in buffer
system.ruby.l1_cntrl24.mandatoryQueue.avg_stall_time   472.995989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl24.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl24.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl24.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl24.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl24.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl24.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl24.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl24.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl24.requestFromL1Cache.avg_buf_msgs     0.006520                       # Average number of messages in buffer
system.ruby.l1_cntrl24.requestFromL1Cache.avg_stall_time   945.991460                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.requestToL1Cache.avg_buf_msgs     0.003667                       # Average number of messages in buffer
system.ruby.l1_cntrl24.requestToL1Cache.avg_stall_time  3309.438482                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.responseFromL1Cache.avg_buf_msgs     0.009730                       # Average number of messages in buffer
system.ruby.l1_cntrl24.responseFromL1Cache.avg_stall_time   945.463697                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.responseToL1Cache.avg_buf_msgs     0.005539                       # Average number of messages in buffer
system.ruby.l1_cntrl24.responseToL1Cache.avg_stall_time  4003.765596                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.unblockFromL1Cache.avg_buf_msgs     0.002874                       # Average number of messages in buffer
system.ruby.l1_cntrl24.unblockFromL1Cache.avg_stall_time   472.987553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.L1Dcache.demand_accesses        98450                       # Number of cache demand accesses
system.ruby.l1_cntrl25.L1Dcache.demand_hits        85927                       # Number of cache demand hits
system.ruby.l1_cntrl25.L1Dcache.demand_misses        12523                       # Number of cache demand misses
system.ruby.l1_cntrl25.L1Icache.demand_accesses        63760                       # Number of cache demand accesses
system.ruby.l1_cntrl25.L1Icache.demand_hits        63719                       # Number of cache demand hits
system.ruby.l1_cntrl25.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl25.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl25.mandatoryQueue.avg_buf_msgs     0.042109                       # Average number of messages in buffer
system.ruby.l1_cntrl25.mandatoryQueue.avg_stall_time   472.867878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl25.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl25.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl25.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl25.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl25.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl25.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl25.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl25.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl25.requestFromL1Cache.avg_buf_msgs     0.006523                       # Average number of messages in buffer
system.ruby.l1_cntrl25.requestFromL1Cache.avg_stall_time   945.735237                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.requestToL1Cache.avg_buf_msgs     0.003823                       # Average number of messages in buffer
system.ruby.l1_cntrl25.requestToL1Cache.avg_stall_time  3308.090391                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.responseFromL1Cache.avg_buf_msgs     0.010245                       # Average number of messages in buffer
system.ruby.l1_cntrl25.responseFromL1Cache.avg_stall_time   945.120509                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.responseToL1Cache.avg_buf_msgs     0.005304                       # Average number of messages in buffer
system.ruby.l1_cntrl25.responseToL1Cache.avg_stall_time  3990.719898                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.unblockFromL1Cache.avg_buf_msgs     0.002852                       # Average number of messages in buffer
system.ruby.l1_cntrl25.unblockFromL1Cache.avg_stall_time   472.859441                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.L1Dcache.demand_accesses       102527                       # Number of cache demand accesses
system.ruby.l1_cntrl26.L1Dcache.demand_hits        90178                       # Number of cache demand hits
system.ruby.l1_cntrl26.L1Dcache.demand_misses        12349                       # Number of cache demand misses
system.ruby.l1_cntrl26.L1Icache.demand_accesses        61999                       # Number of cache demand accesses
system.ruby.l1_cntrl26.L1Icache.demand_hits        61958                       # Number of cache demand hits
system.ruby.l1_cntrl26.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl26.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl26.mandatoryQueue.avg_buf_msgs     0.042711                       # Average number of messages in buffer
system.ruby.l1_cntrl26.mandatoryQueue.avg_stall_time   472.718609                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl26.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl26.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl26.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl26.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl26.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl26.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl26.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl26.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl26.requestFromL1Cache.avg_buf_msgs     0.006433                       # Average number of messages in buffer
system.ruby.l1_cntrl26.requestFromL1Cache.avg_stall_time   945.436699                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.requestToL1Cache.avg_buf_msgs     0.003710                       # Average number of messages in buffer
system.ruby.l1_cntrl26.requestToL1Cache.avg_stall_time  3307.236314                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.responseFromL1Cache.avg_buf_msgs     0.009939                       # Average number of messages in buffer
system.ruby.l1_cntrl26.responseFromL1Cache.avg_stall_time   944.898813                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.responseToL1Cache.avg_buf_msgs     0.005322                       # Average number of messages in buffer
system.ruby.l1_cntrl26.responseToL1Cache.avg_stall_time  3987.838752                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.unblockFromL1Cache.avg_buf_msgs     0.002872                       # Average number of messages in buffer
system.ruby.l1_cntrl26.unblockFromL1Cache.avg_stall_time   472.710172                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.L1Dcache.demand_accesses       102098                       # Number of cache demand accesses
system.ruby.l1_cntrl27.L1Dcache.demand_hits        89760                       # Number of cache demand hits
system.ruby.l1_cntrl27.L1Dcache.demand_misses        12338                       # Number of cache demand misses
system.ruby.l1_cntrl27.L1Icache.demand_accesses        61598                       # Number of cache demand accesses
system.ruby.l1_cntrl27.L1Icache.demand_hits        61557                       # Number of cache demand hits
system.ruby.l1_cntrl27.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl27.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl27.mandatoryQueue.avg_buf_msgs     0.042495                       # Average number of messages in buffer
system.ruby.l1_cntrl27.mandatoryQueue.avg_stall_time   472.588551                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl27.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl27.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl27.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl27.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl27.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl27.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl27.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl27.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl27.requestFromL1Cache.avg_buf_msgs     0.006427                       # Average number of messages in buffer
system.ruby.l1_cntrl27.requestFromL1Cache.avg_stall_time   945.176582                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.requestToL1Cache.avg_buf_msgs     0.003695                       # Average number of messages in buffer
system.ruby.l1_cntrl27.requestToL1Cache.avg_stall_time  3306.243223                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.responseFromL1Cache.avg_buf_msgs     0.009878                       # Average number of messages in buffer
system.ruby.l1_cntrl27.responseFromL1Cache.avg_stall_time   944.614813                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.responseToL1Cache.avg_buf_msgs     0.005320                       # Average number of messages in buffer
system.ruby.l1_cntrl27.responseToL1Cache.avg_stall_time  3971.021099                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.unblockFromL1Cache.avg_buf_msgs     0.002871                       # Average number of messages in buffer
system.ruby.l1_cntrl27.unblockFromL1Cache.avg_stall_time   472.580114                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.L1Dcache.demand_accesses       104193                       # Number of cache demand accesses
system.ruby.l1_cntrl28.L1Dcache.demand_hits        91841                       # Number of cache demand hits
system.ruby.l1_cntrl28.L1Dcache.demand_misses        12352                       # Number of cache demand misses
system.ruby.l1_cntrl28.L1Icache.demand_accesses        63746                       # Number of cache demand accesses
system.ruby.l1_cntrl28.L1Icache.demand_hits        63705                       # Number of cache demand hits
system.ruby.l1_cntrl28.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl28.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl28.mandatoryQueue.avg_buf_msgs     0.043597                       # Average number of messages in buffer
system.ruby.l1_cntrl28.mandatoryQueue.avg_stall_time   472.470434                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl28.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl28.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl28.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl28.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl28.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl28.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl28.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl28.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl28.requestFromL1Cache.avg_buf_msgs     0.006434                       # Average number of messages in buffer
system.ruby.l1_cntrl28.requestFromL1Cache.avg_stall_time   944.940348                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.requestToL1Cache.avg_buf_msgs     0.003810                       # Average number of messages in buffer
system.ruby.l1_cntrl28.requestToL1Cache.avg_stall_time  3306.060336                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.responseFromL1Cache.avg_buf_msgs     0.010130                       # Average number of messages in buffer
system.ruby.l1_cntrl28.responseFromL1Cache.avg_stall_time   944.474890                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.responseToL1Cache.avg_buf_msgs     0.005211                       # Average number of messages in buffer
system.ruby.l1_cntrl28.responseToL1Cache.avg_stall_time  4009.415222                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.unblockFromL1Cache.avg_buf_msgs     0.002765                       # Average number of messages in buffer
system.ruby.l1_cntrl28.unblockFromL1Cache.avg_stall_time   472.461478                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.L1Dcache.demand_accesses       102669                       # Number of cache demand accesses
system.ruby.l1_cntrl29.L1Dcache.demand_hits        90317                       # Number of cache demand hits
system.ruby.l1_cntrl29.L1Dcache.demand_misses        12352                       # Number of cache demand misses
system.ruby.l1_cntrl29.L1Icache.demand_accesses        61401                       # Number of cache demand accesses
system.ruby.l1_cntrl29.L1Icache.demand_hits        61360                       # Number of cache demand hits
system.ruby.l1_cntrl29.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl29.fully_busy_cycles            6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl29.mandatoryQueue.avg_buf_msgs     0.042592                       # Average number of messages in buffer
system.ruby.l1_cntrl29.mandatoryQueue.avg_stall_time   472.378796                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl29.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl29.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl29.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl29.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl29.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl29.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl29.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl29.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl29.requestFromL1Cache.avg_buf_msgs     0.006434                       # Average number of messages in buffer
system.ruby.l1_cntrl29.requestFromL1Cache.avg_stall_time   944.757072                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.requestToL1Cache.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.l1_cntrl29.requestToL1Cache.avg_stall_time  3304.812839                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.responseFromL1Cache.avg_buf_msgs     0.009941                       # Average number of messages in buffer
system.ruby.l1_cntrl29.responseFromL1Cache.avg_stall_time   944.162593                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.responseToL1Cache.avg_buf_msgs     0.005302                       # Average number of messages in buffer
system.ruby.l1_cntrl29.responseToL1Cache.avg_stall_time  4015.343527                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.unblockFromL1Cache.avg_buf_msgs     0.002856                       # Average number of messages in buffer
system.ruby.l1_cntrl29.unblockFromL1Cache.avg_stall_time   472.370359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses       101909                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits        89394                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        12515                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses        71824                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits        71783                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.045101                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   475.932040                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.006519                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   951.863562                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.003737                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3329.178038                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.010056                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   951.137207                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.005389                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  3986.690032                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.002929                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   475.923084                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.L1Dcache.demand_accesses       101962                       # Number of cache demand accesses
system.ruby.l1_cntrl30.L1Dcache.demand_hits        89609                       # Number of cache demand hits
system.ruby.l1_cntrl30.L1Dcache.demand_misses        12353                       # Number of cache demand misses
system.ruby.l1_cntrl30.L1Icache.demand_accesses        60630                       # Number of cache demand accesses
system.ruby.l1_cntrl30.L1Icache.demand_hits        60589                       # Number of cache demand hits
system.ruby.l1_cntrl30.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl30.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl30.mandatoryQueue.avg_buf_msgs     0.042209                       # Average number of messages in buffer
system.ruby.l1_cntrl30.mandatoryQueue.avg_stall_time   472.246011                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl30.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl30.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl30.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl30.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl30.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl30.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl30.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl30.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl30.requestFromL1Cache.avg_buf_msgs     0.006435                       # Average number of messages in buffer
system.ruby.l1_cntrl30.requestFromL1Cache.avg_stall_time   944.491504                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.requestToL1Cache.avg_buf_msgs     0.003603                       # Average number of messages in buffer
system.ruby.l1_cntrl30.requestToL1Cache.avg_stall_time  3304.455243                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.responseFromL1Cache.avg_buf_msgs     0.009488                       # Average number of messages in buffer
system.ruby.l1_cntrl30.responseFromL1Cache.avg_stall_time   944.000604                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.responseToL1Cache.avg_buf_msgs     0.005436                       # Average number of messages in buffer
system.ruby.l1_cntrl30.responseToL1Cache.avg_stall_time  3972.901626                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.unblockFromL1Cache.avg_buf_msgs     0.002864                       # Average number of messages in buffer
system.ruby.l1_cntrl30.unblockFromL1Cache.avg_stall_time   472.237575                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.L1Dcache.demand_accesses       101389                       # Number of cache demand accesses
system.ruby.l1_cntrl31.L1Dcache.demand_hits        89064                       # Number of cache demand hits
system.ruby.l1_cntrl31.L1Dcache.demand_misses        12325                       # Number of cache demand misses
system.ruby.l1_cntrl31.L1Icache.demand_accesses        60139                       # Number of cache demand accesses
system.ruby.l1_cntrl31.L1Icache.demand_hits        60097                       # Number of cache demand hits
system.ruby.l1_cntrl31.L1Icache.demand_misses           42                       # Number of cache demand misses
system.ruby.l1_cntrl31.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl31.mandatoryQueue.avg_buf_msgs     0.041932                       # Average number of messages in buffer
system.ruby.l1_cntrl31.mandatoryQueue.avg_stall_time   472.149052                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl31.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl31.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl31.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl31.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl31.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl31.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl31.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl31.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl31.requestFromL1Cache.avg_buf_msgs     0.006421                       # Average number of messages in buffer
system.ruby.l1_cntrl31.requestFromL1Cache.avg_stall_time   944.297584                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.requestToL1Cache.avg_buf_msgs     0.003676                       # Average number of messages in buffer
system.ruby.l1_cntrl31.requestToL1Cache.avg_stall_time  3304.498596                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.responseFromL1Cache.avg_buf_msgs     0.009802                       # Average number of messages in buffer
system.ruby.l1_cntrl31.responseFromL1Cache.avg_stall_time   943.933628                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.responseToL1Cache.avg_buf_msgs     0.005316                       # Average number of messages in buffer
system.ruby.l1_cntrl31.responseToL1Cache.avg_stall_time  4019.300706                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.unblockFromL1Cache.avg_buf_msgs     0.002862                       # Average number of messages in buffer
system.ruby.l1_cntrl31.unblockFromL1Cache.avg_stall_time   472.140615                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses       102436                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits        89920                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        12516                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses        71779                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits        71738                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.045226                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   475.800814                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.006520                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   951.601108                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.003758                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3328.791108                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.010071                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   950.926154                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.005342                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  4039.458084                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.002895                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time   475.792377                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses       101669                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits        89147                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        12522                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses        71195                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits        71154                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.044875                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   475.605337                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.006523                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   951.210154                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.003756                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3327.251174                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.010094                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   950.535459                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.005384                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  3988.903752                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.002908                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time   475.596900                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses       102733                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits        90209                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        12524                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses        71579                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits        71538                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles            11                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.045251                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   475.445424                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.006524                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   950.890330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.003801                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  3326.395020                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.010139                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   950.298966                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.005338                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  4004.217685                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.002845                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time   475.436987                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       100942                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits        88430                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        12512                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses        70275                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits        70231                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.044448                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   475.295766                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.006519                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   950.591013                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.003741                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  3325.098070                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.010057                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   949.960191                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.005372                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  4157.830290                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.002918                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time   475.287329                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses       101870                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits        89361                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        12509                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses        70120                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits        70079                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.044648                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   475.133388                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.006516                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   950.266256                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.003746                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  3324.301883                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.010040                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   949.744984                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.005340                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  4018.887037                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.002894                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time   475.124951                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       100609                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits        88090                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        12519                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses        69219                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits        69178                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.044087                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   475.008781                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.006521                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   950.017043                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.003723                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  3323.096701                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.009984                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   949.412959                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.005404                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  3999.382027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time   475.000344                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.001191                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.997144                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.090585                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   486.294405                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs    27.554829                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 47170.747435                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls      4757002                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses       398401                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits       196781                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses       201620                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles       1252668                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.079907                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   706.891257                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.039460                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  6128.683269                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.090851                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3501.519815                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           16                      
system.ruby.latency_hist_seqr::max_bucket          159                      
system.ruby.latency_hist_seqr::samples        5593913                      
system.ruby.latency_hist_seqr::mean          0.000026                      
system.ruby.latency_hist_seqr::stdev         0.062575                      
system.ruby.latency_hist_seqr            |     5593912    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.latency_hist_seqr::total          5593913                      
system.ruby.miss_latency_hist_seqr::bucket_size           16                      
system.ruby.miss_latency_hist_seqr::max_bucket          159                      
system.ruby.miss_latency_hist_seqr::samples       398401                      
system.ruby.miss_latency_hist_seqr::mean     0.000371                      
system.ruby.miss_latency_hist_seqr::stdev     0.234478                      
system.ruby.miss_latency_hist_seqr       |      398400    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       398401                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.003151                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2070.770639                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.003983                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time  2072.234252                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.002497                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time  1499.885128                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.002644                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  1968.846968                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.003848                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1959.225236                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_buf_msgs     0.002315                       # Average number of messages in buffer
system.ruby.network.int_link_buffers005.avg_stall_time  1428.646953                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_buf_msgs     0.003264                       # Average number of messages in buffer
system.ruby.network.int_link_buffers006.avg_stall_time  1905.008498                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.004924                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time  1962.811579                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers008.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.network.int_link_buffers008.avg_stall_time  1428.204988                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_buf_msgs     0.003260                       # Average number of messages in buffer
system.ruby.network.int_link_buffers009.avg_stall_time  1904.526555                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_buf_msgs     0.005028                       # Average number of messages in buffer
system.ruby.network.int_link_buffers010.avg_stall_time  1969.332417                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_buf_msgs     0.002929                       # Average number of messages in buffer
system.ruby.network.int_link_buffers011.avg_stall_time  1427.768474                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_buf_msgs     0.003260                       # Average number of messages in buffer
system.ruby.network.int_link_buffers012.avg_stall_time  1904.333803                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers013.avg_buf_msgs     0.005036                       # Average number of messages in buffer
system.ruby.network.int_link_buffers013.avg_stall_time  1964.574248                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers014.avg_buf_msgs     0.002895                       # Average number of messages in buffer
system.ruby.network.int_link_buffers014.avg_stall_time  1427.376352                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers015.avg_buf_msgs     0.003261                       # Average number of messages in buffer
system.ruby.network.int_link_buffers015.avg_stall_time  1902.697429                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers016.avg_buf_msgs     0.005047                       # Average number of messages in buffer
system.ruby.network.int_link_buffers016.avg_stall_time  1964.543096                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers017.avg_buf_msgs     0.002908                       # Average number of messages in buffer
system.ruby.network.int_link_buffers017.avg_stall_time  1426.789920                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers018.avg_buf_msgs     0.003262                       # Average number of messages in buffer
system.ruby.network.int_link_buffers018.avg_stall_time  1902.524017                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers019.avg_buf_msgs     0.005069                       # Average number of messages in buffer
system.ruby.network.int_link_buffers019.avg_stall_time  1962.707221                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers020.avg_buf_msgs     0.002845                       # Average number of messages in buffer
system.ruby.network.int_link_buffers020.avg_stall_time  1426.310184                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers021.avg_buf_msgs     0.003260                       # Average number of messages in buffer
system.ruby.network.int_link_buffers021.avg_stall_time  1904.368200                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers022.avg_buf_msgs     0.005029                       # Average number of messages in buffer
system.ruby.network.int_link_buffers022.avg_stall_time  1963.425658                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers023.avg_buf_msgs     0.002918                       # Average number of messages in buffer
system.ruby.network.int_link_buffers023.avg_stall_time  1425.861209                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers024.avg_buf_msgs     0.003258                       # Average number of messages in buffer
system.ruby.network.int_link_buffers024.avg_stall_time  1901.517297                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers025.avg_buf_msgs     0.005020                       # Average number of messages in buffer
system.ruby.network.int_link_buffers025.avg_stall_time  1961.632096                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers026.avg_buf_msgs     0.002894                       # Average number of messages in buffer
system.ruby.network.int_link_buffers026.avg_stall_time  1425.374074                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers027.avg_buf_msgs     0.003261                       # Average number of messages in buffer
system.ruby.network.int_link_buffers027.avg_stall_time  1901.866846                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.004992                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  1961.247243                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.network.int_link_buffers029.avg_stall_time  1425.000253                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.003261                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  1900.032268                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.005072                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  1961.895329                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.002902                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time  1424.552836                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.003262                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  1900.336776                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_buf_msgs     0.004745                       # Average number of messages in buffer
system.ruby.network.int_link_buffers034.avg_stall_time  1952.656892                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers035.avg_buf_msgs     0.002912                       # Average number of messages in buffer
system.ruby.network.int_link_buffers035.avg_stall_time  1424.141244                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers036.avg_buf_msgs     0.003260                       # Average number of messages in buffer
system.ruby.network.int_link_buffers036.avg_stall_time  1898.994656                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_buf_msgs     0.005113                       # Average number of messages in buffer
system.ruby.network.int_link_buffers037.avg_stall_time  1982.276351                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_buf_msgs     0.002723                       # Average number of messages in buffer
system.ruby.network.int_link_buffers038.avg_stall_time  1423.749511                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers039.avg_buf_msgs     0.003261                       # Average number of messages in buffer
system.ruby.network.int_link_buffers039.avg_stall_time  1898.201974                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_buf_msgs     0.005066                       # Average number of messages in buffer
system.ruby.network.int_link_buffers040.avg_stall_time  1960.003899                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers041.avg_buf_msgs     0.002927                       # Average number of messages in buffer
system.ruby.network.int_link_buffers041.avg_stall_time  1423.357389                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers042.avg_buf_msgs     0.003263                       # Average number of messages in buffer
system.ruby.network.int_link_buffers042.avg_stall_time  1898.258696                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers043.avg_buf_msgs     0.004817                       # Average number of messages in buffer
system.ruby.network.int_link_buffers043.avg_stall_time  1953.182967                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers044.avg_buf_msgs     0.002911                       # Average number of messages in buffer
system.ruby.network.int_link_buffers044.avg_stall_time  1422.839880                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers045.avg_buf_msgs     0.003306                       # Average number of messages in buffer
system.ruby.network.int_link_buffers045.avg_stall_time  1897.573098                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers046.avg_buf_msgs     0.004819                       # Average number of messages in buffer
system.ruby.network.int_link_buffers046.avg_stall_time  1949.227346                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers047.avg_buf_msgs     0.002849                       # Average number of messages in buffer
system.ruby.network.int_link_buffers047.avg_stall_time  1422.516681                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers048.avg_buf_msgs     0.003261                       # Average number of messages in buffer
system.ruby.network.int_link_buffers048.avg_stall_time  1898.982844                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers049.avg_buf_msgs     0.005089                       # Average number of messages in buffer
system.ruby.network.int_link_buffers049.avg_stall_time  1958.593115                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers050.avg_buf_msgs     0.002824                       # Average number of messages in buffer
system.ruby.network.int_link_buffers050.avg_stall_time  1422.166224                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers051.avg_buf_msgs     0.003259                       # Average number of messages in buffer
system.ruby.network.int_link_buffers051.avg_stall_time  1897.467572                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers052.avg_buf_msgs     0.005134                       # Average number of messages in buffer
system.ruby.network.int_link_buffers052.avg_stall_time  1956.875746                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers053.avg_buf_msgs     0.002815                       # Average number of messages in buffer
system.ruby.network.int_link_buffers053.avg_stall_time  1421.883912                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers054.avg_buf_msgs     0.003305                       # Average number of messages in buffer
system.ruby.network.int_link_buffers054.avg_stall_time  1897.098553                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers055.avg_buf_msgs     0.004852                       # Average number of messages in buffer
system.ruby.network.int_link_buffers055.avg_stall_time  1948.299803                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers056.avg_buf_msgs     0.002843                       # Average number of messages in buffer
system.ruby.network.int_link_buffers056.avg_stall_time  1421.473098                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers057.avg_buf_msgs     0.003260                       # Average number of messages in buffer
system.ruby.network.int_link_buffers057.avg_stall_time  1895.698543                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers058.avg_buf_msgs     0.005072                       # Average number of messages in buffer
system.ruby.network.int_link_buffers058.avg_stall_time  1957.357949                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers059.avg_buf_msgs     0.002889                       # Average number of messages in buffer
system.ruby.network.int_link_buffers059.avg_stall_time  1421.140164                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers060.avg_buf_msgs     0.003260                       # Average number of messages in buffer
system.ruby.network.int_link_buffers060.avg_stall_time  1894.810848                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers061.avg_buf_msgs     0.005211                       # Average number of messages in buffer
system.ruby.network.int_link_buffers061.avg_stall_time  1958.328844                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers062.avg_buf_msgs     0.002762                       # Average number of messages in buffer
system.ruby.network.int_link_buffers062.avg_stall_time  1420.629275                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers063.avg_buf_msgs     0.003260                       # Average number of messages in buffer
system.ruby.network.int_link_buffers063.avg_stall_time  1894.555793                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers064.avg_buf_msgs     0.005196                       # Average number of messages in buffer
system.ruby.network.int_link_buffers064.avg_stall_time  1972.742492                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers065.avg_buf_msgs     0.002784                       # Average number of messages in buffer
system.ruby.network.int_link_buffers065.avg_stall_time  1420.335281                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers066.avg_buf_msgs     0.003259                       # Average number of messages in buffer
system.ruby.network.int_link_buffers066.avg_stall_time  1893.715865                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers067.avg_buf_msgs     0.004881                       # Average number of messages in buffer
system.ruby.network.int_link_buffers067.avg_stall_time  1951.223134                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers068.avg_buf_msgs     0.002925                       # Average number of messages in buffer
system.ruby.network.int_link_buffers068.avg_stall_time  1419.803365                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers069.avg_buf_msgs     0.003260                       # Average number of messages in buffer
system.ruby.network.int_link_buffers069.avg_stall_time  1892.978088                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers070.avg_buf_msgs     0.004634                       # Average number of messages in buffer
system.ruby.network.int_link_buffers070.avg_stall_time  1944.181414                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers071.avg_buf_msgs     0.002925                       # Average number of messages in buffer
system.ruby.network.int_link_buffers071.avg_stall_time  1419.410853                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers072.avg_buf_msgs     0.003260                       # Average number of messages in buffer
system.ruby.network.int_link_buffers072.avg_stall_time  1892.865292                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers073.avg_buf_msgs     0.004865                       # Average number of messages in buffer
system.ruby.network.int_link_buffers073.avg_stall_time  1949.544575                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers074.avg_buf_msgs     0.002874                       # Average number of messages in buffer
system.ruby.network.int_link_buffers074.avg_stall_time  1418.961879                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers075.avg_buf_msgs     0.003262                       # Average number of messages in buffer
system.ruby.network.int_link_buffers075.avg_stall_time  1892.101815                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers076.avg_buf_msgs     0.005122                       # Average number of messages in buffer
system.ruby.network.int_link_buffers076.avg_stall_time  1953.836245                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers077.avg_buf_msgs     0.002852                       # Average number of messages in buffer
system.ruby.network.int_link_buffers077.avg_stall_time  1418.577544                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers078.avg_buf_msgs     0.003216                       # Average number of messages in buffer
system.ruby.network.int_link_buffers078.avg_stall_time  1898.216901                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers079.avg_buf_msgs     0.004969                       # Average number of messages in buffer
system.ruby.network.int_link_buffers079.avg_stall_time  1952.654816                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers080.avg_buf_msgs     0.002872                       # Average number of messages in buffer
system.ruby.network.int_link_buffers080.avg_stall_time  1418.129738                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers081.avg_buf_msgs     0.003214                       # Average number of messages in buffer
system.ruby.network.int_link_buffers081.avg_stall_time  1897.764422                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers082.avg_buf_msgs     0.004939                       # Average number of messages in buffer
system.ruby.network.int_link_buffers082.avg_stall_time  1950.827896                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers083.avg_buf_msgs     0.002871                       # Average number of messages in buffer
system.ruby.network.int_link_buffers083.avg_stall_time  1417.739563                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers084.avg_buf_msgs     0.003217                       # Average number of messages in buffer
system.ruby.network.int_link_buffers084.avg_stall_time  1895.662588                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers085.avg_buf_msgs     0.005065                       # Average number of messages in buffer
system.ruby.network.int_link_buffers085.avg_stall_time  1952.739834                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers086.avg_buf_msgs     0.002765                       # Average number of messages in buffer
system.ruby.network.int_link_buffers086.avg_stall_time  1417.383654                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers087.avg_buf_msgs     0.003217                       # Average number of messages in buffer
system.ruby.network.int_link_buffers087.avg_stall_time  1895.595742                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers088.avg_buf_msgs     0.004971                       # Average number of messages in buffer
system.ruby.network.int_link_buffers088.avg_stall_time  1952.659488                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers089.avg_buf_msgs     0.002856                       # Average number of messages in buffer
system.ruby.network.int_link_buffers089.avg_stall_time  1417.110298                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers090.avg_buf_msgs     0.003217                       # Average number of messages in buffer
system.ruby.network.int_link_buffers090.avg_stall_time  1897.031707                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers091.avg_buf_msgs     0.004744                       # Average number of messages in buffer
system.ruby.network.int_link_buffers091.avg_stall_time  1945.957972                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers092.avg_buf_msgs     0.002864                       # Average number of messages in buffer
system.ruby.network.int_link_buffers092.avg_stall_time  1416.711945                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers093.avg_buf_msgs     0.003210                       # Average number of messages in buffer
system.ruby.network.int_link_buffers093.avg_stall_time  1895.541097                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers094.avg_buf_msgs     0.004901                       # Average number of messages in buffer
system.ruby.network.int_link_buffers094.avg_stall_time  1948.858977                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers095.avg_buf_msgs     0.002862                       # Average number of messages in buffer
system.ruby.network.int_link_buffers095.avg_stall_time  1416.421066                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers096.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.network.int_link_buffers096.avg_stall_time 39790.013150                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers097.avg_buf_msgs     0.051686                       # Average number of messages in buffer
system.ruby.network.int_link_buffers097.avg_stall_time  2308.054436                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers098.avg_buf_msgs     0.090584                       # Average number of messages in buffer
system.ruby.network.int_link_buffers098.avg_stall_time  1429.034013                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers100.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.network.int_link_buffers100.avg_stall_time  1499.946653                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers103.avg_buf_msgs     0.004639                       # Average number of messages in buffer
system.ruby.network.int_link_buffers103.avg_stall_time  3174.481901                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers104.avg_buf_msgs     0.003113                       # Average number of messages in buffer
system.ruby.network.int_link_buffers104.avg_stall_time  2381.457527                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers106.avg_buf_msgs     0.004130                       # Average number of messages in buffer
system.ruby.network.int_link_buffers106.avg_stall_time  3080.664041                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers107.avg_buf_msgs     0.003038                       # Average number of messages in buffer
system.ruby.network.int_link_buffers107.avg_stall_time  2380.899911                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers109.avg_buf_msgs     0.005456                       # Average number of messages in buffer
system.ruby.network.int_link_buffers109.avg_stall_time  3035.923661                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers110.avg_buf_msgs     0.003694                       # Average number of messages in buffer
system.ruby.network.int_link_buffers110.avg_stall_time  2379.006795                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers112.avg_buf_msgs     0.005389                       # Average number of messages in buffer
system.ruby.network.int_link_buffers112.avg_stall_time  3034.831663                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers113.avg_buf_msgs     0.003737                       # Average number of messages in buffer
system.ruby.network.int_link_buffers113.avg_stall_time  2378.041610                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers115.avg_buf_msgs     0.005342                       # Average number of messages in buffer
system.ruby.network.int_link_buffers115.avg_stall_time  3087.862168                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers116.avg_buf_msgs     0.003758                       # Average number of messages in buffer
system.ruby.network.int_link_buffers116.avg_stall_time  2377.865732                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers118.avg_buf_msgs     0.005384                       # Average number of messages in buffer
system.ruby.network.int_link_buffers118.avg_stall_time  3037.698790                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers119.avg_buf_msgs     0.003756                       # Average number of messages in buffer
system.ruby.network.int_link_buffers119.avg_stall_time  2376.716493                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers121.avg_buf_msgs     0.005338                       # Average number of messages in buffer
system.ruby.network.int_link_buffers121.avg_stall_time  3053.332548                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers122.avg_buf_msgs     0.003801                       # Average number of messages in buffer
system.ruby.network.int_link_buffers122.avg_stall_time  2376.096833                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers124.avg_buf_msgs     0.005372                       # Average number of messages in buffer
system.ruby.network.int_link_buffers124.avg_stall_time  3207.273803                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers125.avg_buf_msgs     0.003741                       # Average number of messages in buffer
system.ruby.network.int_link_buffers125.avg_stall_time  2375.138658                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers127.avg_buf_msgs     0.005340                       # Average number of messages in buffer
system.ruby.network.int_link_buffers127.avg_stall_time  3068.625972                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers128.avg_buf_msgs     0.003746                       # Average number of messages in buffer
system.ruby.network.int_link_buffers128.avg_stall_time  2374.557678                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers130.avg_buf_msgs     0.005404                       # Average number of messages in buffer
system.ruby.network.int_link_buffers130.avg_stall_time  3049.370177                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers131.avg_buf_msgs     0.003723                       # Average number of messages in buffer
system.ruby.network.int_link_buffers131.avg_stall_time  2373.684521                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers133.avg_buf_msgs     0.005341                       # Average number of messages in buffer
system.ruby.network.int_link_buffers133.avg_stall_time  3170.145087                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers134.avg_buf_msgs     0.003774                       # Average number of messages in buffer
system.ruby.network.int_link_buffers134.avg_stall_time  2373.055126                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers136.avg_buf_msgs     0.005557                       # Average number of messages in buffer
system.ruby.network.int_link_buffers136.avg_stall_time  3180.572996                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers137.avg_buf_msgs     0.003608                       # Average number of messages in buffer
system.ruby.network.int_link_buffers137.avg_stall_time  2372.462854                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers139.avg_buf_msgs     0.005185                       # Average number of messages in buffer
system.ruby.network.int_link_buffers139.avg_stall_time  3058.446754                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers140.avg_buf_msgs     0.003884                       # Average number of messages in buffer
system.ruby.network.int_link_buffers140.avg_stall_time  2371.898099                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers142.avg_buf_msgs     0.005392                       # Average number of messages in buffer
system.ruby.network.int_link_buffers142.avg_stall_time  3050.928153                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers143.avg_buf_msgs     0.003759                       # Average number of messages in buffer
system.ruby.network.int_link_buffers143.avg_stall_time  2371.064530                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers145.avg_buf_msgs     0.005517                       # Average number of messages in buffer
system.ruby.network.int_link_buffers145.avg_stall_time  3027.765930                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers146.avg_buf_msgs     0.003649                       # Average number of messages in buffer
system.ruby.network.int_link_buffers146.avg_stall_time  2370.484718                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers148.avg_buf_msgs     0.005523                       # Average number of messages in buffer
system.ruby.network.int_link_buffers148.avg_stall_time  3021.891102                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers149.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.int_link_buffers149.avg_stall_time  2369.836113                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers151.avg_buf_msgs     0.005384                       # Average number of messages in buffer
system.ruby.network.int_link_buffers151.avg_stall_time  3052.302204                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers152.avg_buf_msgs     0.003797                       # Average number of messages in buffer
system.ruby.network.int_link_buffers152.avg_stall_time  2369.331585                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers154.avg_buf_msgs     0.005324                       # Average number of messages in buffer
system.ruby.network.int_link_buffers154.avg_stall_time  3045.809663                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers155.avg_buf_msgs     0.003853                       # Average number of messages in buffer
system.ruby.network.int_link_buffers155.avg_stall_time  2368.407028                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers157.avg_buf_msgs     0.005504                       # Average number of messages in buffer
system.ruby.network.int_link_buffers157.avg_stall_time  3015.228266                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers158.avg_buf_msgs     0.003740                       # Average number of messages in buffer
system.ruby.network.int_link_buffers158.avg_stall_time  2368.097457                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers160.avg_buf_msgs     0.005302                       # Average number of messages in buffer
system.ruby.network.int_link_buffers160.avg_stall_time  3057.952090                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers161.avg_buf_msgs     0.003775                       # Average number of messages in buffer
system.ruby.network.int_link_buffers161.avg_stall_time  2367.129806                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers163.avg_buf_msgs     0.005204                       # Average number of messages in buffer
system.ruby.network.int_link_buffers163.avg_stall_time  3015.432439                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers164.avg_buf_msgs     0.003913                       # Average number of messages in buffer
system.ruby.network.int_link_buffers164.avg_stall_time  2366.499373                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers166.avg_buf_msgs     0.005261                       # Average number of messages in buffer
system.ruby.network.int_link_buffers166.avg_stall_time  3024.049918                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers167.avg_buf_msgs     0.003902                       # Average number of messages in buffer
system.ruby.network.int_link_buffers167.avg_stall_time  2365.974077                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers169.avg_buf_msgs     0.005455                       # Average number of messages in buffer
system.ruby.network.int_link_buffers169.avg_stall_time  3031.791383                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers170.avg_buf_msgs     0.003664                       # Average number of messages in buffer
system.ruby.network.int_link_buffers170.avg_stall_time  2365.197750                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers172.avg_buf_msgs     0.005580                       # Average number of messages in buffer
system.ruby.network.int_link_buffers172.avg_stall_time  3011.775615                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers173.avg_buf_msgs     0.003540                       # Average number of messages in buffer
system.ruby.network.int_link_buffers173.avg_stall_time  2364.650907                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers175.avg_buf_msgs     0.005539                       # Average number of messages in buffer
system.ruby.network.int_link_buffers175.avg_stall_time  3057.779328                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers176.avg_buf_msgs     0.003667                       # Average number of messages in buffer
system.ruby.network.int_link_buffers176.avg_stall_time  2363.975564                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers178.avg_buf_msgs     0.005304                       # Average number of messages in buffer
system.ruby.network.int_link_buffers178.avg_stall_time  3044.989854                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers179.avg_buf_msgs     0.003823                       # Average number of messages in buffer
system.ruby.network.int_link_buffers179.avg_stall_time  2362.970661                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers181.avg_buf_msgs     0.005322                       # Average number of messages in buffer
system.ruby.network.int_link_buffers181.avg_stall_time  3042.407245                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers182.avg_buf_msgs     0.003710                       # Average number of messages in buffer
system.ruby.network.int_link_buffers182.avg_stall_time  2362.338280                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers184.avg_buf_msgs     0.005320                       # Average number of messages in buffer
system.ruby.network.int_link_buffers184.avg_stall_time  3025.849709                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers185.avg_buf_msgs     0.003695                       # Average number of messages in buffer
system.ruby.network.int_link_buffers185.avg_stall_time  2361.629189                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers187.avg_buf_msgs     0.005211                       # Average number of messages in buffer
system.ruby.network.int_link_buffers187.avg_stall_time  3064.480066                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers188.avg_buf_msgs     0.003810                       # Average number of messages in buffer
system.ruby.network.int_link_buffers188.avg_stall_time  2361.586226                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers190.avg_buf_msgs     0.005302                       # Average number of messages in buffer
system.ruby.network.int_link_buffers190.avg_stall_time  3070.591647                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers191.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.int_link_buffers191.avg_stall_time  2360.651025                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers193.avg_buf_msgs     0.005436                       # Average number of messages in buffer
system.ruby.network.int_link_buffers193.avg_stall_time  3028.415314                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers194.avg_buf_msgs     0.003603                       # Average number of messages in buffer
system.ruby.network.int_link_buffers194.avg_stall_time  2360.455418                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers196.avg_buf_msgs     0.005316                       # Average number of messages in buffer
system.ruby.network.int_link_buffers196.avg_stall_time  3075.008314                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers197.avg_buf_msgs     0.003676                       # Average number of messages in buffer
system.ruby.network.int_link_buffers197.avg_stall_time  2360.565747                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers198.avg_buf_msgs     0.103431                       # Average number of messages in buffer
system.ruby.network.int_link_buffers198.avg_stall_time  3112.519934                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers199.avg_buf_msgs     0.039460                       # Average number of messages in buffer
system.ruby.network.int_link_buffers199.avg_stall_time  5128.721171                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers200.avg_buf_msgs     0.090851                       # Average number of messages in buffer
system.ruby.network.int_link_buffers200.avg_stall_time  2501.598733                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers201.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.network.int_link_buffers201.avg_stall_time 40790.008217                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control          9616672                      
system.ruby.network.msg_byte.Request_Control     10088152                      
system.ruby.network.msg_byte.Response_Control     16674792                      
system.ruby.network.msg_byte.Response_Data     99864216                      
system.ruby.network.msg_byte.Writeback_Control          216                      
system.ruby.network.msg_byte.Writeback_Data         3888                      
system.ruby.network.msg_count.Control         1202084                      
system.ruby.network.msg_count.Request_Control      1261019                      
system.ruby.network.msg_count.Response_Control      2084349                      
system.ruby.network.msg_count.Response_Data      1387003                      
system.ruby.network.msg_count.Writeback_Control           27                      
system.ruby.network.msg_count.Writeback_Data           54                      
system.ruby.network.routers00.msg_bytes.Control::0        96896                      
system.ruby.network.routers00.msg_bytes.Request_Control::2        95928                      
system.ruby.network.routers00.msg_bytes.Response_Control::1       105424                      
system.ruby.network.routers00.msg_bytes.Response_Control::2        76944                      
system.ruby.network.routers00.msg_bytes.Response_Data::1      1442376                      
system.ruby.network.routers00.msg_bytes.Writeback_Control::0           72                      
system.ruby.network.routers00.msg_bytes.Writeback_Data::0         1296                      
system.ruby.network.routers00.msg_count.Control::0        12112                      
system.ruby.network.routers00.msg_count.Request_Control::2        11991                      
system.ruby.network.routers00.msg_count.Response_Control::1        13178                      
system.ruby.network.routers00.msg_count.Response_Control::2         9618                      
system.ruby.network.routers00.msg_count.Response_Data::1        20033                      
system.ruby.network.routers00.msg_count.Writeback_Control::0            9                      
system.ruby.network.routers00.msg_count.Writeback_Data::0           18                      
system.ruby.network.routers00.percent_links_utilized     1.475599                      
system.ruby.network.routers00.port_buffers001.avg_buf_msgs     0.004639                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers001.avg_stall_time  3674.462171                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers002.avg_buf_msgs     0.003113                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers002.avg_stall_time  2857.674087                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers003.avg_buf_msgs     0.005079                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers003.avg_stall_time  1570.771678                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers004.avg_buf_msgs     0.007543                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers004.avg_stall_time  1596.018081                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers005.avg_buf_msgs     0.002497                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers005.avg_stall_time   999.923678                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.throttle0.link_utilization     1.493985                      
system.ruby.network.routers00.throttle0.msg_bytes.Request_Control::2        95928                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Control::1        57712                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Data::1       767160                      
system.ruby.network.routers00.throttle0.msg_count.Request_Control::2        11991                      
system.ruby.network.routers00.throttle0.msg_count.Response_Control::1         7214                      
system.ruby.network.routers00.throttle0.msg_count.Response_Data::1        10655                      
system.ruby.network.routers00.throttle1.link_utilization     1.457213                      
system.ruby.network.routers00.throttle1.msg_bytes.Control::0        96896                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::1        47712                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::2        76944                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Data::1       675216                      
system.ruby.network.routers00.throttle1.msg_bytes.Writeback_Control::0           72                      
system.ruby.network.routers00.throttle1.msg_bytes.Writeback_Data::0         1296                      
system.ruby.network.routers00.throttle1.msg_count.Control::0        12112                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::1         5964                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::2         9618                      
system.ruby.network.routers00.throttle1.msg_count.Response_Data::1         9378                      
system.ruby.network.routers00.throttle1.msg_count.Writeback_Control::0            9                      
system.ruby.network.routers00.throttle1.msg_count.Writeback_Data::0           18                      
system.ruby.network.routers01.msg_bytes.Control::0        81480                      
system.ruby.network.routers01.msg_bytes.Request_Control::2        93632                      
system.ruby.network.routers01.msg_bytes.Response_Control::1       104840                      
system.ruby.network.routers01.msg_bytes.Response_Control::2        71328                      
system.ruby.network.routers01.msg_bytes.Response_Data::1      1269000                      
system.ruby.network.routers01.msg_count.Control::0        10185                      
system.ruby.network.routers01.msg_count.Request_Control::2        11704                      
system.ruby.network.routers01.msg_count.Response_Control::1        13105                      
system.ruby.network.routers01.msg_count.Response_Control::2         8916                      
system.ruby.network.routers01.msg_count.Response_Data::1        17625                      
system.ruby.network.routers01.percent_links_utilized     1.314441                      
system.ruby.network.routers01.port_buffers001.avg_buf_msgs     0.004130                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers001.avg_stall_time  3556.885662                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.port_buffers002.avg_buf_msgs     0.003038                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers002.avg_stall_time  2856.939685                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.port_buffers003.avg_buf_msgs     0.004449                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers003.avg_stall_time  1492.623529                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.port_buffers004.avg_buf_msgs     0.007146                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers004.avg_stall_time  1483.185852                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.port_buffers005.avg_buf_msgs     0.002315                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers005.avg_stall_time   952.431562                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.throttle0.link_utilization     1.256609                      
system.ruby.network.routers01.throttle0.msg_bytes.Request_Control::2        93632                      
system.ruby.network.routers01.throttle0.msg_bytes.Response_Control::1        58064                      
system.ruby.network.routers01.throttle0.msg_bytes.Response_Data::1       622800                      
system.ruby.network.routers01.throttle0.msg_count.Request_Control::2        11704                      
system.ruby.network.routers01.throttle0.msg_count.Response_Control::1         7258                      
system.ruby.network.routers01.throttle0.msg_count.Response_Data::1         8650                      
system.ruby.network.routers01.throttle1.link_utilization     1.372273                      
system.ruby.network.routers01.throttle1.msg_bytes.Control::0        81480                      
system.ruby.network.routers01.throttle1.msg_bytes.Response_Control::1        46776                      
system.ruby.network.routers01.throttle1.msg_bytes.Response_Control::2        71328                      
system.ruby.network.routers01.throttle1.msg_bytes.Response_Data::1       646200                      
system.ruby.network.routers01.throttle1.msg_count.Control::0        10185                      
system.ruby.network.routers01.throttle1.msg_count.Response_Control::1         5847                      
system.ruby.network.routers01.throttle1.msg_count.Response_Control::2         8916                      
system.ruby.network.routers01.throttle1.msg_count.Response_Data::1         8975                      
system.ruby.network.routers02.msg_bytes.Control::0       100592                      
system.ruby.network.routers02.msg_bytes.Request_Control::2       113824                      
system.ruby.network.routers02.msg_bytes.Response_Control::1       155512                      
system.ruby.network.routers02.msg_bytes.Response_Control::2        90064                      
system.ruby.network.routers02.msg_bytes.Response_Data::1      1479240                      
system.ruby.network.routers02.msg_count.Control::0        12574                      
system.ruby.network.routers02.msg_count.Request_Control::2        14228                      
system.ruby.network.routers02.msg_count.Response_Control::1        19439                      
system.ruby.network.routers02.msg_count.Response_Control::2        11258                      
system.ruby.network.routers02.msg_count.Response_Data::1        20545                      
system.ruby.network.routers02.percent_links_utilized     1.573189                      
system.ruby.network.routers02.port_buffers001.avg_buf_msgs     0.005456                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers001.avg_stall_time  3511.999388                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.port_buffers002.avg_buf_msgs     0.003694                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers002.avg_stall_time  2854.786451                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.port_buffers003.avg_buf_msgs     0.003283                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers003.avg_stall_time  1428.930953                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.port_buffers004.avg_buf_msgs     0.009846                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers004.avg_stall_time  1487.032312                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.port_buffers005.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers005.avg_stall_time   952.136918                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.throttle0.link_utilization     1.449231                      
system.ruby.network.routers02.throttle0.msg_bytes.Request_Control::2       113824                      
system.ruby.network.routers02.throttle0.msg_bytes.Response_Control::1        91720                      
system.ruby.network.routers02.throttle0.msg_bytes.Response_Data::1       687672                      
system.ruby.network.routers02.throttle0.msg_count.Request_Control::2        14228                      
system.ruby.network.routers02.throttle0.msg_count.Response_Control::1        11465                      
system.ruby.network.routers02.throttle0.msg_count.Response_Data::1         9551                      
system.ruby.network.routers02.throttle1.link_utilization     1.697146                      
system.ruby.network.routers02.throttle1.msg_bytes.Control::0       100592                      
system.ruby.network.routers02.throttle1.msg_bytes.Response_Control::1        63792                      
system.ruby.network.routers02.throttle1.msg_bytes.Response_Control::2        90064                      
system.ruby.network.routers02.throttle1.msg_bytes.Response_Data::1       791568                      
system.ruby.network.routers02.throttle1.msg_count.Control::0        12574                      
system.ruby.network.routers02.throttle1.msg_count.Response_Control::1         7974                      
system.ruby.network.routers02.throttle1.msg_count.Response_Control::2        11258                      
system.ruby.network.routers02.throttle1.msg_count.Response_Data::1        10994                      
system.ruby.network.routers03.msg_bytes.Control::0       100448                      
system.ruby.network.routers03.msg_bytes.Request_Control::2       115176                      
system.ruby.network.routers03.msg_bytes.Response_Control::1       155320                      
system.ruby.network.routers03.msg_bytes.Response_Control::2        90248                      
system.ruby.network.routers03.msg_bytes.Response_Data::1      1491336                      
system.ruby.network.routers03.msg_count.Control::0        12556                      
system.ruby.network.routers03.msg_count.Request_Control::2        14397                      
system.ruby.network.routers03.msg_count.Response_Control::1        19415                      
system.ruby.network.routers03.msg_count.Response_Control::2        11281                      
system.ruby.network.routers03.msg_count.Response_Data::1        20713                      
system.ruby.network.routers03.percent_links_utilized     1.583975                      
system.ruby.network.routers03.port_buffers001.avg_buf_msgs     0.005389                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers001.avg_stall_time  3510.760977                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.port_buffers002.avg_buf_msgs     0.003737                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers002.avg_stall_time  2853.609954                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.port_buffers003.avg_buf_msgs     0.003277                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers003.avg_stall_time  1428.595423                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.port_buffers004.avg_buf_msgs     0.010192                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers004.avg_stall_time  1493.764851                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.port_buffers005.avg_buf_msgs     0.002929                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers005.avg_stall_time   951.845909                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.throttle0.link_utilization     1.441650                      
system.ruby.network.routers03.throttle0.msg_bytes.Request_Control::2       115176                      
system.ruby.network.routers03.throttle0.msg_bytes.Response_Control::1        90160                      
system.ruby.network.routers03.throttle0.msg_bytes.Response_Data::1       683208                      
system.ruby.network.routers03.throttle0.msg_count.Request_Control::2        14397                      
system.ruby.network.routers03.throttle0.msg_count.Response_Control::1        11270                      
system.ruby.network.routers03.throttle0.msg_count.Response_Data::1         9489                      
system.ruby.network.routers03.throttle1.link_utilization     1.726299                      
system.ruby.network.routers03.throttle1.msg_bytes.Control::0       100448                      
system.ruby.network.routers03.throttle1.msg_bytes.Response_Control::1        65160                      
system.ruby.network.routers03.throttle1.msg_bytes.Response_Control::2        90248                      
system.ruby.network.routers03.throttle1.msg_bytes.Response_Data::1       808128                      
system.ruby.network.routers03.throttle1.msg_count.Control::0        12556                      
system.ruby.network.routers03.throttle1.msg_count.Response_Control::1         8145                      
system.ruby.network.routers03.throttle1.msg_count.Response_Control::2        11281                      
system.ruby.network.routers03.throttle1.msg_count.Response_Data::1        11224                      
system.ruby.network.routers04.msg_bytes.Control::0       100456                      
system.ruby.network.routers04.msg_bytes.Request_Control::2       115808                      
system.ruby.network.routers04.msg_bytes.Response_Control::1       153480                      
system.ruby.network.routers04.msg_bytes.Response_Control::2        89216                      
system.ruby.network.routers04.msg_bytes.Response_Data::1      1497024                      
system.ruby.network.routers04.msg_count.Control::0        12557                      
system.ruby.network.routers04.msg_count.Request_Control::2        14476                      
system.ruby.network.routers04.msg_count.Response_Control::1        19185                      
system.ruby.network.routers04.msg_count.Response_Control::2        11152                      
system.ruby.network.routers04.msg_count.Response_Data::1        20792                      
system.ruby.network.routers04.percent_links_utilized     1.586778                      
system.ruby.network.routers04.port_buffers001.avg_buf_msgs     0.005342                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers001.avg_stall_time  3563.660256                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.port_buffers002.avg_buf_msgs     0.003758                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers002.avg_stall_time  2853.328550                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.port_buffers003.avg_buf_msgs     0.003283                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers003.avg_stall_time  1428.533898                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.port_buffers004.avg_buf_msgs     0.010147                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers004.avg_stall_time  1489.111820                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.port_buffers005.avg_buf_msgs     0.002895                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers005.avg_stall_time   951.584494                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.throttle0.link_utilization     1.453631                      
system.ruby.network.routers04.throttle0.msg_bytes.Request_Control::2       115808                      
system.ruby.network.routers04.throttle0.msg_bytes.Response_Control::1        87696                      
system.ruby.network.routers04.throttle0.msg_bytes.Response_Data::1       692424                      
system.ruby.network.routers04.throttle0.msg_count.Request_Control::2        14476                      
system.ruby.network.routers04.throttle0.msg_count.Response_Control::1        10962                      
system.ruby.network.routers04.throttle0.msg_count.Response_Data::1         9617                      
system.ruby.network.routers04.throttle1.link_utilization     1.719926                      
system.ruby.network.routers04.throttle1.msg_bytes.Control::0       100456                      
system.ruby.network.routers04.throttle1.msg_bytes.Response_Control::1        65784                      
system.ruby.network.routers04.throttle1.msg_bytes.Response_Control::2        89216                      
system.ruby.network.routers04.throttle1.msg_bytes.Response_Data::1       804600                      
system.ruby.network.routers04.throttle1.msg_count.Control::0        12557                      
system.ruby.network.routers04.throttle1.msg_count.Response_Control::1         8223                      
system.ruby.network.routers04.throttle1.msg_count.Response_Control::2        11152                      
system.ruby.network.routers04.throttle1.msg_count.Response_Data::1        11175                      
system.ruby.network.routers05.msg_bytes.Control::0       100504                      
system.ruby.network.routers05.msg_bytes.Request_Control::2       115744                      
system.ruby.network.routers05.msg_bytes.Response_Control::1       155168                      
system.ruby.network.routers05.msg_bytes.Response_Control::2        89624                      
system.ruby.network.routers05.msg_bytes.Response_Data::1      1496448                      
system.ruby.network.routers05.msg_count.Control::0        12563                      
system.ruby.network.routers05.msg_count.Request_Control::2        14468                      
system.ruby.network.routers05.msg_count.Response_Control::1        19396                      
system.ruby.network.routers05.msg_count.Response_Control::2        11203                      
system.ruby.network.routers05.msg_count.Response_Data::1        20784                      
system.ruby.network.routers05.percent_links_utilized     1.587999                      
system.ruby.network.routers05.port_buffers001.avg_buf_msgs     0.005384                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers001.avg_stall_time  3513.301401                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.port_buffers002.avg_buf_msgs     0.003756                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers002.avg_stall_time  2851.983963                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.port_buffers003.avg_buf_msgs     0.003273                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers003.avg_stall_time  1427.093001                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.port_buffers004.avg_buf_msgs     0.010212                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers004.avg_stall_time  1489.276016                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.port_buffers005.avg_buf_msgs     0.002908                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers005.avg_stall_time   951.193540                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.throttle0.link_utilization     1.449360                      
system.ruby.network.routers05.throttle0.msg_bytes.Request_Control::2       115744                      
system.ruby.network.routers05.throttle0.msg_bytes.Response_Control::1        89448                      
system.ruby.network.routers05.throttle0.msg_bytes.Response_Data::1       688104                      
system.ruby.network.routers05.throttle0.msg_count.Request_Control::2        14468                      
system.ruby.network.routers05.throttle0.msg_count.Response_Control::1        11181                      
system.ruby.network.routers05.throttle0.msg_count.Response_Data::1         9557                      
system.ruby.network.routers05.throttle1.link_utilization     1.726637                      
system.ruby.network.routers05.throttle1.msg_bytes.Control::0       100504                      
system.ruby.network.routers05.throttle1.msg_bytes.Response_Control::1        65720                      
system.ruby.network.routers05.throttle1.msg_bytes.Response_Control::2        89624                      
system.ruby.network.routers05.throttle1.msg_bytes.Response_Data::1       808344                      
system.ruby.network.routers05.throttle1.msg_count.Control::0        12563                      
system.ruby.network.routers05.throttle1.msg_count.Response_Control::1         8215                      
system.ruby.network.routers05.throttle1.msg_count.Response_Control::2        11203                      
system.ruby.network.routers05.throttle1.msg_count.Response_Data::1        11227                      
system.ruby.network.routers06.msg_bytes.Control::0       100520                      
system.ruby.network.routers06.msg_bytes.Request_Control::2       117144                      
system.ruby.network.routers06.msg_bytes.Response_Control::1       153040                      
system.ruby.network.routers06.msg_bytes.Response_Control::2        87672                      
system.ruby.network.routers06.msg_bytes.Response_Data::1      1509192                      
system.ruby.network.routers06.msg_count.Control::0        12565                      
system.ruby.network.routers06.msg_count.Request_Control::2        14643                      
system.ruby.network.routers06.msg_count.Response_Control::1        19130                      
system.ruby.network.routers06.msg_count.Response_Control::2        10959                      
system.ruby.network.routers06.msg_count.Response_Data::1        20961                      
system.ruby.network.routers06.percent_links_utilized     1.596176                      
system.ruby.network.routers06.port_buffers001.avg_buf_msgs     0.005338                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers001.avg_stall_time  3528.775246                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.port_buffers002.avg_buf_msgs     0.003801                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers002.avg_stall_time  2851.246056                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.port_buffers003.avg_buf_msgs     0.003284                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers003.avg_stall_time  1427.079502                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.port_buffers004.avg_buf_msgs     0.010142                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers004.avg_stall_time  1487.558387                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.port_buffers005.avg_buf_msgs     0.002845                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers005.avg_stall_time   950.873715                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.throttle0.link_utilization     1.476982                      
system.ruby.network.routers06.throttle0.msg_bytes.Request_Control::2       117144                      
system.ruby.network.routers06.throttle0.msg_bytes.Response_Control::1        85920                      
system.ruby.network.routers06.throttle0.msg_bytes.Response_Data::1       707256                      
system.ruby.network.routers06.throttle0.msg_count.Request_Control::2        14643                      
system.ruby.network.routers06.throttle0.msg_count.Response_Control::1        10740                      
system.ruby.network.routers06.throttle0.msg_count.Response_Data::1         9823                      
system.ruby.network.routers06.throttle1.link_utilization     1.715370                      
system.ruby.network.routers06.throttle1.msg_bytes.Control::0       100520                      
system.ruby.network.routers06.throttle1.msg_bytes.Response_Control::1        67120                      
system.ruby.network.routers06.throttle1.msg_bytes.Response_Control::2        87672                      
system.ruby.network.routers06.throttle1.msg_bytes.Response_Data::1       801936                      
system.ruby.network.routers06.throttle1.msg_count.Control::0        12565                      
system.ruby.network.routers06.throttle1.msg_count.Response_Control::1         8390                      
system.ruby.network.routers06.throttle1.msg_count.Response_Control::2        10959                      
system.ruby.network.routers06.throttle1.msg_count.Response_Data::1        11138                      
system.ruby.network.routers07.msg_bytes.Control::0       100448                      
system.ruby.network.routers07.msg_bytes.Request_Control::2       115296                      
system.ruby.network.routers07.msg_bytes.Response_Control::1       154624                      
system.ruby.network.routers07.msg_bytes.Response_Control::2        89912                      
system.ruby.network.routers07.msg_bytes.Response_Data::1      1492992                      
system.ruby.network.routers07.msg_count.Control::0        12556                      
system.ruby.network.routers07.msg_count.Request_Control::2        14412                      
system.ruby.network.routers07.msg_count.Response_Control::1        19328                      
system.ruby.network.routers07.msg_count.Response_Control::2        11239                      
system.ruby.network.routers07.msg_count.Response_Data::1        20736                      
system.ruby.network.routers07.percent_links_utilized     1.584578                      
system.ruby.network.routers07.port_buffers001.avg_buf_msgs     0.005372                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers001.avg_stall_time  3682.552177                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.port_buffers002.avg_buf_msgs     0.003741                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers002.avg_stall_time  2850.118493                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.port_buffers003.avg_buf_msgs     0.003299                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers003.avg_stall_time  1429.073342                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.port_buffers004.avg_buf_msgs     0.010178                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers004.avg_stall_time  1488.446211                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.port_buffers005.avg_buf_msgs     0.002918                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers005.avg_stall_time   950.574399                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.throttle0.link_utilization     1.444519                      
system.ruby.network.routers07.throttle0.msg_bytes.Request_Control::2       115296                      
system.ruby.network.routers07.throttle0.msg_bytes.Response_Control::1        89360                      
system.ruby.network.routers07.throttle0.msg_bytes.Response_Data::1       685656                      
system.ruby.network.routers07.throttle0.msg_count.Request_Control::2        14412                      
system.ruby.network.routers07.throttle0.msg_count.Response_Control::1        11170                      
system.ruby.network.routers07.throttle0.msg_count.Response_Data::1         9523                      
system.ruby.network.routers07.throttle1.link_utilization     1.724638                      
system.ruby.network.routers07.throttle1.msg_bytes.Control::0       100448                      
system.ruby.network.routers07.throttle1.msg_bytes.Response_Control::1        65264                      
system.ruby.network.routers07.throttle1.msg_bytes.Response_Control::2        89912                      
system.ruby.network.routers07.throttle1.msg_bytes.Response_Data::1       807336                      
system.ruby.network.routers07.throttle1.msg_count.Control::0        12556                      
system.ruby.network.routers07.throttle1.msg_count.Response_Control::1         8158                      
system.ruby.network.routers07.throttle1.msg_count.Response_Control::2        11239                      
system.ruby.network.routers07.throttle1.msg_count.Response_Data::1        11213                      
system.ruby.network.routers08.msg_bytes.Control::0       100400                      
system.ruby.network.routers08.msg_bytes.Request_Control::2       115448                      
system.ruby.network.routers08.msg_bytes.Response_Control::1       153288                      
system.ruby.network.routers08.msg_bytes.Response_Control::2        89192                      
system.ruby.network.routers08.msg_bytes.Response_Data::1      1493784                      
system.ruby.network.routers08.msg_count.Control::0        12550                      
system.ruby.network.routers08.msg_count.Request_Control::2        14431                      
system.ruby.network.routers08.msg_count.Response_Control::1        19161                      
system.ruby.network.routers08.msg_count.Response_Control::2        11149                      
system.ruby.network.routers08.msg_count.Response_Data::1        20747                      
system.ruby.network.routers08.percent_links_utilized     1.583637                      
system.ruby.network.routers08.port_buffers001.avg_buf_msgs     0.005340                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers001.avg_stall_time  3543.756634                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.port_buffers002.avg_buf_msgs     0.003746                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers002.avg_stall_time  2849.429910                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.port_buffers003.avg_buf_msgs     0.003290                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers003.avg_stall_time  1426.384818                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.port_buffers004.avg_buf_msgs     0.010116                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers004.avg_stall_time  1486.760253                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.port_buffers005.avg_buf_msgs     0.002894                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers005.avg_stall_time   950.249642                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.throttle0.link_utilization     1.449919                      
system.ruby.network.routers08.throttle0.msg_bytes.Request_Control::2       115448                      
system.ruby.network.routers08.throttle0.msg_bytes.Response_Control::1        87856                      
system.ruby.network.routers08.throttle0.msg_bytes.Response_Data::1       690336                      
system.ruby.network.routers08.throttle0.msg_count.Request_Control::2        14431                      
system.ruby.network.routers08.throttle0.msg_count.Response_Control::1        10982                      
system.ruby.network.routers08.throttle0.msg_count.Response_Data::1         9588                      
system.ruby.network.routers08.throttle1.link_utilization     1.717356                      
system.ruby.network.routers08.throttle1.msg_bytes.Control::0       100400                      
system.ruby.network.routers08.throttle1.msg_bytes.Response_Control::1        65432                      
system.ruby.network.routers08.throttle1.msg_bytes.Response_Control::2        89192                      
system.ruby.network.routers08.throttle1.msg_bytes.Response_Data::1       803448                      
system.ruby.network.routers08.throttle1.msg_count.Control::0        12550                      
system.ruby.network.routers08.throttle1.msg_count.Response_Control::1         8179                      
system.ruby.network.routers08.throttle1.msg_count.Response_Control::2        11149                      
system.ruby.network.routers08.throttle1.msg_count.Response_Data::1        11159                      
system.ruby.network.routers09.msg_bytes.Control::0       100480                      
system.ruby.network.routers09.msg_bytes.Request_Control::2       114736                      
system.ruby.network.routers09.msg_bytes.Response_Control::1       155104                      
system.ruby.network.routers09.msg_bytes.Response_Control::2        90072                      
system.ruby.network.routers09.msg_bytes.Response_Data::1      1487448                      
system.ruby.network.routers09.msg_count.Control::0        12560                      
system.ruby.network.routers09.msg_count.Request_Control::2        14342                      
system.ruby.network.routers09.msg_count.Response_Control::1        19388                      
system.ruby.network.routers09.msg_count.Response_Control::2        11259                      
system.ruby.network.routers09.msg_count.Response_Data::1        20659                      
system.ruby.network.routers09.percent_links_utilized     1.580172                      
system.ruby.network.routers09.port_buffers001.avg_buf_msgs     0.005404                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers001.avg_stall_time  3524.376232                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.port_buffers002.avg_buf_msgs     0.003723                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers002.avg_stall_time  2848.390740                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.port_buffers003.avg_buf_msgs     0.003298                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers003.avg_stall_time  1426.858973                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.port_buffers004.avg_buf_msgs     0.010066                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers004.avg_stall_time  1486.541412                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.port_buffers005.avg_buf_msgs     0.002923                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers005.avg_stall_time   950.000428                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.throttle0.link_utilization     1.444921                      
system.ruby.network.routers09.throttle0.msg_bytes.Request_Control::2       114736                      
system.ruby.network.routers09.throttle0.msg_bytes.Response_Control::1        90384                      
system.ruby.network.routers09.throttle0.msg_bytes.Response_Data::1       685440                      
system.ruby.network.routers09.throttle0.msg_count.Request_Control::2        14342                      
system.ruby.network.routers09.throttle0.msg_count.Response_Control::1        11298                      
system.ruby.network.routers09.throttle0.msg_count.Response_Data::1         9520                      
system.ruby.network.routers09.throttle1.link_utilization     1.715422                      
system.ruby.network.routers09.throttle1.msg_bytes.Control::0       100480                      
system.ruby.network.routers09.throttle1.msg_bytes.Response_Control::1        64720                      
system.ruby.network.routers09.throttle1.msg_bytes.Response_Control::2        90072                      
system.ruby.network.routers09.throttle1.msg_bytes.Response_Data::1       802008                      
system.ruby.network.routers09.throttle1.msg_count.Control::0        12560                      
system.ruby.network.routers09.throttle1.msg_count.Response_Control::1         8090                      
system.ruby.network.routers09.throttle1.msg_count.Response_Control::2        11259                      
system.ruby.network.routers09.throttle1.msg_count.Response_Data::1        11139                      
system.ruby.network.routers10.msg_bytes.Control::0       100488                      
system.ruby.network.routers10.msg_bytes.Request_Control::2       116288                      
system.ruby.network.routers10.msg_bytes.Response_Control::1       154072                      
system.ruby.network.routers10.msg_bytes.Response_Control::2        89424                      
system.ruby.network.routers10.msg_bytes.Response_Data::1      1501488                      
system.ruby.network.routers10.msg_count.Control::0        12561                      
system.ruby.network.routers10.msg_count.Request_Control::2        14536                      
system.ruby.network.routers10.msg_count.Response_Control::1        19259                      
system.ruby.network.routers10.msg_count.Response_Control::2        11178                      
system.ruby.network.routers10.msg_count.Response_Data::1        20854                      
system.ruby.network.routers10.percent_links_utilized     1.591464                      
system.ruby.network.routers10.port_buffers001.avg_buf_msgs     0.005341                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers001.avg_stall_time  3644.988634                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.port_buffers002.avg_buf_msgs     0.003774                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers002.avg_stall_time  2847.626225                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.port_buffers003.avg_buf_msgs     0.003282                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers003.avg_stall_time  1425.173275                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.port_buffers004.avg_buf_msgs     0.010266                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers004.avg_stall_time  1487.324619                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.port_buffers005.avg_buf_msgs     0.002902                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers005.avg_stall_time   949.702151                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.throttle0.link_utilization     1.452281                      
system.ruby.network.routers10.throttle0.msg_bytes.Request_Control::2       116288                      
system.ruby.network.routers10.throttle0.msg_bytes.Response_Control::1        87824                      
system.ruby.network.routers10.throttle0.msg_bytes.Response_Data::1       690984                      
system.ruby.network.routers10.throttle0.msg_count.Request_Control::2        14536                      
system.ruby.network.routers10.throttle0.msg_count.Response_Control::1        10978                      
system.ruby.network.routers10.throttle0.msg_count.Response_Data::1         9597                      
system.ruby.network.routers10.throttle1.link_utilization     1.730648                      
system.ruby.network.routers10.throttle1.msg_bytes.Control::0       100488                      
system.ruby.network.routers10.throttle1.msg_bytes.Response_Control::1        66248                      
system.ruby.network.routers10.throttle1.msg_bytes.Response_Control::2        89424                      
system.ruby.network.routers10.throttle1.msg_bytes.Response_Data::1       810504                      
system.ruby.network.routers10.throttle1.msg_count.Control::0        12561                      
system.ruby.network.routers10.throttle1.msg_count.Response_Control::1         8281                      
system.ruby.network.routers10.throttle1.msg_count.Response_Control::2        11178                      
system.ruby.network.routers10.throttle1.msg_count.Response_Data::1        11257                      
system.ruby.network.routers11.msg_bytes.Control::0       100520                      
system.ruby.network.routers11.msg_bytes.Request_Control::2       111200                      
system.ruby.network.routers11.msg_bytes.Response_Control::1       155752                      
system.ruby.network.routers11.msg_bytes.Response_Control::2        89728                      
system.ruby.network.routers11.msg_bytes.Response_Data::1      1455552                      
system.ruby.network.routers11.msg_count.Control::0        12565                      
system.ruby.network.routers11.msg_count.Request_Control::2        13900                      
system.ruby.network.routers11.msg_count.Response_Control::1        19469                      
system.ruby.network.routers11.msg_count.Response_Control::2        11216                      
system.ruby.network.routers11.msg_count.Response_Data::1        20216                      
system.ruby.network.routers11.percent_links_utilized     1.551707                      
system.ruby.network.routers11.port_buffers001.avg_buf_msgs     0.005557                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers001.avg_stall_time  3655.281552                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.port_buffers002.avg_buf_msgs     0.003608                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers002.avg_stall_time  2846.884165                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.port_buffers003.avg_buf_msgs     0.003283                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers003.avg_stall_time  1425.615240                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.port_buffers004.avg_buf_msgs     0.009295                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers004.avg_stall_time  1478.235971                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.port_buffers005.avg_buf_msgs     0.002912                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers005.avg_stall_time   949.427756                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.throttle0.link_utilization     1.453553                      
system.ruby.network.routers11.throttle0.msg_bytes.Request_Control::2       111200                      
system.ruby.network.routers11.throttle0.msg_bytes.Response_Control::1        94560                      
system.ruby.network.routers11.throttle0.msg_bytes.Response_Data::1       690120                      
system.ruby.network.routers11.throttle0.msg_count.Request_Control::2        13900                      
system.ruby.network.routers11.throttle0.msg_count.Response_Control::1        11820                      
system.ruby.network.routers11.throttle0.msg_count.Response_Data::1         9585                      
system.ruby.network.routers11.throttle1.link_utilization     1.649861                      
system.ruby.network.routers11.throttle1.msg_bytes.Control::0       100520                      
system.ruby.network.routers11.throttle1.msg_bytes.Response_Control::1        61192                      
system.ruby.network.routers11.throttle1.msg_bytes.Response_Control::2        89728                      
system.ruby.network.routers11.throttle1.msg_bytes.Response_Data::1       765432                      
system.ruby.network.routers11.throttle1.msg_count.Control::0        12565                      
system.ruby.network.routers11.throttle1.msg_count.Response_Control::1         7649                      
system.ruby.network.routers11.throttle1.msg_count.Response_Control::2        11216                      
system.ruby.network.routers11.throttle1.msg_count.Response_Data::1        10631                      
system.ruby.network.routers12.msg_bytes.Control::0       100456                      
system.ruby.network.routers12.msg_bytes.Request_Control::2       119680                      
system.ruby.network.routers12.msg_bytes.Response_Control::1       147144                      
system.ruby.network.routers12.msg_bytes.Response_Control::2        83920                      
system.ruby.network.routers12.msg_bytes.Response_Data::1      1531800                      
system.ruby.network.routers12.msg_count.Control::0        12557                      
system.ruby.network.routers12.msg_count.Request_Control::2        14960                      
system.ruby.network.routers12.msg_count.Response_Control::1        18393                      
system.ruby.network.routers12.msg_count.Response_Control::2        10490                      
system.ruby.network.routers12.msg_count.Response_Data::1        21275                      
system.ruby.network.routers12.percent_links_utilized     1.608695                      
system.ruby.network.routers12.port_buffers001.avg_buf_msgs     0.005185                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers001.avg_stall_time  3533.035895                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.port_buffers002.avg_buf_msgs     0.003884                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers002.avg_stall_time  2846.228680                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.port_buffers003.avg_buf_msgs     0.003283                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers003.avg_stall_time  1424.403697                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.port_buffers004.avg_buf_msgs     0.010030                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers004.avg_stall_time  1507.946158                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.port_buffers005.avg_buf_msgs     0.002723                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers005.avg_stall_time   949.166600                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.throttle0.link_utilization     1.521723                      
system.ruby.network.routers12.throttle0.msg_bytes.Request_Control::2       119680                      
system.ruby.network.routers12.throttle0.msg_bytes.Response_Control::1        77480                      
system.ruby.network.routers12.throttle0.msg_bytes.Response_Data::1       740736                      
system.ruby.network.routers12.throttle0.msg_count.Request_Control::2        14960                      
system.ruby.network.routers12.throttle0.msg_count.Response_Control::1         9685                      
system.ruby.network.routers12.throttle0.msg_count.Response_Data::1        10288                      
system.ruby.network.routers12.throttle1.link_utilization     1.695667                      
system.ruby.network.routers12.throttle1.msg_bytes.Control::0       100456                      
system.ruby.network.routers12.throttle1.msg_bytes.Response_Control::1        69664                      
system.ruby.network.routers12.throttle1.msg_bytes.Response_Control::2        83920                      
system.ruby.network.routers12.throttle1.msg_bytes.Response_Data::1       791064                      
system.ruby.network.routers12.throttle1.msg_count.Control::0        12557                      
system.ruby.network.routers12.throttle1.msg_count.Response_Control::1         8708                      
system.ruby.network.routers12.throttle1.msg_count.Response_Control::2        10490                      
system.ruby.network.routers12.throttle1.msg_count.Response_Data::1        10987                      
system.ruby.network.routers13.msg_bytes.Control::0       100504                      
system.ruby.network.routers13.msg_bytes.Request_Control::2       115840                      
system.ruby.network.routers13.msg_bytes.Response_Control::1       155904                      
system.ruby.network.routers13.msg_bytes.Response_Control::2        90200                      
system.ruby.network.routers13.msg_bytes.Response_Data::1      1497384                      
system.ruby.network.routers13.msg_count.Control::0        12563                      
system.ruby.network.routers13.msg_count.Request_Control::2        14480                      
system.ruby.network.routers13.msg_count.Response_Control::1        19488                      
system.ruby.network.routers13.msg_count.Response_Control::2        11275                      
system.ruby.network.routers13.msg_count.Response_Data::1        20797                      
system.ruby.network.routers13.percent_links_utilized     1.589900                      
system.ruby.network.routers13.port_buffers001.avg_buf_msgs     0.005392                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers001.avg_stall_time  3525.386587                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.port_buffers002.avg_buf_msgs     0.003759                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers002.avg_stall_time  2845.194313                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.port_buffers003.avg_buf_msgs     0.003275                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers003.avg_stall_time  1423.741723                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.port_buffers004.avg_buf_msgs     0.010292                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers004.avg_stall_time  1485.874506                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.port_buffers005.avg_buf_msgs     0.002927                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers005.avg_stall_time   948.905185                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.throttle0.link_utilization     1.445077                      
system.ruby.network.routers13.throttle0.msg_bytes.Request_Control::2       115840                      
system.ruby.network.routers13.throttle0.msg_bytes.Response_Control::1        90096                      
system.ruby.network.routers13.throttle0.msg_bytes.Response_Data::1       684720                      
system.ruby.network.routers13.throttle0.msg_count.Request_Control::2        14480                      
system.ruby.network.routers13.throttle0.msg_count.Response_Control::1        11262                      
system.ruby.network.routers13.throttle0.msg_count.Response_Data::1         9510                      
system.ruby.network.routers13.throttle1.link_utilization     1.734723                      
system.ruby.network.routers13.throttle1.msg_bytes.Control::0       100504                      
system.ruby.network.routers13.throttle1.msg_bytes.Response_Control::1        65808                      
system.ruby.network.routers13.throttle1.msg_bytes.Response_Control::2        90200                      
system.ruby.network.routers13.throttle1.msg_bytes.Response_Data::1       812664                      
system.ruby.network.routers13.throttle1.msg_count.Control::0        12563                      
system.ruby.network.routers13.throttle1.msg_count.Response_Control::1         8226                      
system.ruby.network.routers13.throttle1.msg_count.Response_Control::2        11275                      
system.ruby.network.routers13.throttle1.msg_count.Response_Data::1        11287                      
system.ruby.network.routers14.msg_bytes.Control::0       100568                      
system.ruby.network.routers14.msg_bytes.Request_Control::2       112440                      
system.ruby.network.routers14.msg_bytes.Response_Control::1       155456                      
system.ruby.network.routers14.msg_bytes.Response_Control::2        89712                      
system.ruby.network.routers14.msg_bytes.Response_Data::1      1466928                      
system.ruby.network.routers14.msg_count.Control::0        12571                      
system.ruby.network.routers14.msg_count.Request_Control::2        14055                      
system.ruby.network.routers14.msg_count.Response_Control::1        19432                      
system.ruby.network.routers14.msg_count.Response_Control::2        11214                      
system.ruby.network.routers14.msg_count.Response_Data::1        20374                      
system.ruby.network.routers14.percent_links_utilized     1.561727                      
system.ruby.network.routers14.port_buffers001.avg_buf_msgs     0.005517                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers001.avg_stall_time  3502.051861                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.port_buffers002.avg_buf_msgs     0.003649                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers002.avg_stall_time  2844.522733                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.port_buffers003.avg_buf_msgs     0.003288                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers003.avg_stall_time  1423.970948                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.port_buffers004.avg_buf_msgs     0.009490                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers004.avg_stall_time  1479.145342                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.port_buffers005.avg_buf_msgs     0.002911                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers005.avg_stall_time   948.560180                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.throttle0.link_utilization     1.457317                      
system.ruby.network.routers14.throttle0.msg_bytes.Request_Control::2       112440                      
system.ruby.network.routers14.throttle0.msg_bytes.Response_Control::1        93048                      
system.ruby.network.routers14.throttle0.msg_bytes.Response_Data::1       692712                      
system.ruby.network.routers14.throttle0.msg_count.Request_Control::2        14055                      
system.ruby.network.routers14.throttle0.msg_count.Response_Control::1        11631                      
system.ruby.network.routers14.throttle0.msg_count.Response_Data::1         9621                      
system.ruby.network.routers14.throttle1.link_utilization     1.666138                      
system.ruby.network.routers14.throttle1.msg_bytes.Control::0       100568                      
system.ruby.network.routers14.throttle1.msg_bytes.Response_Control::1        62408                      
system.ruby.network.routers14.throttle1.msg_bytes.Response_Control::2        89712                      
system.ruby.network.routers14.throttle1.msg_bytes.Response_Data::1       774216                      
system.ruby.network.routers14.throttle1.msg_count.Control::0        12571                      
system.ruby.network.routers14.throttle1.msg_count.Response_Control::1         7801                      
system.ruby.network.routers14.throttle1.msg_count.Response_Control::2        11214                      
system.ruby.network.routers14.throttle1.msg_count.Response_Data::1        10753                      
system.ruby.network.routers15.msg_bytes.Control::0       101872                      
system.ruby.network.routers15.msg_bytes.Request_Control::2       114608                      
system.ruby.network.routers15.msg_bytes.Response_Control::1       153584                      
system.ruby.network.routers15.msg_bytes.Response_Control::2        87808                      
system.ruby.network.routers15.msg_bytes.Response_Data::1      1486224                      
system.ruby.network.routers15.msg_count.Control::0        12734                      
system.ruby.network.routers15.msg_count.Request_Control::2        14326                      
system.ruby.network.routers15.msg_count.Response_Control::1        19198                      
system.ruby.network.routers15.msg_count.Response_Control::2        10976                      
system.ruby.network.routers15.msg_count.Response_Data::1        20642                      
system.ruby.network.routers15.percent_links_utilized     1.577134                      
system.ruby.network.routers15.port_buffers001.avg_buf_msgs     0.005523                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers001.avg_stall_time  3496.069300                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.port_buffers002.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers002.avg_stall_time  2843.737320                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.port_buffers003.avg_buf_msgs     0.003335                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers003.avg_stall_time  1423.393083                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.port_buffers004.avg_buf_msgs     0.009219                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers004.avg_stall_time  1475.326529                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.port_buffers005.avg_buf_msgs     0.002849                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers005.avg_stall_time   948.344714                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.throttle0.link_utilization     1.516298                      
system.ruby.network.routers15.throttle0.msg_bytes.Request_Control::2       114608                      
system.ruby.network.routers15.throttle0.msg_bytes.Response_Control::1        89000                      
system.ruby.network.routers15.throttle0.msg_bytes.Response_Data::1       730944                      
system.ruby.network.routers15.throttle0.msg_count.Request_Control::2        14326                      
system.ruby.network.routers15.throttle0.msg_count.Response_Control::1        11125                      
system.ruby.network.routers15.throttle0.msg_count.Response_Data::1        10152                      
system.ruby.network.routers15.throttle1.link_utilization     1.637971                      
system.ruby.network.routers15.throttle1.msg_bytes.Control::0       101872                      
system.ruby.network.routers15.throttle1.msg_bytes.Response_Control::1        64584                      
system.ruby.network.routers15.throttle1.msg_bytes.Response_Control::2        87808                      
system.ruby.network.routers15.throttle1.msg_bytes.Response_Data::1       755280                      
system.ruby.network.routers15.throttle1.msg_count.Control::0        12734                      
system.ruby.network.routers15.throttle1.msg_count.Response_Control::1         8073                      
system.ruby.network.routers15.throttle1.msg_count.Response_Control::2        10976                      
system.ruby.network.routers15.throttle1.msg_count.Response_Data::1        10490                      
system.ruby.network.routers16.msg_bytes.Control::0       100496                      
system.ruby.network.routers16.msg_bytes.Request_Control::2       117016                      
system.ruby.network.routers16.msg_bytes.Response_Control::1       155160                      
system.ruby.network.routers16.msg_bytes.Response_Control::2        87040                      
system.ruby.network.routers16.msg_bytes.Response_Data::1      1508040                      
system.ruby.network.routers16.msg_count.Control::0        12562                      
system.ruby.network.routers16.msg_count.Request_Control::2        14627                      
system.ruby.network.routers16.msg_count.Response_Control::1        19395                      
system.ruby.network.routers16.msg_count.Response_Control::2        10880                      
system.ruby.network.routers16.msg_count.Response_Data::1        20945                      
system.ruby.network.routers16.percent_links_utilized     1.596325                      
system.ruby.network.routers16.port_buffers001.avg_buf_msgs     0.005384                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers001.avg_stall_time  3526.363583                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers002.avg_buf_msgs     0.003797                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers002.avg_stall_time  2843.158287                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers003.avg_buf_msgs     0.003302                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers003.avg_stall_time  1424.919648                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers004.avg_buf_msgs     0.010255                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers004.avg_stall_time  1484.766802                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers005.avg_buf_msgs     0.002824                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers005.avg_stall_time   948.111076                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.throttle0.link_utilization     1.467935                      
system.ruby.network.routers16.throttle0.msg_bytes.Request_Control::2       117016                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Control::1        88176                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Data::1       699552                      
system.ruby.network.routers16.throttle0.msg_count.Request_Control::2        14627                      
system.ruby.network.routers16.throttle0.msg_count.Response_Control::1        11022                      
system.ruby.network.routers16.throttle0.msg_count.Response_Data::1         9716                      
system.ruby.network.routers16.throttle1.link_utilization     1.724716                      
system.ruby.network.routers16.throttle1.msg_bytes.Control::0       100496                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Control::1        66984                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Control::2        87040                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Data::1       808488                      
system.ruby.network.routers16.throttle1.msg_count.Control::0        12562                      
system.ruby.network.routers16.throttle1.msg_count.Response_Control::1         8373                      
system.ruby.network.routers16.throttle1.msg_count.Response_Control::2        10880                      
system.ruby.network.routers16.throttle1.msg_count.Response_Data::1        11229                      
system.ruby.network.routers17.msg_bytes.Control::0       100440                      
system.ruby.network.routers17.msg_bytes.Request_Control::2       118752                      
system.ruby.network.routers17.msg_bytes.Response_Control::1       153000                      
system.ruby.network.routers17.msg_bytes.Response_Control::2        86736                      
system.ruby.network.routers17.msg_bytes.Response_Data::1      1523664                      
system.ruby.network.routers17.msg_count.Control::0        12555                      
system.ruby.network.routers17.msg_count.Request_Control::2        14844                      
system.ruby.network.routers17.msg_count.Response_Control::1        19125                      
system.ruby.network.routers17.msg_count.Response_Control::2        10842                      
system.ruby.network.routers17.msg_count.Response_Data::1        21162                      
system.ruby.network.routers17.percent_links_utilized     1.608364                      
system.ruby.network.routers17.port_buffers001.avg_buf_msgs     0.005324                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers001.avg_stall_time  3519.776938                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers002.avg_buf_msgs     0.003853                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers002.avg_stall_time  2842.012293                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers003.avg_buf_msgs     0.003294                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers003.avg_stall_time  1423.498480                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers004.avg_buf_msgs     0.010257                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers004.avg_stall_time  1483.270870                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers005.avg_buf_msgs     0.002815                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers005.avg_stall_time   947.922867                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.throttle0.link_utilization     1.494790                      
system.ruby.network.routers17.throttle0.msg_bytes.Request_Control::2       118752                      
system.ruby.network.routers17.throttle0.msg_bytes.Response_Control::1        84272                      
system.ruby.network.routers17.throttle0.msg_bytes.Response_Data::1       718272                      
system.ruby.network.routers17.throttle0.msg_count.Request_Control::2        14844                      
system.ruby.network.routers17.throttle0.msg_count.Response_Control::1        10534                      
system.ruby.network.routers17.throttle0.msg_count.Response_Data::1         9976                      
system.ruby.network.routers17.throttle1.link_utilization     1.721938                      
system.ruby.network.routers17.throttle1.msg_bytes.Control::0       100440                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Control::1        68728                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Control::2        86736                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Data::1       805392                      
system.ruby.network.routers17.throttle1.msg_count.Control::0        12555                      
system.ruby.network.routers17.throttle1.msg_count.Response_Control::1         8591                      
system.ruby.network.routers17.throttle1.msg_count.Response_Control::2        10842                      
system.ruby.network.routers17.throttle1.msg_count.Response_Data::1        11186                      
system.ruby.network.routers18.msg_bytes.Control::0       101856                      
system.ruby.network.routers18.msg_bytes.Request_Control::2       115256                      
system.ruby.network.routers18.msg_bytes.Response_Control::1       153352                      
system.ruby.network.routers18.msg_bytes.Response_Control::2        87616                      
system.ruby.network.routers18.msg_bytes.Response_Data::1      1491984                      
system.ruby.network.routers18.msg_count.Control::0        12732                      
system.ruby.network.routers18.msg_count.Request_Control::2        14407                      
system.ruby.network.routers18.msg_count.Response_Control::1        19169                      
system.ruby.network.routers18.msg_count.Response_Control::2        10952                      
system.ruby.network.routers18.msg_count.Response_Data::1        20722                      
system.ruby.network.routers18.percent_links_utilized     1.581976                      
system.ruby.network.routers18.port_buffers001.avg_buf_msgs     0.005504                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers001.avg_stall_time  3489.058602                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers002.avg_buf_msgs     0.003740                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers002.avg_stall_time  2841.640679                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers003.avg_buf_msgs     0.003346                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers003.avg_stall_time  1423.266400                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers004.avg_buf_msgs     0.009298                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers004.avg_stall_time  1474.756971                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers005.avg_buf_msgs     0.002843                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers005.avg_stall_time   947.648992                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.throttle0.link_utilization     1.520114                      
system.ruby.network.routers18.throttle0.msg_bytes.Request_Control::2       115256                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Control::1        88112                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Data::1       733536                      
system.ruby.network.routers18.throttle0.msg_count.Request_Control::2        14407                      
system.ruby.network.routers18.throttle0.msg_count.Response_Control::1        11014                      
system.ruby.network.routers18.throttle0.msg_count.Response_Data::1        10188                      
system.ruby.network.routers18.throttle1.link_utilization     1.643838                      
system.ruby.network.routers18.throttle1.msg_bytes.Control::0       101856                      
system.ruby.network.routers18.throttle1.msg_bytes.Response_Control::1        65240                      
system.ruby.network.routers18.throttle1.msg_bytes.Response_Control::2        87616                      
system.ruby.network.routers18.throttle1.msg_bytes.Response_Data::1       758448                      
system.ruby.network.routers18.throttle1.msg_count.Control::0        12732                      
system.ruby.network.routers18.throttle1.msg_count.Response_Control::1         8155                      
system.ruby.network.routers18.throttle1.msg_count.Response_Control::2        10952                      
system.ruby.network.routers18.throttle1.msg_count.Response_Data::1        10534                      
system.ruby.network.routers19.msg_bytes.Control::0       100456                      
system.ruby.network.routers19.msg_bytes.Request_Control::2       116328                      
system.ruby.network.routers19.msg_bytes.Response_Control::1       152816                      
system.ruby.network.routers19.msg_bytes.Response_Control::2        89016                      
system.ruby.network.routers19.msg_bytes.Response_Data::1      1501848                      
system.ruby.network.routers19.msg_count.Control::0        12557                      
system.ruby.network.routers19.msg_count.Request_Control::2        14541                      
system.ruby.network.routers19.msg_count.Response_Control::1        19102                      
system.ruby.network.routers19.msg_count.Response_Control::2        11127                      
system.ruby.network.routers19.msg_count.Response_Data::1        20859                      
system.ruby.network.routers19.percent_links_utilized     1.590413                      
system.ruby.network.routers19.port_buffers001.avg_buf_msgs     0.005302                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers001.avg_stall_time  3531.671449                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.port_buffers002.avg_buf_msgs     0.003775                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers002.avg_stall_time  2840.494425                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.port_buffers003.avg_buf_msgs     0.003285                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers003.avg_stall_time  1421.977367                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.port_buffers004.avg_buf_msgs     0.010261                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers004.avg_stall_time  1483.993720                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.port_buffers005.avg_buf_msgs     0.002889                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers005.avg_stall_time   947.427036                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.throttle0.link_utilization     1.451619                      
system.ruby.network.routers19.throttle0.msg_bytes.Request_Control::2       116328                      
system.ruby.network.routers19.throttle0.msg_bytes.Response_Control::1        86512                      
system.ruby.network.routers19.throttle0.msg_bytes.Response_Data::1       691848                      
system.ruby.network.routers19.throttle0.msg_count.Request_Control::2        14541                      
system.ruby.network.routers19.throttle0.msg_count.Response_Control::1        10814                      
system.ruby.network.routers19.throttle0.msg_count.Response_Data::1         9609                      
system.ruby.network.routers19.throttle1.link_utilization     1.729207                      
system.ruby.network.routers19.throttle1.msg_bytes.Control::0       100456                      
system.ruby.network.routers19.throttle1.msg_bytes.Response_Control::1        66304                      
system.ruby.network.routers19.throttle1.msg_bytes.Response_Control::2        89016                      
system.ruby.network.routers19.throttle1.msg_bytes.Response_Data::1       810000                      
system.ruby.network.routers19.throttle1.msg_count.Control::0        12557                      
system.ruby.network.routers19.throttle1.msg_count.Response_Control::1         8288                      
system.ruby.network.routers19.throttle1.msg_count.Response_Control::2        11127                      
system.ruby.network.routers19.throttle1.msg_count.Response_Data::1        11250                      
system.ruby.network.routers20.msg_bytes.Control::0       100472                      
system.ruby.network.routers20.msg_bytes.Request_Control::2       120584                      
system.ruby.network.routers20.msg_bytes.Response_Control::1       149856                      
system.ruby.network.routers20.msg_bytes.Response_Control::2        85104                      
system.ruby.network.routers20.msg_bytes.Response_Data::1      1540008                      
system.ruby.network.routers20.msg_count.Control::0        12559                      
system.ruby.network.routers20.msg_count.Request_Control::2        15073                      
system.ruby.network.routers20.msg_count.Response_Control::1        18732                      
system.ruby.network.routers20.msg_count.Response_Control::2        10638                      
system.ruby.network.routers20.msg_count.Response_Data::1        21389                      
system.ruby.network.routers20.percent_links_utilized     1.619261                      
system.ruby.network.routers20.port_buffers001.avg_buf_msgs     0.005204                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers001.avg_stall_time  3488.981502                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.port_buffers002.avg_buf_msgs     0.003913                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers002.avg_stall_time  2839.769498                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.port_buffers003.avg_buf_msgs     0.003278                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers003.avg_stall_time  1421.259968                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.port_buffers004.avg_buf_msgs     0.010404                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers004.avg_stall_time  1485.059109                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.port_buffers005.avg_buf_msgs     0.002762                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers005.avg_stall_time   947.086443                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.throttle0.link_utilization     1.508263                      
system.ruby.network.routers20.throttle0.msg_bytes.Request_Control::2       120584                      
system.ruby.network.routers20.throttle0.msg_bytes.Response_Control::1        79296                      
system.ruby.network.routers20.throttle0.msg_bytes.Response_Data::1       729720                      
system.ruby.network.routers20.throttle0.msg_count.Request_Control::2        15073                      
system.ruby.network.routers20.throttle0.msg_count.Response_Control::1         9912                      
system.ruby.network.routers20.throttle0.msg_count.Response_Data::1        10135                      
system.ruby.network.routers20.throttle1.link_utilization     1.730258                      
system.ruby.network.routers20.throttle1.msg_bytes.Control::0       100472                      
system.ruby.network.routers20.throttle1.msg_bytes.Response_Control::1        70560                      
system.ruby.network.routers20.throttle1.msg_bytes.Response_Control::2        85104                      
system.ruby.network.routers20.throttle1.msg_bytes.Response_Data::1       810288                      
system.ruby.network.routers20.throttle1.msg_count.Control::0        12559                      
system.ruby.network.routers20.throttle1.msg_count.Response_Control::1         8820                      
system.ruby.network.routers20.throttle1.msg_count.Response_Control::2        10638                      
system.ruby.network.routers20.throttle1.msg_count.Response_Data::1        11254                      
system.ruby.network.routers21.msg_bytes.Control::0       100472                      
system.ruby.network.routers21.msg_bytes.Request_Control::2       120256                      
system.ruby.network.routers21.msg_bytes.Response_Control::1       151464                      
system.ruby.network.routers21.msg_bytes.Response_Control::2        85792                      
system.ruby.network.routers21.msg_bytes.Response_Data::1      1537056                      
system.ruby.network.routers21.msg_count.Control::0        12559                      
system.ruby.network.routers21.msg_count.Request_Control::2        15032                      
system.ruby.network.routers21.msg_count.Response_Control::1        18933                      
system.ruby.network.routers21.msg_count.Response_Control::2        10724                      
system.ruby.network.routers21.msg_count.Response_Data::1        21348                      
system.ruby.network.routers21.percent_links_utilized     1.618462                      
system.ruby.network.routers21.port_buffers001.avg_buf_msgs     0.005261                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers001.avg_stall_time  3497.500982                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.port_buffers002.avg_buf_msgs     0.003902                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers002.avg_stall_time  2839.091169                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.port_buffers003.avg_buf_msgs     0.003284                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers003.avg_stall_time  1421.102912                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.port_buffers004.avg_buf_msgs     0.010370                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers004.avg_stall_time  1499.625790                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.port_buffers005.avg_buf_msgs     0.002784                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers005.avg_stall_time   946.890447                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.throttle0.link_utilization     1.508185                      
system.ruby.network.routers21.throttle0.msg_bytes.Request_Control::2       120256                      
system.ruby.network.routers21.throttle0.msg_bytes.Response_Control::1        81232                      
system.ruby.network.routers21.throttle0.msg_bytes.Response_Data::1       728064                      
system.ruby.network.routers21.throttle0.msg_count.Request_Control::2        15032                      
system.ruby.network.routers21.throttle0.msg_count.Response_Control::1        10154                      
system.ruby.network.routers21.throttle0.msg_count.Response_Data::1        10112                      
system.ruby.network.routers21.throttle1.link_utilization     1.728740                      
system.ruby.network.routers21.throttle1.msg_bytes.Control::0       100472                      
system.ruby.network.routers21.throttle1.msg_bytes.Response_Control::1        70232                      
system.ruby.network.routers21.throttle1.msg_bytes.Response_Control::2        85792                      
system.ruby.network.routers21.throttle1.msg_bytes.Response_Data::1       808992                      
system.ruby.network.routers21.throttle1.msg_count.Control::0        12559                      
system.ruby.network.routers21.throttle1.msg_count.Response_Control::1         8779                      
system.ruby.network.routers21.throttle1.msg_count.Response_Control::2        10724                      
system.ruby.network.routers21.throttle1.msg_count.Response_Data::1        11236                      
system.ruby.network.routers22.msg_bytes.Control::0       100440                      
system.ruby.network.routers22.msg_bytes.Request_Control::2       112904                      
system.ruby.network.routers22.msg_bytes.Response_Control::1       155104                      
system.ruby.network.routers22.msg_bytes.Response_Control::2        90144                      
system.ruby.network.routers22.msg_bytes.Response_Data::1      1470888                      
system.ruby.network.routers22.msg_count.Control::0        12555                      
system.ruby.network.routers22.msg_count.Request_Control::2        14113                      
system.ruby.network.routers22.msg_count.Response_Control::1        19388                      
system.ruby.network.routers22.msg_count.Response_Control::2        11268                      
system.ruby.network.routers22.msg_count.Response_Data::1        20429                      
system.ruby.network.routers22.percent_links_utilized     1.565277                      
system.ruby.network.routers22.port_buffers001.avg_buf_msgs     0.005455                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers001.avg_stall_time  3505.065142                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.port_buffers002.avg_buf_msgs     0.003664                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers002.avg_stall_time  2838.199710                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.port_buffers003.avg_buf_msgs     0.003284                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers003.avg_stall_time  1420.440288                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.port_buffers004.avg_buf_msgs     0.009751                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers004.avg_stall_time  1478.221563                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.port_buffers005.avg_buf_msgs     0.002925                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers005.avg_stall_time   946.535836                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.throttle0.link_utilization     1.441066                      
system.ruby.network.routers22.throttle0.msg_bytes.Request_Control::2       112904                      
system.ruby.network.routers22.throttle0.msg_bytes.Response_Control::1        92216                      
system.ruby.network.routers22.throttle0.msg_bytes.Response_Data::1       683064                      
system.ruby.network.routers22.throttle0.msg_count.Request_Control::2        14113                      
system.ruby.network.routers22.throttle0.msg_count.Response_Control::1        11527                      
system.ruby.network.routers22.throttle0.msg_count.Response_Data::1         9487                      
system.ruby.network.routers22.throttle1.link_utilization     1.689488                      
system.ruby.network.routers22.throttle1.msg_bytes.Control::0       100440                      
system.ruby.network.routers22.throttle1.msg_bytes.Response_Control::1        62888                      
system.ruby.network.routers22.throttle1.msg_bytes.Response_Control::2        90144                      
system.ruby.network.routers22.throttle1.msg_bytes.Response_Data::1       787824                      
system.ruby.network.routers22.throttle1.msg_count.Control::0        12555                      
system.ruby.network.routers22.throttle1.msg_count.Response_Control::1         7861                      
system.ruby.network.routers22.throttle1.msg_count.Response_Control::2        11268                      
system.ruby.network.routers22.throttle1.msg_count.Response_Data::1        10942                      
system.ruby.network.routers23.msg_bytes.Control::0       100456                      
system.ruby.network.routers23.msg_bytes.Request_Control::2       109088                      
system.ruby.network.routers23.msg_bytes.Response_Control::1       155152                      
system.ruby.network.routers23.msg_bytes.Response_Control::2        90128                      
system.ruby.network.routers23.msg_bytes.Response_Data::1      1436472                      
system.ruby.network.routers23.msg_count.Control::0        12557                      
system.ruby.network.routers23.msg_count.Request_Control::2        13636                      
system.ruby.network.routers23.msg_count.Response_Control::1        19394                      
system.ruby.network.routers23.msg_count.Response_Control::2        11266                      
system.ruby.network.routers23.msg_count.Response_Data::1        19951                      
system.ruby.network.routers23.percent_links_utilized     1.534301                      
system.ruby.network.routers23.port_buffers001.avg_buf_msgs     0.005580                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers001.avg_stall_time  3484.918537                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.port_buffers002.avg_buf_msgs     0.003540                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers002.avg_stall_time  2837.490489                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.port_buffers003.avg_buf_msgs     0.003276                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers003.avg_stall_time  1419.833349                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.port_buffers004.avg_buf_msgs     0.009009                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers004.avg_stall_time  1471.342222                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.port_buffers005.avg_buf_msgs     0.002925                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers005.avg_stall_time   946.274162                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.throttle0.link_utilization     1.441027                      
system.ruby.network.routers23.throttle0.msg_bytes.Request_Control::2       109088                      
system.ruby.network.routers23.throttle0.msg_bytes.Response_Control::1        96080                      
system.ruby.network.routers23.throttle0.msg_bytes.Response_Data::1       682992                      
system.ruby.network.routers23.throttle0.msg_count.Request_Control::2        13636                      
system.ruby.network.routers23.throttle0.msg_count.Response_Control::1        12010                      
system.ruby.network.routers23.throttle0.msg_count.Response_Data::1         9486                      
system.ruby.network.routers23.throttle1.link_utilization     1.627574                      
system.ruby.network.routers23.throttle1.msg_bytes.Control::0       100456                      
system.ruby.network.routers23.throttle1.msg_bytes.Response_Control::1        59072                      
system.ruby.network.routers23.throttle1.msg_bytes.Response_Control::2        90128                      
system.ruby.network.routers23.throttle1.msg_bytes.Response_Data::1       753480                      
system.ruby.network.routers23.throttle1.msg_count.Control::0        12557                      
system.ruby.network.routers23.throttle1.msg_count.Response_Control::1         7384                      
system.ruby.network.routers23.throttle1.msg_count.Response_Control::2        11266                      
system.ruby.network.routers23.throttle1.msg_count.Response_Data::1        10465                      
system.ruby.network.routers24.msg_bytes.Control::0       100456                      
system.ruby.network.routers24.msg_bytes.Request_Control::2       113016                      
system.ruby.network.routers24.msg_bytes.Response_Control::1       157072                      
system.ruby.network.routers24.msg_bytes.Response_Control::2        88560                      
system.ruby.network.routers24.msg_bytes.Response_Data::1      1471968                      
system.ruby.network.routers24.msg_count.Control::0        12557                      
system.ruby.network.routers24.msg_count.Request_Control::2        14127                      
system.ruby.network.routers24.msg_count.Response_Control::1        19634                      
system.ruby.network.routers24.msg_count.Response_Control::2        11070                      
system.ruby.network.routers24.msg_count.Response_Data::1        20444                      
system.ruby.network.routers24.percent_links_utilized     1.566569                      
system.ruby.network.routers24.port_buffers001.avg_buf_msgs     0.005539                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers001.avg_stall_time  3530.772592                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.port_buffers002.avg_buf_msgs     0.003667                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers002.avg_stall_time  2836.707153                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.port_buffers003.avg_buf_msgs     0.003285                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers003.avg_stall_time  1419.870212                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.port_buffers004.avg_buf_msgs     0.009657                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers004.avg_stall_time  1476.813375                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.port_buffers005.avg_buf_msgs     0.002874                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers005.avg_stall_time   945.974846                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.throttle0.link_utilization     1.454890                      
system.ruby.network.routers24.throttle0.msg_bytes.Request_Control::2       113016                      
system.ruby.network.routers24.throttle0.msg_bytes.Response_Control::1        94072                      
system.ruby.network.routers24.throttle0.msg_bytes.Response_Data::1       689616                      
system.ruby.network.routers24.throttle0.msg_count.Request_Control::2        14127                      
system.ruby.network.routers24.throttle0.msg_count.Response_Control::1        11759                      
system.ruby.network.routers24.throttle0.msg_count.Response_Data::1         9578                      
system.ruby.network.routers24.throttle1.link_utilization     1.678248                      
system.ruby.network.routers24.throttle1.msg_bytes.Control::0       100456                      
system.ruby.network.routers24.throttle1.msg_bytes.Response_Control::1        63000                      
system.ruby.network.routers24.throttle1.msg_bytes.Response_Control::2        88560                      
system.ruby.network.routers24.throttle1.msg_bytes.Response_Data::1       782352                      
system.ruby.network.routers24.throttle1.msg_count.Control::0        12557                      
system.ruby.network.routers24.throttle1.msg_count.Response_Control::1         7875                      
system.ruby.network.routers24.throttle1.msg_count.Response_Control::2        11070                      
system.ruby.network.routers24.throttle1.msg_count.Response_Data::1        10866                      
system.ruby.network.routers25.msg_bytes.Control::0       100512                      
system.ruby.network.routers25.msg_bytes.Request_Control::2       117808                      
system.ruby.network.routers25.msg_bytes.Response_Control::1       152976                      
system.ruby.network.routers25.msg_bytes.Response_Control::2        87896                      
system.ruby.network.routers25.msg_bytes.Response_Data::1      1515096                      
system.ruby.network.routers25.msg_count.Control::0        12564                      
system.ruby.network.routers25.msg_count.Request_Control::2        14726                      
system.ruby.network.routers25.msg_count.Response_Control::1        19122                      
system.ruby.network.routers25.msg_count.Response_Control::2        10987                      
system.ruby.network.routers25.msg_count.Response_Data::1        21043                      
system.ruby.network.routers25.percent_links_utilized     1.601627                      
system.ruby.network.routers25.port_buffers001.avg_buf_msgs     0.005304                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers001.avg_stall_time  3517.855006                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.port_buffers002.avg_buf_msgs     0.003823                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers002.avg_stall_time  2835.530656                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.port_buffers003.avg_buf_msgs     0.003281                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers003.avg_stall_time  1419.234846                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.port_buffers004.avg_buf_msgs     0.010321                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers004.avg_stall_time  1481.276640                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.port_buffers005.avg_buf_msgs     0.002852                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers005.avg_stall_time   945.718623                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.throttle0.link_utilization     1.472426                      
system.ruby.network.routers25.throttle0.msg_bytes.Request_Control::2       117808                      
system.ruby.network.routers25.throttle0.msg_bytes.Response_Control::1        85184                      
system.ruby.network.routers25.throttle0.msg_bytes.Response_Data::1       704520                      
system.ruby.network.routers25.throttle0.msg_count.Request_Control::2        14726                      
system.ruby.network.routers25.throttle0.msg_count.Response_Control::1        10648                      
system.ruby.network.routers25.throttle0.msg_count.Response_Data::1         9785                      
system.ruby.network.routers25.throttle1.link_utilization     1.730829                      
system.ruby.network.routers25.throttle1.msg_bytes.Control::0       100512                      
system.ruby.network.routers25.throttle1.msg_bytes.Response_Control::1        67792                      
system.ruby.network.routers25.throttle1.msg_bytes.Response_Control::2        87896                      
system.ruby.network.routers25.throttle1.msg_bytes.Response_Data::1       810576                      
system.ruby.network.routers25.throttle1.msg_count.Control::0        12564                      
system.ruby.network.routers25.throttle1.msg_count.Response_Control::1         8474                      
system.ruby.network.routers25.throttle1.msg_count.Response_Control::2        10987                      
system.ruby.network.routers25.throttle1.msg_count.Response_Data::1        11258                      
system.ruby.network.routers26.msg_bytes.Control::0        99120                      
system.ruby.network.routers26.msg_bytes.Request_Control::2       114328                      
system.ruby.network.routers26.msg_bytes.Response_Control::1       152520                      
system.ruby.network.routers26.msg_bytes.Response_Control::2        88496                      
system.ruby.network.routers26.msg_bytes.Response_Data::1      1481760                      
system.ruby.network.routers26.msg_count.Control::0        12390                      
system.ruby.network.routers26.msg_count.Request_Control::2        14291                      
system.ruby.network.routers26.msg_count.Response_Control::1        19065                      
system.ruby.network.routers26.msg_count.Response_Control::2        11062                      
system.ruby.network.routers26.msg_count.Response_Data::1        20580                      
system.ruby.network.routers26.percent_links_utilized     1.570748                      
system.ruby.network.routers26.port_buffers001.avg_buf_msgs     0.005322                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers001.avg_stall_time  3515.123129                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.port_buffers002.avg_buf_msgs     0.003710                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers002.avg_stall_time  2834.787427                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.port_buffers003.avg_buf_msgs     0.003385                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers003.avg_stall_time  1425.499200                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.port_buffers004.avg_buf_msgs     0.010009                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers004.avg_stall_time  1480.206058                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.port_buffers005.avg_buf_msgs     0.002872                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers005.avg_stall_time   945.420085                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.throttle0.link_utilization     1.438289                      
system.ruby.network.routers26.throttle0.msg_bytes.Request_Control::2       114328                      
system.ruby.network.routers26.throttle0.msg_bytes.Response_Control::1        88000                      
system.ruby.network.routers26.throttle0.msg_bytes.Response_Data::1       684144                      
system.ruby.network.routers26.throttle0.msg_count.Request_Control::2        14291                      
system.ruby.network.routers26.throttle0.msg_count.Response_Control::1        11000                      
system.ruby.network.routers26.throttle0.msg_count.Response_Data::1         9502                      
system.ruby.network.routers26.throttle1.link_utilization     1.703208                      
system.ruby.network.routers26.throttle1.msg_bytes.Control::0        99120                      
system.ruby.network.routers26.throttle1.msg_bytes.Response_Control::1        64520                      
system.ruby.network.routers26.throttle1.msg_bytes.Response_Control::2        88496                      
system.ruby.network.routers26.throttle1.msg_bytes.Response_Data::1       797616                      
system.ruby.network.routers26.throttle1.msg_count.Control::0        12390                      
system.ruby.network.routers26.throttle1.msg_count.Response_Control::1         8065                      
system.ruby.network.routers26.throttle1.msg_count.Response_Control::2        11062                      
system.ruby.network.routers26.throttle1.msg_count.Response_Data::1        11078                      
system.ruby.network.routers27.msg_bytes.Control::0        99032                      
system.ruby.network.routers27.msg_bytes.Request_Control::2       113864                      
system.ruby.network.routers27.msg_bytes.Response_Control::1       151952                      
system.ruby.network.routers27.msg_bytes.Response_Control::2        88480                      
system.ruby.network.routers27.msg_bytes.Response_Data::1      1477800                      
system.ruby.network.routers27.msg_count.Control::0        12379                      
system.ruby.network.routers27.msg_count.Request_Control::2        14233                      
system.ruby.network.routers27.msg_count.Response_Control::1        18994                      
system.ruby.network.routers27.msg_count.Response_Control::2        11060                      
system.ruby.network.routers27.msg_count.Response_Data::1        20525                      
system.ruby.network.routers27.percent_links_utilized     1.566614                      
system.ruby.network.routers27.port_buffers001.avg_buf_msgs     0.005320                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers001.avg_stall_time  3498.435534                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.port_buffers002.avg_buf_msgs     0.003695                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers002.avg_stall_time  2833.936336                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.port_buffers003.avg_buf_msgs     0.003407                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers003.avg_stall_time  1425.176780                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.port_buffers004.avg_buf_msgs     0.009917                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers004.avg_stall_time  1478.521139                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.port_buffers005.avg_buf_msgs     0.002871                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers005.avg_stall_time   945.159968                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.throttle0.link_utilization     1.437730                      
system.ruby.network.routers27.throttle0.msg_bytes.Request_Control::2       113864                      
system.ruby.network.routers27.throttle0.msg_bytes.Response_Control::1        87904                      
system.ruby.network.routers27.throttle0.msg_bytes.Response_Data::1       684360                      
system.ruby.network.routers27.throttle0.msg_count.Request_Control::2        14233                      
system.ruby.network.routers27.throttle0.msg_count.Response_Control::1        10988                      
system.ruby.network.routers27.throttle0.msg_count.Response_Data::1         9505                      
system.ruby.network.routers27.throttle1.link_utilization     1.695498                      
system.ruby.network.routers27.throttle1.msg_bytes.Control::0        99032                      
system.ruby.network.routers27.throttle1.msg_bytes.Response_Control::1        64048                      
system.ruby.network.routers27.throttle1.msg_bytes.Response_Control::2        88480                      
system.ruby.network.routers27.throttle1.msg_bytes.Response_Data::1       793440                      
system.ruby.network.routers27.throttle1.msg_count.Control::0        12379                      
system.ruby.network.routers27.throttle1.msg_count.Response_Control::1         8006                      
system.ruby.network.routers27.throttle1.msg_count.Response_Control::2        11060                      
system.ruby.network.routers27.throttle1.msg_count.Response_Data::1        11020                      
system.ruby.network.routers28.msg_bytes.Control::0        99144                      
system.ruby.network.routers28.msg_bytes.Request_Control::2       117416                      
system.ruby.network.routers28.msg_bytes.Response_Control::1       148944                      
system.ruby.network.routers28.msg_bytes.Response_Control::2        85224                      
system.ruby.network.routers28.msg_bytes.Response_Data::1      1509696                      
system.ruby.network.routers28.msg_count.Control::0        12393                      
system.ruby.network.routers28.msg_count.Request_Control::2        14677                      
system.ruby.network.routers28.msg_count.Response_Control::1        18618                      
system.ruby.network.routers28.msg_count.Response_Control::2        10653                      
system.ruby.network.routers28.msg_count.Response_Data::1        20968                      
system.ruby.network.routers28.percent_links_utilized     1.590380                      
system.ruby.network.routers28.port_buffers001.avg_buf_msgs     0.005211                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers001.avg_stall_time  3536.947774                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.port_buffers002.avg_buf_msgs     0.003810                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers002.avg_stall_time  2833.823411                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.port_buffers003.avg_buf_msgs     0.003378                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers003.avg_stall_time  1423.193063                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.port_buffers004.avg_buf_msgs     0.010085                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers004.avg_stall_time  1480.503038                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.port_buffers005.avg_buf_msgs     0.002765                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers005.avg_stall_time   944.922696                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.throttle0.link_utilization     1.479811                      
system.ruby.network.routers28.throttle0.msg_bytes.Request_Control::2       117416                      
system.ruby.network.routers28.throttle0.msg_bytes.Response_Control::1        81344                      
system.ruby.network.routers28.throttle0.msg_bytes.Response_Data::1       713304                      
system.ruby.network.routers28.throttle0.msg_count.Request_Control::2        14677                      
system.ruby.network.routers28.throttle0.msg_count.Response_Control::1        10168                      
system.ruby.network.routers28.throttle0.msg_count.Response_Data::1         9907                      
system.ruby.network.routers28.throttle1.link_utilization     1.700950                      
system.ruby.network.routers28.throttle1.msg_bytes.Control::0        99144                      
system.ruby.network.routers28.throttle1.msg_bytes.Response_Control::1        67600                      
system.ruby.network.routers28.throttle1.msg_bytes.Response_Control::2        85224                      
system.ruby.network.routers28.throttle1.msg_bytes.Response_Data::1       796392                      
system.ruby.network.routers28.throttle1.msg_count.Control::0        12393                      
system.ruby.network.routers28.throttle1.msg_count.Response_Control::1         8450                      
system.ruby.network.routers28.throttle1.msg_count.Response_Control::2        10653                      
system.ruby.network.routers28.throttle1.msg_count.Response_Data::1        11061                      
system.ruby.network.routers29.msg_bytes.Control::0        99144                      
system.ruby.network.routers29.msg_bytes.Request_Control::2       114608                      
system.ruby.network.routers29.msg_bytes.Response_Control::1       151608                      
system.ruby.network.routers29.msg_bytes.Response_Control::2        88000                      
system.ruby.network.routers29.msg_bytes.Response_Data::1      1484640                      
system.ruby.network.routers29.msg_count.Control::0        12393                      
system.ruby.network.routers29.msg_count.Request_Control::2        14326                      
system.ruby.network.routers29.msg_count.Response_Control::1        18951                      
system.ruby.network.routers29.msg_count.Response_Control::2        11000                      
system.ruby.network.routers29.msg_count.Response_Data::1        20620                      
system.ruby.network.routers29.percent_links_utilized     1.572189                      
system.ruby.network.routers29.port_buffers001.avg_buf_msgs     0.005302                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers001.avg_stall_time  3542.967717                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.port_buffers002.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers002.avg_stall_time  2832.732062                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.port_buffers003.avg_buf_msgs     0.003396                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers003.avg_stall_time  1423.217855                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.port_buffers004.avg_buf_msgs     0.009977                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers004.avg_stall_time  1480.578841                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.port_buffers005.avg_buf_msgs     0.002856                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers005.avg_stall_time   944.740458                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.throttle0.link_utilization     1.444584                      
system.ruby.network.routers29.throttle0.msg_bytes.Request_Control::2       114608                      
system.ruby.network.routers29.throttle0.msg_bytes.Response_Control::1        86848                      
system.ruby.network.routers29.throttle0.msg_bytes.Response_Data::1       688896                      
system.ruby.network.routers29.throttle0.msg_count.Request_Control::2        14326                      
system.ruby.network.routers29.throttle0.msg_count.Response_Control::1        10856                      
system.ruby.network.routers29.throttle0.msg_count.Response_Data::1         9568                      
system.ruby.network.routers29.throttle1.link_utilization     1.699794                      
system.ruby.network.routers29.throttle1.msg_bytes.Control::0        99144                      
system.ruby.network.routers29.throttle1.msg_bytes.Response_Control::1        64760                      
system.ruby.network.routers29.throttle1.msg_bytes.Response_Control::2        88000                      
system.ruby.network.routers29.throttle1.msg_bytes.Response_Data::1       795744                      
system.ruby.network.routers29.throttle1.msg_count.Control::0        12393                      
system.ruby.network.routers29.throttle1.msg_count.Response_Control::1         8095                      
system.ruby.network.routers29.throttle1.msg_count.Response_Control::2        11000                      
system.ruby.network.routers29.throttle1.msg_count.Response_Data::1        11052                      
system.ruby.network.routers30.msg_bytes.Control::0        99152                      
system.ruby.network.routers30.msg_bytes.Request_Control::2       111024                      
system.ruby.network.routers30.msg_bytes.Response_Control::1       152320                      
system.ruby.network.routers30.msg_bytes.Response_Control::2        88272                      
system.ruby.network.routers30.msg_bytes.Response_Data::1      1452672                      
system.ruby.network.routers30.msg_count.Control::0        12394                      
system.ruby.network.routers30.msg_count.Request_Control::2        13878                      
system.ruby.network.routers30.msg_count.Response_Control::1        19040                      
system.ruby.network.routers30.msg_count.Response_Control::2        11034                      
system.ruby.network.routers30.msg_count.Response_Data::1        20176                      
system.ruby.network.routers30.percent_links_utilized     1.544153                      
system.ruby.network.routers30.port_buffers001.avg_buf_msgs     0.005436                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers001.avg_stall_time  3500.658600                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.port_buffers002.avg_buf_msgs     0.003603                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers002.avg_stall_time  2832.455460                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.port_buffers003.avg_buf_msgs     0.003416                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers003.avg_stall_time  1424.786604                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.port_buffers004.avg_buf_msgs     0.009312                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers004.avg_stall_time  1473.958318                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.port_buffers005.avg_buf_msgs     0.002864                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers005.avg_stall_time   944.474890                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.throttle0.link_utilization     1.443091                      
system.ruby.network.routers30.throttle0.msg_bytes.Request_Control::2       111024                      
system.ruby.network.routers30.throttle0.msg_bytes.Response_Control::1        91168                      
system.ruby.network.routers30.throttle0.msg_bytes.Response_Data::1       687240                      
system.ruby.network.routers30.throttle0.msg_count.Request_Control::2        13878                      
system.ruby.network.routers30.throttle0.msg_count.Response_Control::1        11396                      
system.ruby.network.routers30.throttle0.msg_count.Response_Data::1         9545                      
system.ruby.network.routers30.throttle1.link_utilization     1.645214                      
system.ruby.network.routers30.throttle1.msg_bytes.Control::0        99152                      
system.ruby.network.routers30.throttle1.msg_bytes.Response_Control::1        61152                      
system.ruby.network.routers30.throttle1.msg_bytes.Response_Control::2        88272                      
system.ruby.network.routers30.throttle1.msg_bytes.Response_Data::1       765432                      
system.ruby.network.routers30.throttle1.msg_count.Control::0        12394                      
system.ruby.network.routers30.throttle1.msg_count.Response_Control::1         7644                      
system.ruby.network.routers30.throttle1.msg_count.Response_Control::2        11034                      
system.ruby.network.routers30.throttle1.msg_count.Response_Data::1        10631                      
system.ruby.network.routers31.msg_bytes.Control::0        98936                      
system.ruby.network.routers31.msg_bytes.Request_Control::2       113272                      
system.ruby.network.routers31.msg_bytes.Response_Control::1       151240                      
system.ruby.network.routers31.msg_bytes.Response_Control::2        88184                      
system.ruby.network.routers31.msg_bytes.Response_Data::1      1472472                      
system.ruby.network.routers31.msg_count.Control::0        12367                      
system.ruby.network.routers31.msg_count.Request_Control::2        14159                      
system.ruby.network.routers31.msg_count.Response_Control::1        18905                      
system.ruby.network.routers31.msg_count.Response_Control::2        11023                      
system.ruby.network.routers31.msg_count.Response_Data::1        20451                      
system.ruby.network.routers31.percent_links_utilized     1.560916                      
system.ruby.network.routers31.port_buffers001.avg_buf_msgs     0.005316                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers001.avg_stall_time  3547.154640                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.port_buffers002.avg_buf_msgs     0.003676                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers002.avg_stall_time  2832.532301                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.port_buffers003.avg_buf_msgs     0.003401                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers003.avg_stall_time  1423.392953                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.port_buffers004.avg_buf_msgs     0.009804                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers004.avg_stall_time  1476.892812                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.port_buffers005.avg_buf_msgs     0.002862                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers005.avg_stall_time   944.280970                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.throttle0.link_utilization     1.436666                      
system.ruby.network.routers31.throttle0.msg_bytes.Request_Control::2       113272                      
system.ruby.network.routers31.throttle0.msg_bytes.Response_Control::1        87768                      
system.ruby.network.routers31.throttle0.msg_bytes.Response_Data::1       684432                      
system.ruby.network.routers31.throttle0.msg_count.Request_Control::2        14159                      
system.ruby.network.routers31.throttle0.msg_count.Response_Control::1        10971                      
system.ruby.network.routers31.throttle0.msg_count.Response_Data::1         9506                      
system.ruby.network.routers31.throttle1.link_utilization     1.685166                      
system.ruby.network.routers31.throttle1.msg_bytes.Control::0        98936                      
system.ruby.network.routers31.throttle1.msg_bytes.Response_Control::1        63472                      
system.ruby.network.routers31.throttle1.msg_bytes.Response_Control::2        88184                      
system.ruby.network.routers31.throttle1.msg_bytes.Response_Data::1       788040                      
system.ruby.network.routers31.throttle1.msg_count.Control::0        12367                      
system.ruby.network.routers31.throttle1.msg_count.Response_Control::1         7934                      
system.ruby.network.routers31.throttle1.msg_count.Response_Control::2        11023                      
system.ruby.network.routers31.throttle1.msg_count.Response_Data::1        10945                      
system.ruby.network.routers32.msg_bytes.Control::0      3205552                      
system.ruby.network.routers32.msg_bytes.Request_Control::2      2791528                      
system.ruby.network.routers32.msg_bytes.Response_Control::1       704776                      
system.ruby.network.routers32.msg_bytes.Response_Control::2      2799752                      
system.ruby.network.routers32.msg_bytes.Response_Data::1     18936648                      
system.ruby.network.routers32.msg_bytes.Writeback_Control::0           72                      
system.ruby.network.routers32.msg_bytes.Writeback_Data::0         1296                      
system.ruby.network.routers32.msg_count.Control::0       400694                      
system.ruby.network.routers32.msg_count.Request_Control::2       348941                      
system.ruby.network.routers32.msg_count.Response_Control::1        88097                      
system.ruby.network.routers32.msg_count.Response_Control::2       349969                      
system.ruby.network.routers32.msg_count.Response_Data::1       263009                      
system.ruby.network.routers32.msg_count.Writeback_Control::0            9                      
system.ruby.network.routers32.msg_count.Writeback_Data::0           18                      
system.ruby.network.routers32.percent_links_utilized    23.071448                      
system.ruby.network.routers32.port_buffers000.avg_buf_msgs     0.103431                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers000.avg_stall_time  3612.518117                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers001.avg_buf_msgs     0.039460                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers001.avg_stall_time  5628.702350                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers002.avg_buf_msgs     0.090851                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers002.avg_stall_time  3001.559404                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers003.avg_buf_msgs     0.000869                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers003.avg_stall_time 39290.015227                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers004.avg_buf_msgs     0.128472                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers004.avg_stall_time  1808.073387                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers005.avg_buf_msgs     0.090639                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers005.avg_stall_time   952.816675                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.throttle0.link_utilization    27.473052                      
system.ruby.network.routers32.throttle0.msg_bytes.Control::0      3187208                      
system.ruby.network.routers32.throttle0.msg_bytes.Response_Control::2      2799752                      
system.ruby.network.routers32.throttle0.msg_bytes.Response_Data::1     10944360                      
system.ruby.network.routers32.throttle0.msg_bytes.Writeback_Control::0           72                      
system.ruby.network.routers32.throttle0.msg_bytes.Writeback_Data::0         1296                      
system.ruby.network.routers32.throttle0.msg_count.Control::0       398401                      
system.ruby.network.routers32.throttle0.msg_count.Response_Control::2       349969                      
system.ruby.network.routers32.throttle0.msg_count.Response_Data::1       152005                      
system.ruby.network.routers32.throttle0.msg_count.Writeback_Control::0            9                      
system.ruby.network.routers32.throttle0.msg_count.Writeback_Data::0           18                      
system.ruby.network.routers32.throttle1.link_utilization    18.669844                      
system.ruby.network.routers32.throttle1.msg_bytes.Control::0        18344                      
system.ruby.network.routers32.throttle1.msg_bytes.Request_Control::2      2791528                      
system.ruby.network.routers32.throttle1.msg_bytes.Response_Control::1       704776                      
system.ruby.network.routers32.throttle1.msg_bytes.Response_Data::1      7992288                      
system.ruby.network.routers32.throttle1.msg_count.Control::0         2293                      
system.ruby.network.routers32.throttle1.msg_count.Request_Control::2       348941                      
system.ruby.network.routers32.throttle1.msg_count.Response_Control::1        88097                      
system.ruby.network.routers32.throttle1.msg_count.Response_Data::1       111004                      
system.ruby.network.routers33.msg_bytes.Control::0        18344                      
system.ruby.network.routers33.msg_bytes.Response_Data::1       165096                      
system.ruby.network.routers33.msg_count.Control::0         2293                      
system.ruby.network.routers33.msg_count.Response_Data::1         2293                      
system.ruby.network.routers33.percent_links_utilized     0.148814                      
system.ruby.network.routers33.port_buffers000.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.network.routers33.port_buffers000.avg_stall_time 41290.005362                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers33.port_buffers003.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.network.routers33.port_buffers003.avg_stall_time   999.964695                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers33.throttle0.link_utilization     0.029763                      
system.ruby.network.routers33.throttle0.msg_bytes.Control::0        18344                      
system.ruby.network.routers33.throttle0.msg_count.Control::0         2293                      
system.ruby.network.routers33.throttle1.link_utilization     0.267866                      
system.ruby.network.routers33.throttle1.msg_bytes.Response_Data::1       165096                      
system.ruby.network.routers33.throttle1.msg_count.Response_Data::1         2293                      
system.ruby.network.routers34.msg_bytes.Control::0      3205560                      
system.ruby.network.routers34.msg_bytes.Request_Control::2      3648312                      
system.ruby.network.routers34.msg_bytes.Response_Control::1      2758512                      
system.ruby.network.routers34.msg_bytes.Response_Control::2      2799752                      
system.ruby.network.routers34.msg_bytes.Response_Data::1     33288192                      
system.ruby.network.routers34.msg_bytes.Writeback_Control::0           72                      
system.ruby.network.routers34.msg_bytes.Writeback_Data::0         1296                      
system.ruby.network.routers34.msg_count.Control::0       400695                      
system.ruby.network.routers34.msg_count.Request_Control::2       456039                      
system.ruby.network.routers34.msg_count.Response_Control::1       344814                      
system.ruby.network.routers34.msg_count.Response_Control::2       349969                      
system.ruby.network.routers34.msg_count.Response_Data::1       462336                      
system.ruby.network.routers34.msg_count.Writeback_Control::0            9                      
system.ruby.network.routers34.msg_count.Writeback_Data::0           18                      
system.ruby.network.routers34.percent_links_utilized     2.180893                      
system.ruby.network.routers34.port_buffers001.avg_buf_msgs     0.005598                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers001.avg_stall_time  2674.501371                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers002.avg_buf_msgs     0.003113                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers002.avg_stall_time  1905.240708                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers004.avg_buf_msgs     0.004930                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers004.avg_stall_time  2604.442159                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers005.avg_buf_msgs     0.003039                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers005.avg_stall_time  1904.859878                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers007.avg_buf_msgs     0.006566                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers007.avg_stall_time  2559.847673                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers008.avg_buf_msgs     0.003694                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers008.avg_stall_time  1903.226878                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers010.avg_buf_msgs     0.006522                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers010.avg_stall_time  2558.902088                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers011.avg_buf_msgs     0.003738                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers011.avg_stall_time  1902.473006                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers013.avg_buf_msgs     0.006436                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers013.avg_stall_time  2612.063820                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers014.avg_buf_msgs     0.003758                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers014.avg_stall_time  1902.402655                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers016.avg_buf_msgs     0.006493                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers016.avg_stall_time  2562.095920                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers017.avg_buf_msgs     0.003756                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers017.avg_stall_time  1901.448763                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers019.avg_buf_msgs     0.006435                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers019.avg_stall_time  2577.889589                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers020.avg_buf_msgs     0.003802                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers020.avg_stall_time  1900.947350                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers022.avg_buf_msgs     0.006509                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers022.avg_stall_time  2731.995171                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers023.avg_buf_msgs     0.003741                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers023.avg_stall_time  1900.158562                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers025.avg_buf_msgs     0.006427                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers025.avg_stall_time  2593.495051                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers026.avg_buf_msgs     0.003747                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers026.avg_stall_time  1899.685186                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers028.avg_buf_msgs     0.006550                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers028.avg_stall_time  2574.363862                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers029.avg_buf_msgs     0.003723                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers029.avg_stall_time  1898.978041                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers031.avg_buf_msgs     0.006438                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers031.avg_stall_time  2695.301281                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers032.avg_buf_msgs     0.003774                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers032.avg_stall_time  1898.483767                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers034.avg_buf_msgs     0.006668                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers034.avg_stall_time  2705.864180                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers035.avg_buf_msgs     0.003608                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers035.avg_stall_time  1898.041283                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers037.avg_buf_msgs     0.006282                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers037.avg_stall_time  2583.857353                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers038.avg_buf_msgs     0.003884                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers038.avg_stall_time  1897.567257                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers040.avg_buf_msgs     0.006506                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers040.avg_stall_time  2576.469460                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers041.avg_buf_msgs     0.003759                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers041.avg_stall_time  1896.934488                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers043.avg_buf_msgs     0.006653                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers043.avg_stall_time  2553.479740                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers044.avg_buf_msgs     0.003649                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers044.avg_stall_time  1896.446444                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers046.avg_buf_msgs     0.006648                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers046.avg_stall_time  2547.712645                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers047.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers047.avg_stall_time  1895.934647                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers049.avg_buf_msgs     0.006488                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers049.avg_stall_time  2578.240566                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers050.avg_buf_msgs     0.003797                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers050.avg_stall_time  1895.504623                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers052.avg_buf_msgs     0.006498                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers052.avg_stall_time  2571.842129                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers053.avg_buf_msgs     0.003853                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers053.avg_stall_time  1894.801503                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers055.avg_buf_msgs     0.006665                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers055.avg_stall_time  2541.397669                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers056.avg_buf_msgs     0.003740                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers056.avg_stall_time  1894.553976                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers058.avg_buf_msgs     0.006391                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers058.avg_stall_time  2584.232472                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers059.avg_buf_msgs     0.003775                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers059.avg_stall_time  1893.764929                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers061.avg_buf_msgs     0.006300                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers061.avg_stall_time  2541.883117                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers062.avg_buf_msgs     0.003913                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers062.avg_stall_time  1893.228989                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers064.avg_buf_msgs     0.006444                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers064.avg_stall_time  2550.598594                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers065.avg_buf_msgs     0.003903                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers065.avg_stall_time  1892.856726                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers067.avg_buf_msgs     0.006543                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers067.avg_stall_time  2558.517364                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers068.avg_buf_msgs     0.003664                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers068.avg_stall_time  1892.195530                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers070.avg_buf_msgs     0.006692                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers070.avg_stall_time  2538.632434                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers071.avg_buf_msgs     0.003540                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers071.avg_stall_time  1891.811066                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers073.avg_buf_msgs     0.006714                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers073.avg_stall_time  2584.785805                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers074.avg_buf_msgs     0.003668                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers074.avg_stall_time  1891.243715                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers076.avg_buf_msgs     0.006405                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers076.avg_stall_time  2572.124442                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers077.avg_buf_msgs     0.003823                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers077.avg_stall_time  1890.410406                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers079.avg_buf_msgs     0.006438                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers079.avg_stall_time  2569.691102                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers080.avg_buf_msgs     0.003710                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers080.avg_stall_time  1889.888874                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers082.avg_buf_msgs     0.006482                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers082.avg_stall_time  2553.263624                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers083.avg_buf_msgs     0.003695                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers083.avg_stall_time  1889.321783                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers085.avg_buf_msgs     0.006327                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers085.avg_stall_time  2592.012098                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers086.avg_buf_msgs     0.003810                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers086.avg_stall_time  1889.348781                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers088.avg_buf_msgs     0.006471                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers088.avg_stall_time  2598.215317                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers089.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers089.avg_stall_time  1888.569728                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers091.avg_buf_msgs     0.006567                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers091.avg_stall_time  2556.171769                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers092.avg_buf_msgs     0.003603                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers092.avg_stall_time  1888.455115                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers094.avg_buf_msgs     0.006472                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers094.avg_stall_time  2602.861728                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers095.avg_buf_msgs     0.003676                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers095.avg_stall_time  1888.598933                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers096.avg_buf_msgs     0.135559                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers096.avg_stall_time  2612.521491                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers097.avg_buf_msgs     0.052336                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers097.avg_stall_time  4628.739732                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers098.avg_buf_msgs     0.091195                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers098.avg_stall_time  2001.637802                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers099.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers099.avg_stall_time 40290.010813                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.throttle0.link_utilization     1.493985                      
system.ruby.network.routers34.throttle0.msg_bytes.Request_Control::2        95928                      
system.ruby.network.routers34.throttle0.msg_bytes.Response_Control::1        57712                      
system.ruby.network.routers34.throttle0.msg_bytes.Response_Data::1       767160                      
system.ruby.network.routers34.throttle0.msg_count.Request_Control::2        11991                      
system.ruby.network.routers34.throttle0.msg_count.Response_Control::1         7214                      
system.ruby.network.routers34.throttle0.msg_count.Response_Data::1        10655                      
system.ruby.network.routers34.throttle1.link_utilization     1.256609                      
system.ruby.network.routers34.throttle1.msg_bytes.Request_Control::2        93632                      
system.ruby.network.routers34.throttle1.msg_bytes.Response_Control::1        58064                      
system.ruby.network.routers34.throttle1.msg_bytes.Response_Data::1       622800                      
system.ruby.network.routers34.throttle1.msg_count.Request_Control::2        11704                      
system.ruby.network.routers34.throttle1.msg_count.Response_Control::1         7258                      
system.ruby.network.routers34.throttle1.msg_count.Response_Data::1         8650                      
system.ruby.network.routers34.throttle10.link_utilization     1.452281                      
system.ruby.network.routers34.throttle10.msg_bytes.Request_Control::2       116288                      
system.ruby.network.routers34.throttle10.msg_bytes.Response_Control::1        87824                      
system.ruby.network.routers34.throttle10.msg_bytes.Response_Data::1       690984                      
system.ruby.network.routers34.throttle10.msg_count.Request_Control::2        14536                      
system.ruby.network.routers34.throttle10.msg_count.Response_Control::1        10978                      
system.ruby.network.routers34.throttle10.msg_count.Response_Data::1         9597                      
system.ruby.network.routers34.throttle11.link_utilization     1.453553                      
system.ruby.network.routers34.throttle11.msg_bytes.Request_Control::2       111200                      
system.ruby.network.routers34.throttle11.msg_bytes.Response_Control::1        94560                      
system.ruby.network.routers34.throttle11.msg_bytes.Response_Data::1       690120                      
system.ruby.network.routers34.throttle11.msg_count.Request_Control::2        13900                      
system.ruby.network.routers34.throttle11.msg_count.Response_Control::1        11820                      
system.ruby.network.routers34.throttle11.msg_count.Response_Data::1         9585                      
system.ruby.network.routers34.throttle12.link_utilization     1.521723                      
system.ruby.network.routers34.throttle12.msg_bytes.Request_Control::2       119680                      
system.ruby.network.routers34.throttle12.msg_bytes.Response_Control::1        77480                      
system.ruby.network.routers34.throttle12.msg_bytes.Response_Data::1       740736                      
system.ruby.network.routers34.throttle12.msg_count.Request_Control::2        14960                      
system.ruby.network.routers34.throttle12.msg_count.Response_Control::1         9685                      
system.ruby.network.routers34.throttle12.msg_count.Response_Data::1        10288                      
system.ruby.network.routers34.throttle13.link_utilization     1.445077                      
system.ruby.network.routers34.throttle13.msg_bytes.Request_Control::2       115840                      
system.ruby.network.routers34.throttle13.msg_bytes.Response_Control::1        90096                      
system.ruby.network.routers34.throttle13.msg_bytes.Response_Data::1       684720                      
system.ruby.network.routers34.throttle13.msg_count.Request_Control::2        14480                      
system.ruby.network.routers34.throttle13.msg_count.Response_Control::1        11262                      
system.ruby.network.routers34.throttle13.msg_count.Response_Data::1         9510                      
system.ruby.network.routers34.throttle14.link_utilization     1.457317                      
system.ruby.network.routers34.throttle14.msg_bytes.Request_Control::2       112440                      
system.ruby.network.routers34.throttle14.msg_bytes.Response_Control::1        93048                      
system.ruby.network.routers34.throttle14.msg_bytes.Response_Data::1       692712                      
system.ruby.network.routers34.throttle14.msg_count.Request_Control::2        14055                      
system.ruby.network.routers34.throttle14.msg_count.Response_Control::1        11631                      
system.ruby.network.routers34.throttle14.msg_count.Response_Data::1         9621                      
system.ruby.network.routers34.throttle15.link_utilization     1.516298                      
system.ruby.network.routers34.throttle15.msg_bytes.Request_Control::2       114608                      
system.ruby.network.routers34.throttle15.msg_bytes.Response_Control::1        89000                      
system.ruby.network.routers34.throttle15.msg_bytes.Response_Data::1       730944                      
system.ruby.network.routers34.throttle15.msg_count.Request_Control::2        14326                      
system.ruby.network.routers34.throttle15.msg_count.Response_Control::1        11125                      
system.ruby.network.routers34.throttle15.msg_count.Response_Data::1        10152                      
system.ruby.network.routers34.throttle16.link_utilization     1.467935                      
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2       117016                      
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1        88176                      
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1       699552                      
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2        14627                      
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1        11022                      
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1         9716                      
system.ruby.network.routers34.throttle17.link_utilization     1.494790                      
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2       118752                      
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1        84272                      
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1       718272                      
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2        14844                      
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1        10534                      
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1         9976                      
system.ruby.network.routers34.throttle18.link_utilization     1.520114                      
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2       115256                      
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1        88112                      
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1       733536                      
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2        14407                      
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1        11014                      
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1        10188                      
system.ruby.network.routers34.throttle19.link_utilization     1.451619                      
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2       116328                      
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1        86512                      
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1       691848                      
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2        14541                      
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1        10814                      
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1         9609                      
system.ruby.network.routers34.throttle2.link_utilization     1.449231                      
system.ruby.network.routers34.throttle2.msg_bytes.Request_Control::2       113824                      
system.ruby.network.routers34.throttle2.msg_bytes.Response_Control::1        91720                      
system.ruby.network.routers34.throttle2.msg_bytes.Response_Data::1       687672                      
system.ruby.network.routers34.throttle2.msg_count.Request_Control::2        14228                      
system.ruby.network.routers34.throttle2.msg_count.Response_Control::1        11465                      
system.ruby.network.routers34.throttle2.msg_count.Response_Data::1         9551                      
system.ruby.network.routers34.throttle20.link_utilization     1.508263                      
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2       120584                      
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1        79296                      
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1       729720                      
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2        15073                      
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1         9912                      
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1        10135                      
system.ruby.network.routers34.throttle21.link_utilization     1.508185                      
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2       120256                      
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1        81232                      
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1       728064                      
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2        15032                      
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1        10154                      
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1        10112                      
system.ruby.network.routers34.throttle22.link_utilization     1.441066                      
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2       112904                      
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1        92216                      
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1       683064                      
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2        14113                      
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1        11527                      
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1         9487                      
system.ruby.network.routers34.throttle23.link_utilization     1.441027                      
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2       109088                      
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1        96080                      
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1       682992                      
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2        13636                      
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1        12010                      
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1         9486                      
system.ruby.network.routers34.throttle24.link_utilization     1.454890                      
system.ruby.network.routers34.throttle24.msg_bytes.Request_Control::2       113016                      
system.ruby.network.routers34.throttle24.msg_bytes.Response_Control::1        94072                      
system.ruby.network.routers34.throttle24.msg_bytes.Response_Data::1       689616                      
system.ruby.network.routers34.throttle24.msg_count.Request_Control::2        14127                      
system.ruby.network.routers34.throttle24.msg_count.Response_Control::1        11759                      
system.ruby.network.routers34.throttle24.msg_count.Response_Data::1         9578                      
system.ruby.network.routers34.throttle25.link_utilization     1.472426                      
system.ruby.network.routers34.throttle25.msg_bytes.Request_Control::2       117808                      
system.ruby.network.routers34.throttle25.msg_bytes.Response_Control::1        85184                      
system.ruby.network.routers34.throttle25.msg_bytes.Response_Data::1       704520                      
system.ruby.network.routers34.throttle25.msg_count.Request_Control::2        14726                      
system.ruby.network.routers34.throttle25.msg_count.Response_Control::1        10648                      
system.ruby.network.routers34.throttle25.msg_count.Response_Data::1         9785                      
system.ruby.network.routers34.throttle26.link_utilization     1.438289                      
system.ruby.network.routers34.throttle26.msg_bytes.Request_Control::2       114328                      
system.ruby.network.routers34.throttle26.msg_bytes.Response_Control::1        88000                      
system.ruby.network.routers34.throttle26.msg_bytes.Response_Data::1       684144                      
system.ruby.network.routers34.throttle26.msg_count.Request_Control::2        14291                      
system.ruby.network.routers34.throttle26.msg_count.Response_Control::1        11000                      
system.ruby.network.routers34.throttle26.msg_count.Response_Data::1         9502                      
system.ruby.network.routers34.throttle27.link_utilization     1.437730                      
system.ruby.network.routers34.throttle27.msg_bytes.Request_Control::2       113864                      
system.ruby.network.routers34.throttle27.msg_bytes.Response_Control::1        87904                      
system.ruby.network.routers34.throttle27.msg_bytes.Response_Data::1       684360                      
system.ruby.network.routers34.throttle27.msg_count.Request_Control::2        14233                      
system.ruby.network.routers34.throttle27.msg_count.Response_Control::1        10988                      
system.ruby.network.routers34.throttle27.msg_count.Response_Data::1         9505                      
system.ruby.network.routers34.throttle28.link_utilization     1.479811                      
system.ruby.network.routers34.throttle28.msg_bytes.Request_Control::2       117416                      
system.ruby.network.routers34.throttle28.msg_bytes.Response_Control::1        81344                      
system.ruby.network.routers34.throttle28.msg_bytes.Response_Data::1       713304                      
system.ruby.network.routers34.throttle28.msg_count.Request_Control::2        14677                      
system.ruby.network.routers34.throttle28.msg_count.Response_Control::1        10168                      
system.ruby.network.routers34.throttle28.msg_count.Response_Data::1         9907                      
system.ruby.network.routers34.throttle29.link_utilization     1.444584                      
system.ruby.network.routers34.throttle29.msg_bytes.Request_Control::2       114608                      
system.ruby.network.routers34.throttle29.msg_bytes.Response_Control::1        86848                      
system.ruby.network.routers34.throttle29.msg_bytes.Response_Data::1       688896                      
system.ruby.network.routers34.throttle29.msg_count.Request_Control::2        14326                      
system.ruby.network.routers34.throttle29.msg_count.Response_Control::1        10856                      
system.ruby.network.routers34.throttle29.msg_count.Response_Data::1         9568                      
system.ruby.network.routers34.throttle3.link_utilization     1.441650                      
system.ruby.network.routers34.throttle3.msg_bytes.Request_Control::2       115176                      
system.ruby.network.routers34.throttle3.msg_bytes.Response_Control::1        90160                      
system.ruby.network.routers34.throttle3.msg_bytes.Response_Data::1       683208                      
system.ruby.network.routers34.throttle3.msg_count.Request_Control::2        14397                      
system.ruby.network.routers34.throttle3.msg_count.Response_Control::1        11270                      
system.ruby.network.routers34.throttle3.msg_count.Response_Data::1         9489                      
system.ruby.network.routers34.throttle30.link_utilization     1.443091                      
system.ruby.network.routers34.throttle30.msg_bytes.Request_Control::2       111024                      
system.ruby.network.routers34.throttle30.msg_bytes.Response_Control::1        91168                      
system.ruby.network.routers34.throttle30.msg_bytes.Response_Data::1       687240                      
system.ruby.network.routers34.throttle30.msg_count.Request_Control::2        13878                      
system.ruby.network.routers34.throttle30.msg_count.Response_Control::1        11396                      
system.ruby.network.routers34.throttle30.msg_count.Response_Data::1         9545                      
system.ruby.network.routers34.throttle31.link_utilization     1.436666                      
system.ruby.network.routers34.throttle31.msg_bytes.Request_Control::2       113272                      
system.ruby.network.routers34.throttle31.msg_bytes.Response_Control::1        87768                      
system.ruby.network.routers34.throttle31.msg_bytes.Response_Data::1       684432                      
system.ruby.network.routers34.throttle31.msg_count.Request_Control::2        14159                      
system.ruby.network.routers34.throttle31.msg_count.Response_Control::1        10971                      
system.ruby.network.routers34.throttle31.msg_count.Response_Data::1         9506                      
system.ruby.network.routers34.throttle32.link_utilization    27.473065                      
system.ruby.network.routers34.throttle32.msg_bytes.Control::0      3187216                      
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2      2799752                      
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1     10944360                      
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Control::0           72                      
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Data::0         1296                      
system.ruby.network.routers34.throttle32.msg_count.Control::0       398402                      
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2       349969                      
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1       152005                      
system.ruby.network.routers34.throttle32.msg_count.Writeback_Control::0            9                      
system.ruby.network.routers34.throttle32.msg_count.Writeback_Data::0           18                      
system.ruby.network.routers34.throttle33.link_utilization     0.029763                      
system.ruby.network.routers34.throttle33.msg_bytes.Control::0        18344                      
system.ruby.network.routers34.throttle33.msg_count.Control::0         2293                      
system.ruby.network.routers34.throttle4.link_utilization     1.453631                      
system.ruby.network.routers34.throttle4.msg_bytes.Request_Control::2       115808                      
system.ruby.network.routers34.throttle4.msg_bytes.Response_Control::1        87696                      
system.ruby.network.routers34.throttle4.msg_bytes.Response_Data::1       692424                      
system.ruby.network.routers34.throttle4.msg_count.Request_Control::2        14476                      
system.ruby.network.routers34.throttle4.msg_count.Response_Control::1        10962                      
system.ruby.network.routers34.throttle4.msg_count.Response_Data::1         9617                      
system.ruby.network.routers34.throttle5.link_utilization     1.449360                      
system.ruby.network.routers34.throttle5.msg_bytes.Request_Control::2       115744                      
system.ruby.network.routers34.throttle5.msg_bytes.Response_Control::1        89448                      
system.ruby.network.routers34.throttle5.msg_bytes.Response_Data::1       688104                      
system.ruby.network.routers34.throttle5.msg_count.Request_Control::2        14468                      
system.ruby.network.routers34.throttle5.msg_count.Response_Control::1        11181                      
system.ruby.network.routers34.throttle5.msg_count.Response_Data::1         9557                      
system.ruby.network.routers34.throttle6.link_utilization     1.476982                      
system.ruby.network.routers34.throttle6.msg_bytes.Request_Control::2       117144                      
system.ruby.network.routers34.throttle6.msg_bytes.Response_Control::1        85920                      
system.ruby.network.routers34.throttle6.msg_bytes.Response_Data::1       707256                      
system.ruby.network.routers34.throttle6.msg_count.Request_Control::2        14643                      
system.ruby.network.routers34.throttle6.msg_count.Response_Control::1        10740                      
system.ruby.network.routers34.throttle6.msg_count.Response_Data::1         9823                      
system.ruby.network.routers34.throttle7.link_utilization     1.444519                      
system.ruby.network.routers34.throttle7.msg_bytes.Request_Control::2       115296                      
system.ruby.network.routers34.throttle7.msg_bytes.Response_Control::1        89360                      
system.ruby.network.routers34.throttle7.msg_bytes.Response_Data::1       685656                      
system.ruby.network.routers34.throttle7.msg_count.Request_Control::2        14412                      
system.ruby.network.routers34.throttle7.msg_count.Response_Control::1        11170                      
system.ruby.network.routers34.throttle7.msg_count.Response_Data::1         9523                      
system.ruby.network.routers34.throttle8.link_utilization     1.449919                      
system.ruby.network.routers34.throttle8.msg_bytes.Request_Control::2       115448                      
system.ruby.network.routers34.throttle8.msg_bytes.Response_Control::1        87856                      
system.ruby.network.routers34.throttle8.msg_bytes.Response_Data::1       690336                      
system.ruby.network.routers34.throttle8.msg_count.Request_Control::2        14431                      
system.ruby.network.routers34.throttle8.msg_count.Response_Control::1        10982                      
system.ruby.network.routers34.throttle8.msg_count.Response_Data::1         9588                      
system.ruby.network.routers34.throttle9.link_utilization     1.444921                      
system.ruby.network.routers34.throttle9.msg_bytes.Request_Control::2       114736                      
system.ruby.network.routers34.throttle9.msg_bytes.Response_Control::1        90384                      
system.ruby.network.routers34.throttle9.msg_bytes.Response_Data::1       685440                      
system.ruby.network.routers34.throttle9.msg_count.Request_Control::2        14342                      
system.ruby.network.routers34.throttle9.msg_count.Response_Control::1        11298                      
system.ruby.network.routers34.throttle9.msg_count.Response_Data::1         9520                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples      5498527                      
system.ruby.outstanding_req_hist_seqr::mean     2.206964                      
system.ruby.outstanding_req_hist_seqr::gmean     1.968651                      
system.ruby.outstanding_req_hist_seqr::stdev     0.980967                      
system.ruby.outstanding_req_hist_seqr    |     1724946     31.37%     31.37% |     3363603     61.17%     92.54% |      407017      7.40%     99.95% |        1986      0.04%     99.98% |         472      0.01%     99.99% |         178      0.00%     99.99% |         126      0.00%    100.00% |         118      0.00%    100.00% |          81      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total      5498527                      
system.cpu14.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu16.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu17.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu18.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu19.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu19.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu19.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu19.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.l1_cntrl30.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl30.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl31.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl31.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl18.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl18.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl19.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl19.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl16.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl16.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl17.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl17.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers18.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers19.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers16.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers17.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers21.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers20.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers23.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers22.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers25.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers24.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers27.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers26.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers29.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers28.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers32.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers33.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers30.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers31.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers34.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl27.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl27.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl26.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl26.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl25.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl25.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl24.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl24.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl23.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl23.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl22.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl22.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl21.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl21.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl20.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl20.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl28.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl28.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl29.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl29.sequencer.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu30.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu30.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu30.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu30.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu31.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu31.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu31.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu31.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::ON     1926056500                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::ON     1926056500                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::ON     1926056500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::ON     1926056500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::ON     1926056500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::ON     1926056500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON     1926056500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::ON     1926056500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON     1926056500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON     1926056500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu29.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu29.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu29.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu29.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu28.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu28.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu28.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu28.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu25.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu25.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu25.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu25.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu24.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu24.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu24.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu24.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu27.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu27.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu27.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu27.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu26.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu26.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu26.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu26.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu21.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu21.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu21.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu21.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu20.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu20.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu20.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu20.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu23.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu23.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu23.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu23.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu22.pwrStateResidencyTicks::ON    1926056500                       # Cumulative time (in ticks) in various power states
system.cpu22.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu22.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu22.itb.walker.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1926056500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       146752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             146752                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         2293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2293                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0     76192988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76192988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0     76192988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             76192988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      2293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000607000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4994                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2293                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2293                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     27119733                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                70113483                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11827.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30577.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1657                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2293                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.038400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.627003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.311810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          277     44.32%     44.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          146     23.36%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           84     13.44%     81.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           46      7.36%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      1.60%     90.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      1.28%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      1.76%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.64%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           39      6.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          625                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 146752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  146752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        76.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1925961000                       # Total gap between requests
system.mem_ctrls.avgGap                     839930.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       146752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 76192988.108085095882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         2293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     70113483                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     30577.18                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    72.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1763580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               925980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6318900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     151816080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         73821840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        677440320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          912086700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        473.551373                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1760500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     64220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    101336500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2777460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1445895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10053120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     151816080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         78422880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        673565760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          918081195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        476.663688                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1750278750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     64220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    111557750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
