

================================================================
== Vivado HLS Report for 'compute_I_enhanced21'
================================================================
* Date:           Sun Mar 14 17:37:06 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fishery
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.019 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   129654|   129654| 1.297 ms | 1.297 ms |  129654|  129654|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   129652|   129652|        54|          1|          1|  129600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      4|       0|     405|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|    9974|    7624|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     102|    -|
|Register         |        0|      -|     268|     128|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|   10242|    8259|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |       1|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |net_holes_detectibNq_U61  |net_holes_detectibNq  |        0|      0|  4987|  3812|    0|
    |net_holes_detecticTB_U60  |net_holes_detecticTB  |        0|      0|  4987|  3812|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|      0|  9974|  7624|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |r_V_8_fu_179_p2                     |     *    |      4|  0|  20|          32|          32|
    |add_ln703_2_fu_309_p2               |     +    |      0|  0|  18|          21|          32|
    |add_ln703_fu_285_p2                 |     +    |      0|  0|  18|          32|          32|
    |add_ln887_fu_130_p2                 |     +    |      0|  0|  24|          17|           1|
    |p_Val2_33_fu_253_p2                 |     +    |      0|  0|  39|          32|          32|
    |q_V_2_fu_315_p2                     |     +    |      0|  0|  18|          32|          32|
    |q_V_fu_291_p2                       |     +    |      0|  0|  18|          32|          32|
    |ret_V_14_fu_349_p2                  |     +    |      0|  0|  23|           1|          16|
    |ret_V_15_fu_195_p2                  |     +    |      0|  0|  55|          48|          48|
    |sub_ln703_1_fu_280_p2               |     -    |      0|  0|  39|          32|          32|
    |sub_ln703_fu_259_p2                 |     -    |      0|  0|  39|          32|          32|
    |and_ln412_fu_243_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state55_pp0_stage0_iter53  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln851_fu_343_p2                |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln887_fu_124_p2                |   icmp   |      0|  0|  20|          17|          12|
    |r_fu_223_p2                         |   icmp   |      0|  0|  13|          15|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_229_p2                  |    or    |      0|  0|   2|           1|           1|
    |I_enhanced_data_stream_V_din        |  select  |      0|  0|  16|           1|          16|
    |select_ln851_fu_355_p3              |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      4|  0| 405|         370|         376|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |I_COPY_V_V_blk_n                |   9|          2|    1|          2|
    |I_enhanced_data_stream_V_blk_n  |   9|          2|    1|          2|
    |N_COPY_V_V_blk_n                |   9|          2|    1|          2|
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter53        |   9|          2|    1|          2|
    |indvar_flatten_reg_113          |   9|          2|   17|         34|
    |mean_A_V_V_blk_n                |   9|          2|    1|          2|
    |mean_B_V_V_blk_n                |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 102|         22|   26|         54|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |icmp_ln887_reg_372        |   1|   0|    1|          0|
    |indvar_flatten_reg_113    |  17|   0|   17|          0|
    |p_Val2_33_reg_403         |  32|   0|   32|          0|
    |tmp_V_214_reg_381         |  32|   0|   32|          0|
    |icmp_ln887_reg_372        |  64|  64|    1|          0|
    |tmp_V_214_reg_381         |  64|  64|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 268| 128|  173|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   compute_I_enhanced21   | return value |
|I_enhanced_data_stream_V_din     | out |   16|   ap_fifo  | I_enhanced_data_stream_V |    pointer   |
|I_enhanced_data_stream_V_full_n  |  in |    1|   ap_fifo  | I_enhanced_data_stream_V |    pointer   |
|I_enhanced_data_stream_V_write   | out |    1|   ap_fifo  | I_enhanced_data_stream_V |    pointer   |
|mean_A_V_V_dout                  |  in |   32|   ap_fifo  |        mean_A_V_V        |    pointer   |
|mean_A_V_V_empty_n               |  in |    1|   ap_fifo  |        mean_A_V_V        |    pointer   |
|mean_A_V_V_read                  | out |    1|   ap_fifo  |        mean_A_V_V        |    pointer   |
|mean_B_V_V_dout                  |  in |   32|   ap_fifo  |        mean_B_V_V        |    pointer   |
|mean_B_V_V_empty_n               |  in |    1|   ap_fifo  |        mean_B_V_V        |    pointer   |
|mean_B_V_V_read                  | out |    1|   ap_fifo  |        mean_B_V_V        |    pointer   |
|N_COPY_V_V_dout                  |  in |   32|   ap_fifo  |        N_COPY_V_V        |    pointer   |
|N_COPY_V_V_empty_n               |  in |    1|   ap_fifo  |        N_COPY_V_V        |    pointer   |
|N_COPY_V_V_read                  | out |    1|   ap_fifo  |        N_COPY_V_V        |    pointer   |
|I_COPY_V_V_dout                  |  in |   32|   ap_fifo  |        I_COPY_V_V        |    pointer   |
|I_COPY_V_V_empty_n               |  in |    1|   ap_fifo  |        I_COPY_V_V        |    pointer   |
|I_COPY_V_V_read                  | out |    1|   ap_fifo  |        I_COPY_V_V        |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

