{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 02:09:53 2023 " "Info: Processing started: Tue Nov 28 02:09:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[0\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[0\] " "Warning: Node \"subtractor:blokSubtractor\|a\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[30\] " "Warning: Node \"angle_baru\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[2\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[0\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[3\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[1\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[29\] " "Warning: Node \"angle_baru\[29\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[28\] " "Warning: Node \"angle_baru\[28\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[27\] " "Warning: Node \"angle_baru\[27\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[13\] " "Warning: Node \"subtractor:blokSubtractor\|b\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[26\] " "Warning: Node \"angle_baru\[26\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[25\] " "Warning: Node \"angle_baru\[25\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[12\] " "Warning: Node \"subtractor:blokSubtractor\|b\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[7\] " "Warning: Node \"subtractor:blokSubtractor\|b\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[29\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[24\] " "Warning: Node \"angle_baru\[24\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[11\] " "Warning: Node \"subtractor:blokSubtractor\|b\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[6\] " "Warning: Node \"subtractor:blokSubtractor\|b\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[28\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[27\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[23\] " "Warning: Node \"angle_baru\[23\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[10\] " "Warning: Node \"subtractor:blokSubtractor\|b\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[8\] " "Warning: Node \"subtractor:blokSubtractor\|b\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[9\] " "Warning: Node \"subtractor:blokSubtractor\|b\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[3\] " "Warning: Node \"subtractor:blokSubtractor\|b\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[2\] " "Warning: Node \"subtractor:blokSubtractor\|b\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[1\] " "Warning: Node \"subtractor:blokSubtractor\|b\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[26\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[22\] " "Warning: Node \"angle_baru\[22\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[5\] " "Warning: Node \"subtractor:blokSubtractor\|b\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[4\] " "Warning: Node \"subtractor:blokSubtractor\|b\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[25\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[21\] " "Warning: Node \"angle_baru\[21\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[0\] " "Warning: Node \"subtractor:blokSubtractor\|b\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[24\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[20\] " "Warning: Node \"angle_baru\[20\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[26\] " "Warning: Node \"subtractor:blokSubtractor\|a\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[23\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[19\] " "Warning: Node \"angle_baru\[19\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[25\] " "Warning: Node \"subtractor:blokSubtractor\|a\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[22\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[18\] " "Warning: Node \"angle_baru\[18\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[24\] " "Warning: Node \"subtractor:blokSubtractor\|a\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[15\] " "Warning: Node \"subtractor:blokSubtractor\|a\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[20\] " "Warning: Node \"subtractor:blokSubtractor\|a\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[19\] " "Warning: Node \"subtractor:blokSubtractor\|a\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[21\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[17\] " "Warning: Node \"angle_baru\[17\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[23\] " "Warning: Node \"subtractor:blokSubtractor\|a\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[16\] " "Warning: Node \"subtractor:blokSubtractor\|a\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[14\] " "Warning: Node \"subtractor:blokSubtractor\|a\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[21\] " "Warning: Node \"subtractor:blokSubtractor\|a\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[20\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[16\] " "Warning: Node \"angle_baru\[16\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[22\] " "Warning: Node \"subtractor:blokSubtractor\|a\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[13\] " "Warning: Node \"subtractor:blokSubtractor\|a\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[17\] " "Warning: Node \"subtractor:blokSubtractor\|a\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[18\] " "Warning: Node \"subtractor:blokSubtractor\|a\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[9\] " "Warning: Node \"subtractor:blokSubtractor\|a\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[19\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[15\] " "Warning: Node \"angle_baru\[15\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[12\] " "Warning: Node \"subtractor:blokSubtractor\|a\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[8\] " "Warning: Node \"subtractor:blokSubtractor\|a\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[10\] " "Warning: Node \"subtractor:blokSubtractor\|a\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[7\] " "Warning: Node \"subtractor:blokSubtractor\|a\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[11\] " "Warning: Node \"subtractor:blokSubtractor\|a\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[18\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[14\] " "Warning: Node \"angle_baru\[14\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[3\] " "Warning: Node \"subtractor:blokSubtractor\|a\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[17\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[13\] " "Warning: Node \"angle_baru\[13\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[28\] " "Warning: Node \"subtractor:blokSubtractor\|b\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[27\] " "Warning: Node \"subtractor:blokSubtractor\|b\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[29\] " "Warning: Node \"subtractor:blokSubtractor\|b\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[6\] " "Warning: Node \"subtractor:blokSubtractor\|a\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[4\] " "Warning: Node \"subtractor:blokSubtractor\|a\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[5\] " "Warning: Node \"subtractor:blokSubtractor\|a\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[16\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[12\] " "Warning: Node \"angle_baru\[12\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[26\] " "Warning: Node \"subtractor:blokSubtractor\|b\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[21\] " "Warning: Node \"subtractor:blokSubtractor\|b\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[20\] " "Warning: Node \"subtractor:blokSubtractor\|b\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[2\] " "Warning: Node \"subtractor:blokSubtractor\|a\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[15\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[11\] " "Warning: Node \"angle_baru\[11\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[25\] " "Warning: Node \"subtractor:blokSubtractor\|b\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[22\] " "Warning: Node \"subtractor:blokSubtractor\|b\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[23\] " "Warning: Node \"subtractor:blokSubtractor\|b\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[1\] " "Warning: Node \"subtractor:blokSubtractor\|a\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[14\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[10\] " "Warning: Node \"angle_baru\[10\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[24\] " "Warning: Node \"subtractor:blokSubtractor\|b\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[19\] " "Warning: Node \"subtractor:blokSubtractor\|b\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[13\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[9\] " "Warning: Node \"angle_baru\[9\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[17\] " "Warning: Node \"subtractor:blokSubtractor\|b\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[18\] " "Warning: Node \"subtractor:blokSubtractor\|b\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[16\] " "Warning: Node \"subtractor:blokSubtractor\|b\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[12\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[8\] " "Warning: Node \"angle_baru\[8\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[15\] " "Warning: Node \"subtractor:blokSubtractor\|b\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[11\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[7\] " "Warning: Node \"angle_baru\[7\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[29\] " "Warning: Node \"subtractor:blokSubtractor\|a\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[14\] " "Warning: Node \"subtractor:blokSubtractor\|b\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[10\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[6\] " "Warning: Node \"angle_baru\[6\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[28\] " "Warning: Node \"subtractor:blokSubtractor\|a\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[9\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[5\] " "Warning: Node \"angle_baru\[5\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[27\] " "Warning: Node \"subtractor:blokSubtractor\|a\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[8\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[4\] " "Warning: Node \"angle_baru\[4\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[7\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[3\] " "Warning: Node \"angle_baru\[3\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[2\] " "Warning: Node \"angle_baru\[2\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[6\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[5\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[1\] " "Warning: Node \"angle_baru\[1\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angle_baru\[0\] " "Warning: Node \"angle_baru\[0\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[4\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[3\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[2\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[1\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[0\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[1\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[2\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[3\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[4\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[5\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[6\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[7\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[8\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[9\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[10\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[11\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[12\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[13\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[14\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[15\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[16\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[17\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[18\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[19\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[20\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[21\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[22\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[23\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[24\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[25\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[26\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[27\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[28\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[29\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[30\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[31\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[31\] " "Warning: Node \"subtractor:blokSubtractor\|a\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[31\] " "Warning: Node \"subtractor:blokSubtractor\|b\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[0\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[1\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[2\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[3\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[4\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[5\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[6\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[7\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[8\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[9\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[10\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[11\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[12\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[13\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[14\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[15\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[16\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[17\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[18\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[19\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[20\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[21\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[22\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[23\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[24\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[25\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[26\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[27\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[28\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[29\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[30\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[31\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[63\] " "Warning: Node \"angkaTemp\[63\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[0\]\$latch " "Warning: Node \"angka\[0\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[30\] " "Warning: Node \"angkaTemp\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[1\]\$latch " "Warning: Node \"angka\[1\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[31\] " "Warning: Node \"angkaTemp\[31\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[2\]\$latch " "Warning: Node \"angka\[2\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[32\] " "Warning: Node \"angkaTemp\[32\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[3\]\$latch " "Warning: Node \"angka\[3\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[33\] " "Warning: Node \"angkaTemp\[33\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[4\]\$latch " "Warning: Node \"angka\[4\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[34\] " "Warning: Node \"angkaTemp\[34\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[5\]\$latch " "Warning: Node \"angka\[5\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[35\] " "Warning: Node \"angkaTemp\[35\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[6\]\$latch " "Warning: Node \"angka\[6\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[36\] " "Warning: Node \"angkaTemp\[36\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[7\]\$latch " "Warning: Node \"angka\[7\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[37\] " "Warning: Node \"angkaTemp\[37\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[8\]\$latch " "Warning: Node \"angka\[8\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[38\] " "Warning: Node \"angkaTemp\[38\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[9\]\$latch " "Warning: Node \"angka\[9\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[39\] " "Warning: Node \"angkaTemp\[39\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[10\]\$latch " "Warning: Node \"angka\[10\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[40\] " "Warning: Node \"angkaTemp\[40\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[11\]\$latch " "Warning: Node \"angka\[11\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[41\] " "Warning: Node \"angkaTemp\[41\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[12\]\$latch " "Warning: Node \"angka\[12\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[42\] " "Warning: Node \"angkaTemp\[42\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[13\]\$latch " "Warning: Node \"angka\[13\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[43\] " "Warning: Node \"angkaTemp\[43\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[14\]\$latch " "Warning: Node \"angka\[14\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[44\] " "Warning: Node \"angkaTemp\[44\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[15\]\$latch " "Warning: Node \"angka\[15\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[45\] " "Warning: Node \"angkaTemp\[45\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[16\]\$latch " "Warning: Node \"angka\[16\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[46\] " "Warning: Node \"angkaTemp\[46\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[17\]\$latch " "Warning: Node \"angka\[17\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[47\] " "Warning: Node \"angkaTemp\[47\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[18\]\$latch " "Warning: Node \"angka\[18\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[48\] " "Warning: Node \"angkaTemp\[48\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[19\]\$latch " "Warning: Node \"angka\[19\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[49\] " "Warning: Node \"angkaTemp\[49\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[20\]\$latch " "Warning: Node \"angka\[20\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[50\] " "Warning: Node \"angkaTemp\[50\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[21\]\$latch " "Warning: Node \"angka\[21\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[51\] " "Warning: Node \"angkaTemp\[51\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[22\]\$latch " "Warning: Node \"angka\[22\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[52\] " "Warning: Node \"angkaTemp\[52\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[23\]\$latch " "Warning: Node \"angka\[23\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[53\] " "Warning: Node \"angkaTemp\[53\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[24\]\$latch " "Warning: Node \"angka\[24\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[54\] " "Warning: Node \"angkaTemp\[54\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[25\]\$latch " "Warning: Node \"angka\[25\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[55\] " "Warning: Node \"angkaTemp\[55\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[26\]\$latch " "Warning: Node \"angka\[26\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[56\] " "Warning: Node \"angkaTemp\[56\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[27\]\$latch " "Warning: Node \"angka\[27\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[57\] " "Warning: Node \"angkaTemp\[57\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[28\]\$latch " "Warning: Node \"angka\[28\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[58\] " "Warning: Node \"angkaTemp\[58\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[29\]\$latch " "Warning: Node \"angka\[29\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[59\] " "Warning: Node \"angkaTemp\[59\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[30\]\$latch " "Warning: Node \"angka\[30\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[60\] " "Warning: Node \"angkaTemp\[60\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[31\]\$latch " "Warning: Node \"angka\[31\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeSin " "Info: Assuming node \"modeSin\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeCos " "Info: Assuming node \"modeCos\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[1\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[1\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[3\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[3\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[0\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[0\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[2\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[2\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "angka\[31\]~0 " "Info: Detected gated clock \"angka\[31\]~0\" as buffer" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "angka\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~11 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~11\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~12 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~12\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s1 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s1\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s2 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s2\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:TOFSM\|en_Subtractor " "Info: Detected gated clock \"fsm:TOFSM\|en_Subtractor\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|en_Subtractor" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s5 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s5\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register regisAngle:blokRegisAngle\|outputRegister\[1\] register subtractor:blokSubtractor\|y_outTemp\[32\] 77.01 MHz 12.986 ns Internal " "Info: Clock \"clk\" has Internal fmax of 77.01 MHz between source register \"regisAngle:blokRegisAngle\|outputRegister\[1\]\" and destination register \"subtractor:blokSubtractor\|y_outTemp\[32\]\" (period= 12.986 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.521 ns + Longest register register " "Info: + Longest register to register delay is 9.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regisAngle:blokRegisAngle\|outputRegister\[1\] 1 REG LCFF_X21_Y6_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N27; Fanout = 5; REG Node = 'regisAngle:blokRegisAngle\|outputRegister\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regisAngle:blokRegisAngle|outputRegister[1] } "NODE_NAME" } } { "regisAngle.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisAngle.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.495 ns) 1.733 ns comparator:blokKomparator\|LessThan0~3 2 COMB LCCOMB_X24_Y9_N4 1 " "Info: 2: + IC(1.238 ns) + CELL(0.495 ns) = 1.733 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { regisAngle:blokRegisAngle|outputRegister[1] comparator:blokKomparator|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.813 ns comparator:blokKomparator\|LessThan0~5 3 COMB LCCOMB_X24_Y9_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.813 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.893 ns comparator:blokKomparator\|LessThan0~7 4 COMB LCCOMB_X24_Y9_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.893 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.973 ns comparator:blokKomparator\|LessThan0~9 5 COMB LCCOMB_X24_Y9_N10 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.973 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.053 ns comparator:blokKomparator\|LessThan0~11 6 COMB LCCOMB_X24_Y9_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.053 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.227 ns comparator:blokKomparator\|LessThan0~13 7 COMB LCCOMB_X24_Y9_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 2.227 ns; Loc. = LCCOMB_X24_Y9_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.307 ns comparator:blokKomparator\|LessThan0~15 8 COMB LCCOMB_X24_Y9_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.307 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.387 ns comparator:blokKomparator\|LessThan0~17 9 COMB LCCOMB_X24_Y9_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.387 ns; Loc. = LCCOMB_X24_Y9_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.467 ns comparator:blokKomparator\|LessThan0~19 10 COMB LCCOMB_X24_Y9_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.467 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.547 ns comparator:blokKomparator\|LessThan0~21 11 COMB LCCOMB_X24_Y9_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.547 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.627 ns comparator:blokKomparator\|LessThan0~23 12 COMB LCCOMB_X24_Y9_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.627 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.707 ns comparator:blokKomparator\|LessThan0~25 13 COMB LCCOMB_X24_Y9_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.707 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.787 ns comparator:blokKomparator\|LessThan0~27 14 COMB LCCOMB_X24_Y9_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.787 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.948 ns comparator:blokKomparator\|LessThan0~29 15 COMB LCCOMB_X24_Y9_N30 1 " "Info: 15: + IC(0.000 ns) + CELL(0.161 ns) = 2.948 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.028 ns comparator:blokKomparator\|LessThan0~31 16 COMB LCCOMB_X24_Y8_N0 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.028 ns; Loc. = LCCOMB_X24_Y8_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.108 ns comparator:blokKomparator\|LessThan0~33 17 COMB LCCOMB_X24_Y8_N2 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.108 ns; Loc. = LCCOMB_X24_Y8_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.188 ns comparator:blokKomparator\|LessThan0~35 18 COMB LCCOMB_X24_Y8_N4 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.188 ns; Loc. = LCCOMB_X24_Y8_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.268 ns comparator:blokKomparator\|LessThan0~37 19 COMB LCCOMB_X24_Y8_N6 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.268 ns; Loc. = LCCOMB_X24_Y8_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.348 ns comparator:blokKomparator\|LessThan0~39 20 COMB LCCOMB_X24_Y8_N8 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.348 ns; Loc. = LCCOMB_X24_Y8_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.428 ns comparator:blokKomparator\|LessThan0~41 21 COMB LCCOMB_X24_Y8_N10 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.428 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.508 ns comparator:blokKomparator\|LessThan0~43 22 COMB LCCOMB_X24_Y8_N12 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.508 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.682 ns comparator:blokKomparator\|LessThan0~45 23 COMB LCCOMB_X24_Y8_N14 1 " "Info: 23: + IC(0.000 ns) + CELL(0.174 ns) = 3.682 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.762 ns comparator:blokKomparator\|LessThan0~47 24 COMB LCCOMB_X24_Y8_N16 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.762 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.842 ns comparator:blokKomparator\|LessThan0~49 25 COMB LCCOMB_X24_Y8_N18 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.842 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.922 ns comparator:blokKomparator\|LessThan0~51 26 COMB LCCOMB_X24_Y8_N20 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.922 ns; Loc. = LCCOMB_X24_Y8_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.002 ns comparator:blokKomparator\|LessThan0~53 27 COMB LCCOMB_X24_Y8_N22 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.002 ns; Loc. = LCCOMB_X24_Y8_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.082 ns comparator:blokKomparator\|LessThan0~55 28 COMB LCCOMB_X24_Y8_N24 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.082 ns; Loc. = LCCOMB_X24_Y8_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.162 ns comparator:blokKomparator\|LessThan0~57 29 COMB LCCOMB_X24_Y8_N26 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 4.162 ns; Loc. = LCCOMB_X24_Y8_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.242 ns comparator:blokKomparator\|LessThan0~59 30 COMB LCCOMB_X24_Y8_N28 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 4.242 ns; Loc. = LCCOMB_X24_Y8_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.700 ns comparator:blokKomparator\|LessThan0~60 31 COMB LCCOMB_X24_Y8_N30 3 " "Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 4.700 ns; Loc. = LCCOMB_X24_Y8_N30; Fanout = 3; COMB Node = 'comparator:blokKomparator\|LessThan0~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.178 ns) 5.712 ns comparator:blokKomparator\|LessThan0~62 32 COMB LCCOMB_X22_Y8_N0 145 " "Info: 32: + IC(0.834 ns) + CELL(0.178 ns) = 5.712 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 145; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { comparator:blokKomparator|LessThan0~60 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.178 ns) 7.188 ns subtractor:blokSubtractor\|y_outTemp\[32\]~62 33 COMB LCCOMB_X18_Y7_N18 1 " "Info: 33: + IC(1.298 ns) + CELL(0.178 ns) = 7.188 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[32\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|y_outTemp[32]~62 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.178 ns) 7.923 ns subtractor:blokSubtractor\|y_outTemp\[32\]~63 34 COMB LCCOMB_X17_Y7_N24 1 " "Info: 34: + IC(0.557 ns) + CELL(0.178 ns) = 7.923 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|y_outTemp\[32\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { subtractor:blokSubtractor|y_outTemp[32]~62 subtractor:blokSubtractor|y_outTemp[32]~63 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.178 ns) 9.521 ns subtractor:blokSubtractor\|y_outTemp\[32\] 35 REG LCCOMB_X26_Y7_N20 1 " "Info: 35: + IC(1.420 ns) + CELL(0.178 ns) = 9.521 ns; Loc. = LCCOMB_X26_Y7_N20; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|y_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { subtractor:blokSubtractor|y_outTemp[32]~63 subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.174 ns ( 43.84 % ) " "Info: Total cell delay = 4.174 ns ( 43.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.347 ns ( 56.16 % ) " "Info: Total interconnect delay = 5.347 ns ( 56.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.521 ns" { regisAngle:blokRegisAngle|outputRegister[1] comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~60 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|y_outTemp[32]~62 subtractor:blokSubtractor|y_outTemp[32]~63 subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.521 ns" { regisAngle:blokRegisAngle|outputRegister[1] {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~60 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|y_outTemp[32]~62 {} subtractor:blokSubtractor|y_outTemp[32]~63 {} subtractor:blokSubtractor|y_outTemp[32] {} } { 0.000ns 1.238ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.834ns 1.298ns 0.557ns 1.420ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.480 ns - Smallest " "Info: - Smallest clock skew is 4.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.106 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.879 ns) 3.149 ns fsm:TOFSM\|currentState.s1 2 REG LCFF_X14_Y10_N23 2 " "Info: 2: + IC(1.204 ns) + CELL(0.879 ns) = 3.149 ns; Loc. = LCFF_X14_Y10_N23; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.178 ns) 3.707 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X14_Y10_N12 6 " "Info: 3: + IC(0.380 ns) + CELL(0.178 ns) = 3.707 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 5.583 ns fsm:TOFSM\|en_Subtractor~clkctrl 4 COMB CLKCTRL_G0 222 " "Info: 4: + IC(1.876 ns) + CELL(0.000 ns) = 5.583 ns; Loc. = CLKCTRL_G0; Fanout = 222; COMB Node = 'fsm:TOFSM\|en_Subtractor~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.319 ns) 7.106 ns subtractor:blokSubtractor\|y_outTemp\[32\] 5 REG LCCOMB_X26_Y7_N20 1 " "Info: 5: + IC(1.204 ns) + CELL(0.319 ns) = 7.106 ns; Loc. = LCCOMB_X26_Y7_N20; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|y_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 34.37 % ) " "Info: Total cell delay = 2.442 ns ( 34.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.664 ns ( 65.63 % ) " "Info: Total interconnect delay = 4.664 ns ( 65.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.106 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.106 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|y_outTemp[32] {} } { 0.000ns 0.000ns 1.204ns 0.380ns 1.876ns 1.204ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.626 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 104 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.602 ns) 2.626 ns regisAngle:blokRegisAngle\|outputRegister\[1\] 3 REG LCFF_X21_Y6_N27 5 " "Info: 3: + IC(0.830 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X21_Y6_N27; Fanout = 5; REG Node = 'regisAngle:blokRegisAngle\|outputRegister\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { clk~clkctrl regisAngle:blokRegisAngle|outputRegister[1] } "NODE_NAME" } } { "regisAngle.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisAngle.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.52 % ) " "Info: Total cell delay = 1.668 ns ( 63.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.958 ns ( 36.48 % ) " "Info: Total interconnect delay = 0.958 ns ( 36.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl regisAngle:blokRegisAngle|outputRegister[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} regisAngle:blokRegisAngle|outputRegister[1] {} } { 0.000ns 0.000ns 0.128ns 0.830ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.106 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.106 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|y_outTemp[32] {} } { 0.000ns 0.000ns 1.204ns 0.380ns 1.876ns 1.204ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl regisAngle:blokRegisAngle|outputRegister[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} regisAngle:blokRegisAngle|outputRegister[1] {} } { 0.000ns 0.000ns 0.128ns 0.830ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "regisAngle.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisAngle.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.175 ns + " "Info: + Micro setup delay of destination is 1.175 ns" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regisAngle.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisAngle.vhd" 27 -1 0 } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.521 ns" { regisAngle:blokRegisAngle|outputRegister[1] comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~60 comparator:blokKomparator|LessThan0~62 subtractor:blokSubtractor|y_outTemp[32]~62 subtractor:blokSubtractor|y_outTemp[32]~63 subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.521 ns" { regisAngle:blokRegisAngle|outputRegister[1] {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~60 {} comparator:blokKomparator|LessThan0~62 {} subtractor:blokSubtractor|y_outTemp[32]~62 {} subtractor:blokSubtractor|y_outTemp[32]~63 {} subtractor:blokSubtractor|y_outTemp[32] {} } { 0.000ns 1.238ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.834ns 1.298ns 0.557ns 1.420ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.106 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|y_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.106 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|y_outTemp[32] {} } { 0.000ns 0.000ns 1.204ns 0.380ns 1.876ns 1.204ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl regisAngle:blokRegisAngle|outputRegister[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} regisAngle:blokRegisAngle|outputRegister[1] {} } { 0.000ns 0.000ns 0.128ns 0.830ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "modeSin register register angkaTemp\[63\] angka\[31\]\$latch 380.08 MHz Internal " "Info: Clock \"modeSin\" Internal fmax is restricted to 380.08 MHz between source register \"angkaTemp\[63\]\" and destination register \"angka\[31\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.972 ns + Longest register register " "Info: + Longest register to register delay is 0.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[63\] 1 REG LCCOMB_X14_Y10_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; REG Node = 'angkaTemp\[63\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[63] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.178 ns) 0.490 ns angka\[31\]~1 2 COMB LCCOMB_X14_Y10_N0 1 " "Info: 2: + IC(0.312 ns) + CELL(0.178 ns) = 0.490 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.490 ns" { angkaTemp[63] angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 0.972 ns angka\[31\]\$latch 3 REG LCCOMB_X14_Y10_N14 1 " "Info: 3: + IC(0.304 ns) + CELL(0.178 ns) = 0.972 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 36.63 % ) " "Info: Total cell delay = 0.356 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.616 ns ( 63.37 % ) " "Info: Total interconnect delay = 0.616 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { angkaTemp[63] angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.972 ns" { angkaTemp[63] {} angka[31]~1 {} angka[31]$latch {} } { 0.000ns 0.312ns 0.304ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 5.513 ns + Shortest register " "Info: + Shortest clock path from clock \"modeSin\" to destination register is 5.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 36 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.177 ns) 2.544 ns angka\[31\]~0 2 COMB LCCOMB_X14_Y10_N26 1 " "Info: 2: + IC(1.311 ns) + CELL(0.177 ns) = 2.544 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.000 ns) 3.993 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(1.449 ns) + CELL(0.000 ns) = 3.993 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.322 ns) 5.513 ns angka\[31\]\$latch 4 REG LCCOMB_X14_Y10_N14 1 " "Info: 4: + IC(1.198 ns) + CELL(0.322 ns) = 5.513 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.555 ns ( 28.21 % ) " "Info: Total cell delay = 1.555 ns ( 28.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.958 ns ( 71.79 % ) " "Info: Total interconnect delay = 3.958 ns ( 71.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.311ns 1.449ns 1.198ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 5.512 ns - Longest register " "Info: - Longest clock path from clock \"modeSin\" to source register is 5.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 36 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.177 ns) 2.544 ns angka\[31\]~0 2 COMB LCCOMB_X14_Y10_N26 1 " "Info: 2: + IC(1.311 ns) + CELL(0.177 ns) = 2.544 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { modeSin angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.000 ns) 3.993 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(1.449 ns) + CELL(0.000 ns) = 3.993 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.319 ns) 5.512 ns angkaTemp\[63\] 4 REG LCCOMB_X14_Y10_N2 1 " "Info: 4: + IC(1.200 ns) + CELL(0.319 ns) = 5.512 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; REG Node = 'angkaTemp\[63\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.552 ns ( 28.16 % ) " "Info: Total cell delay = 1.552 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.960 ns ( 71.84 % ) " "Info: Total interconnect delay = 3.960 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.512 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.512 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[63] {} } { 0.000ns 0.000ns 1.311ns 1.449ns 1.200ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.311ns 1.449ns 1.198ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.512 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.512 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[63] {} } { 0.000ns 0.000ns 1.311ns 1.449ns 1.200ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.148 ns + " "Info: + Micro setup delay of destination is 1.148 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { angkaTemp[63] angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.972 ns" { angkaTemp[63] {} angka[31]~1 {} angka[31]$latch {} } { 0.000ns 0.312ns 0.304ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.311ns 1.449ns 1.198ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.512 ns" { modeSin angka[31]~0 angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.512 ns" { modeSin {} modeSin~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[63] {} } { 0.000ns 0.000ns 1.311ns 1.449ns 1.200ns } { 0.000ns 1.056ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { angka[31]$latch {} } {  } {  } "" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "modeCos register register angkaTemp\[63\] angka\[31\]\$latch 405.02 MHz Internal " "Info: Clock \"modeCos\" Internal fmax is restricted to 405.02 MHz between source register \"angkaTemp\[63\]\" and destination register \"angka\[31\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.972 ns + Longest register register " "Info: + Longest register to register delay is 0.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[63\] 1 REG LCCOMB_X14_Y10_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; REG Node = 'angkaTemp\[63\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[63] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.178 ns) 0.490 ns angka\[31\]~1 2 COMB LCCOMB_X14_Y10_N0 1 " "Info: 2: + IC(0.312 ns) + CELL(0.178 ns) = 0.490 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.490 ns" { angkaTemp[63] angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 0.972 ns angka\[31\]\$latch 3 REG LCCOMB_X14_Y10_N14 1 " "Info: 3: + IC(0.304 ns) + CELL(0.178 ns) = 0.972 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 36.63 % ) " "Info: Total cell delay = 0.356 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.616 ns ( 63.37 % ) " "Info: Total interconnect delay = 0.616 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { angkaTemp[63] angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.972 ns" { angkaTemp[63] {} angka[31]~1 {} angka[31]$latch {} } { 0.000ns 0.312ns 0.304ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos destination 5.805 ns + Shortest register " "Info: + Shortest clock path from clock \"modeCos\" to destination register is 5.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns modeCos 1 CLK PIN_185 2 " "Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_185; Fanout = 2; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.322 ns) 2.836 ns angka\[31\]~0 2 COMB LCCOMB_X14_Y10_N26 1 " "Info: 2: + IC(1.631 ns) + CELL(0.322 ns) = 2.836 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.000 ns) 4.285 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(1.449 ns) + CELL(0.000 ns) = 4.285 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.322 ns) 5.805 ns angka\[31\]\$latch 4 REG LCCOMB_X14_Y10_N14 1 " "Info: 4: + IC(1.198 ns) + CELL(0.322 ns) = 5.805 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.527 ns ( 26.30 % ) " "Info: Total cell delay = 1.527 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.278 ns ( 73.70 % ) " "Info: Total interconnect delay = 4.278 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.631ns 1.449ns 1.198ns } { 0.000ns 0.883ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos source 5.804 ns - Longest register " "Info: - Longest clock path from clock \"modeCos\" to source register is 5.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns modeCos 1 CLK PIN_185 2 " "Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_185; Fanout = 2; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.322 ns) 2.836 ns angka\[31\]~0 2 COMB LCCOMB_X14_Y10_N26 1 " "Info: 2: + IC(1.631 ns) + CELL(0.322 ns) = 2.836 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.000 ns) 4.285 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(1.449 ns) + CELL(0.000 ns) = 4.285 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.319 ns) 5.804 ns angkaTemp\[63\] 4 REG LCCOMB_X14_Y10_N2 1 " "Info: 4: + IC(1.200 ns) + CELL(0.319 ns) = 5.804 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; REG Node = 'angkaTemp\[63\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.524 ns ( 26.26 % ) " "Info: Total cell delay = 1.524 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.280 ns ( 73.74 % ) " "Info: Total interconnect delay = 4.280 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.804 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.804 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[63] {} } { 0.000ns 0.000ns 1.631ns 1.449ns 1.200ns } { 0.000ns 0.883ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.631ns 1.449ns 1.198ns } { 0.000ns 0.883ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.804 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.804 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[63] {} } { 0.000ns 0.000ns 1.631ns 1.449ns 1.200ns } { 0.000ns 0.883ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.148 ns + " "Info: + Micro setup delay of destination is 1.148 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { angkaTemp[63] angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.972 ns" { angkaTemp[63] {} angka[31]~1 {} angka[31]$latch {} } { 0.000ns 0.312ns 0.304ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.631ns 1.449ns 1.198ns } { 0.000ns 0.883ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.804 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angkaTemp[63] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.804 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angkaTemp[63] {} } { 0.000ns 0.000ns 1.631ns 1.449ns 1.200ns } { 0.000ns 0.883ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { angka[31]$latch {} } {  } {  } "" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "regisY:blokRegisY\|outputRegister\[31\] subtractor:blokSubtractor\|a\[31\] clk 6.316 ns " "Info: Found hold time violation between source  pin or register \"regisY:blokRegisY\|outputRegister\[31\]\" and destination pin or register \"subtractor:blokSubtractor\|a\[31\]\" for clock \"clk\" (Hold time is 6.316 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.276 ns + Largest " "Info: + Largest clock skew is 7.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.902 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.879 ns) 3.149 ns fsm:TOFSM\|currentState.s2 2 REG LCFF_X14_Y10_N17 2 " "Info: 2: + IC(1.204 ns) + CELL(0.879 ns) = 3.149 ns; Loc. = LCFF_X14_Y10_N17; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.278 ns) 3.806 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X14_Y10_N12 6 " "Info: 3: + IC(0.379 ns) + CELL(0.278 ns) = 3.806 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.178 ns) 4.966 ns subtractor:blokSubtractor\|kCount\[0\] 4 REG LCCOMB_X14_Y7_N26 101 " "Info: 4: + IC(0.982 ns) + CELL(0.178 ns) = 4.966 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 101; REG Node = 'subtractor:blokSubtractor\|kCount\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.545 ns) 6.445 ns subtractor:blokSubtractor\|b\[0\]~11 5 COMB LCCOMB_X14_Y10_N24 1 " "Info: 5: + IC(0.934 ns) + CELL(0.545 ns) = 6.445 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~11 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.319 ns) 7.073 ns subtractor:blokSubtractor\|b\[0\]~12 6 COMB LCCOMB_X14_Y10_N28 1 " "Info: 6: + IC(0.309 ns) + CELL(0.319 ns) = 7.073 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { subtractor:blokSubtractor|b[0]~11 subtractor:blokSubtractor|b[0]~12 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 8.527 ns subtractor:blokSubtractor\|b\[0\]~12clkctrl 7 COMB CLKCTRL_G7 62 " "Info: 7: + IC(1.454 ns) + CELL(0.000 ns) = 8.527 ns; Loc. = CLKCTRL_G7; Fanout = 62; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~12clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~12clkctrl } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.178 ns) 9.902 ns subtractor:blokSubtractor\|a\[31\] 8 REG LCCOMB_X26_Y7_N30 7 " "Info: 8: + IC(1.197 ns) + CELL(0.178 ns) = 9.902 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { subtractor:blokSubtractor|b[0]~12clkctrl subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.443 ns ( 34.77 % ) " "Info: Total cell delay = 3.443 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.459 ns ( 65.23 % ) " "Info: Total interconnect delay = 6.459 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.902 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~11 subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~12clkctrl subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.902 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~11 {} subtractor:blokSubtractor|b[0]~12 {} subtractor:blokSubtractor|b[0]~12clkctrl {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.000ns 1.204ns 0.379ns 0.982ns 0.934ns 0.309ns 1.454ns 1.197ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.545ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.626 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 104 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.602 ns) 2.626 ns regisY:blokRegisY\|outputRegister\[31\] 3 REG LCFF_X26_Y7_N9 6 " "Info: 3: + IC(0.830 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X26_Y7_N9; Fanout = 6; REG Node = 'regisY:blokRegisY\|outputRegister\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { clk~clkctrl regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 63.52 % ) " "Info: Total cell delay = 1.668 ns ( 63.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.958 ns ( 36.48 % ) " "Info: Total interconnect delay = 0.958 ns ( 36.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} regisY:blokRegisY|outputRegister[31] {} } { 0.000ns 0.000ns 0.128ns 0.830ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.902 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~11 subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~12clkctrl subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.902 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~11 {} subtractor:blokSubtractor|b[0]~12 {} subtractor:blokSubtractor|b[0]~12clkctrl {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.000ns 1.204ns 0.379ns 0.982ns 0.934ns 0.309ns 1.454ns 1.197ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.545ns 0.319ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} regisY:blokRegisY|outputRegister[31] {} } { 0.000ns 0.000ns 0.128ns 0.830ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.683 ns - Shortest register register " "Info: - Shortest register to register delay is 0.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regisY:blokRegisY\|outputRegister\[31\] 1 REG LCFF_X26_Y7_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N9; Fanout = 6; REG Node = 'regisY:blokRegisY\|outputRegister\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.319 ns) 0.683 ns subtractor:blokSubtractor\|a\[31\] 2 REG LCCOMB_X26_Y7_N30 7 " "Info: 2: + IC(0.364 ns) + CELL(0.319 ns) = 0.683 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { regisY:blokRegisY|outputRegister[31] subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.319 ns ( 46.71 % ) " "Info: Total cell delay = 0.319 ns ( 46.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.364 ns ( 53.29 % ) " "Info: Total interconnect delay = 0.364 ns ( 53.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { regisY:blokRegisY|outputRegister[31] subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.683 ns" { regisY:blokRegisY|outputRegister[31] {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.364ns } { 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.902 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~11 subtractor:blokSubtractor|b[0]~12 subtractor:blokSubtractor|b[0]~12clkctrl subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.902 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~11 {} subtractor:blokSubtractor|b[0]~12 {} subtractor:blokSubtractor|b[0]~12clkctrl {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.000ns 1.204ns 0.379ns 0.982ns 0.934ns 0.309ns 1.454ns 1.197ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.545ns 0.319ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} regisY:blokRegisY|outputRegister[31] {} } { 0.000ns 0.000ns 0.128ns 0.830ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { regisY:blokRegisY|outputRegister[31] subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.683 ns" { regisY:blokRegisY|outputRegister[31] {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.364ns } { 0.000ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "angle_baru\[4\] Sudut\[4\] modeSin 5.459 ns register " "Info: tsu for register \"angle_baru\[4\]\" (data pin = \"Sudut\[4\]\", clock pin = \"modeSin\") is 5.459 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.039 ns + Longest pin register " "Info: + Longest pin to register delay is 7.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns Sudut\[4\] 1 PIN PIN_171 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_171; Fanout = 1; PIN Node = 'Sudut\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[4] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.807 ns) + CELL(0.319 ns) 7.039 ns angle_baru\[4\] 2 REG LCCOMB_X23_Y16_N0 1 " "Info: 2: + IC(5.807 ns) + CELL(0.319 ns) = 7.039 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 1; REG Node = 'angle_baru\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.126 ns" { Sudut[4] angle_baru[4] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 17.50 % ) " "Info: Total cell delay = 1.232 ns ( 17.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.807 ns ( 82.50 % ) " "Info: Total interconnect delay = 5.807 ns ( 82.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.039 ns" { Sudut[4] angle_baru[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.039 ns" { Sudut[4] {} Sudut[4]~combout {} angle_baru[4] {} } { 0.000ns 0.000ns 5.807ns } { 0.000ns 0.913ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.996 ns + " "Info: + Micro setup delay of destination is 0.996 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 2.576 ns - Shortest register " "Info: - Shortest clock path from clock \"modeSin\" to destination register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 36 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.184 ns modeSin~clkctrl 2 COMB CLKCTRL_G1 31 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.184 ns; Loc. = CLKCTRL_G1; Fanout = 31; COMB Node = 'modeSin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { modeSin modeSin~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.178 ns) 2.576 ns angle_baru\[4\] 3 REG LCCOMB_X23_Y16_N0 1 " "Info: 3: + IC(1.214 ns) + CELL(0.178 ns) = 2.576 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 1; REG Node = 'angle_baru\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { modeSin~clkctrl angle_baru[4] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.234 ns ( 47.90 % ) " "Info: Total cell delay = 1.234 ns ( 47.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.342 ns ( 52.10 % ) " "Info: Total interconnect delay = 1.342 ns ( 52.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { modeSin modeSin~clkctrl angle_baru[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { modeSin {} modeSin~combout {} modeSin~clkctrl {} angle_baru[4] {} } { 0.000ns 0.000ns 0.128ns 1.214ns } { 0.000ns 1.056ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.039 ns" { Sudut[4] angle_baru[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.039 ns" { Sudut[4] {} Sudut[4]~combout {} angle_baru[4] {} } { 0.000ns 0.000ns 5.807ns } { 0.000ns 0.913ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { modeSin modeSin~clkctrl angle_baru[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { modeSin {} modeSin~combout {} modeSin~clkctrl {} angle_baru[4] {} } { 0.000ns 0.000ns 0.128ns 1.214ns } { 0.000ns 1.056ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "modeCos angka\[7\] angka\[7\]\$latch 12.273 ns register " "Info: tco from clock \"modeCos\" to destination pin \"angka\[7\]\" through register \"angka\[7\]\$latch\" is 12.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos source 5.895 ns + Longest register " "Info: + Longest clock path from clock \"modeCos\" to source register is 5.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns modeCos 1 CLK PIN_185 2 " "Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_185; Fanout = 2; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.322 ns) 2.836 ns angka\[31\]~0 2 COMB LCCOMB_X14_Y10_N26 1 " "Info: 2: + IC(1.631 ns) + CELL(0.322 ns) = 2.836 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.000 ns) 4.285 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(1.449 ns) + CELL(0.000 ns) = 4.285 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.322 ns) 5.895 ns angka\[7\]\$latch 4 REG LCCOMB_X22_Y15_N14 1 " "Info: 4: + IC(1.288 ns) + CELL(0.322 ns) = 5.895 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 1; REG Node = 'angka\[7\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { angka[31]~0clkctrl angka[7]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.527 ns ( 25.90 % ) " "Info: Total cell delay = 1.527 ns ( 25.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.368 ns ( 74.10 % ) " "Info: Total interconnect delay = 4.368 ns ( 74.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.895 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.895 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[7]$latch {} } { 0.000ns 0.000ns 1.631ns 1.449ns 1.288ns } { 0.000ns 0.883ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.378 ns + Longest register pin " "Info: + Longest register to pin delay is 6.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angka\[7\]\$latch 1 REG LCCOMB_X22_Y15_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 1; REG Node = 'angka\[7\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[7]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.332 ns) + CELL(3.046 ns) 6.378 ns angka\[7\] 2 PIN PIN_75 0 " "Info: 2: + IC(3.332 ns) + CELL(3.046 ns) = 6.378 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'angka\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.378 ns" { angka[7]$latch angka[7] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 47.76 % ) " "Info: Total cell delay = 3.046 ns ( 47.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.332 ns ( 52.24 % ) " "Info: Total interconnect delay = 3.332 ns ( 52.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.378 ns" { angka[7]$latch angka[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.378 ns" { angka[7]$latch {} angka[7] {} } { 0.000ns 3.332ns } { 0.000ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.895 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.895 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[7]$latch {} } { 0.000ns 0.000ns 1.631ns 1.449ns 1.288ns } { 0.000ns 0.883ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.378 ns" { angka[7]$latch angka[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.378 ns" { angka[7]$latch {} angka[7] {} } { 0.000ns 3.332ns } { 0.000ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "angka\[31\]\$latch modeSin modeCos 2.428 ns register " "Info: th for register \"angka\[31\]\$latch\" (data pin = \"modeSin\", clock pin = \"modeCos\") is 2.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos destination 5.805 ns + Longest register " "Info: + Longest clock path from clock \"modeCos\" to destination register is 5.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns modeCos 1 CLK PIN_185 2 " "Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_185; Fanout = 2; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.322 ns) 2.836 ns angka\[31\]~0 2 COMB LCCOMB_X14_Y10_N26 1 " "Info: 2: + IC(1.631 ns) + CELL(0.322 ns) = 2.836 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'angka\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { modeCos angka[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.000 ns) 4.285 ns angka\[31\]~0clkctrl 3 COMB CLKCTRL_G6 64 " "Info: 3: + IC(1.449 ns) + CELL(0.000 ns) = 4.285 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'angka\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { angka[31]~0 angka[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.322 ns) 5.805 ns angka\[31\]\$latch 4 REG LCCOMB_X14_Y10_N14 1 " "Info: 4: + IC(1.198 ns) + CELL(0.322 ns) = 5.805 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.527 ns ( 26.30 % ) " "Info: Total cell delay = 1.527 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.278 ns ( 73.70 % ) " "Info: Total interconnect delay = 4.278 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.631ns 1.449ns 1.198ns } { 0.000ns 0.883ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.377 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns modeSin 1 CLK PIN_24 36 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 36; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.521 ns) 2.895 ns angka\[31\]~1 2 COMB LCCOMB_X14_Y10_N0 1 " "Info: 2: + IC(1.318 ns) + CELL(0.521 ns) = 2.895 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { modeSin angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 3.377 ns angka\[31\]\$latch 3 REG LCCOMB_X14_Y10_N14 1 " "Info: 3: + IC(0.304 ns) + CELL(0.178 ns) = 3.377 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; REG Node = 'angka\[31\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 138 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.755 ns ( 51.97 % ) " "Info: Total cell delay = 1.755 ns ( 51.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.622 ns ( 48.03 % ) " "Info: Total interconnect delay = 1.622 ns ( 48.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { modeSin angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.377 ns" { modeSin {} modeSin~combout {} angka[31]~1 {} angka[31]$latch {} } { 0.000ns 0.000ns 1.318ns 0.304ns } { 0.000ns 1.056ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { modeCos angka[31]~0 angka[31]~0clkctrl angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { modeCos {} modeCos~combout {} angka[31]~0 {} angka[31]~0clkctrl {} angka[31]$latch {} } { 0.000ns 0.000ns 1.631ns 1.449ns 1.198ns } { 0.000ns 0.883ns 0.322ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { modeSin angka[31]~1 angka[31]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.377 ns" { modeSin {} modeSin~combout {} angka[31]~1 {} angka[31]$latch {} } { 0.000ns 0.000ns 1.318ns 0.304ns } { 0.000ns 1.056ns 0.521ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 451 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 451 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 02:09:54 2023 " "Info: Processing ended: Tue Nov 28 02:09:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
