$date
	Fri Aug 31 18:56:27 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! outp $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module ot $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! Y $end
$var wire 1 & BC $end
$var wire 1 ' A_D $end
$scope module mux1 $end
$var wire 1 % in1 $end
$var wire 1 " in2 $end
$var wire 1 " select $end
$var wire 1 ' out $end
$upscope $end
$scope module mux2 $end
$var wire 1 ( in1 $end
$var wire 1 # in2 $end
$var wire 1 $ select $end
$var wire 1 & out $end
$upscope $end
$scope module mux3 $end
$var wire 1 ) in1 $end
$var wire 1 ' in2 $end
$var wire 1 & select $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
1&
1%
0$
1#
0"
0!
$end
#5
1'
1"
#14
0&
0'
1$
0"
#32
