// Seed: 1341550056
module module_0;
  wire id_1 = ~&id_1, id_2 = id_2, id_3 = id_3;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    output wire id_2,
    input tri1 id_3,
    output uwire id_4,
    input wire id_5,
    output wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    output wor id_9,
    input wand id_10,
    input tri0 id_11,
    output supply1 id_12
    , id_18,
    output logic id_13[-1 : ~  -1],
    output tri1 id_14,
    output tri0 id_15,
    input tri1 id_16
);
  initial id_13 <= 1;
  module_0 modCall_1 ();
endmodule
