{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656196846096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656196846096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 19:40:45 2022 " "Processing started: Sat Jun 25 19:40:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656196846096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196846096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196846097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656196846841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656196846841 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type UC_1.v(27) " "Verilog HDL Declaration warning at UC_1.v(27): \"type\" is SystemVerilog-2005 keyword" {  } { { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 27 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1656196856824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_1.v 1 1 " "Found 1 design units, including 1 entities, in source file uc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC_1 " "Found entity 1: UC_1" {  } { { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2.v 1 1 " "Found 1 design units, including 1 entities, in source file uc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC2 " "Found entity 1: UC2" {  } { { "UC2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uc1 " "Found entity 1: uc1" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/rom1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856838 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(15) " "Verilog HDL information at fetch.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656196856841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4 " "Found entity 1: mux8_4" {  } { { "mux8_4.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mux8_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "rom2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/rom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856857 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_bank.v(30) " "Verilog HDL information at register_bank.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "register_bank.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656196856860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_reg " "Found entity 1: constant_reg" {  } { { "constant_reg.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/constant_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_block.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_block " "Found entity 1: carry_block" {  } { { "carry_block.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/carry_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_1.v 1 1 " "Found 1 design units, including 1 entities, in source file block_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.v 0 0 " "Found 0 design units, including 0 entities, in source file block2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.v 1 1 " "Found 1 design units, including 1 entities, in source file block3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856888 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "super_register_bank.v(53) " "Verilog HDL information at super_register_bank.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "super_register_bank.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/super_register_bank.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656196856891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file super_register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 super_register_bank " "Found entity 1: super_register_bank" {  } { { "super_register_bank.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/super_register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856891 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stack.v " "Can't analyze file -- file stack.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1656196856900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir.v 1 1 " "Found 1 design units, including 1 entities, in source file mir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196856903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196856903 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "constant_reg.v(17) " "Verilog HDL or VHDL warning at constant_reg.v(17): conditional expression evaluates to a constant" {  } { { "constant_reg.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/constant_reg.v" 17 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1656196856907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uc1 " "Elaborating entity \"uc1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656196857047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:inst9 " "Elaborating entity \"pll1\" for hierarchy \"pll1:inst9\"" {  } { { "uc1.bdf" "inst9" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -320 224 536 -80 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:inst9\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:inst9\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/pll1.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:inst9\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:inst9\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/pll1.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:inst9\|altpll:altpll_component " "Instantiated megafunction \"pll1:inst9\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 8000 " "Parameter \"clk1_phase_shift\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 16000 " "Parameter \"clk2_phase_shift\" = \"16000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 24000 " "Parameter \"clk3_phase_shift\" = \"24000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 2 " "Parameter \"clk4_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 32000 " "Parameter \"clk4_phase_shift\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857115 ""}  } { { "pll1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/pll1.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656196857115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196857184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2 UC2:UC2 " "Elaborating entity \"UC2\" for hierarchy \"UC2:UC2\"" {  } { { "uc1.bdf" "UC2" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -128 2784 2960 80 "UC2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_1 UC_1:UC1 " "Elaborating entity \"UC_1\" for hierarchy \"UC_1:UC1\"" {  } { { "uc1.bdf" "UC1" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 320 1928 2144 464 "UC1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "uc1.bdf" "inst1" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -32 832 1048 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857201 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rj decoder.v(24) " "Verilog HDL Always Construct warning at decoder.v(24): variable \"Rj\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656196857202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(28) " "Verilog HDL Case Statement warning at decoder.v(28): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SH decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"SH\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "KMux decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"KMux\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MR decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"MR\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MW decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"MW\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_B decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"Sel_B\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_C decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"Sel_C\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Type decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"Type\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dadd decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"Dadd\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[0\] decoder.v(21) " "Inferred latch for \"Dadd\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[1\] decoder.v(21) " "Inferred latch for \"Dadd\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[2\] decoder.v(21) " "Inferred latch for \"Dadd\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[3\] decoder.v(21) " "Inferred latch for \"Dadd\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[4\] decoder.v(21) " "Inferred latch for \"Dadd\[4\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[5\] decoder.v(21) " "Inferred latch for \"Dadd\[5\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[6\] decoder.v(21) " "Inferred latch for \"Dadd\[6\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[7\] decoder.v(21) " "Inferred latch for \"Dadd\[7\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[8\] decoder.v(21) " "Inferred latch for \"Dadd\[8\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[9\] decoder.v(21) " "Inferred latch for \"Dadd\[9\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[0\] decoder.v(21) " "Inferred latch for \"Type\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[1\] decoder.v(21) " "Inferred latch for \"Type\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[2\] decoder.v(21) " "Inferred latch for \"Type\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[3\] decoder.v(21) " "Inferred latch for \"Type\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[4\] decoder.v(21) " "Inferred latch for \"Type\[4\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[5\] decoder.v(21) " "Inferred latch for \"Type\[5\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[6\] decoder.v(21) " "Inferred latch for \"Type\[6\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[0\] decoder.v(21) " "Inferred latch for \"Sel_C\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[1\] decoder.v(21) " "Inferred latch for \"Sel_C\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[2\] decoder.v(21) " "Inferred latch for \"Sel_C\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[3\] decoder.v(21) " "Inferred latch for \"Sel_C\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[4\] decoder.v(21) " "Inferred latch for \"Sel_C\[4\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[5\] decoder.v(21) " "Inferred latch for \"Sel_C\[5\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[0\] decoder.v(21) " "Inferred latch for \"Sel_B\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[1\] decoder.v(21) " "Inferred latch for \"Sel_B\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[2\] decoder.v(21) " "Inferred latch for \"Sel_B\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[3\] decoder.v(21) " "Inferred latch for \"Sel_B\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[4\] decoder.v(21) " "Inferred latch for \"Sel_B\[4\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[5\] decoder.v(21) " "Inferred latch for \"Sel_B\[5\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MW decoder.v(21) " "Inferred latch for \"MW\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MR decoder.v(21) " "Inferred latch for \"MR\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KMux decoder.v(21) " "Inferred latch for \"KMux\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[0\] decoder.v(21) " "Inferred latch for \"SH\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[1\] decoder.v(21) " "Inferred latch for \"SH\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] decoder.v(21) " "Inferred latch for \"ALUC\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] decoder.v(21) " "Inferred latch for \"ALUC\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] decoder.v(21) " "Inferred latch for \"ALUC\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857204 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[3\] decoder.v(21) " "Inferred latch for \"ALUC\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857205 "|uc1|decoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:inst " "Elaborating entity \"rom1\" for hierarchy \"rom1:inst\"" {  } { { "uc1.bdf" "inst" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 512 80 296 640 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prog1.hex " "Parameter \"init_file\" = \"prog1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857275 ""}  } { { "rom1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656196857275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mr91 " "Found entity 1: altsyncram_mr91" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196857340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mr91 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated " "Elaborating entity \"altsyncram_mr91\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:inst4 " "Elaborating entity \"fetch\" for hierarchy \"fetch:inst4\"" {  } { { "uc1.bdf" "inst4" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 152 288 488 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(18) " "Verilog HDL assignment warning at fetch.v(18): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656196857382 "|uc1|fetch:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(29) " "Verilog HDL assignment warning at fetch.v(29): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656196857382 "|uc1|fetch:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(34) " "Verilog HDL assignment warning at fetch.v(34): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656196857382 "|uc1|fetch:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst10 " "Elaborating entity \"Block1\" for hierarchy \"Block1:inst10\"" {  } { { "uc1.bdf" "inst10" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 352 208 416 464 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857383 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Block_1.v(12) " "Verilog HDL Case Statement warning at Block_1.v(12): incomplete case statement has no default case item" {  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656196857383 "|uc1|Block1:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B1OUT Block_1.v(10) " "Verilog HDL Always Construct warning at Block_1.v(10): inferring latch(es) for variable \"B1OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857383 "|uc1|Block1:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SR_OUT Block_1.v(10) " "Verilog HDL Always Construct warning at Block_1.v(10): inferring latch(es) for variable \"SR_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857383 "|uc1|Block1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SR_OUT Block_1.v(10) " "Inferred latch for \"SR_OUT\" at Block_1.v(10)" {  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857383 "|uc1|Block1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1OUT Block_1.v(10) " "Inferred latch for \"B1OUT\" at Block_1.v(10)" {  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857384 "|uc1|Block1:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_block carry_block:inst8 " "Elaborating entity \"carry_block\" for hierarchy \"carry_block:inst8\"" {  } { { "uc1.bdf" "inst8" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 544 1136 1280 656 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst5\"" {  } { { "uc1.bdf" "inst5" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 408 1120 1288 520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857387 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cy_in alu.v(17) " "Verilog HDL Always Construct warning at alu.v(17): variable \"cy_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cy_out alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"cy_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy_out alu.v(9) " "Inferred latch for \"cy_out\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.v(9) " "Inferred latch for \"z\[0\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.v(9) " "Inferred latch for \"z\[1\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.v(9) " "Inferred latch for \"z\[2\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.v(9) " "Inferred latch for \"z\[3\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.v(9) " "Inferred latch for \"z\[4\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.v(9) " "Inferred latch for \"z\[5\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.v(9) " "Inferred latch for \"z\[6\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.v(9) " "Inferred latch for \"z\[7\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.v(9) " "Inferred latch for \"z\[8\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.v(9) " "Inferred latch for \"z\[9\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.v(9) " "Inferred latch for \"z\[10\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.v(9) " "Inferred latch for \"z\[11\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.v(9) " "Inferred latch for \"z\[12\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.v(9) " "Inferred latch for \"z\[13\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857388 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.v(9) " "Inferred latch for \"z\[14\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857389 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.v(9) " "Inferred latch for \"z\[15\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857389 "|uc1|ALU:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst3 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst3\"" {  } { { "uc1.bdf" "inst3" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 416 648 792 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst3\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857439 ""}  } { { "mux2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656196857439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196857499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "super_register_bank super_register_bank:inst2 " "Elaborating entity \"super_register_bank\" for hierarchy \"super_register_bank:inst2\"" {  } { { "uc1.bdf" "inst2" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 616 656 928 856 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857503 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "updateBlock3 super_register_bank.v(53) " "Verilog HDL warning at super_register_bank.v(53): assignments to updateBlock3 create a combinational loop" {  } { { "super_register_bank.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/super_register_bank.v" 53 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1656196857508 "|uc1|super_register_bank:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 super_register_bank:inst2\|Block3:block3 " "Elaborating entity \"Block3\" for hierarchy \"super_register_bank:inst2\|Block3:block3\"" {  } { { "super_register_bank.v" "block3" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/super_register_bank.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857509 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Block3.v(24) " "Verilog HDL Case Statement warning at Block3.v(24): incomplete case statement has no default case item" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656196857511 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "mux_a mux_a Block3.v(17) " "Verilog HDL warning at Block3.v(17): variable mux_a in static task or function mux_a may have unintended latch behavior" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 17 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196857511 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "mux_a Block3.v(17) " "Verilog HDL Function Declaration warning at Block3.v(17): function \"mux_a\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 17 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1656196857511 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Block3.v(65) " "Verilog HDL Case Statement warning at Block3.v(65): incomplete case statement has no default case item" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656196857511 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "mux_b mux_b Block3.v(58) " "Verilog HDL warning at Block3.v(58): variable mux_b in static task or function mux_b may have unintended latch behavior" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 58 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196857511 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "mux_b Block3.v(58) " "Verilog HDL Function Declaration warning at Block3.v(58): function \"mux_b\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 58 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1656196857511 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mux_a 0 Block3.v(17) " "Net \"mux_a\" at Block3.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656196857511 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mux_b 0 Block3.v(58) " "Net \"mux_b\" at Block3.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656196857511 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR MIR:MIR3 " "Elaborating entity \"MIR\" for hierarchy \"MIR:MIR3\"" {  } { { "uc1.bdf" "MIR3" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 488 2336 2576 728 "MIR3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA DATA:inst12 " "Elaborating entity \"DATA\" for hierarchy \"DATA:inst12\"" {  } { { "uc1.bdf" "inst12" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 728 184 400 856 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA:inst12\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "altsyncram_component" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA:inst12\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA.hex " "Parameter \"init_file\" = \"DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196857533 ""}  } { { "DATA.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656196857533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_joi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_joi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_joi1 " "Found entity 1: altsyncram_joi1" {  } { { "db/altsyncram_joi1.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_joi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656196857597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196857597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_joi1 DATA:inst12\|altsyncram:altsyncram_component\|altsyncram_joi1:auto_generated " "Elaborating entity \"altsyncram_joi1\" for hierarchy \"DATA:inst12\|altsyncram:altsyncram_component\|altsyncram_joi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_reg constant_reg:inst6 " "Elaborating entity \"constant_reg\" for hierarchy \"constant_reg:inst6\"" {  } { { "uc1.bdf" "inst6" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 264 848 1040 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst7 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst7\"" {  } { { "uc1.bdf" "inst7" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 760 1224 1456 840 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196857602 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "super_register_bank:inst2\|updateBlock3 " "Net \"super_register_bank:inst2\|updateBlock3\" is missing source, defaulting to GND" {  } { { "super_register_bank.v" "updateBlock3" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/super_register_bank.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1656196857677 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1656196857677 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fetch:inst4\|stack " "RAM logic \"fetch:inst4\|stack\" is uninferred due to inappropriate RAM size" {  } { { "fetch.v" "stack" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656196858043 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1656196858043 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst1\|Sel_B\[5\] decoder:inst1\|Sel_B\[1\] " "Duplicate LATCH primitive \"decoder:inst1\|Sel_B\[5\]\" merged with LATCH primitive \"decoder:inst1\|Sel_B\[1\]\"" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1656196858649 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1656196858649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_B\[1\] " "Latch decoder:inst1\|Sel_B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858650 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[5\] " "Latch decoder:inst1\|Sel_C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858650 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[4\] " "Latch decoder:inst1\|Sel_C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[9\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[9\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858650 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[3\] " "Latch decoder:inst1\|Sel_C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[8\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[8\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858650 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[2\] " "Latch decoder:inst1\|Sel_C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858650 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[1\] " "Latch decoder:inst1\|Sel_C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858650 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[0\] " "Latch decoder:inst1\|Sel_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858651 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Type\[6\] " "Latch decoder:inst1\|Type\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858651 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Type\[5\] " "Latch decoder:inst1\|Type\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858651 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Type\[4\] " "Latch decoder:inst1\|Type\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858651 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Type\[3\] " "Latch decoder:inst1\|Type\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858651 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Type\[2\] " "Latch decoder:inst1\|Type\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858651 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Type\[1\] " "Latch decoder:inst1\|Type\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858651 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Type\[0\] " "Latch decoder:inst1\|Type\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858651 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[15\] " "Latch ALU:inst5\|z\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[2\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[2\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858651 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[14\] " "Latch ALU:inst5\|z\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858652 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[13\] " "Latch ALU:inst5\|z\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858652 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[12\] " "Latch ALU:inst5\|z\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858652 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[11\] " "Latch ALU:inst5\|z\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858652 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[10\] " "Latch ALU:inst5\|z\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858652 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[9\] " "Latch ALU:inst5\|z\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858652 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[8\] " "Latch ALU:inst5\|z\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858652 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[7\] " "Latch ALU:inst5\|z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858652 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[6\] " "Latch ALU:inst5\|z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858653 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[5\] " "Latch ALU:inst5\|z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858653 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[4\] " "Latch ALU:inst5\|z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858653 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[3\] " "Latch ALU:inst5\|z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858653 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[2\] " "Latch ALU:inst5\|z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858653 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[1\] " "Latch ALU:inst5\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858653 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[0\] " "Latch ALU:inst5\|z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[2\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[2\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858653 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|MR " "Latch decoder:inst1\|MR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858653 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[3\] " "Latch decoder:inst1\|ALUC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858653 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[2\] " "Latch decoder:inst1\|ALUC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858654 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[1\] " "Latch decoder:inst1\|ALUC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858654 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[0\] " "Latch decoder:inst1\|ALUC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858654 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Block1:inst10\|SR_OUT " "Latch Block1:inst10\|SR_OUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858654 ""}  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Block1:inst10\|B1OUT " "Latch Block1:inst10\|B1OUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858654 ""}  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|KMux " "Latch decoder:inst1\|KMux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858654 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|MW " "Latch decoder:inst1\|MW has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858654 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|cy_out " "Latch ALU:inst5\|cy_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[0\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[0\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656196858654 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656196858654 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[10\] fetch:inst4\|PC\[10\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[10\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[10\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656196858659 "|uc1|fetch:inst4|PC[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[9\] fetch:inst4\|PC\[9\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[9\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[9\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656196858659 "|uc1|fetch:inst4|PC[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[8\] fetch:inst4\|PC\[8\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[8\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[8\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656196858659 "|uc1|fetch:inst4|PC[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[7\] fetch:inst4\|PC\[7\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[7\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[7\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656196858659 "|uc1|fetch:inst4|PC[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[6\] fetch:inst4\|PC\[6\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[6\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[6\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656196858659 "|uc1|fetch:inst4|PC[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[5\] fetch:inst4\|PC\[5\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[5\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[5\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656196858659 "|uc1|fetch:inst4|PC[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[4\] fetch:inst4\|PC\[4\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[4\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[4\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656196858659 "|uc1|fetch:inst4|PC[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[3\] fetch:inst4\|PC\[3\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[3\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[3\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656196858659 "|uc1|fetch:inst4|PC[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[2\] fetch:inst4\|PC\[2\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[2\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[2\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656196858659 "|uc1|fetch:inst4|PC[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[1\] fetch:inst4\|PC\[1\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[1\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[1\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656196858659 "|uc1|fetch:inst4|PC[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[0\] fetch:inst4\|PC\[0\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[0\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[0\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656196858659 "|uc1|fetch:inst4|PC[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1656196858659 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656196859110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/output_files/uc1.map.smsg " "Generated suppressed messages file C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/output_files/uc1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196861005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656196861173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656196861173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1521 " "Implemented 1521 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656196861328 ""} { "Info" "ICUT_CUT_TM_OPINS" "119 " "Implemented 119 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656196861328 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1367 " "Implemented 1367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656196861328 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656196861328 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1656196861328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656196861328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656196861361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 19:41:01 2022 " "Processing ended: Sat Jun 25 19:41:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656196861361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656196861361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656196861361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656196861361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1656196862905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656196862906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 19:41:02 2022 " "Processing started: Sat Jun 25 19:41:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656196862906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656196862906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uc1 -c uc1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656196862906 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656196863094 ""}
{ "Info" "0" "" "Project  = uc1" {  } {  } 0 0 "Project  = uc1" 0 0 "Fitter" 0 0 1656196863094 ""}
{ "Info" "0" "" "Revision = uc1" {  } {  } 0 0 "Revision = uc1" 0 0 "Fitter" 0 0 1656196863094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1656196863231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1656196863232 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uc1 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"uc1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656196863251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656196863305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656196863305 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656196863361 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 72 8000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 72 degrees (8000 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656196863361 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 144 16000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 144 degrees (16000 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656196863361 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 216 24000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 216 degrees (24000 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656196863361 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] 1 2 288 32000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 288 degrees (32000 ps) for pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656196863361 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1656196863361 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656196863485 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656196863493 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656196863778 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656196863778 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656196863778 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656196863778 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656196863783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656196863783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656196863783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656196863783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656196863783 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656196863783 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656196863785 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1656196863842 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "121 121 " "No exact pin location assignment(s) for 121 pins of 121 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1656196864198 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "51 " "The Timing Analyzer is analyzing 51 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1656196864584 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656196864585 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656196864586 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656196864590 ""}
{ "Warning" "WSTA_SCC_LOOP" "56 " "Found combinational loop of 56 nodes" { { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~19\|combout " "Node \"UC2\|HOLD~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|always0~3\|datad " "Node \"UC2\|always0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|always0~3\|combout " "Node \"UC2\|always0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|always0~4\|datad " "Node \"UC2\|always0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|always0~4\|combout " "Node \"UC2\|always0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~19\|dataa " "Node \"UC2\|HOLD~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[5\]~1\|datad " "Node \"UC1\|Type_out\[5\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[5\]~1\|combout " "Node \"UC1\|Type_out\[5\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~4\|datab " "Node \"UC2\|HOLD~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~4\|combout " "Node \"UC2\|HOLD~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~5\|datab " "Node \"UC2\|HOLD~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~5\|combout " "Node \"UC2\|HOLD~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~19\|datab " "Node \"UC2\|HOLD~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[1\]~5\|datad " "Node \"UC1\|Type_out\[1\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[1\]~5\|combout " "Node \"UC1\|Type_out\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~5\|datad " "Node \"UC2\|HOLD~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~20\|datab " "Node \"UC2\|HOLD~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~20\|combout " "Node \"UC2\|HOLD~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~10\|datad " "Node \"UC2\|HOLD~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~10\|combout " "Node \"UC2\|HOLD~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~18\|datab " "Node \"UC2\|HOLD~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~18\|combout " "Node \"UC2\|HOLD~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~19\|datad " "Node \"UC2\|HOLD~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|datac " "Node \"UC2\|HOLD~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|combout " "Node \"UC2\|HOLD~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~18\|datac " "Node \"UC2\|HOLD~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|datad " "Node \"UC2\|HOLD~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|combout " "Node \"UC2\|HOLD~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|datad " "Node \"UC2\|HOLD~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~6\|datad " "Node \"UC2\|HOLD~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~6\|combout " "Node \"UC2\|HOLD~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~8\|dataa " "Node \"UC2\|HOLD~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~8\|combout " "Node \"UC2\|HOLD~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~9\|dataa " "Node \"UC2\|HOLD~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~9\|combout " "Node \"UC2\|HOLD~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~18\|dataa " "Node \"UC2\|HOLD~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~20\|datac " "Node \"UC2\|HOLD~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|MR_OUT~0\|datad " "Node \"UC1\|MR_OUT~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|MR_OUT~0\|combout " "Node \"UC1\|MR_OUT~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|datab " "Node \"UC2\|HOLD~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|combout " "Node \"UC2\|HOLD~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~5\|dataa " "Node \"UC2\|HOLD~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[1\]~4\|dataa " "Node \"UC1\|SelC_out\[1\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[1\]~4\|combout " "Node \"UC1\|SelC_out\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~8\|datad " "Node \"UC2\|HOLD~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[2\]~3\|datad " "Node \"UC1\|SelC_out\[2\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[2\]~3\|combout " "Node \"UC1\|SelC_out\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~7\|datac " "Node \"UC2\|HOLD~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~7\|combout " "Node \"UC2\|HOLD~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~8\|datab " "Node \"UC2\|HOLD~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[4\]~1\|datad " "Node \"UC1\|SelC_out\[4\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[4\]~1\|combout " "Node \"UC1\|SelC_out\[4\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~9\|datac " "Node \"UC2\|HOLD~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[3\]~2\|datad " "Node \"UC1\|SelC_out\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[3\]~2\|combout " "Node \"UC1\|SelC_out\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~7\|datad " "Node \"UC2\|HOLD~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196864595 ""}  } { { "UC2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC2.v" 15 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 8 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 9 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1656196864595 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datac  to: combout " "Cell: inst10\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196864617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: dataa  to: combout " "Cell: inst5\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196864617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: dataa  to: combout " "Cell: inst8\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196864617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a10~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a10\|portadataout\[0\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a10~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a10\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196864617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a11~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a11\|portadataout\[0\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a11~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a11\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196864617 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1656196864617 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656196864626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1656196864630 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656196864631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864803 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864803 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864803 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864803 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864803 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst29  " "Automatically promoted node inst29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_reg~output " "Destination node clk_reg~output" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -56 736 912 -40 "clk_reg" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656196864803 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -72 672 736 -24 "inst29" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[10\]~2 " "Destination node fetch:inst4\|PC\[10\]~2" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[9\]~4 " "Destination node fetch:inst4\|PC\[9\]~4" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[8\]~6 " "Destination node fetch:inst4\|PC\[8\]~6" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[7\]~8 " "Destination node fetch:inst4\|PC\[7\]~8" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[6\]~10 " "Destination node fetch:inst4\|PC\[6\]~10" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[5\]~12 " "Destination node fetch:inst4\|PC\[5\]~12" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[4\]~14 " "Destination node fetch:inst4\|PC\[4\]~14" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[3\]~16 " "Destination node fetch:inst4\|PC\[3\]~16" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[2\]~18 " "Destination node fetch:inst4\|PC\[2\]~18" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[1\]~20 " "Destination node fetch:inst4\|PC\[1\]~20" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656196864804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656196864804 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 160 160 224 208 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst27  " "Automatically promoted node inst27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[0\] " "Destination node MIR:MIR2\|Type_OUT\[0\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[1\] " "Destination node MIR:MIR2\|Type_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[2\] " "Destination node MIR:MIR2\|Type_OUT\[2\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[3\] " "Destination node MIR:MIR2\|Type_OUT\[3\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[4\] " "Destination node MIR:MIR2\|Type_OUT\[4\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[5\] " "Destination node MIR:MIR2\|Type_OUT\[5\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|Type_OUT\[6\] " "Destination node MIR:MIR2\|Type_OUT\[6\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|ALUC_OUT\[1\] " "Destination node MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|ALUC_OUT\[2\] " "Destination node MIR:MIR2\|ALUC_OUT\[2\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR2\|ALUC_OUT\[3\] " "Destination node MIR:MIR2\|ALUC_OUT\[3\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656196864805 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656196864805 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -184 672 736 -136 "inst27" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst28  " "Automatically promoted node inst28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[0\] " "Destination node MIR:MIR3\|Type_OUT\[0\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[1\] " "Destination node MIR:MIR3\|Type_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[2\] " "Destination node MIR:MIR3\|Type_OUT\[2\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[3\] " "Destination node MIR:MIR3\|Type_OUT\[3\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[4\] " "Destination node MIR:MIR3\|Type_OUT\[4\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[5\] " "Destination node MIR:MIR3\|Type_OUT\[5\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|Type_OUT\[6\] " "Destination node MIR:MIR3\|Type_OUT\[6\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|SelC_OUT\[4\] " "Destination node MIR:MIR3\|SelC_OUT\[4\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|SelC_OUT\[0\] " "Destination node MIR:MIR3\|SelC_OUT\[0\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIR3\|SelC_OUT\[1\] " "Destination node MIR:MIR3\|SelC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656196864805 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656196864805 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -128 672 736 -80 "inst28" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst5\|Mux18~0  " "Automatically promoted node ALU:inst5\|Mux18~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864806 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864806 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst1\|WideOr14~1  " "Automatically promoted node decoder:inst1\|WideOr14~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864806 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864806 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst1\|WideOr0~4  " "Automatically promoted node decoder:inst1\|WideOr0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Sel_C\[4\] " "Destination node decoder:inst1\|Sel_C\[4\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Sel_C\[3\] " "Destination node decoder:inst1\|Sel_C\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Sel_C\[2\] " "Destination node decoder:inst1\|Sel_C\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Sel_C\[1\] " "Destination node decoder:inst1\|Sel_C\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Sel_C\[0\] " "Destination node decoder:inst1\|Sel_C\[0\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Type\[6\] " "Destination node decoder:inst1\|Type\[6\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Type\[5\] " "Destination node decoder:inst1\|Type\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Type\[4\] " "Destination node decoder:inst1\|Type\[4\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Type\[3\] " "Destination node decoder:inst1\|Type\[3\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:inst1\|Type\[2\] " "Destination node decoder:inst1\|Type\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656196864806 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656196864806 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864806 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a1 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 56 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a2 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 77 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a3 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 98 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a4 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 119 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a8 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 203 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a9 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 224 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a12 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 287 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a13 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 308 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a14 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 329 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656196864807 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656196864807 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 600 -48 16 648 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Block1:inst10\|Mux2~0  " "Automatically promoted node Block1:inst10\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864808 ""}  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nRST~input (placed in PIN T8 (CLK14, DIFFCLK_6n)) " "Automatically promoted node nRST~input (placed in PIN T8 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656196864808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[10\]~2 " "Destination node fetch:inst4\|PC\[10\]~2" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[9\]~4 " "Destination node fetch:inst4\|PC\[9\]~4" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[8\]~6 " "Destination node fetch:inst4\|PC\[8\]~6" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[7\]~8 " "Destination node fetch:inst4\|PC\[7\]~8" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[6\]~10 " "Destination node fetch:inst4\|PC\[6\]~10" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[5\]~12 " "Destination node fetch:inst4\|PC\[5\]~12" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[4\]~14 " "Destination node fetch:inst4\|PC\[4\]~14" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[3\]~16 " "Destination node fetch:inst4\|PC\[3\]~16" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[2\]~18 " "Destination node fetch:inst4\|PC\[2\]~18" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst4\|PC\[1\]~20 " "Destination node fetch:inst4\|PC\[1\]~20" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656196864808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656196864808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656196864808 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -24 -104 72 -8 "nRST" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656196864808 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656196865195 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656196865198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656196865198 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656196865202 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656196865207 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656196865212 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656196865212 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656196865215 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656196865217 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1656196865220 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656196865220 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "119 unused 2.5V 0 119 0 " "Number of I/O pins in group: 119 (unused VREF, 2.5V VCCIO, 0 input, 119 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1656196865225 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1656196865225 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1656196865225 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656196865226 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656196865226 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656196865226 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656196865226 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656196865226 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656196865226 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656196865226 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656196865226 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1656196865226 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1656196865226 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656196865402 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1656196865408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656196866355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656196866775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656196866802 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656196874125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656196874125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656196874673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1656196880210 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656196880210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1656196890330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656196890330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656196890334 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.56 " "Total time spent on timing analysis during the Fitter is 6.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1656196890489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656196890505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656196890830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656196890830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656196891121 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656196891811 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/output_files/uc1.fit.smsg " "Generated suppressed messages file C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/output_files/uc1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656196892302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 63 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5549 " "Peak virtual memory: 5549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656196892762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 19:41:32 2022 " "Processing ended: Sat Jun 25 19:41:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656196892762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656196892762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656196892762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656196892762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656196893977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656196893978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 19:41:33 2022 " "Processing started: Sat Jun 25 19:41:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656196893978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656196893978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uc1 -c uc1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656196893978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1656196894458 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1656196895214 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656196895244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656196895453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 19:41:35 2022 " "Processing ended: Sat Jun 25 19:41:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656196895453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656196895453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656196895453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656196895453 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656196896134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656196897009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656196897009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 19:41:36 2022 " "Processing started: Sat Jun 25 19:41:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656196897009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1656196897009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uc1 -c uc1 " "Command: quartus_sta uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656196897009 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1656196897202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1656196897563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1656196897563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196897613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196897613 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "51 " "The Timing Analyzer is analyzing 51 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1656196897848 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1656196897890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196897890 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name de0_clk de0_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name de0_clk de0_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656196897895 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656196897895 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 72.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 72.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656196897895 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 144.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 144.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656196897895 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 216.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 216.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656196897895 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 288.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 288.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656196897895 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656196897895 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196897896 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656196897897 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MIR:MIR2\|ALUC_OUT\[0\] MIR:MIR2\|ALUC_OUT\[0\] " "create_clock -period 1.000 -name MIR:MIR2\|ALUC_OUT\[0\] MIR:MIR2\|ALUC_OUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656196897897 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nRST nRST " "create_clock -period 1.000 -name nRST nRST" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656196897897 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656196897897 ""}
{ "Warning" "WSTA_SCC_LOOP" "56 " "Found combinational loop of 56 nodes" { { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~19\|combout " "Node \"UC2\|HOLD~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~20\|dataa " "Node \"UC2\|HOLD~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~20\|combout " "Node \"UC2\|HOLD~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|dataa " "Node \"UC2\|HOLD~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|combout " "Node \"UC2\|HOLD~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~18\|dataa " "Node \"UC2\|HOLD~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~18\|combout " "Node \"UC2\|HOLD~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~19\|dataa " "Node \"UC2\|HOLD~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|dataa " "Node \"UC2\|HOLD~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|combout " "Node \"UC2\|HOLD~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|datab " "Node \"UC2\|HOLD~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~10\|datab " "Node \"UC2\|HOLD~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~10\|combout " "Node \"UC2\|HOLD~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~18\|datac " "Node \"UC2\|HOLD~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~6\|dataa " "Node \"UC2\|HOLD~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~6\|combout " "Node \"UC2\|HOLD~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~8\|datab " "Node \"UC2\|HOLD~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~8\|combout " "Node \"UC2\|HOLD~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~9\|dataa " "Node \"UC2\|HOLD~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~9\|combout " "Node \"UC2\|HOLD~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~18\|datab " "Node \"UC2\|HOLD~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~20\|datab " "Node \"UC2\|HOLD~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|always0~3\|dataa " "Node \"UC2\|always0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|always0~3\|combout " "Node \"UC2\|always0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|always0~4\|dataa " "Node \"UC2\|always0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|always0~4\|combout " "Node \"UC2\|always0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~19\|datab " "Node \"UC2\|HOLD~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[5\]~1\|dataa " "Node \"UC1\|Type_out\[5\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[5\]~1\|combout " "Node \"UC1\|Type_out\[5\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~4\|datab " "Node \"UC2\|HOLD~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~4\|combout " "Node \"UC2\|HOLD~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~5\|datab " "Node \"UC2\|HOLD~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~5\|combout " "Node \"UC2\|HOLD~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~19\|datac " "Node \"UC2\|HOLD~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[1\]~5\|datad " "Node \"UC1\|Type_out\[1\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[1\]~5\|combout " "Node \"UC1\|Type_out\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~5\|datac " "Node \"UC2\|HOLD~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|MR_OUT~0\|datab " "Node \"UC1\|MR_OUT~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|MR_OUT~0\|combout " "Node \"UC1\|MR_OUT~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|dataa " "Node \"UC2\|HOLD~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|combout " "Node \"UC2\|HOLD~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~5\|dataa " "Node \"UC2\|HOLD~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[4\]~1\|dataa " "Node \"UC1\|SelC_out\[4\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[4\]~1\|combout " "Node \"UC1\|SelC_out\[4\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~9\|datab " "Node \"UC2\|HOLD~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[3\]~2\|dataa " "Node \"UC1\|SelC_out\[3\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[3\]~2\|combout " "Node \"UC1\|SelC_out\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~7\|datac " "Node \"UC2\|HOLD~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~7\|combout " "Node \"UC2\|HOLD~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~8\|datad " "Node \"UC2\|HOLD~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[1\]~4\|dataa " "Node \"UC1\|SelC_out\[1\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[1\]~4\|combout " "Node \"UC1\|SelC_out\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~8\|dataa " "Node \"UC2\|HOLD~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[2\]~3\|datab " "Node \"UC1\|SelC_out\[2\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[2\]~3\|combout " "Node \"UC1\|SelC_out\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~7\|dataa " "Node \"UC2\|HOLD~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656196897901 ""}  } { { "UC2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC2.v" 15 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 8 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 9 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1656196897901 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "Clock target rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 of clock rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1656196897923 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~10\|dataa  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~10\|dataa  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~11  from: dataa  to: combout " "Cell: UC2\|HOLD~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~11  from: datab  to: combout " "Cell: UC2\|HOLD~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~12  from: datab  to: combout " "Cell: UC2\|HOLD~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~13\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~13\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~15  from: dataa  to: combout " "Cell: UC2\|HOLD~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~15  from: datab  to: combout " "Cell: UC2\|HOLD~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~16  from: dataa  to: combout " "Cell: UC2\|HOLD~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~16  from: datab  to: combout " "Cell: UC2\|HOLD~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~20\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~20\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~6\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~6\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~7\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~7\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~7\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~7\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~8\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~8\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~9\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~9\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datad  to: combout " "Cell: inst10\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: dataa  to: combout " "Cell: inst1\|WideOr0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: datad  to: combout " "Cell: inst1\|WideOr0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: dataa  to: combout " "Cell: inst5\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: dataa  to: combout " "Cell: inst8\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196897925 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1656196897925 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1656196897929 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656196897934 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1656196897936 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656196897949 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656196898089 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656196898089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.615 " "Worst-case setup slack is -17.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.615           -1277.041 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -17.615           -1277.041 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.873           -1191.539 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "  -16.873           -1191.539 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.759            -104.556 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -14.759            -104.556 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.779             -13.779 nRST  " "  -13.779             -13.779 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.321             -26.095 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -13.321             -26.095 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.165            -219.806 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -12.165            -219.806 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.942            -172.874 MIR:MIR2\|ALUC_OUT\[0\]  " "  -10.942            -172.874 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.035            -967.122 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  -10.035            -967.122 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196898091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.914 " "Worst-case hold slack is -8.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.914            -718.688 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -8.914            -718.688 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.775              -1.988 MIR:MIR2\|ALUC_OUT\[0\]  " "   -0.775              -1.988 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371              -2.717 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.371              -2.717 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.129               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.249               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.502               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.000               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.790               0.000 nRST  " "    1.790               0.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196898121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.115 " "Worst-case recovery slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115             -52.271 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.115             -52.271 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.491               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.491               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.642               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "    5.642               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196898127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -9.194 " "Worst-case removal slack is -9.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.194            -101.128 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -9.194            -101.128 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.111             -12.221 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.111             -12.221 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.101             -17.601 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.101             -17.601 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475            -217.783 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.475            -217.783 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196898133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.523 " "Worst-case minimum pulse width slack is -3.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.523           -1408.231 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.523           -1408.231 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nRST  " "   -3.000              -3.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 MIR:MIR2\|ALUC_OUT\[0\]  " "    0.336               0.000 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.834               0.000 de0_clk  " "    9.834               0.000 de0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.610               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.610               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.676               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.676               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.735               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.735               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.753               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.753               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.760               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.760               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196898139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196898139 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196898564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196898564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196898564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196898564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.968 ns " "Worst Case Available Settling Time: 7.968 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196898564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196898564 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656196898564 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656196898575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656196898599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656196899119 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "Clock target rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 of clock rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1656196899222 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~10\|dataa  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~10\|dataa  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~11  from: dataa  to: combout " "Cell: UC2\|HOLD~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~11  from: datab  to: combout " "Cell: UC2\|HOLD~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~12  from: datab  to: combout " "Cell: UC2\|HOLD~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~13\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~13\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~15  from: dataa  to: combout " "Cell: UC2\|HOLD~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~15  from: datab  to: combout " "Cell: UC2\|HOLD~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~16  from: dataa  to: combout " "Cell: UC2\|HOLD~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~16  from: datab  to: combout " "Cell: UC2\|HOLD~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~20\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~20\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~6\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~6\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~7\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~7\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~7\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~7\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~8\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~8\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~9\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~9\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datad  to: combout " "Cell: inst10\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: dataa  to: combout " "Cell: inst1\|WideOr0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: datad  to: combout " "Cell: inst1\|WideOr0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: dataa  to: combout " "Cell: inst5\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: dataa  to: combout " "Cell: inst8\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196899223 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1656196899223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656196899228 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656196899272 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656196899272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.607 " "Worst-case setup slack is -15.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.607           -1134.523 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -15.607           -1134.523 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.130           -1059.432 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "  -15.130           -1059.432 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.135             -91.854 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -13.135             -91.854 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.372             -12.372 nRST  " "  -12.372             -12.372 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.934             -23.355 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -11.934             -23.355 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.798            -193.222 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -10.798            -193.222 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.700            -153.219 MIR:MIR2\|ALUC_OUT\[0\]  " "   -9.700            -153.219 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.851            -794.709 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -8.851            -794.709 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196899279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.824 " "Worst-case hold slack is -7.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.824            -631.999 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -7.824            -631.999 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705              -1.645 MIR:MIR2\|ALUC_OUT\[0\]  " "   -0.705              -1.645 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399              -3.167 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.399              -3.167 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.066               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.179               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.401               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.825               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.767               0.000 nRST  " "    1.767               0.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196899323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.001 " "Worst-case recovery slack is 0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.001               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.552               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.561               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.081               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "    5.081               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196899337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -8.194 " "Worst-case removal slack is -8.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.194             -90.129 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -8.194             -90.129 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061             -16.960 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.061             -16.960 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061             -11.666 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.061             -11.666 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488            -222.651 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.488            -222.651 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196899349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.174 " "Worst-case minimum pulse width slack is -3.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.174           -1265.132 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.174           -1265.132 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nRST  " "   -3.000              -3.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 MIR:MIR2\|ALUC_OUT\[0\]  " "    0.377               0.000 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 de0_clk  " "    9.817               0.000 de0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.693               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.693               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.710               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.722               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.722               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.731               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.731               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.764               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.764               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196899358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196899358 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196899908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196899908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196899908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196899908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.708 ns " "Worst Case Available Settling Time: 8.708 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196899908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196899908 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656196899908 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656196899923 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "Clock target rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 of clock rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1656196900042 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~10\|dataa  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~10\|dataa  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~11  from: dataa  to: combout " "Cell: UC2\|HOLD~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~11  from: datab  to: combout " "Cell: UC2\|HOLD~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~12  from: datab  to: combout " "Cell: UC2\|HOLD~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~13\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~13\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~15  from: dataa  to: combout " "Cell: UC2\|HOLD~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~15  from: datab  to: combout " "Cell: UC2\|HOLD~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~16  from: dataa  to: combout " "Cell: UC2\|HOLD~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~16  from: datab  to: combout " "Cell: UC2\|HOLD~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~20\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~20\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~6\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~6\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~7\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~7\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~7\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~7\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~8\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~8\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~9\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~9\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datad  to: combout " "Cell: inst10\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: dataa  to: combout " "Cell: inst1\|WideOr0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: datad  to: combout " "Cell: inst1\|WideOr0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: dataa  to: combout " "Cell: inst5\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: dataa  to: combout " "Cell: inst8\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656196900044 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1656196900044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656196900049 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656196900073 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656196900073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.737 " "Worst-case setup slack is -9.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.737            -705.516 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.737            -705.516 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.556            -646.759 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -9.556            -646.759 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.065             -54.218 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -8.065             -54.218 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.281              -7.281 nRST  " "   -7.281              -7.281 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.186             -14.089 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -7.186             -14.089 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.509            -115.091 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -6.509            -115.091 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.631             -88.496 MIR:MIR2\|ALUC_OUT\[0\]  " "   -5.631             -88.496 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.282            -408.466 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -5.282            -408.466 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196900086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.928 " "Worst-case hold slack is -4.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.928            -389.075 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.928            -389.075 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523              -1.672 MIR:MIR2\|ALUC_OUT\[0\]  " "   -0.523              -1.672 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -2.670 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.281              -2.670 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.067 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.038              -0.067 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.026              -0.026 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.078               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.554               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.918               0.000 nRST  " "    0.918               0.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196900126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.230 " "Worst-case recovery slack is -0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230            -106.052 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.230            -106.052 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.130               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.132               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.217               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "    3.217               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196900145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.868 " "Worst-case removal slack is -4.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.868             -53.548 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.868             -53.548 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670              -7.370 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.670              -7.370 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.664             -10.613 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.664             -10.613 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294            -133.568 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.294            -133.568 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196900161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nRST  " "   -3.000              -3.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.091            -761.660 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.091            -761.660 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 MIR:MIR2\|ALUC_OUT\[0\]  " "    0.310               0.000 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.584               0.000 de0_clk  " "    9.584               0.000 de0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.563               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.563               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.634               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.634               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.710               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.720               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.720               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.772               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.772               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656196900175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656196900175 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196900813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196900813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196900813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196900813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.309 ns " "Worst Case Available Settling Time: 11.309 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196900813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656196900813 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656196900813 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656196901402 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656196901406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 66 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656196901635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 19:41:41 2022 " "Processing ended: Sat Jun 25 19:41:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656196901635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656196901635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656196901635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656196901635 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 257 s " "Quartus Prime Full Compilation was successful. 0 errors, 257 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656196902526 ""}
