{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 23:58:44 2022 " "Info: Processing started: Wed Mar 16 23:58:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elec_clock -c elec_clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elec_clock -c elec_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elec_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file elec_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elec_clock-main " "Info: Found design unit 1: elec_clock-main" {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 elec_clock " "Info: Found entity 1: elec_clock" {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file time_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_trans-main " "Info: Found design unit 1: time_trans-main" {  } { { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 time_trans " "Info: Found entity 1: time_trans" {  } { { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "elec_clock " "Info: Elaborating entity \"elec_clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Blick_Control_Sec elec_clock.vhd(90) " "Warning (10541): VHDL Signal Declaration warning at elec_clock.vhd(90): used implicit default value for signal \"Blick_Control_Sec\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Blick_Control_Min elec_clock.vhd(93) " "Warning (10541): VHDL Signal Declaration warning at elec_clock.vhd(93): used implicit default value for signal \"Blick_Control_Min\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Blick_Control_Hou elec_clock.vhd(96) " "Warning (10541): VHDL Signal Declaration warning at elec_clock.vhd(96): used implicit default value for signal \"Blick_Control_Hou\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_trans time_trans:T1 " "Info: Elaborating entity \"time_trans\" for hierarchy \"time_trans:T1\"" {  } { { "elec_clock.vhd" "T1" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "T1 count_2500 " "Error: Node instance \"T1\" instantiates undefined entity \"count_2500\"" {  } { { "time_trans.vhd" "T1" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 27 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "T2 sec_count " "Error: Node instance \"T2\" instantiates undefined entity \"sec_count\"" {  } { { "elec_clock.vhd" "T2" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 100 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "T3 minute_count " "Error: Node instance \"T3\" instantiates undefined entity \"minute_count\"" {  } { { "elec_clock.vhd" "T3" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 101 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "T4 hour_count " "Error: Node instance \"T4\" instantiates undefined entity \"hour_count\"" {  } { { "elec_clock.vhd" "T4" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 102 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "T5 config " "Error: Node instance \"T5\" instantiates undefined entity \"config\"" {  } { { "elec_clock.vhd" "T5" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 103 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "T6 musicins " "Error: Node instance \"T6\" instantiates undefined entity \"musicins\"" {  } { { "elec_clock.vhd" "T6" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 104 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Error: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 16 23:58:44 2022 " "Error: Processing ended: Wed Mar 16 23:58:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
