Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Sep 22 21:22:28 2025
| Host         : alexander-LT running 64-bit major release  (build 9200)
| Command      : report_methodology -file Processor_methodology_drc_routed.rpt -pb Processor_methodology_drc_routed.pb -rpx Processor_methodology_drc_routed.rpx
| Design       : Processor
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_Processor
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 55
+-----------+----------+---------------------------------------------+--------+
| Rule      | Severity | Description                                 | Checks |
+-----------+----------+---------------------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert                | 4      |
| TIMING-18 | Warning  | Missing input or output delay               | 49     |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects | 2      |
+-----------+----------+---------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Din[0] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Din[1] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Din[2] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Din[3] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Din[4] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Din[5] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Din[6] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Din[7] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Execute relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on F[0] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on F[1] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on F[2] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on LoadA relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on LoadB relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on R[0] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on R[1] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on Reset relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Aval[0] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Aval[1] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Aval[2] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Aval[3] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on Aval[4] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on Aval[5] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on Aval[6] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on Aval[7] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on Bval[0] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on Bval[1] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on Bval[2] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on Bval[3] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on Bval[4] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on Bval[5] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on Bval[6] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on Bval[7] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on hex_grid[0] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on hex_grid[1] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on hex_grid[2] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on hex_grid[3] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on hex_seg[0] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on hex_seg[1] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on hex_seg[2] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on hex_seg[3] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on hex_seg[4] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on hex_seg[5] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on hex_seg[6] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on hex_seg[7] relative to the rising and/or falling clock edge(s) of sys_clk_100MHz.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_3_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '40' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.runs/impl_1/.Xil/Vivado-35948-alexander-LT/u_ila_0_CV.0/out/ila_early.xdc (Line: 72)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/yes_output_reg.dout_reg_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '40' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.runs/impl_1/.Xil/Vivado-35948-alexander-LT/u_ila_0_CV.0/out/ila_early.xdc (Line: 72)
Related violations: <none>


