{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571077350983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571077350984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 15:22:30 2019 " "Processing started: Mon Oct 14 15:22:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571077350984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571077350984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571077350985 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1571077351187 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ULA/mux.bdf " "Entity \"mux\" obtained from \"ULA/mux.bdf\" instead of from Quartus II megafunction library" {  } { { "ULA/mux.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1571077351325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "ULA/mux.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/multi2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/multi2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multi2 " "Found entity 1: multi2" {  } { { "ULA/multi2.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/multi2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/full_subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/full_subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor " "Found entity 1: full_subtractor" {  } { { "ULA/full_subtractor.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/full_subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ULA/full_adder.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/div2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/div2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div2 " "Found entity 1: div2" {  } { { "ULA/div2.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/div2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/adder_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/adder_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bits " "Found entity 1: adder_4bits" {  } { { "ULA/adder_4bits.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/adder_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/subtractor_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/subtractor_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_4bits " "Found entity 1: subtractor_4bits" {  } { { "ULA/subtractor_4bits.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/subtractor_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA/ula.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/ULA/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7seg " "Found entity 1: 7seg" {  } { { "7seg.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351844 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 op_sel-SYN " "Found design unit 1: op_sel-SYN" {  } { { "op_sel.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/op_sel.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351850 ""} { "Info" "ISGN_ENTITY_NAME" "1 op_sel " "Found entity 1: op_sel" {  } { { "op_sel.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/op_sel.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/uc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxRg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxRg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxrg-SYN " "Found design unit 1: muxrg-SYN" {  } { { "muxRg.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351917 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxRg " "Found entity 1: muxRg" {  } { { "muxRg.vhd" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/muxRg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077351917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571077351917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571077351999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7seg 7seg:HEX0 " "Elaborating entity \"7seg\" for hierarchy \"7seg:HEX0\"" {  } { { "fpga.bdf" "HEX0" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 432 1096 1232 528 "HEX0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571077352006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "fpga.bdf" "cpu" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/fpga.bdf" { { 112 496 712 240 "cpu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571077352008 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst4 " "Block or symbol \"VCC\" of instance \"inst4\" overlaps another block or symbol" {  } { { "cpu.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 168 64 80 200 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1571077352012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter cpu:cpu\|counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"cpu:cpu\|counter:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 160 408 592 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571077352017 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "mem " "Pin \"mem\" not connected" {  } { { "counter.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/counter.bdf" { { 176 464 632 192 "mem\[10..11\]" "" } { 168 632 711 184 "mem\[10..11\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1571077352020 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571077352034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1571077352034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer cpu:cpu\|debouncer:inst1 " "Elaborating entity \"debouncer\" for hierarchy \"cpu:cpu\|debouncer:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 136 80 272 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571077352035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "/home/ana/Documents/CollegeProjects/CPU/CPU/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1571077352036 "|fpga|cpu:cpu|debouncer:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc cpu:cpu\|uc:control_unit " "Elaborating entity \"uc\" for hierarchy \"cpu:cpu\|uc:control_unit\"" {  } { { "cpu.bdf" "control_unit" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 312 280 504 472 "control_unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571077352037 ""}
{ "Error" "EGDFX_INCORRECT_CONNECTOR_STYLE" "clear\[4..7\] " "Bus name allowed only on bus line -- signal \"clear\[4..7\]\"" {  } { { "uc.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/uc.bdf" { { 248 1208 1272 264 "clear\[4..7\]" "" } } } }  } 0 275030 "Bus name allowed only on bus line -- signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571077352040 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cpu:cpu\|uc:control_unit " "Can't elaborate user hierarchy \"cpu:cpu\|uc:control_unit\"" {  } { { "cpu.bdf" "control_unit" { Schematic "/home/ana/Documents/CollegeProjects/CPU/CPU/cpu.bdf" { { 312 280 504 472 "control_unit" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571077352041 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571077352186 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 14 15:22:32 2019 " "Processing ended: Mon Oct 14 15:22:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571077352186 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571077352186 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571077352186 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571077352186 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571077352271 ""}
