****************************************
Report : design
Design : fifo
Version: U-2022.12-SP5
Date   : Wed Dec  4 14:05:09 2024
****************************************

Design Attribute                         Value
---------------------------------------------------------------------------
Operating Conditions:
  analysis_type                          on_chip_variation
  operating_condition_min_name           tt_1p2v_25c
  process_min                            1
  temperature_min                        25
  voltage_min                            1.2
  tree_type_min                          balanced_case

  operating_condition_max_name           tt_1p2v_25c
  process_max                            1
  temperature_max                        25
  voltage_max                            1.2
  tree_type_max                          balanced_case

Wire Load:                               (use report_wire_load for more information)
  wire_load_mode                         top
  wire_load_model_max                    --
  wire_load_model_min                    --
  wire_load_selection_group_max          --
  wire_load_selection_group_min          --
  wire_load_min_block_size               0

Design Rules:
  max_capacitance                        --
  min_capacitance                        --
  max_fanout                             --
  max_transition                         --
  static_integrity                       --
  dynamic_integrity                      --
  max_coupled_transition                 --
  max_area                               --

Timing Ranges:
  early_factor                           --
  late_factor                            --

Pin Input Delays:
None specified.

Pin Output Delays:
None specified.
Fast Analysis:                           disabled

1
****************************************
Report : reference
Design : fifo
Version: U-2022.12-SP5
Date   : Wed Dec  4 14:05:09 2024
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
AND4X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     8          80.64      
AO21XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
AO22XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     129      1300.32      
AOI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     3          21.60      
AOI21X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     2          25.92      
AOI221XLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     4          46.08      
AOI22X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     79        682.56      
AOI2BB2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     2          20.16      
AOI31XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
DFFQX1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   24.48     146      3574.08      n
DFFRXLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   33.12     20        662.40      n
INVX1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     1           4.32      
INVX2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     209       902.88      
NAND2BXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     2          14.40      
NAND2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     15         86.40      
NAND4XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     10         86.40      
NOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     16         92.16      
NOR3XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     6          43.20      
OA21XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
OAI211XLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     2          17.28      
OAI21XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     17        122.40      
OAI221XLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     1          11.52      
OAI222X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     3          43.20      
OAI22X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     4          34.56      
OAI2BB1X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     2          17.28      
OAI31X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
OAI32X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     1          10.08      
OR2X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     3          21.60      
OR3X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     4          34.56      
XNOR2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     1          11.52      
--------------------------------------------------------------------------------
Total 30 references                                   8002.08
1
****************************************
Report : constraint
Design : fifo
Version: U-2022.12-SP5
Date   : Wed Dec  4 14:05:09 2024
****************************************

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    fast_clk                     0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    fast_clk                     0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00

    Constraint                                       Cost
    -----------------------------------------------------
    max_delay/setup                                  0.00  (MET)
    min_delay/hold                                   0.00  (MET)
    recovery                                         0.00  (MET)
    removal                                          0.00  (MET)
    sequential_clock_pulse_width                     0.00  (MET)
    sequential_clock_min_period                      0.00  (MET)
    max_capacitance                                  0.00  (MET)
    max_transition                                   0.00  (MET)

1
****************************************
Report : constraint
	-all_violators
	-path slack_only
Design : fifo
Version: U-2022.12-SP5
Date   : Wed Dec  4 14:05:09 2024
****************************************






1
****************************************
Report : timing
	-path_type full
	-delay_type min_max
	-max_paths 1
	-sort_by slack
Design : fifo
Version: U-2022.12-SP5
Date   : Wed Dec  4 14:05:09 2024
****************************************


  Startpoint: read_reset (input port clocked by clk)
  Endpoint: read_pointer_gray_reg_0_
               (removal check against rising-edge clock fast_clk)
  Path Group: **async_default**
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.0500     0.0500 f
  read_reset (in)                                       0.0274     0.0774 f
  U585/Y (INVX2TS)                                      0.1207     0.1980 r
  read_pointer_gray_reg_0_/RN (DFFRXLTS)                0.0000     0.1980 r
  data arrival time                                                0.1980

  clock fast_clk (rise edge)                            0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  clock reconvergence pessimism                         0.0000     0.0000
  clock uncertainty                                     0.0100     0.0100
  read_pointer_gray_reg_0_/CK (DFFRXLTS)                           0.0100 r
  library removal time                                 -0.3376    -0.3276
  data required time                                              -0.3276
  ------------------------------------------------------------------------------
  data required time                                              -0.3276
  data arrival time                                               -0.1980
  ------------------------------------------------------------------------------
  slack (MET)                                                      0.5256



  Startpoint: read_enable
               (input port clocked by clk)
  Endpoint: read_data_reg_0_
               (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                               300000.0000
                                                                 300000.0000
  clock network delay (ideal)                           0.0000   300000.0000
  input external delay                                  0.0500   300000.0625 r
  read_enable (in)                                      0.0181   300000.0625 r
  U576/Y (NAND2BXLTS)                                   0.1319   300000.1875 f
  U362/Y (INVX2TS)                                      0.1358   300000.3438 r
  U602/Y (NAND2X1TS)                                    0.1659   300000.5000 f
  U453/Y (INVX2TS)                                      0.1281   300000.6250 r
  U454/Y (INVX2TS)                                      0.0852   300000.7188 f
  U350/Y (NOR2XLTS)                                     0.3916   300001.0938 r
  U377/Y (INVX2TS)                                      0.2442   300001.3438 f
  U609/Y (OAI21XLTS)                                    0.2496   300001.5938 r
  read_data_reg_0_/D (DFFQX1TS)                         0.0000   300001.5938 r
  data arrival time                                              300001.5938

  clock fast_clk (rise edge)                          300040.0000
                                                                 300040.0000
  clock network delay (ideal)                           0.0000   300040.0000
  clock reconvergence pessimism                         0.0000   300040.0000
  clock uncertainty                                    -0.0100   300040.0000
  read_data_reg_0_/CK (DFFQX1TS)                                 300040.0000 r
  library setup time                                   -0.3041   300039.6875
  data required time                                             300039.6875
  ------------------------------------------------------------------------------
  data required time                                             300039.6875
  data arrival time                                              -300001.5938
  ------------------------------------------------------------------------------
  slack (MET)                                                     38.0854


1
****************************************
Report : Switching Activity
	
Design : fifo
Version: U-2022.12-SP5
Date   : Wed Dec  4 14:05:09 2024
****************************************

 Switching Activity Overview Statistics for "fifo"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             724(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      724
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     14(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      14
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        182(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      182
Combinational     528(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      528
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "fifo"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             724(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      724
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     14(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      14
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        182(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      182
Combinational     528(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      528
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1
****************************************
Report : Switching Activity
	-list_not_annotated
Design : fifo
Version: U-2022.12-SP5
Date   : Wed Dec  4 14:05:09 2024
****************************************

 Switching Activity Overview Statistics for "fifo"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             724(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      724
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     14(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      14
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        182(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      182
Combinational     528(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      528
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "fifo"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             724(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      724
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     14(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      14
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        182(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      182
Combinational     528(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      528
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
1
****************************************
Report : Time Based Power
Design : fifo
Version: U-2022.12-SP5
Date   : Wed Dec  4 14:05:09 2024
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           1.459e-04    0.0000    0.0000 1.459e-04 (84.76%)  i
register                6.338e-06 3.074e-06 5.588e-09 9.418e-06 ( 5.47%)  
combinational           7.812e-06 9.000e-06 3.159e-09 1.681e-05 ( 9.77%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 1.207e-05   ( 7.02%)
  Cell Internal Power  = 1.600e-04   (92.98%)
  Cell Leakage Power   = 8.747e-09   ( 0.01%)
                         ---------
Total Power            = 1.721e-04  (100.00%)

X Transition Power     = 4.891e-07
Glitching Power        = 3.044e-08

Peak Power             =    0.0208
Peak Time              =   180.000

1
****************************************
Report : Time Based Power
	-hierarchy
Design : fifo
Version: U-2022.12-SP5
Date   : Wed Dec  4 14:05:09 2024
****************************************



                                      Int      Switch   Leak     Total
Hierarchy                             Power    Power    Power    Power    %
----------------------------------------------------------------------------------
fifo                                  1.60e-04 1.21e-05 8.75e-09 1.72e-04 100.0


                                      Peak     Peak            Glitch   X-tran
Hierarchy                             Power    Time            Power    Power
--------------------------------------------------------------------------------
fifo                                  2.08e-02 180.000-180.001 3.04e-08 4.89e-07
1
