#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Timing constraints for Grid logical_tile_clb_mode_default__fle in PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Thu Feb 13 03:41:30 2025

#	Define time unit 
set_units -time s
