

================================================================
== Vitis HLS Report for 'feed_network'
================================================================
* Date:           Wed Dec 20 22:12:22 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_scatter_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.619 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- L2                |        ?|        ?|         ?|          -|          -|  1 ~ 4096|        no|
        | + L2_SEND_REQ_TPL  |        0|       32|         2|          -|          -|    0 ~ 16|        no|
        | + L2_FEED_NET      |        ?|        ?|         3|          1|          1|         ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      201|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      424|    -|
|Register             |        -|     -|      348|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      348|      625|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln161_fu_1028_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln171_fu_1124_p2              |         +|   0|  0|  18|          11|          11|
    |i_1_fu_1070_p2                    |         +|   0|  0|  20|          13|           1|
    |j_2_fu_1109_p2                    |         +|   0|  0|  12|           5|           1|
    |sub_fu_1042_p2                    |         +|   0|  0|  20|          13|           2|
    |ap_condition_594                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln161_fu_1008_p2             |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln165_1_fu_1076_p2           |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln165_fu_1052_p2             |      icmp|   0|  0|  12|          13|           1|
    |icmp_ln168_fu_1085_p2             |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln170_fu_1119_p2             |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln870_fu_1152_p2             |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln874_fu_1299_p2             |      icmp|   0|  0|  11|           8|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln211_fu_1305_p2               |        or|   0|  0|   2|           1|           1|
    |n_iter_fu_1034_p3                 |    select|   0|  0|  13|           1|          13|
    |select_ln168_fu_1062_p3           |    select|   0|  0|   6|           1|           6|
    |tail_fu_1090_p3                   |    select|   0|  0|   6|           1|           5|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 201|         128|          83|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |   37|          7|    1|          7|
    |ap_enable_reg_pp0_iter2                 |    9|          2|    1|          2|
    |ap_phi_mux_invld_flag_phi_fu_972_p20    |   14|          3|    1|          3|
    |ap_phi_mux_srcDist_V_11_phi_fu_944_p20  |   54|         10|    8|         80|
    |ap_phi_mux_srcDist_V_1_phi_fu_831_p4    |    9|          2|    8|         16|
    |ap_phi_mux_srcVal_V_phi_fu_841_p64      |  152|         33|   64|       2112|
    |i_reg_794                               |    9|          2|   13|         26|
    |j_reg_817                               |    9|          2|    5|         10|
    |rd_port_TDATA_blk_n                     |    9|          2|    1|          2|
    |rd_req_V_blk_n                          |    9|          2|    1|          2|
    |rd_start                                |   14|          3|    1|          3|
    |srcDist_V_11_reg_939                    |   54|         10|    8|         80|
    |srcDist_V_1_reg_828                     |    9|          2|    8|         16|
    |sw_data_0_V_blk_n                       |    9|          2|    1|          2|
    |sw_data_1_V_blk_n                       |    9|          2|    1|          2|
    |sw_data_2_V_blk_n                       |    9|          2|    1|          2|
    |sw_data_3_V_blk_n                       |    9|          2|    1|          2|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  424|         88|  124|       2367|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |    6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |i_1_reg_1392                          |   13|   0|   13|          0|
    |i_reg_794                             |   13|   0|   13|          0|
    |icmp_ln165_reg_1383                   |    1|   0|    1|          0|
    |icmp_ln870_reg_1437                   |    1|   0|    1|          0|
    |icmp_ln874_reg_1609                   |    1|   0|    1|          0|
    |j_2_reg_1410                          |    5|   0|    5|          0|
    |j_reg_817                             |    5|   0|    5|          0|
    |mul_reg_1405                          |    7|   0|   11|          4|
    |n_iter_reg_1373                       |   13|   0|   13|          0|
    |or_ln211_reg_1613                     |    1|   0|    1|          0|
    |p_Result_2_reg_1622                   |   24|   0|   24|          0|
    |p_Result_3_reg_1627                   |   24|   0|   24|          0|
    |p_Result_4_reg_1632                   |   24|   0|   24|          0|
    |rd_pkt_data_V_reg_1424                |  128|   0|  128|          0|
    |rd_pkt_last_V_reg_1433                |    1|   0|    1|          0|
    |rd_pkt_last_V_reg_1433_pp0_iter1_reg  |    1|   0|    1|          0|
    |ret_reg_1441                          |    5|   0|    5|          0|
    |select_ln168_reg_1387                 |    5|   0|    5|          0|
    |sext_ln165_reg_1378                   |   14|   0|   14|          0|
    |srcDist_V_11_reg_939                  |    8|   0|    8|          0|
    |srcDist_V_1_reg_828                   |    8|   0|    8|          0|
    |srcDist_V_reg_805                     |    8|   0|    8|          0|
    |tail_reg_1400                         |    5|   0|    5|          0|
    |trunc_ln674_reg_1617                  |   24|   0|   24|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  348|   0|  352|          4|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|      feed_network|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|      feed_network|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|      feed_network|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|      feed_network|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|      feed_network|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|      feed_network|  return value|
|rd_req_V_din           |  out|   32|     ap_fifo|          rd_req_V|       pointer|
|rd_req_V_full_n        |   in|    1|     ap_fifo|          rd_req_V|       pointer|
|rd_req_V_write         |  out|    1|     ap_fifo|          rd_req_V|       pointer|
|rd_start               |  out|    1|      ap_vld|          rd_start|       pointer|
|rd_start_ap_vld        |  out|    1|      ap_vld|          rd_start|       pointer|
|tmp_dist_0_address0    |  out|   12|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_0_ce0         |  out|    1|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_0_q0          |   in|   64|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_1_address0    |  out|   12|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_1_ce0         |  out|    1|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_1_q0          |   in|   64|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_2_address0    |  out|   12|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_2_ce0         |  out|    1|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_2_q0          |   in|   64|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_3_address0    |  out|   12|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_3_ce0         |  out|    1|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_3_q0          |   in|   64|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_4_address0    |  out|   12|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_4_ce0         |  out|    1|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_4_q0          |   in|   64|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_5_address0    |  out|   12|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_5_ce0         |  out|    1|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_5_q0          |   in|   64|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_6_address0    |  out|   12|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_6_ce0         |  out|    1|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_6_q0          |   in|   64|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_7_address0    |  out|   12|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_7_ce0         |  out|    1|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_7_q0          |   in|   64|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_8_address0    |  out|   12|   ap_memory|        tmp_dist_8|         array|
|tmp_dist_8_ce0         |  out|    1|   ap_memory|        tmp_dist_8|         array|
|tmp_dist_8_q0          |   in|   64|   ap_memory|        tmp_dist_8|         array|
|tmp_dist_9_address0    |  out|   12|   ap_memory|        tmp_dist_9|         array|
|tmp_dist_9_ce0         |  out|    1|   ap_memory|        tmp_dist_9|         array|
|tmp_dist_9_q0          |   in|   64|   ap_memory|        tmp_dist_9|         array|
|tmp_dist_10_address0   |  out|   12|   ap_memory|       tmp_dist_10|         array|
|tmp_dist_10_ce0        |  out|    1|   ap_memory|       tmp_dist_10|         array|
|tmp_dist_10_q0         |   in|   64|   ap_memory|       tmp_dist_10|         array|
|tmp_dist_11_address0   |  out|   12|   ap_memory|       tmp_dist_11|         array|
|tmp_dist_11_ce0        |  out|    1|   ap_memory|       tmp_dist_11|         array|
|tmp_dist_11_q0         |   in|   64|   ap_memory|       tmp_dist_11|         array|
|tmp_dist_12_address0   |  out|   12|   ap_memory|       tmp_dist_12|         array|
|tmp_dist_12_ce0        |  out|    1|   ap_memory|       tmp_dist_12|         array|
|tmp_dist_12_q0         |   in|   64|   ap_memory|       tmp_dist_12|         array|
|tmp_dist_13_address0   |  out|   12|   ap_memory|       tmp_dist_13|         array|
|tmp_dist_13_ce0        |  out|    1|   ap_memory|       tmp_dist_13|         array|
|tmp_dist_13_q0         |   in|   64|   ap_memory|       tmp_dist_13|         array|
|tmp_dist_14_address0   |  out|   12|   ap_memory|       tmp_dist_14|         array|
|tmp_dist_14_ce0        |  out|    1|   ap_memory|       tmp_dist_14|         array|
|tmp_dist_14_q0         |   in|   64|   ap_memory|       tmp_dist_14|         array|
|tmp_dist_15_address0   |  out|   12|   ap_memory|       tmp_dist_15|         array|
|tmp_dist_15_ce0        |  out|    1|   ap_memory|       tmp_dist_15|         array|
|tmp_dist_15_q0         |   in|   64|   ap_memory|       tmp_dist_15|         array|
|tmp_dist_16_address0   |  out|   12|   ap_memory|       tmp_dist_16|         array|
|tmp_dist_16_ce0        |  out|    1|   ap_memory|       tmp_dist_16|         array|
|tmp_dist_16_q0         |   in|   64|   ap_memory|       tmp_dist_16|         array|
|tmp_dist_17_address0   |  out|   12|   ap_memory|       tmp_dist_17|         array|
|tmp_dist_17_ce0        |  out|    1|   ap_memory|       tmp_dist_17|         array|
|tmp_dist_17_q0         |   in|   64|   ap_memory|       tmp_dist_17|         array|
|tmp_dist_18_address0   |  out|   12|   ap_memory|       tmp_dist_18|         array|
|tmp_dist_18_ce0        |  out|    1|   ap_memory|       tmp_dist_18|         array|
|tmp_dist_18_q0         |   in|   64|   ap_memory|       tmp_dist_18|         array|
|tmp_dist_19_address0   |  out|   12|   ap_memory|       tmp_dist_19|         array|
|tmp_dist_19_ce0        |  out|    1|   ap_memory|       tmp_dist_19|         array|
|tmp_dist_19_q0         |   in|   64|   ap_memory|       tmp_dist_19|         array|
|tmp_dist_20_address0   |  out|   12|   ap_memory|       tmp_dist_20|         array|
|tmp_dist_20_ce0        |  out|    1|   ap_memory|       tmp_dist_20|         array|
|tmp_dist_20_q0         |   in|   64|   ap_memory|       tmp_dist_20|         array|
|tmp_dist_21_address0   |  out|   12|   ap_memory|       tmp_dist_21|         array|
|tmp_dist_21_ce0        |  out|    1|   ap_memory|       tmp_dist_21|         array|
|tmp_dist_21_q0         |   in|   64|   ap_memory|       tmp_dist_21|         array|
|tmp_dist_22_address0   |  out|   12|   ap_memory|       tmp_dist_22|         array|
|tmp_dist_22_ce0        |  out|    1|   ap_memory|       tmp_dist_22|         array|
|tmp_dist_22_q0         |   in|   64|   ap_memory|       tmp_dist_22|         array|
|tmp_dist_23_address0   |  out|   12|   ap_memory|       tmp_dist_23|         array|
|tmp_dist_23_ce0        |  out|    1|   ap_memory|       tmp_dist_23|         array|
|tmp_dist_23_q0         |   in|   64|   ap_memory|       tmp_dist_23|         array|
|tmp_dist_24_address0   |  out|   12|   ap_memory|       tmp_dist_24|         array|
|tmp_dist_24_ce0        |  out|    1|   ap_memory|       tmp_dist_24|         array|
|tmp_dist_24_q0         |   in|   64|   ap_memory|       tmp_dist_24|         array|
|tmp_dist_25_address0   |  out|   12|   ap_memory|       tmp_dist_25|         array|
|tmp_dist_25_ce0        |  out|    1|   ap_memory|       tmp_dist_25|         array|
|tmp_dist_25_q0         |   in|   64|   ap_memory|       tmp_dist_25|         array|
|tmp_dist_26_address0   |  out|   12|   ap_memory|       tmp_dist_26|         array|
|tmp_dist_26_ce0        |  out|    1|   ap_memory|       tmp_dist_26|         array|
|tmp_dist_26_q0         |   in|   64|   ap_memory|       tmp_dist_26|         array|
|tmp_dist_27_address0   |  out|   12|   ap_memory|       tmp_dist_27|         array|
|tmp_dist_27_ce0        |  out|    1|   ap_memory|       tmp_dist_27|         array|
|tmp_dist_27_q0         |   in|   64|   ap_memory|       tmp_dist_27|         array|
|tmp_dist_28_address0   |  out|   12|   ap_memory|       tmp_dist_28|         array|
|tmp_dist_28_ce0        |  out|    1|   ap_memory|       tmp_dist_28|         array|
|tmp_dist_28_q0         |   in|   64|   ap_memory|       tmp_dist_28|         array|
|tmp_dist_29_address0   |  out|   12|   ap_memory|       tmp_dist_29|         array|
|tmp_dist_29_ce0        |  out|    1|   ap_memory|       tmp_dist_29|         array|
|tmp_dist_29_q0         |   in|   64|   ap_memory|       tmp_dist_29|         array|
|tmp_dist_30_address0   |  out|   12|   ap_memory|       tmp_dist_30|         array|
|tmp_dist_30_ce0        |  out|    1|   ap_memory|       tmp_dist_30|         array|
|tmp_dist_30_q0         |   in|   64|   ap_memory|       tmp_dist_30|         array|
|tmp_dist_31_address0   |  out|   12|   ap_memory|       tmp_dist_31|         array|
|tmp_dist_31_ce0        |  out|    1|   ap_memory|       tmp_dist_31|         array|
|tmp_dist_31_q0         |   in|   64|   ap_memory|       tmp_dist_31|         array|
|sw_data_0_V_din        |  out|   32|     ap_fifo|       sw_data_0_V|       pointer|
|sw_data_0_V_full_n     |   in|    1|     ap_fifo|       sw_data_0_V|       pointer|
|sw_data_0_V_write      |  out|    1|     ap_fifo|       sw_data_0_V|       pointer|
|sw_data_1_V_din        |  out|   32|     ap_fifo|       sw_data_1_V|       pointer|
|sw_data_1_V_full_n     |   in|    1|     ap_fifo|       sw_data_1_V|       pointer|
|sw_data_1_V_write      |  out|    1|     ap_fifo|       sw_data_1_V|       pointer|
|sw_data_2_V_din        |  out|   32|     ap_fifo|       sw_data_2_V|       pointer|
|sw_data_2_V_full_n     |   in|    1|     ap_fifo|       sw_data_2_V|       pointer|
|sw_data_2_V_write      |  out|    1|     ap_fifo|       sw_data_2_V|       pointer|
|sw_data_3_V_din        |  out|   32|     ap_fifo|       sw_data_3_V|       pointer|
|sw_data_3_V_full_n     |   in|    1|     ap_fifo|       sw_data_3_V|       pointer|
|sw_data_3_V_write      |  out|    1|     ap_fifo|       sw_data_3_V|       pointer|
|rd_port_TDATA          |   in|  128|        axis|  rd_port_V_data_V|       pointer|
|rd_port_TVALID         |   in|    1|        axis|  rd_port_V_data_V|       pointer|
|rd_port_TREADY         |  out|    1|        axis|  rd_port_V_last_V|       pointer|
|rd_port_TLAST          |   in|    1|        axis|  rd_port_V_last_V|       pointer|
|rd_port_TKEEP          |   in|   16|        axis|  rd_port_V_keep_V|       pointer|
|rd_port_TSTRB          |   in|   16|        axis|  rd_port_V_strb_V|       pointer|
|n_mem_tuples           |   in|   16|     ap_none|      n_mem_tuples|        scalar|
|mem_req_buff_address0  |  out|   11|   ap_memory|      mem_req_buff|         array|
|mem_req_buff_ce0       |  out|    1|   ap_memory|      mem_req_buff|         array|
|mem_req_buff_q0        |   in|   32|   ap_memory|      mem_req_buff|         array|
+-----------------------+-----+-----+------------+------------------+--------------+

