

================================================================
== Synthesis Summary Report of 'mlp_core_stream'
================================================================
+ General Information: 
    * Date:           Mon Nov 24 11:29:18 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        mlp_core_stream
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+-----------+-----+
    |      Modules      | Issue|      |      Latency     | Iteration|         | Trip |          |      |    |         |           |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT    | URAM|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+-----------+-----+
    |+ mlp_core_stream  |     -|  2.84|        1|  10.000|         -|        2|     -|        no|     -|   -|  3 (~0%)|  148 (~0%)|    -|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+--------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface    | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+--------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| m_axis_score | out       | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| s_axis_feat  | in        | both          | 128   | 16    | 1     | 1      | 16    | 1      |
+--------------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* Other Ports
+------------+---------+-----------+----------+
| Port       | Mode    | Direction | Bitwidth |
+------------+---------+-----------+----------+
| done_pulse | ap_none | out       | 1        |
+------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+----------------------------------------------------------+
| Argument     | Direction | Datatype                                                 |
+--------------+-----------+----------------------------------------------------------+
| s_axis_feat  | in        | stream<hls::axis<ap_uint<128>, 0, 0, 0, '8', false>, 0>& |
| m_axis_score | out       | stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&  |
| done_pulse   | out       | bool&                                                    |
+--------------+-----------+----------------------------------------------------------+

* SW-to-HW Mapping
+--------------+--------------+-----------+
| Argument     | HW Interface | HW Type   |
+--------------+--------------+-----------+
| s_axis_feat  | s_axis_feat  | interface |
| m_axis_score | m_axis_score | interface |
| done_pulse   | done_pulse   | port      |
+--------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+------------+-----+------+---------+
| Name                              | DSP | Pragma | Variable   | Op  | Impl | Latency |
+-----------------------------------+-----+--------+------------+-----+------+---------+
| + mlp_core_stream                 | 0   |        |            |     |      |         |
|   xor_ln47_fu_162_p2              |     |        | xor_ln47   | xor | auto | 0       |
|   xor_ln47_1_fu_168_p2            |     |        | xor_ln47_1 | xor | auto | 0       |
|   m_axis_score_TDATA_int_regslice |     |        | acc_1      | xor | auto | 0       |
+-----------------------------------+-----+--------+------------+-----+------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+---------------------------------------------------------+
| Type      | Options                  | Location                                                |
+-----------+--------------------------+---------------------------------------------------------+
| INTERFACE | axis port=s_axis_feat    | mlp_core_stream.cpp:25 in mlp_core_stream, s_axis_feat  |
| INTERFACE | axis port=m_axis_score   | mlp_core_stream.cpp:26 in mlp_core_stream, m_axis_score |
| INTERFACE | ap_none port=done_pulse  | mlp_core_stream.cpp:27 in mlp_core_stream, done_pulse   |
| INTERFACE | ap_ctrl_none port=return | mlp_core_stream.cpp:28 in mlp_core_stream, return       |
| UNROLL    |                          | mlp_core_stream.cpp:46 in mlp_core_stream               |
+-----------+--------------------------+---------------------------------------------------------+


