{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556974227263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556974227264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 21:50:27 2019 " "Processing started: Sat May 04 21:50:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556974227264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556974227264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map hamming_decoder -c hamming_decoder --generate_functional_sim_netlist " "Command: quartus_map hamming_decoder -c hamming_decoder --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556974227264 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556974227740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hamming_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hamming_decoder-sample " "Found design unit 1: hamming_decoder-sample" {  } { { "hamming_decoder.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556974228205 ""} { "Info" "ISGN_ENTITY_NAME" "1 hamming_decoder " "Found entity 1: hamming_decoder" {  } { { "hamming_decoder.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556974228205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556974228205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_decoder_syn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hamming_decoder_syn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hamming_decoder_syn-dataflow " "Found design unit 1: hamming_decoder_syn-dataflow" {  } { { "hamming_decoder_syn.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder_syn.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556974228209 ""} { "Info" "ISGN_ENTITY_NAME" "1 hamming_decoder_syn " "Found entity 1: hamming_decoder_syn" {  } { { "hamming_decoder_syn.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder_syn.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556974228209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556974228209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_decoder_error.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hamming_decoder_error.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hamming_decoder_error-dataflow " "Found design unit 1: hamming_decoder_error-dataflow" {  } { { "hamming_decoder_error.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder_error.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556974228213 ""} { "Info" "ISGN_ENTITY_NAME" "1 hamming_decoder_error " "Found entity 1: hamming_decoder_error" {  } { { "hamming_decoder_error.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder_error.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556974228213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556974228213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hamming_decoder " "Elaborating entity \"hamming_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556974228247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hamming_decoder_syn hamming_decoder_syn:ai_synput " "Elaborating entity \"hamming_decoder_syn\" for hierarchy \"hamming_decoder_syn:ai_synput\"" {  } { { "hamming_decoder.vhd" "ai_synput" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556974228254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hamming_decoder_error hamming_decoder_error:syn_errorput " "Elaborating entity \"hamming_decoder_error\" for hierarchy \"hamming_decoder_error:syn_errorput\"" {  } { { "hamming_decoder.vhd" "syn_errorput" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556974228257 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error\[0\] hamming_decoder_error.vhd(13) " "Inferred latch for \"error\[0\]\" at hamming_decoder_error.vhd(13)" {  } { { "hamming_decoder_error.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder_error.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556974228264 "|hamming_decoder|hamming_decoder_error:syn_errorput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error\[1\] hamming_decoder_error.vhd(13) " "Inferred latch for \"error\[1\]\" at hamming_decoder_error.vhd(13)" {  } { { "hamming_decoder_error.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder_error.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556974228264 "|hamming_decoder|hamming_decoder_error:syn_errorput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error\[2\] hamming_decoder_error.vhd(13) " "Inferred latch for \"error\[2\]\" at hamming_decoder_error.vhd(13)" {  } { { "hamming_decoder_error.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder_error.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556974228264 "|hamming_decoder|hamming_decoder_error:syn_errorput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error\[3\] hamming_decoder_error.vhd(13) " "Inferred latch for \"error\[3\]\" at hamming_decoder_error.vhd(13)" {  } { { "hamming_decoder_error.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder_error.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556974228264 "|hamming_decoder|hamming_decoder_error:syn_errorput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error\[4\] hamming_decoder_error.vhd(13) " "Inferred latch for \"error\[4\]\" at hamming_decoder_error.vhd(13)" {  } { { "hamming_decoder_error.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder_error.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556974228264 "|hamming_decoder|hamming_decoder_error:syn_errorput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error\[5\] hamming_decoder_error.vhd(13) " "Inferred latch for \"error\[5\]\" at hamming_decoder_error.vhd(13)" {  } { { "hamming_decoder_error.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder_error.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556974228264 "|hamming_decoder|hamming_decoder_error:syn_errorput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error\[6\] hamming_decoder_error.vhd(13) " "Inferred latch for \"error\[6\]\" at hamming_decoder_error.vhd(13)" {  } { { "hamming_decoder_error.vhd" "" { Text "D:/VHDL/4_19_ex027_hamming_decoder/hamming_decoder_sw/hamming_decoder_error.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556974228265 "|hamming_decoder|hamming_decoder_error:syn_errorput"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556974228459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 21:50:28 2019 " "Processing ended: Sat May 04 21:50:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556974228459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556974228459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556974228459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556974228459 ""}
