|contador_programa
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
clk => pc[16]~reg0.CLK
clk => pc[17]~reg0.CLK
clk => pc[18]~reg0.CLK
clk => pc[19]~reg0.CLK
clk => pc[20]~reg0.CLK
clk => pc[21]~reg0.CLK
clk => pc[22]~reg0.CLK
clk => pc[23]~reg0.CLK
clk => pc[24]~reg0.CLK
clk => pc[25]~reg0.CLK
clk => pc[26]~reg0.CLK
clk => pc[27]~reg0.CLK
clk => pc[28]~reg0.CLK
clk => pc[29]~reg0.CLK
clk => pc[30]~reg0.CLK
clk => pc[31]~reg0.CLK
rst => pc[0]~reg0.ACLR
rst => pc[1]~reg0.ACLR
rst => pc[2]~reg0.ACLR
rst => pc[3]~reg0.ACLR
rst => pc[4]~reg0.ACLR
rst => pc[5]~reg0.ACLR
rst => pc[6]~reg0.ACLR
rst => pc[7]~reg0.ACLR
rst => pc[8]~reg0.ACLR
rst => pc[9]~reg0.ACLR
rst => pc[10]~reg0.ACLR
rst => pc[11]~reg0.ACLR
rst => pc[12]~reg0.ACLR
rst => pc[13]~reg0.ACLR
rst => pc[14]~reg0.ACLR
rst => pc[15]~reg0.ACLR
rst => pc[16]~reg0.ACLR
rst => pc[17]~reg0.ACLR
rst => pc[18]~reg0.ACLR
rst => pc[19]~reg0.ACLR
rst => pc[20]~reg0.ACLR
rst => pc[21]~reg0.ACLR
rst => pc[22]~reg0.ACLR
rst => pc[23]~reg0.ACLR
rst => pc[24]~reg0.ACLR
rst => pc[25]~reg0.ACLR
rst => pc[26]~reg0.ACLR
rst => pc[27]~reg0.ACLR
rst => pc[28]~reg0.ACLR
rst => pc[29]~reg0.ACLR
rst => pc[30]~reg0.ACLR
rst => pc[31]~reg0.ACLR
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_control[0] => Mux0.IN3
pc_control[0] => Mux1.IN3
pc_control[0] => Mux2.IN3
pc_control[0] => Mux3.IN3
pc_control[0] => Mux4.IN3
pc_control[0] => Mux5.IN3
pc_control[0] => Mux6.IN3
pc_control[0] => Mux7.IN3
pc_control[0] => Mux8.IN3
pc_control[0] => Mux9.IN3
pc_control[0] => Mux10.IN3
pc_control[0] => Mux11.IN3
pc_control[0] => Mux12.IN3
pc_control[0] => Mux13.IN3
pc_control[0] => Mux14.IN3
pc_control[0] => Mux15.IN3
pc_control[0] => Mux16.IN3
pc_control[0] => Mux17.IN3
pc_control[0] => Mux18.IN3
pc_control[0] => Mux19.IN3
pc_control[0] => Mux20.IN3
pc_control[0] => Mux21.IN3
pc_control[0] => Mux22.IN3
pc_control[0] => Mux23.IN3
pc_control[0] => Mux24.IN3
pc_control[0] => Mux25.IN3
pc_control[0] => Mux26.IN3
pc_control[0] => Mux27.IN3
pc_control[0] => Mux28.IN3
pc_control[0] => Mux29.IN3
pc_control[0] => Mux30.IN3
pc_control[0] => Mux31.IN3
pc_control[1] => Mux0.IN2
pc_control[1] => Mux1.IN2
pc_control[1] => Mux2.IN2
pc_control[1] => Mux3.IN2
pc_control[1] => Mux4.IN2
pc_control[1] => Mux5.IN2
pc_control[1] => Mux6.IN2
pc_control[1] => Mux7.IN2
pc_control[1] => Mux8.IN2
pc_control[1] => Mux9.IN2
pc_control[1] => Mux10.IN2
pc_control[1] => Mux11.IN2
pc_control[1] => Mux12.IN2
pc_control[1] => Mux13.IN2
pc_control[1] => Mux14.IN2
pc_control[1] => Mux15.IN2
pc_control[1] => Mux16.IN2
pc_control[1] => Mux17.IN2
pc_control[1] => Mux18.IN2
pc_control[1] => Mux19.IN2
pc_control[1] => Mux20.IN2
pc_control[1] => Mux21.IN2
pc_control[1] => Mux22.IN2
pc_control[1] => Mux23.IN2
pc_control[1] => Mux24.IN2
pc_control[1] => Mux25.IN2
pc_control[1] => Mux26.IN2
pc_control[1] => Mux27.IN2
pc_control[1] => Mux28.IN2
pc_control[1] => Mux29.IN2
pc_control[1] => Mux30.IN2
pc_control[1] => Mux31.IN2
pc_control[2] => Mux0.IN1
pc_control[2] => Mux1.IN1
pc_control[2] => Mux2.IN1
pc_control[2] => Mux3.IN1
pc_control[2] => Mux4.IN1
pc_control[2] => Mux5.IN1
pc_control[2] => Mux6.IN1
pc_control[2] => Mux7.IN1
pc_control[2] => Mux8.IN1
pc_control[2] => Mux9.IN1
pc_control[2] => Mux10.IN1
pc_control[2] => Mux11.IN1
pc_control[2] => Mux12.IN1
pc_control[2] => Mux13.IN1
pc_control[2] => Mux14.IN1
pc_control[2] => Mux15.IN1
pc_control[2] => Mux16.IN1
pc_control[2] => Mux17.IN1
pc_control[2] => Mux18.IN1
pc_control[2] => Mux19.IN1
pc_control[2] => Mux20.IN1
pc_control[2] => Mux21.IN1
pc_control[2] => Mux22.IN1
pc_control[2] => Mux23.IN1
pc_control[2] => Mux24.IN1
pc_control[2] => Mux25.IN1
pc_control[2] => Mux26.IN1
pc_control[2] => Mux27.IN1
pc_control[2] => Mux28.IN1
pc_control[2] => Mux29.IN1
pc_control[2] => Mux30.IN1
pc_control[2] => Mux31.IN1
jump_address[0] => Mux29.IN4
jump_address[1] => Mux28.IN4
jump_address[2] => Mux27.IN4
jump_address[3] => Mux26.IN4
jump_address[4] => Mux25.IN4
jump_address[5] => Mux24.IN4
jump_address[6] => Mux23.IN4
jump_address[7] => Mux22.IN4
jump_address[8] => Mux21.IN4
jump_address[9] => Mux20.IN4
jump_address[10] => Mux19.IN4
jump_address[11] => Mux18.IN4
jump_address[12] => Mux17.IN4
jump_address[13] => Mux16.IN4
jump_address[14] => Mux15.IN4
jump_address[15] => Mux14.IN4
jump_address[16] => Mux13.IN4
jump_address[17] => Mux12.IN4
jump_address[18] => Mux11.IN4
jump_address[19] => Mux10.IN4
jump_address[20] => Mux9.IN4
jump_address[21] => Mux8.IN4
jump_address[22] => Mux7.IN4
jump_address[23] => Mux6.IN4
jump_address[24] => Mux5.IN4
jump_address[25] => Mux4.IN4
branch_offset[0] => Add1.IN30
branch_offset[1] => Add1.IN29
branch_offset[2] => Add1.IN28
branch_offset[3] => Add1.IN27
branch_offset[4] => Add1.IN26
branch_offset[5] => Add1.IN25
branch_offset[6] => Add1.IN24
branch_offset[7] => Add1.IN23
branch_offset[8] => Add1.IN22
branch_offset[9] => Add1.IN21
branch_offset[10] => Add1.IN20
branch_offset[11] => Add1.IN19
branch_offset[12] => Add1.IN18
branch_offset[13] => Add1.IN17
branch_offset[14] => Add1.IN16
branch_offset[15] => Add1.IN1
branch_offset[15] => Add1.IN2
branch_offset[15] => Add1.IN3
branch_offset[15] => Add1.IN4
branch_offset[15] => Add1.IN5
branch_offset[15] => Add1.IN6
branch_offset[15] => Add1.IN7
branch_offset[15] => Add1.IN8
branch_offset[15] => Add1.IN9
branch_offset[15] => Add1.IN10
branch_offset[15] => Add1.IN11
branch_offset[15] => Add1.IN12
branch_offset[15] => Add1.IN13
branch_offset[15] => Add1.IN14
branch_offset[15] => Add1.IN15
reg_address[0] => Mux31.IN4
reg_address[1] => Mux30.IN4
reg_address[2] => Mux29.IN5
reg_address[3] => Mux28.IN5
reg_address[4] => Mux27.IN5
reg_address[5] => Mux26.IN5
reg_address[6] => Mux25.IN5
reg_address[7] => Mux24.IN5
reg_address[8] => Mux23.IN5
reg_address[9] => Mux22.IN5
reg_address[10] => Mux21.IN5
reg_address[11] => Mux20.IN5
reg_address[12] => Mux19.IN5
reg_address[13] => Mux18.IN5
reg_address[14] => Mux17.IN5
reg_address[15] => Mux16.IN5
reg_address[16] => Mux15.IN5
reg_address[17] => Mux14.IN5
reg_address[18] => Mux13.IN5
reg_address[19] => Mux12.IN5
reg_address[20] => Mux11.IN5
reg_address[21] => Mux10.IN5
reg_address[22] => Mux9.IN5
reg_address[23] => Mux8.IN5
reg_address[24] => Mux7.IN5
reg_address[25] => Mux6.IN5
reg_address[26] => Mux5.IN5
reg_address[27] => Mux4.IN5
reg_address[28] => Mux3.IN4
reg_address[29] => Mux2.IN4
reg_address[30] => Mux1.IN4
reg_address[31] => Mux0.IN4


