arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
7series_BRAM_DSP_carry.xml	stereovision3.v	common	3.82	vpr	74.09 MiB		-1	-1	0.22	31628	4	0.07	-1	-1	35776	-1	-1	-1	11	0	-1	success	v8.0.0-14124-g5725a225d	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-5.15.0-119-generic x86_64	2025-10-09T09:04:20	goeders10	/home/chem3000/GitClones/vtr_pulls/vtr_ccl/vtr-verilog-to-routing/vtr_flow/tasks	75864	11	2	305	285	2	111	34	7	7	49	CLB	auto	34.8 MiB	1.51	540.712	424	584	93	389	102	74.1 MiB	0.01	0.00	3.28585	3.2897	-182.249	-3.2897	3.21493	0.12	0.000279618	0.000250801	0.00524824	0.00486604	-1	-1	-1	-1	44	571	17	1.34735e+06	1.13177e+06	177202.	3616.36	1.29	0.0832215	0.0712857	6848	92556	-1	426	8	252	839	111127	49869	3.46476	3.12023	-219.956	-3.46476	-2.342	-0.04	257836.	5261.96	0.03	0.02	0.05	-1	-1	0.03	0.0108628	0.0101501	
7series_BRAM_DSP_carry.xml	diffeq2.v	common	49.95	vpr	119.88 MiB		-1	-1	0.14	33104	5	0.08	-1	-1	38164	-1	-1	-1	66	0	-1	success	v8.0.0-14124-g5725a225d	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-5.15.0-119-generic x86_64	2025-10-09T09:04:20	goeders10	/home/chem3000/GitClones/vtr_pulls/vtr_ccl/vtr-verilog-to-routing/vtr_flow/tasks	245520	66	96	1817	1078	1	1146	337	26	26	676	DSP	auto	42.3 MiB	2.63	20173	9674	89409	23988	58684	6737	118.6 MiB	0.87	0.01	22.2237	19.8977	-1060.81	-19.8977	19.8977	3.42	0.00131729	0.00122751	0.109971	0.102313	-1	-1	-1	-1	68	12670	49	3.53732e+07	1.31946e+07	5.24855e+06	7764.12	34.52	0.723609	0.66052	131170	3079406	-1	11823	14	5719	9575	3216984	800670	21.5154	21.5154	-1313	-21.5154	-1.7	-0.034	6.96973e+06	10310.3	1.92	0.42	1.67	-1	-1	1.92	0.0555499	0.0519533	
