#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov 16 13:16:06 2022
# Process ID: 18412
# Current directory: C:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.runs/impl_1
# Command line: vivado.exe -log KentStian_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KentStian_wrapper.tcl -notrace
# Log file: C:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.runs/impl_1/KentStian_wrapper.vdi
# Journal file: C:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.runs/impl_1\vivado.jou
# Running On: LAPTOP-USRGHIN7, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16829 MB
#-----------------------------------------------------------
source KentStian_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1039.465 ; gain = 155.887
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top KentStian_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.gen/sources_1/bd/KentStian/ip/KentStian_fir_0_0/KentStian_fir_0_0.dcp' for cell 'KentStian_i/fir_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.gen/sources_1/bd/KentStian/ip/KentStian_processing_system7_0_0/KentStian_processing_system7_0_0.dcp' for cell 'KentStian_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.gen/sources_1/bd/KentStian/ip/KentStian_rst_ps7_0_100M_0/KentStian_rst_ps7_0_100M_0.dcp' for cell 'KentStian_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.gen/sources_1/bd/KentStian/ip/KentStian_auto_pc_0/KentStian_auto_pc_0.dcp' for cell 'KentStian_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1490.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.gen/sources_1/bd/KentStian/ip/KentStian_processing_system7_0_0/KentStian_processing_system7_0_0.xdc] for cell 'KentStian_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.gen/sources_1/bd/KentStian/ip/KentStian_processing_system7_0_0/KentStian_processing_system7_0_0.xdc] for cell 'KentStian_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.gen/sources_1/bd/KentStian/ip/KentStian_rst_ps7_0_100M_0/KentStian_rst_ps7_0_100M_0_board.xdc] for cell 'KentStian_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.gen/sources_1/bd/KentStian/ip/KentStian_rst_ps7_0_100M_0/KentStian_rst_ps7_0_100M_0_board.xdc] for cell 'KentStian_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.gen/sources_1/bd/KentStian/ip/KentStian_rst_ps7_0_100M_0/KentStian_rst_ps7_0_100M_0.xdc] for cell 'KentStian_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.gen/sources_1/bd/KentStian/ip/KentStian_rst_ps7_0_100M_0/KentStian_rst_ps7_0_100M_0.xdc] for cell 'KentStian_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1629.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1629.988 ; gain = 541.934
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1655.035 ; gain = 25.047

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14481fc23

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.641 ; gain = 484.605

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: edac54f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.568 . Memory (MB): peak = 2482.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 31 cells and removed 58 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bdb5fd8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.764 . Memory (MB): peak = 2482.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 47 cells and removed 267 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11d1aba95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2482.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 260 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11d1aba95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2482.949 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11d1aba95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2482.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: deb9bf70

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2482.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              31  |              58  |                                              0  |
|  Constant propagation         |              47  |             267  |                                              0  |
|  Sweep                        |               0  |             260  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2482.949 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14e0777fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.949 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14e0777fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2482.949 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14e0777fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2482.949 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2482.949 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14e0777fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2482.949 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.949 ; gain = 852.961
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 2482.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.runs/impl_1/KentStian_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file KentStian_wrapper_drc_opted.rpt -pb KentStian_wrapper_drc_opted.pb -rpx KentStian_wrapper_drc_opted.rpx
Command: report_drc -file KentStian_wrapper_drc_opted.rpt -pb KentStian_wrapper_drc_opted.pb -rpx KentStian_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.runs/impl_1/KentStian_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2482.949 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2482.949 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c136d863

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2482.949 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14f84fb0a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21499911c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21499911c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.949 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 21499911c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d97349da

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2291b81ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2291b81ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ed7df4b9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 149 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 71 nets or LUTs. Breaked 0 LUT, combined 71 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2482.949 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             71  |                    71  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             71  |                    71  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c0c1de74

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2482.949 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 12dfb25f7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2482.949 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12dfb25f7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 190b5fdfd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: dcad0645

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11c21d0e3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 147fc06c6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cf5e7471

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 220d9d31c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2047f9547

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2482.949 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2047f9547

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2482.949 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20340837d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.926 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bdb95f91

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.286 . Memory (MB): peak = 2486.066 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 214ea1910

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 2486.066 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 20340837d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.066 ; gain = 3.117

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.926. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 232804a9e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.066 ; gain = 3.117

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.066 ; gain = 3.117
Phase 4.1 Post Commit Optimization | Checksum: 232804a9e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.066 ; gain = 3.117

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 232804a9e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.066 ; gain = 3.117

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 232804a9e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.066 ; gain = 3.117
Phase 4.3 Placer Reporting | Checksum: 232804a9e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.066 ; gain = 3.117

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2486.066 ; gain = 0.000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.066 ; gain = 3.117
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bb46d291

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.066 ; gain = 3.117
Ending Placer Task | Checksum: 110e0016c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2486.066 ; gain = 3.117
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2486.066 ; gain = 3.117
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.967 . Memory (MB): peak = 2495.066 ; gain = 9.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.runs/impl_1/KentStian_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file KentStian_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 2495.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file KentStian_wrapper_utilization_placed.rpt -pb KentStian_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file KentStian_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2495.066 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2495.066 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.829 . Memory (MB): peak = 2514.227 ; gain = 19.160
INFO: [Common 17-1381] The checkpoint 'C:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.runs/impl_1/KentStian_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d257c383 ConstDB: 0 ShapeSum: 3e883de9 RouteDB: 0
Post Restoration Checksum: NetGraph: 7c2b6b0d NumContArr: 5601b819 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: d22d2326

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2538.098 ; gain = 23.695

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d22d2326

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2544.164 ; gain = 29.762

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d22d2326

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2544.164 ; gain = 29.762
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1432f5665

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2549.336 ; gain = 34.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.883  | TNS=0.000  | WHS=-0.145 | THS=-25.262|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2438
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2438
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13e37068b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2563.742 ; gain = 49.340

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13e37068b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2563.742 ; gain = 49.340
Phase 3 Initial Routing | Checksum: 1d405da33

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2563.742 ; gain = 49.340

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.616  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 237265d53

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.742 ; gain = 49.340

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.616  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23ce11f25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.742 ; gain = 49.340
Phase 4 Rip-up And Reroute | Checksum: 23ce11f25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.742 ; gain = 49.340

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 23ce11f25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.742 ; gain = 49.340

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23ce11f25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.742 ; gain = 49.340
Phase 5 Delay and Skew Optimization | Checksum: 23ce11f25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.742 ; gain = 49.340

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 217d0f3d2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.742 ; gain = 49.340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.731  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a42a8f08

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.742 ; gain = 49.340
Phase 6 Post Hold Fix | Checksum: 2a42a8f08

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.742 ; gain = 49.340

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.722691 %
  Global Horizontal Routing Utilization  = 0.977941 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1da41c662

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.742 ; gain = 49.340

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1da41c662

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.742 ; gain = 49.340

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16ccd3ae8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.742 ; gain = 49.340

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.731  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16ccd3ae8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2563.742 ; gain = 49.340
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2563.742 ; gain = 49.340

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2563.742 ; gain = 49.516
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.619 . Memory (MB): peak = 2584.195 ; gain = 20.453
INFO: [Common 17-1381] The checkpoint 'C:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.runs/impl_1/KentStian_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file KentStian_wrapper_drc_routed.rpt -pb KentStian_wrapper_drc_routed.pb -rpx KentStian_wrapper_drc_routed.rpx
Command: report_drc -file KentStian_wrapper_drc_routed.rpt -pb KentStian_wrapper_drc_routed.pb -rpx KentStian_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.runs/impl_1/KentStian_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2589.387 ; gain = 5.191
INFO: [runtcl-4] Executing : report_methodology -file KentStian_wrapper_methodology_drc_routed.rpt -pb KentStian_wrapper_methodology_drc_routed.pb -rpx KentStian_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file KentStian_wrapper_methodology_drc_routed.rpt -pb KentStian_wrapper_methodology_drc_routed.pb -rpx KentStian_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/hevos/Documents/CS4110/Vivado/LW3/KentStian/KentStian.runs/impl_1/KentStian_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file KentStian_wrapper_power_routed.rpt -pb KentStian_wrapper_power_summary_routed.pb -rpx KentStian_wrapper_power_routed.rpx
Command: report_power -file KentStian_wrapper_power_routed.rpt -pb KentStian_wrapper_power_summary_routed.pb -rpx KentStian_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file KentStian_wrapper_route_status.rpt -pb KentStian_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file KentStian_wrapper_timing_summary_routed.rpt -pb KentStian_wrapper_timing_summary_routed.pb -rpx KentStian_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file KentStian_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file KentStian_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file KentStian_wrapper_bus_skew_routed.rpt -pb KentStian_wrapper_bus_skew_routed.pb -rpx KentStian_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force KentStian_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: KentStian_i/fir_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U6/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: KentStian_i/fir_0/U0/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./KentStian_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 3016.371 ; gain = 417.984
INFO: [Common 17-206] Exiting Vivado at Wed Nov 16 13:19:15 2022...
