Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Thu Apr 10 22:23:44 2014
| Host         : RENE running 64-bit major release  (build 7600)
| Command      : report_timing_summary -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb
| Design       : System_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 13 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 13 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 8 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.307        0.000                      0                 4431        0.018        0.000                      0                 4431        4.020        0.000                       0                  2412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.307        0.000                      0                 4431        0.018        0.000                      0                 4431        4.020        0.000                       0                  2412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 4.345ns (50.626%)  route 4.238ns (49.374%))
  Logic Levels:           11  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 14.005 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/U0/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    System_i/processing_system7_0/U0/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.881 r  System_i/processing_system7_0/U0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.639     4.520    System_i/matrix_ip_0/s_axi_aclk
    SLICE_X52Y96                                                      r  System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     4.976 r  System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/slv_reg1_reg[25]/Q
                         net (fo=17, routed)          0.966     5.942    System_i/matrix_ip_0/B[1]
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.066 r  System_i/matrix_ip_0/axi_rdata[3]_i_48/O
                         net (fo=1, routed)           0.612     6.678    System_i/matrix_ip_0/n_0_axi_rdata[3]_i_48
    SLICE_X53Y97         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.116 r  System_i/matrix_ip_0/axi_rdata_reg[3]_i_45/O[3]
                         net (fo=2, routed)           0.486     7.602    System_i/matrix_ip_0/n_4_axi_rdata_reg[3]_i_45
    SLICE_X52Y97         LUT3 (Prop_lut3_I0_O)        0.306     7.908 r  System_i/matrix_ip_0/axi_rdata[7]_i_109/O
                         net (fo=1, routed)           0.000     7.908    System_i/matrix_ip_0/n_0_axi_rdata[7]_i_109
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.488 r  System_i/matrix_ip_0/axi_rdata_reg[7]_i_90/O[2]
                         net (fo=1, routed)           0.692     9.180    System_i/matrix_ip_0/n_5_axi_rdata_reg[7]_i_90
    SLICE_X56Y98         LUT2 (Prop_lut2_I1_O)        0.302     9.482 r  System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_74/O
                         net (fo=1, routed)           0.000     9.482    System_i/matrix_ip_0/n_0_U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_74
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.906 r  System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_55/O[1]
                         net (fo=1, routed)           0.460    10.366    System_i/matrix_ip_0/n_6_U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_55
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.303    10.669 r  System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_39/O
                         net (fo=1, routed)           0.000    10.669    System_i/matrix_ip_0/n_0_U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_39
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.896 r  System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_21/O[1]
                         net (fo=1, routed)           0.604    11.500    System_i/matrix_ip_0/C[5]
    SLICE_X56Y100        LUT2 (Prop_lut2_I1_O)        0.303    11.803 r  System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_11/O
                         net (fo=1, routed)           0.000    11.803    System_i/matrix_ip_0/n_0_U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata[7]_i_11
    SLICE_X56Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.383 r  System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.418    12.801    System_i/matrix_ip_0/data3[6]
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.302    13.103 r  System_i/matrix_ip_0/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    13.103    System_i/matrix_ip_0/n_0_axi_rdata[6]_i_1
    SLICE_X59Y99         FDRE                                         r  System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/U0/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    12.376    System_i/processing_system7_0/U0/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.467 r  System_i/processing_system7_0/U0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.538    14.005    System_i/matrix_ip_0/s_axi_aclk
    SLICE_X59Y99                                                      r  System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.528    14.533    
                         clock uncertainty           -0.154    14.379    
    SLICE_X59Y99         FDRE (Setup_fdre_C_D)        0.031    14.410    System_i/matrix_ip_0/U0/matrix_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                  1.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 System_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.425%)  route 0.171ns (53.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/U0/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    System_i/processing_system7_0/U0/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.195 r  System_i/processing_system7_0/U0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.641     1.836    System_i/axi_bram_ctrl_0/s_axi_aclk
    SLICE_X32Y101                                                     r  System_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.148     1.984 r  System_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/Q
                         net (fo=1, routed)           0.171     2.155    System_i/axi_bram_ctrl_0_bram/dina[28]
    RAMB36_X2Y20         RAMB36E1                                     r  System_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/U0/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    System_i/processing_system7_0/U0/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.373 r  System_i/processing_system7_0/U0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.953     2.327    System_i/axi_bram_ctrl_0_bram/clka
    RAMB36_X2Y20                                                      r  System_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.433     1.894    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.243     2.137    System_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/processing_system7_0/U0/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X2Y21  System_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X42Y90  System_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X42Y90  System_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



