r0 int32[int16]
r1 int32[int16]
r2 int32[int16]
r3 int32[int16]
S+0 int32[int16]
S+4 int32[int16]
S+8 int32[int16]
S+12 int32[int16]
S+16 int32[int16]
S+20 int32[int16]
S+24 int32[int16]
S+28 int32[int16]
=>
r0 int32[int16]
