vendor_name = ModelSim
source_file = 1, C:/Users/USER/Desktop/VHDL_source/VHDL/and_gate/and_gate.vhd
source_file = 1, C:/Users/USER/Desktop/VHDL_source/VHDL/and_gate/and_gate.vwf
source_file = 1, C:/Users/USER/Desktop/VHDL_source/VHDL/and_gate/db/and_gate.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = and_gate
instance = comp, \A~I\, A, and_gate, 1
instance = comp, \B~I\, B, and_gate, 1
instance = comp, \Y~0\, Y~0, and_gate, 1
instance = comp, \Y~I\, Y, and_gate, 1
