vsim work.top_level

add wave -position insertpoint  \
sim:/top_level/TOP_CLK \
sim:/top_level/TOP_RESET \
sim:/top_level/TOP_START \
sim:/top_level/TOP_COORD_X \
sim:/top_level/TOP_COORD_Y \
sim:/top_level/TOP_CPMV_0 \
sim:/top_level/TOP_CPMV_1 \
sim:/top_level/TOP_INTEGER_SAMPLES \
sim:/top_level/TOP_OUT_GEN_MV_X_INTEGER \
sim:/top_level/TOP_OUT_GEN_MV_Y_INTEGER \
sim:/top_level/TOP_INTERP_OUT_0 \
sim:/top_level/TOP_INTERP_OUT_1 \
sim:/top_level/TOP_INTERP_OUT_2 \
sim:/top_level/TOP_INTERP_OUT_3 \
sim:/top_level/TOP_FLAG_INT_OUT \
sim:/top_level/TOP_DONE_ALL \
sim:/top_level/TB_TOP_OUT_REG_INPUT_LINE \
sim:/top_level/TB_TOP_STATE_NUM \
sim:/top_level/TB_TOP_MUX_SEL_FILTER_0 \
sim:/top_level/TB_TOP_MUX_SEL_FILTER_1 \
sim:/top_level/TB_TOP_MUX_SEL_FILTER_2 \
sim:/top_level/TB_TOP_MUX_SEL_FILTER_3 \
sim:/top_level/TB_TOP_OUT_GEN_MV_X \
sim:/top_level/TB_TOP_OUT_GEN_MV_Y \
sim:/top_level/TB_TOP_BUF_COL_0 \
sim:/top_level/TB_TOP_BUF_COL_1 \
sim:/top_level/TB_TOP_BUF_COL_2 \
sim:/top_level/TB_TOP_BUF_COL_3 \
sim:/top_level/TB_TOP_OUT_REG_COORD_X \
sim:/top_level/TB_TOP_OUT_REG_COORD_Y \
sim:/top_level/TB_TOP_OUT_REG_X \
sim:/top_level/TB_TOP_OUT_REG_Y \
sim:/top_level/TB_TOP_OUT_REG_CPMV_0 \
sim:/top_level/TB_TOP_OUT_REG_CPMV_1 \
sim:/top_level/TB_TOP_OUT_MUX_SEL_INTERP_LINE_IN \
sim:/top_level/TB_TOP_IN_ALL_FILTERS_0 \
sim:/top_level/TB_TOP_IN_ALL_FILTERS_1 \
sim:/top_level/TB_TOP_IN_ALL_FILTERS_2 \
sim:/top_level/TB_TOP_IN_ALL_FILTERS_3 \
sim:/top_level/TB_TOP_OUT_INTERP_0_0 \
sim:/top_level/TB_TOP_OUT_INTERP_0_1 \
sim:/top_level/TB_TOP_OUT_INTERP_0_2 \
sim:/top_level/TB_TOP_OUT_INTERP_0_3 \
sim:/top_level/TB_TOP_OUT_INTERP_0_4 \
sim:/top_level/TB_TOP_OUT_INTERP_0_5 \
sim:/top_level/TB_TOP_OUT_INTERP_0_6 \
sim:/top_level/TB_TOP_OUT_INTERP_0_7 \
sim:/top_level/TB_TOP_OUT_INTERP_0_8 \
sim:/top_level/TB_TOP_OUT_INTERP_0_9 \
sim:/top_level/TB_TOP_OUT_INTERP_0_10 \
sim:/top_level/TB_TOP_OUT_INTERP_0_11 \
sim:/top_level/TB_TOP_OUT_INTERP_0_12 \
sim:/top_level/TB_TOP_OUT_INTERP_0_13 \
sim:/top_level/TB_TOP_OUT_INTERP_0_14 \
sim:/top_level/TB_TOP_OUT_ADD_COUNTER \
sim:/top_level/TB_TOP_OUT_REG_COUNTER \
sim:/top_level/wi_rst_interp \
sim:/top_level/wi_rst_reg_counter \
sim:/top_level/wi_wr_reg_input_line \
sim:/top_level/wi_wr_reg_counter \
sim:/top_level/wi_wr_reg_int_out \
sim:/top_level/wi_wr_buffer \
sim:/top_level/wi_sel_buffer_in \
sim:/top_level/wi_sel_interp_in \
sim:/top_level/wi_sel_dimension \
sim:/top_level/wi_frac_MV_X \
sim:/top_level/wi_frac_MV_Y \
sim:/top_level/wi_loop_3 \
sim:/top_level/wi_loop_4 \
sim:/top_level/wi_loop_9 \
sim:/top_level/wi_loop_13 \
sim:/top_level/wm_rst_mv_gen \
sim:/top_level/wm_wr_regs_coords \
sim:/top_level/wm_wr_regs_cpmvs \
sim:/top_level/wm_wr_regs_gen_mvs \
sim:/top_level/wm_wr_reg_x \
sim:/top_level/wm_wr_reg_y \
sim:/top_level/wm_wr_reg_count_block \
sim:/top_level/wm_sel_x \
sim:/top_level/wm_sel_y \
sim:/top_level/wm_interp_x \
sim:/top_level/wm_interp_y \
sim:/top_level/wm_ctrl_x \
sim:/top_level/wm_ctrl_y