Classic Timing Analyzer report for ALU
Sun Nov 04 18:35:31 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+--------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From   ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.828 ns                         ; cin    ; DFF_cin   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.881 ns                         ; DFF_S3 ; output[3] ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.636 ns                         ; a[0]   ; DFF_A0    ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 119.67 MHz ( period = 8.356 ns ) ; DFF_B2 ; DFF_S2    ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;        ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                       ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 119.67 MHz ( period = 8.356 ns ) ; DFF_B2   ; DFF_S2   ; clock      ; clock    ; None                        ; None                      ; 3.939 ns                ;
; N/A   ; 125.69 MHz ( period = 7.956 ns ) ; DFF_sel1 ; DFF_S0   ; clock      ; clock    ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 126.42 MHz ( period = 7.910 ns ) ; DFF_sel0 ; DFF_S2   ; clock      ; clock    ; None                        ; None                      ; 3.716 ns                ;
; N/A   ; 139.39 MHz ( period = 7.174 ns ) ; DFF_sel0 ; DFF_S0   ; clock      ; clock    ; None                        ; None                      ; 3.348 ns                ;
; N/A   ; 145.56 MHz ( period = 6.870 ns ) ; DFF_A2   ; DFF_S2   ; clock      ; clock    ; None                        ; None                      ; 3.196 ns                ;
; N/A   ; 146.46 MHz ( period = 6.828 ns ) ; DFF_sel1 ; DFF_S3   ; clock      ; clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 146.46 MHz ( period = 6.828 ns ) ; DFF_sel1 ; DFF_cout ; clock      ; clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 152.77 MHz ( period = 6.546 ns ) ; DFF_sel1 ; DFF_S2   ; clock      ; clock    ; None                        ; None                      ; 3.034 ns                ;
; N/A   ; 155.28 MHz ( period = 6.440 ns ) ; DFF_A0   ; DFF_S3   ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A   ; 155.28 MHz ( period = 6.440 ns ) ; DFF_A0   ; DFF_cout ; clock      ; clock    ; None                        ; None                      ; 2.981 ns                ;
; N/A   ; 155.81 MHz ( period = 6.418 ns ) ; DFF_B0   ; DFF_S3   ; clock      ; clock    ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 155.81 MHz ( period = 6.418 ns ) ; DFF_B0   ; DFF_cout ; clock      ; clock    ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 161.34 MHz ( period = 6.198 ns ) ; DFF_sel0 ; DFF_S3   ; clock      ; clock    ; None                        ; None                      ; 2.860 ns                ;
; N/A   ; 161.34 MHz ( period = 6.198 ns ) ; DFF_sel0 ; DFF_cout ; clock      ; clock    ; None                        ; None                      ; 2.860 ns                ;
; N/A   ; 161.60 MHz ( period = 6.188 ns ) ; DFF_B1   ; DFF_S3   ; clock      ; clock    ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 161.60 MHz ( period = 6.188 ns ) ; DFF_B1   ; DFF_cout ; clock      ; clock    ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 162.39 MHz ( period = 6.158 ns ) ; DFF_A0   ; DFF_S2   ; clock      ; clock    ; None                        ; None                      ; 2.840 ns                ;
; N/A   ; 162.50 MHz ( period = 6.154 ns ) ; DFF_sel1 ; DFF_S1   ; clock      ; clock    ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 162.97 MHz ( period = 6.136 ns ) ; DFF_B0   ; DFF_S2   ; clock      ; clock    ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 169.32 MHz ( period = 5.906 ns ) ; DFF_B1   ; DFF_S2   ; clock      ; clock    ; None                        ; None                      ; 2.713 ns                ;
; N/A   ; 173.43 MHz ( period = 5.766 ns ) ; DFF_A0   ; DFF_S1   ; clock      ; clock    ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; 174.09 MHz ( period = 5.744 ns ) ; DFF_B0   ; DFF_S1   ; clock      ; clock    ; None                        ; None                      ; 2.633 ns                ;
; N/A   ; 175.87 MHz ( period = 5.686 ns ) ; DFF_B2   ; DFF_S3   ; clock      ; clock    ; None                        ; None                      ; 2.604 ns                ;
; N/A   ; 175.87 MHz ( period = 5.686 ns ) ; DFF_B2   ; DFF_cout ; clock      ; clock    ; None                        ; None                      ; 2.604 ns                ;
; N/A   ; 181.03 MHz ( period = 5.524 ns ) ; DFF_sel0 ; DFF_S1   ; clock      ; clock    ; None                        ; None                      ; 2.523 ns                ;
; N/A   ; 181.36 MHz ( period = 5.514 ns ) ; DFF_B1   ; DFF_S1   ; clock      ; clock    ; None                        ; None                      ; 2.517 ns                ;
; N/A   ; 182.08 MHz ( period = 5.492 ns ) ; DFF_A0   ; DFF_S0   ; clock      ; clock    ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; 182.75 MHz ( period = 5.472 ns ) ; DFF_B0   ; DFF_S0   ; clock      ; clock    ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; 183.35 MHz ( period = 5.454 ns ) ; DFF_cin  ; DFF_S3   ; clock      ; clock    ; None                        ; None                      ; 2.488 ns                ;
; N/A   ; 183.35 MHz ( period = 5.454 ns ) ; DFF_cin  ; DFF_cout ; clock      ; clock    ; None                        ; None                      ; 2.488 ns                ;
; N/A   ; 193.35 MHz ( period = 5.172 ns ) ; DFF_cin  ; DFF_S2   ; clock      ; clock    ; None                        ; None                      ; 2.347 ns                ;
; N/A   ; 200.64 MHz ( period = 4.984 ns ) ; DFF_A2   ; DFF_S3   ; clock      ; clock    ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; 200.64 MHz ( period = 4.984 ns ) ; DFF_A2   ; DFF_cout ; clock      ; clock    ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; 209.21 MHz ( period = 4.780 ns ) ; DFF_cin  ; DFF_S1   ; clock      ; clock    ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; 212.86 MHz ( period = 4.698 ns ) ; DFF_A1   ; DFF_S1   ; clock      ; clock    ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; 225.02 MHz ( period = 4.444 ns ) ; DFF_B3   ; DFF_S3   ; clock      ; clock    ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; 225.84 MHz ( period = 4.428 ns ) ; DFF_B3   ; DFF_cout ; clock      ; clock    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 244.74 MHz ( period = 4.086 ns ) ; DFF_A3   ; DFF_S3   ; clock      ; clock    ; None                        ; None                      ; 1.804 ns                ;
; N/A   ; 297.80 MHz ( period = 3.358 ns ) ; DFF_cin  ; DFF_S0   ; clock      ; clock    ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; 299.58 MHz ( period = 3.338 ns ) ; DFF_A1   ; DFF_S3   ; clock      ; clock    ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; 299.58 MHz ( period = 3.338 ns ) ; DFF_A1   ; DFF_cout ; clock      ; clock    ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; 327.23 MHz ( period = 3.056 ns ) ; DFF_A1   ; DFF_S2   ; clock      ; clock    ; None                        ; None                      ; 1.289 ns                ;
; N/A   ; 339.90 MHz ( period = 2.942 ns ) ; DFF_A3   ; DFF_cout ; clock      ; clock    ; None                        ; None                      ; 1.232 ns                ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 4.828 ns   ; cin  ; DFF_cin  ; clock    ;
; N/A   ; None         ; 0.962 ns   ; s[0] ; DFF_sel0 ; clock    ;
; N/A   ; None         ; 0.736 ns   ; s[1] ; DFF_sel1 ; clock    ;
; N/A   ; None         ; 0.360 ns   ; b[3] ; DFF_B3   ; clock    ;
; N/A   ; None         ; 0.262 ns   ; a[3] ; DFF_A3   ; clock    ;
; N/A   ; None         ; 0.251 ns   ; b[1] ; DFF_B1   ; clock    ;
; N/A   ; None         ; 0.239 ns   ; b[0] ; DFF_B0   ; clock    ;
; N/A   ; None         ; 0.052 ns   ; b[2] ; DFF_B2   ; clock    ;
; N/A   ; None         ; -0.135 ns  ; a[1] ; DFF_A1   ; clock    ;
; N/A   ; None         ; -0.364 ns  ; a[2] ; DFF_A2   ; clock    ;
; N/A   ; None         ; -0.388 ns  ; a[0] ; DFF_A0   ; clock    ;
+-------+--------------+------------+------+----------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+----------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To        ; From Clock ;
+-------+--------------+------------+----------+-----------+------------+
; N/A   ; None         ; 7.881 ns   ; DFF_S3   ; output[3] ; clock      ;
; N/A   ; None         ; 7.530 ns   ; DFF_S2   ; output[2] ; clock      ;
; N/A   ; None         ; 7.489 ns   ; DFF_cout ; cout      ; clock      ;
; N/A   ; None         ; 7.161 ns   ; DFF_S0   ; output[0] ; clock      ;
; N/A   ; None         ; 7.116 ns   ; DFF_S1   ; output[1] ; clock      ;
+-------+--------------+------------+----------+-----------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; 0.636 ns  ; a[0] ; DFF_A0   ; clock    ;
; N/A           ; None        ; 0.612 ns  ; a[2] ; DFF_A2   ; clock    ;
; N/A           ; None        ; 0.383 ns  ; a[1] ; DFF_A1   ; clock    ;
; N/A           ; None        ; 0.196 ns  ; b[2] ; DFF_B2   ; clock    ;
; N/A           ; None        ; 0.009 ns  ; b[0] ; DFF_B0   ; clock    ;
; N/A           ; None        ; -0.003 ns ; b[1] ; DFF_B1   ; clock    ;
; N/A           ; None        ; -0.014 ns ; a[3] ; DFF_A3   ; clock    ;
; N/A           ; None        ; -0.112 ns ; b[3] ; DFF_B3   ; clock    ;
; N/A           ; None        ; -0.488 ns ; s[1] ; DFF_sel1 ; clock    ;
; N/A           ; None        ; -0.714 ns ; s[0] ; DFF_sel0 ; clock    ;
; N/A           ; None        ; -4.580 ns ; cin  ; DFF_cin  ; clock    ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 04 18:35:31 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 119.67 MHz between source register "DFF_B2" and destination register "DFF_S2" (period= 8.356 ns)
    Info: + Longest register to register delay is 3.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y11_N11; Fanout = 3; REG Node = 'DFF_B2'
        Info: 2: + IC(1.542 ns) + CELL(0.521 ns) = 2.063 ns; Loc. = LCCOMB_X48_Y11_N20; Fanout = 1; COMB Node = 'ripple_carry:ADDER|fulladd:stage2|s~0'
        Info: 3: + IC(1.458 ns) + CELL(0.322 ns) = 3.843 ns; Loc. = LCCOMB_X48_Y11_N28; Fanout = 1; COMB Node = 'mux2:MUX_2|output~1'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.939 ns; Loc. = LCFF_X48_Y11_N29; Fanout = 1; REG Node = 'DFF_S2'
        Info: Total cell delay = 0.939 ns ( 23.84 % )
        Info: Total interconnect delay = 3.000 ns ( 76.16 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.866 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.000 ns) + CELL(0.602 ns) = 2.866 ns; Loc. = LCFF_X48_Y11_N29; Fanout = 1; REG Node = 'DFF_S2'
            Info: Total cell delay = 1.628 ns ( 56.80 % )
            Info: Total interconnect delay = 1.238 ns ( 43.20 % )
        Info: - Longest clock path from clock "clock" to source register is 2.866 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.000 ns) + CELL(0.602 ns) = 2.866 ns; Loc. = LCFF_X47_Y11_N11; Fanout = 3; REG Node = 'DFF_B2'
            Info: Total cell delay = 1.628 ns ( 56.80 % )
            Info: Total interconnect delay = 1.238 ns ( 43.20 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "DFF_cin" (data pin = "cin", clock pin = "clock") is 4.828 ns
    Info: + Longest pin to register delay is 7.732 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; PIN Node = 'cin'
        Info: 2: + IC(5.468 ns) + CELL(0.177 ns) = 6.519 ns; Loc. = LCCOMB_X48_Y11_N26; Fanout = 1; COMB Node = 'DFF_cin~0'
        Info: 3: + IC(0.800 ns) + CELL(0.413 ns) = 7.732 ns; Loc. = LCFF_X48_Y11_N13; Fanout = 2; REG Node = 'DFF_cin'
        Info: Total cell delay = 1.464 ns ( 18.93 % )
        Info: Total interconnect delay = 6.268 ns ( 81.07 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.866 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.000 ns) + CELL(0.602 ns) = 2.866 ns; Loc. = LCFF_X48_Y11_N13; Fanout = 2; REG Node = 'DFF_cin'
        Info: Total cell delay = 1.628 ns ( 56.80 % )
        Info: Total interconnect delay = 1.238 ns ( 43.20 % )
Info: tco from clock "clock" to destination pin "output[3]" through register "DFF_S3" is 7.881 ns
    Info: + Longest clock path from clock "clock" to source register is 2.866 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.000 ns) + CELL(0.602 ns) = 2.866 ns; Loc. = LCFF_X48_Y11_N23; Fanout = 1; REG Node = 'DFF_S3'
        Info: Total cell delay = 1.628 ns ( 56.80 % )
        Info: Total interconnect delay = 1.238 ns ( 43.20 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.738 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y11_N23; Fanout = 1; REG Node = 'DFF_S3'
        Info: 2: + IC(1.888 ns) + CELL(2.850 ns) = 4.738 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'output[3]'
        Info: Total cell delay = 2.850 ns ( 60.15 % )
        Info: Total interconnect delay = 1.888 ns ( 39.85 % )
Info: th for register "DFF_A0" (data pin = "a[0]", clock pin = "clock") is 0.636 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.866 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.000 ns) + CELL(0.602 ns) = 2.866 ns; Loc. = LCFF_X48_Y11_N15; Fanout = 3; REG Node = 'DFF_A0'
        Info: Total cell delay = 1.628 ns ( 56.80 % )
        Info: Total interconnect delay = 1.238 ns ( 43.20 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.516 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 1; PIN Node = 'a[0]'
        Info: 2: + IC(1.077 ns) + CELL(0.413 ns) = 2.516 ns; Loc. = LCFF_X48_Y11_N15; Fanout = 3; REG Node = 'DFF_A0'
        Info: Total cell delay = 1.439 ns ( 57.19 % )
        Info: Total interconnect delay = 1.077 ns ( 42.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Sun Nov 04 18:35:31 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


