<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Aug 15 13:33:07 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 100.000000 -name clk6 [get_nets sampled_modebutton]
            15 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 95.780ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_959__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_959__i2  (to sampled_modebutton +)

   Delay:                   4.060ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      4.060ns data_path \statemachine/state_959__i1 to \statemachine/state_959__i2 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.780ns

 Path Details: \statemachine/state_959__i1 to \statemachine/state_959__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_959__i1 (from sampled_modebutton)
Route        14   e 1.865                                  SMstate[1]
LUT4        ---     0.493              A to Z              \statemachine/i2_2_lut_3_lut
Route         3   e 1.258                                  \statemachine/state_2__N_225
                  --------
                    4.060  (23.1% logic, 76.9% route), 2 logic levels.


Passed:  The following path meets requirements by 95.780ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_959__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_959__i1  (to sampled_modebutton +)

   Delay:                   4.060ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      4.060ns data_path \statemachine/state_959__i1 to \statemachine/state_959__i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.780ns

 Path Details: \statemachine/state_959__i1 to \statemachine/state_959__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_959__i1 (from sampled_modebutton)
Route        14   e 1.865                                  SMstate[1]
LUT4        ---     0.493              A to Z              \statemachine/i2_2_lut_3_lut
Route         3   e 1.258                                  \statemachine/state_2__N_225
                  --------
                    4.060  (23.1% logic, 76.9% route), 2 logic levels.


Passed:  The following path meets requirements by 95.780ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_959__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_959__i0  (to sampled_modebutton +)

   Delay:                   4.060ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      4.060ns data_path \statemachine/state_959__i1 to \statemachine/state_959__i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.780ns

 Path Details: \statemachine/state_959__i1 to \statemachine/state_959__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_959__i1 (from sampled_modebutton)
Route        14   e 1.865                                  SMstate[1]
LUT4        ---     0.493              A to Z              \statemachine/i2_2_lut_3_lut
Route         3   e 1.258                                  \statemachine/state_2__N_225
                  --------
                    4.060  (23.1% logic, 76.9% route), 2 logic levels.

Report: 4.220 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk5 [get_nets clk_debug_N]
            539 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 88.478ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/reg0_i0  (from clk_debug_N +)
   Destination:    FD1S3DX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/trig_cnt_967__i2  (to clk_debug_N +)

   Delay:                  11.362ns  (29.9% logic, 70.1% route), 7 logic levels.

 Constraint Details:

     11.362ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/reg0_i0 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/trig_cnt_967__i2 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 88.478ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/reg0_i0 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/trig_cnt_967__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/reg0_i0 (from clk_debug_N)
Route         2   e 1.198                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/reg0[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i11_3_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/trig_det
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i3_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/trigger_reg_N_980
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i417_2_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/n609
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i6794_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/n8386
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i7558_2_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/n9037
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i29_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/n8584
                  --------
                   11.362  (29.9% logic, 70.1% route), 7 logic levels.


Passed:  The following path meets requirements by 88.478ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3BX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/reg2[0]_56  (from clk_debug_N +)
   Destination:    FD1S3DX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/trig_cnt_967__i2  (to clk_debug_N +)

   Delay:                  11.362ns  (29.9% logic, 70.1% route), 7 logic levels.

 Constraint Details:

     11.362ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/reg2[0]_56 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/trig_cnt_967__i2 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 88.478ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/reg2[0]_56 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/trig_cnt_967__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/reg2[0]_56 (from clk_debug_N)
Route         2   e 1.198                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/reg2[0]
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i11_3_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/trig_det
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i3_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/trigger_reg_N_980
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i417_2_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/n609
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i6794_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/n8386
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i7558_2_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/n9037
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i29_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/n8584
                  --------
                   11.362  (29.9% logic, 70.1% route), 7 logic levels.


Passed:  The following path meets requirements by 88.532ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_N +)
   Destination:    FD1P3AX    SP             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i0  (to clk_debug_N +)

   Delay:                  11.183ns  (26.0% logic, 74.0% route), 6 logic levels.

 Constraint Details:

     11.183ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i0 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 88.532ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug_N)
Route         3   e 1.315                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i1_2_lut_rep_163
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9585
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i2_4_lut_adj_126
Route         5   e 1.405                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n23
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i2_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n60
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n8935
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i1_2_lut_2_lut_3_lut_3_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/clk[0]_N_keep_enable_70
                  --------
                   11.183  (26.0% logic, 74.0% route), 6 logic levels.

Report: 11.522 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk4 [get_nets \POPtimers/piecounter/trigger_N_156]
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/piecounter/count_i1  (from \POPtimers/piecounter/trigger_N_156 +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger_N_156 +)

   Delay:                   6.642ns  (61.4% logic, 38.6% route), 10 logic levels.

 Constraint Details:

      6.642ns data_path \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.198ns

 Path Details: \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i1 (from \POPtimers/piecounter/trigger_N_156)
Route         5   e 1.462                                  reveal_ist_61_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_941_1447_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8333
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_941_1447_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8334
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_941_1447_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8335
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_941_1447_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8336
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_941_1447_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8337
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_941_1447_add_1_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8338
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_941_1447_add_1_15
Route         1   e 0.020                                  \POPtimers/piecounter/n2839
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1557_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8286
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1557_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_140[15]
                  --------
                    6.642  (61.4% logic, 38.6% route), 10 logic levels.


Passed:  The following path meets requirements by 93.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/piecounter/count_i1  (from \POPtimers/piecounter/trigger_N_156 +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger_N_156 +)

   Delay:                   6.642ns  (61.4% logic, 38.6% route), 10 logic levels.

 Constraint Details:

      6.642ns data_path \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.198ns

 Path Details: \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i1 (from \POPtimers/piecounter/trigger_N_156)
Route         5   e 1.462                                  reveal_ist_61_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_941_1447_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8333
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_941_1447_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8334
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_941_1447_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8335
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_941_1447_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8336
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_941_1447_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n2843
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1557_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8284
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8285
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8286
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1557_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_140[15]
                  --------
                    6.642  (61.4% logic, 38.6% route), 10 logic levels.


Passed:  The following path meets requirements by 93.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/piecounter/count_i1  (from \POPtimers/piecounter/trigger_N_156 +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger_N_156 +)

   Delay:                   6.642ns  (61.4% logic, 38.6% route), 10 logic levels.

 Constraint Details:

      6.642ns data_path \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.198ns

 Path Details: \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i1 (from \POPtimers/piecounter/trigger_N_156)
Route         5   e 1.462                                  reveal_ist_61_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_941_1447_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8333
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_941_1447_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8334
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_941_1447_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8335
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_941_1447_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2844
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1557_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8283
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8284
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8285
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8286
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1557_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_140[15]
                  --------
                    6.642  (61.4% logic, 38.6% route), 10 logic levels.

Report: 6.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk3 [get_nets \POPtimers/samplecounter/trigger_N_192]
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.262ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/samplecounter/count_i1  (from \POPtimers/samplecounter/trigger_N_192 +)
   Destination:    FD1S3IX    D              \POPtimers/samplecounter/count_i15  (to \POPtimers/samplecounter/trigger_N_192 +)

   Delay:                   6.578ns  (62.0% logic, 38.0% route), 10 logic levels.

 Constraint Details:

      6.578ns data_path \POPtimers/samplecounter/count_i1 to \POPtimers/samplecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.262ns

 Path Details: \POPtimers/samplecounter/count_i1 to \POPtimers/samplecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/samplecounter/count_i1 (from \POPtimers/samplecounter/trigger_N_192)
Route         4   e 1.398                                  reveal_ist_29_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/samplecounter/add_945_1449_add_1_3
Route         1   e 0.020                                  \POPtimers/samplecounter/n8291
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_945_1449_add_1_5
Route         1   e 0.020                                  \POPtimers/samplecounter/n8292
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_945_1449_add_1_7
Route         1   e 0.020                                  \POPtimers/samplecounter/n8293
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_945_1449_add_1_9
Route         1   e 0.020                                  \POPtimers/samplecounter/n8294
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/samplecounter/add_945_1449_add_1_11
Route         1   e 0.020                                  \POPtimers/samplecounter/n2865
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/samplecounter/add_1558_9
Route         1   e 0.020                                  \POPtimers/samplecounter/n8277
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_1558_11
Route         1   e 0.020                                  \POPtimers/samplecounter/n8278
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_1558_13
Route         1   e 0.020                                  \POPtimers/samplecounter/n8279
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/samplecounter/add_1558_15
Route         1   e 0.941                                  \POPtimers/samplecounter/count_15__N_176[15]
                  --------
                    6.578  (62.0% logic, 38.0% route), 10 logic levels.


Passed:  The following path meets requirements by 93.262ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/samplecounter/count_i1  (from \POPtimers/samplecounter/trigger_N_192 +)
   Destination:    FD1S3IX    D              \POPtimers/samplecounter/count_i15  (to \POPtimers/samplecounter/trigger_N_192 +)

   Delay:                   6.578ns  (62.0% logic, 38.0% route), 10 logic levels.

 Constraint Details:

      6.578ns data_path \POPtimers/samplecounter/count_i1 to \POPtimers/samplecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.262ns

 Path Details: \POPtimers/samplecounter/count_i1 to \POPtimers/samplecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/samplecounter/count_i1 (from \POPtimers/samplecounter/trigger_N_192)
Route         4   e 1.398                                  reveal_ist_29_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/samplecounter/add_945_1449_add_1_3
Route         1   e 0.020                                  \POPtimers/samplecounter/n8291
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_945_1449_add_1_5
Route         1   e 0.020                                  \POPtimers/samplecounter/n8292
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/samplecounter/add_945_1449_add_1_7
Route         1   e 0.020                                  \POPtimers/samplecounter/n2868
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/samplecounter/add_1558_5
Route         1   e 0.020                                  \POPtimers/samplecounter/n8275
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_1558_7
Route         1   e 0.020                                  \POPtimers/samplecounter/n8276
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_1558_9
Route         1   e 0.020                                  \POPtimers/samplecounter/n8277
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_1558_11
Route         1   e 0.020                                  \POPtimers/samplecounter/n8278
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_1558_13
Route         1   e 0.020                                  \POPtimers/samplecounter/n8279
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/samplecounter/add_1558_15
Route         1   e 0.941                                  \POPtimers/samplecounter/count_15__N_176[15]
                  --------
                    6.578  (62.0% logic, 38.0% route), 10 logic levels.


Passed:  The following path meets requirements by 93.262ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/samplecounter/count_i1  (from \POPtimers/samplecounter/trigger_N_192 +)
   Destination:    FD1S3IX    D              \POPtimers/samplecounter/count_i15  (to \POPtimers/samplecounter/trigger_N_192 +)

   Delay:                   6.578ns  (62.0% logic, 38.0% route), 10 logic levels.

 Constraint Details:

      6.578ns data_path \POPtimers/samplecounter/count_i1 to \POPtimers/samplecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.262ns

 Path Details: \POPtimers/samplecounter/count_i1 to \POPtimers/samplecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/samplecounter/count_i1 (from \POPtimers/samplecounter/trigger_N_192)
Route         4   e 1.398                                  reveal_ist_29_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/samplecounter/add_945_1449_add_1_3
Route         1   e 0.020                                  \POPtimers/samplecounter/n8291
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_945_1449_add_1_5
Route         1   e 0.020                                  \POPtimers/samplecounter/n8292
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/samplecounter/add_945_1449_add_1_7
Route         1   e 0.020                                  \POPtimers/samplecounter/n2869
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/samplecounter/add_1558_5
Route         1   e 0.020                                  \POPtimers/samplecounter/n8275
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_1558_7
Route         1   e 0.020                                  \POPtimers/samplecounter/n8276
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_1558_9
Route         1   e 0.020                                  \POPtimers/samplecounter/n8277
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_1558_11
Route         1   e 0.020                                  \POPtimers/samplecounter/n8278
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/samplecounter/add_1558_13
Route         1   e 0.020                                  \POPtimers/samplecounter/n8279
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/samplecounter/add_1558_15
Route         1   e 0.941                                  \POPtimers/samplecounter/count_15__N_176[15]
                  --------
                    6.578  (62.0% logic, 38.0% route), 10 logic levels.

Report: 6.738 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk2 [get_nets \TinyFPGA_A2_reveal_coretop_instance/jtck[0]]
            854 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 82.083ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i17  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.757ns  (30.1% logic, 69.9% route), 12 logic levels.

 Constraint Details:

     17.757ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.083ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i17 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        41   e 2.111                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/addr[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i1_2_lut_rep_147
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9569
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_adj_151
Route        16   e 1.815                                  n6060
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4752_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n6061
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_549_i1_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_537
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4753
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_535
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_I_41_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_534
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7651_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9131
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7652
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_N_495
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4741_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_adj_139
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8463
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4750_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_15__N_399[0]
                  --------
                   17.757  (30.1% logic, 69.9% route), 12 logic levels.


Passed:  The following path meets requirements by 82.087ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i18  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.753ns  (30.1% logic, 69.9% route), 12 logic levels.

 Constraint Details:

     17.753ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i18 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.087ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i18 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i18 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        38   e 2.107                                  addr[1]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i1_2_lut_rep_147
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9569
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_adj_151
Route        16   e 1.815                                  n6060
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4752_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n6061
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_549_i1_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_537
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4753
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_535
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_I_41_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_534
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7651_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9131
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7652
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_N_495
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4741_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_adj_139
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8463
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4750_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_15__N_399[0]
                  --------
                   17.753  (30.1% logic, 69.9% route), 12 logic levels.


Passed:  The following path meets requirements by 82.714ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i25  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.126ns  (31.2% logic, 68.8% route), 12 logic levels.

 Constraint Details:

     17.126ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i25 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.714ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i25 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i25 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        18   e 1.879                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/addr[8]
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i2_2_lut_rep_130_3_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9552
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_adj_151
Route        16   e 1.815                                  n6060
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4752_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n6061
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_549_i1_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_537
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4753
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_535
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_I_41_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_534
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7651_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9131
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7652
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_N_495
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4741_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_adj_139
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8463
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4750_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_15__N_399[0]
                  --------
                   17.126  (31.2% logic, 68.8% route), 12 logic levels.

Report: 17.917 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk1 [get_nets clk_2M5]
            866 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 39.457ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_92  (to clk_2M5 +)

   Delay:                  10.383ns  (45.1% logic, 54.9% route), 14 logic levels.

 Constraint Details:

     10.383ns data_path \POPtimers/gatedcount_i0 to MW_output_92 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.457ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_92

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         7   e 1.559                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW4/sub_684_add_2_1
Route         1   e 0.020                                  \POPtimers/MW4/n8298
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_3
Route         1   e 0.020                                  \POPtimers/MW4/n8299
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_5
Route         1   e 0.020                                  \POPtimers/MW4/n8300
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_7
Route         1   e 0.020                                  \POPtimers/MW4/n8301
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_9
Route         1   e 0.020                                  \POPtimers/MW4/n8302
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_11
Route         1   e 0.020                                  \POPtimers/MW4/n8303
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_13
Route         1   e 0.020                                  \POPtimers/MW4/n8304
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_15
Route         1   e 0.020                                  \POPtimers/MW4/n8305
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW4/sub_684_add_2_17
Route         1   e 0.941                                  \POPtimers/n1274
LUT4        ---     0.493              B to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_75
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  MW
LUT4        ---     0.493              B to Z              i32_4_lut_4_lut
Route         1   e 0.020                                  n16
MUXL5       ---     0.233           ALUT to Z              i31
Route         1   e 0.941                                  MW_output_N_40
                  --------
                   10.383  (45.1% logic, 54.9% route), 14 logic levels.


Passed:  The following path meets requirements by 39.457ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_92  (to clk_2M5 +)

   Delay:                  10.383ns  (45.1% logic, 54.9% route), 14 logic levels.

 Constraint Details:

     10.383ns data_path \POPtimers/gatedcount_i0 to MW_output_92 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.457ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_92

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         7   e 1.559                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW3/sub_682_add_2_1
Route         1   e 0.020                                  \POPtimers/MW3/n8306
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_3
Route         1   e 0.020                                  \POPtimers/MW3/n8307
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_5
Route         1   e 0.020                                  \POPtimers/MW3/n8308
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_7
Route         1   e 0.020                                  \POPtimers/MW3/n8309
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_9
Route         1   e 0.020                                  \POPtimers/MW3/n8310
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_11
Route         1   e 0.020                                  \POPtimers/MW3/n8311
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_13
Route         1   e 0.020                                  \POPtimers/MW3/n8312
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_15
Route         1   e 0.020                                  \POPtimers/MW3/n8313
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW3/sub_682_add_2_17
Route         1   e 0.941                                  \POPtimers/pi2started
LUT4        ---     0.493              A to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_75
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  MW
LUT4        ---     0.493              B to Z              i32_4_lut_4_lut
Route         1   e 0.020                                  n16
MUXL5       ---     0.233           ALUT to Z              i31
Route         1   e 0.941                                  MW_output_N_40
                  --------
                   10.383  (45.1% logic, 54.9% route), 14 logic levels.


Passed:  The following path meets requirements by 39.457ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_92  (to clk_2M5 +)

   Delay:                  10.383ns  (45.1% logic, 54.9% route), 14 logic levels.

 Constraint Details:

     10.383ns data_path \POPtimers/gatedcount_i0 to MW_output_92 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.457ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_92

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         7   e 1.559                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW3/sub_682_add_2_1
Route         1   e 0.020                                  \POPtimers/MW3/n8306
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_3
Route         1   e 0.020                                  \POPtimers/MW3/n8307
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_5
Route         1   e 0.020                                  \POPtimers/MW3/n8308
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_7
Route         1   e 0.020                                  \POPtimers/MW3/n8309
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_9
Route         1   e 0.020                                  \POPtimers/MW3/n8310
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_11
Route         1   e 0.020                                  \POPtimers/MW3/n8311
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_13
Route         1   e 0.020                                  \POPtimers/MW3/n8312
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_15
Route         1   e 0.020                                  \POPtimers/MW3/n8313
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW3/sub_682_add_2_17
Route         1   e 0.941                                  \POPtimers/pi2started
LUT4        ---     0.493              A to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_75
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  MW
LUT4        ---     0.493              C to Z              i2_4_lut_4_lut_4_lut
Route         1   e 0.020                                  n14
MUXL5       ---     0.233           BLUT to Z              i31
Route         1   e 0.941                                  MW_output_N_40
                  --------
                   10.383  (45.1% logic, 54.9% route), 14 logic levels.

Report: 10.543 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk0 [get_nets debounce_pulse]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk6 [get_nets sampled_modebutton]      |   100.000 ns|     4.220 ns|     2  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk5 [get_nets clk_debug_N]             |   100.000 ns|    11.522 ns|     7  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk4 [get_nets                          |             |             |
\POPtimers/piecounter/trigger_N_156]    |   100.000 ns|     6.802 ns|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk3 [get_nets                          |             |             |
\POPtimers/samplecounter/trigger_N_192] |   100.000 ns|     6.738 ns|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk2 [get_nets                          |             |             |
\TinyFPGA_A2_reveal_coretop_instance/jtc|             |             |
k[0]]                                   |   100.000 ns|    17.917 ns|    12  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk1 [get_nets clk_2M5]                 |   100.000 ns|    21.086 ns|    14  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  6663 paths, 1150 nets, and 2929 connections (68.6% coverage)


Peak memory: 77959168 bytes, TRCE: 6037504 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
