// Seed: 1667866129
module module_0 (
    output id_0,
    input logic id_1,
    input wire id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output id_9,
    output id_10
);
  logic id_11;
  logic id_12;
  logic id_13, id_14;
  type_23 id_15 (
      .id_0 (id_10),
      .id_1 (""),
      .id_2 (1),
      .id_3 (1 ? 1 : 1),
      .id_4 (1'h0),
      .id_5 (id_4),
      .id_6 ((id_5 - id_1)),
      .id_7 (id_13),
      .id_8 (id_7),
      .id_9 (id_2),
      .id_10(id_14),
      .id_11(),
      .id_12(1),
      .id_13(id_3),
      .id_14(1),
      .id_15((id_12.id_5) || id_0),
      .id_16(),
      .id_17(1),
      .id_18(1'b0),
      .id_19(1 + id_7),
      .id_20(id_0)
  );
  type_24(
      .id_0(id_2[1] - 1'h0), .id_1("")
  );
endmodule
