#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021a4ef563c0 .scope module, "sm_hex_display" "sm_hex_display" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seven_segments";
o0000021a4ef56e48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000021a4ef47d80_0 .net "digit", 3 0, o0000021a4ef56e48;  0 drivers
v0000021a4ef48fa0_0 .var "seven_segments", 6 0;
E_0000021a4ef4d850 .event anyedge, v0000021a4ef47d80_0;
S_0000021a4ef56550 .scope module, "sm_hex_display_8" "sm_hex_display_8" 2 32;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "number";
    .port_info 3 /OUTPUT 7 "seven_segments";
    .port_info 4 /OUTPUT 1 "dot";
    .port_info 5 /OUTPUT 8 "anodes";
v0000021a4ef490e0_0 .var "anodes", 7 0;
o0000021a4ef56f98 .functor BUFZ 1, C4<z>; HiZ drive
v0000021a4ef476a0_0 .net "clock", 0 0, o0000021a4ef56f98;  0 drivers
v0000021a4ef48d20_0 .var "dot", 0 0;
v0000021a4ef474c0_0 .var "i", 2 0;
o0000021a4ef57028 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021a4ef48000_0 .net "number", 31 0, o0000021a4ef57028;  0 drivers
o0000021a4ef57058 .functor BUFZ 1, C4<z>; HiZ drive
v0000021a4ef485a0_0 .net "resetn", 0 0, o0000021a4ef57058;  0 drivers
v0000021a4ef47380_0 .var "seven_segments", 6 0;
E_0000021a4ef4d2d0/0 .event negedge, v0000021a4ef485a0_0;
E_0000021a4ef4d2d0/1 .event posedge, v0000021a4ef476a0_0;
E_0000021a4ef4d2d0 .event/or E_0000021a4ef4d2d0/0, E_0000021a4ef4d2d0/1;
S_0000021a4ef13840 .scope function.vec4.s7, "bcd_to_seg" "bcd_to_seg" 2 43, 2 43 0, S_0000021a4ef56550;
 .timescale 0 0;
v0000021a4ef48960_0 .var "bcd", 3 0;
; Variable bcd_to_seg is vec4 return value of scope S_0000021a4ef13840
TD_sm_hex_display_8.bcd_to_seg ;
    %load/vec4 v0000021a4ef48960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 64, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 121, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 36, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 48, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 25, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 18, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 2, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 120, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 24, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 8, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 3, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 70, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 33, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 6, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 14, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to bcd_to_seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %end;
S_0000021a4ef136b0 .scope module, "sm_testbench" "sm_testbench" 3 10;
 .timescale -9 -10;
P_0000021a4ef4d6d0 .param/l "Tt" 0 3 13, +C4<00000000000000000000000000010100>;
v0000021a4efb09d0_0 .var *"_ivl_4", 0 0; Local signal
v0000021a4efb1510_0 .var "clk", 0 0;
v0000021a4efb1290_0 .net "cpuClk", 0 0, L_0000021a4ef39ac0;  1 drivers
v0000021a4efb1010_0 .var/i "cycle", 31 0;
v0000021a4efb1dd0_0 .var/i "i", 31 0;
v0000021a4efb10b0_0 .var "regAddr", 4 0;
v0000021a4efb0930_0 .net "regData", 31 0, L_0000021a4efb0bb0;  1 drivers
v0000021a4efb16f0_0 .var "rst_n", 0 0;
S_0000021a4ef18f20 .scope task, "disasmInstr" "disasmInstr" 3 66, 3 66 0, S_0000021a4ef136b0;
 .timescale -9 -10;
v0000021a4ef47f60_0 .var "cmdFunk", 5 0;
v0000021a4ef47740_0 .var "cmdImm", 15 0;
v0000021a4ef47880_0 .var/s "cmdImmS", 15 0;
v0000021a4ef477e0_0 .var "cmdOper", 5 0;
v0000021a4ef47560_0 .var "cmdRd", 4 0;
v0000021a4ef48280_0 .var "cmdRs", 4 0;
v0000021a4ef48320_0 .var "cmdRt", 4 0;
v0000021a4ef49180_0 .var "cmdSa", 4 0;
v0000021a4ef47b00_0 .var "instr", 31 0;
TD_sm_testbench.disasmInstr ;
    %load/vec4 v0000021a4ef47b00_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0000021a4ef477e0_0, 0, 6;
    %load/vec4 v0000021a4ef47b00_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0000021a4ef47f60_0, 0, 6;
    %load/vec4 v0000021a4ef47b00_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000021a4ef48280_0, 0, 5;
    %load/vec4 v0000021a4ef47b00_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000021a4ef48320_0, 0, 5;
    %load/vec4 v0000021a4ef47b00_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000021a4ef47560_0, 0, 5;
    %load/vec4 v0000021a4ef47b00_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0000021a4ef49180_0, 0, 5;
    %load/vec4 v0000021a4ef47b00_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000021a4ef47740_0, 0, 16;
    %load/vec4 v0000021a4ef47b00_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000021a4ef47880_0, 0, 16;
    %vpi_call 3 89 "$write", "   " {0 0 0};
    %load/vec4 v0000021a4ef477e0_0;
    %load/vec4 v0000021a4ef47f60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/z;
    %jmp/1 T_1.18, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/z;
    %jmp/1 T_1.19, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/z;
    %jmp/1 T_1.20, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/z;
    %jmp/1 T_1.21, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/z;
    %jmp/1 T_1.22, 4;
    %dup/vec4;
    %pushi/vec4 576, 63, 12;
    %cmp/z;
    %jmp/1 T_1.23, 4;
    %dup/vec4;
    %pushi/vec4 960, 63, 12;
    %cmp/z;
    %jmp/1 T_1.24, 4;
    %dup/vec4;
    %pushi/vec4 256, 63, 12;
    %cmp/z;
    %jmp/1 T_1.25, 4;
    %dup/vec4;
    %pushi/vec4 320, 63, 12;
    %cmp/z;
    %jmp/1 T_1.26, 4;
    %load/vec4 v0000021a4ef47b00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.28, 4;
    %vpi_call 3 93 "$write", "nop" {0 0 0};
    %jmp T_1.29;
T_1.28 ;
    %vpi_call 3 95 "$write", "new/unknown" {0 0 0};
T_1.29 ;
    %jmp T_1.27;
T_1.18 ;
    %vpi_call 3 97 "$write", "addu  $%1d, $%1d, $%1d", v0000021a4ef47560_0, v0000021a4ef48280_0, v0000021a4ef48320_0 {0 0 0};
    %jmp T_1.27;
T_1.19 ;
    %vpi_call 3 98 "$write", "or    $%1d, $%1d, $%1d", v0000021a4ef47560_0, v0000021a4ef48280_0, v0000021a4ef48320_0 {0 0 0};
    %jmp T_1.27;
T_1.20 ;
    %vpi_call 3 99 "$write", "srl   $%1d, $%1d, $%1d", v0000021a4ef47560_0, v0000021a4ef48280_0, v0000021a4ef48320_0 {0 0 0};
    %jmp T_1.27;
T_1.21 ;
    %vpi_call 3 100 "$write", "sltu  $%1d, $%1d, $%1d", v0000021a4ef47560_0, v0000021a4ef48280_0, v0000021a4ef48320_0 {0 0 0};
    %jmp T_1.27;
T_1.22 ;
    %vpi_call 3 101 "$write", "subu  $%1d, $%1d, $%1d", v0000021a4ef47560_0, v0000021a4ef48280_0, v0000021a4ef48320_0 {0 0 0};
    %jmp T_1.27;
T_1.23 ;
    %vpi_call 3 103 "$write", "addiu $%1d, $%1d, %1d", v0000021a4ef48320_0, v0000021a4ef48280_0, v0000021a4ef47740_0 {0 0 0};
    %jmp T_1.27;
T_1.24 ;
    %vpi_call 3 104 "$write", "lui   $%1d, %1d", v0000021a4ef48320_0, v0000021a4ef47740_0 {0 0 0};
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v0000021a4ef47880_0;
    %pad/s 32;
    %addi 1, 0, 32;
    %vpi_call 3 106 "$write", "beq   $%1d, $%1d, %1d", v0000021a4ef48280_0, v0000021a4ef48320_0, S<0,vec4,s32> {1 0 0};
    %jmp T_1.27;
T_1.26 ;
    %load/vec4 v0000021a4ef47880_0;
    %pad/s 32;
    %addi 1, 0, 32;
    %vpi_call 3 107 "$write", "bne   $%1d, $%1d, %1d", v0000021a4ef48280_0, v0000021a4ef48320_0, S<0,vec4,s32> {1 0 0};
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %end;
S_0000021a4ef190b0 .scope module, "sm_top" "sm_top" 3 23, 4 3 0, S_0000021a4ef136b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkIn";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "clkDevide";
    .port_info 3 /INPUT 1 "clkEnable";
    .port_info 4 /OUTPUT 1 "clk";
    .port_info 5 /INPUT 5 "regAddr";
    .port_info 6 /OUTPUT 32 "regData";
v0000021a4efb15b0_0 .net "addr", 4 0, v0000021a4ef47c40_0;  1 drivers
v0000021a4efb07f0_0 .net "clk", 0 0, L_0000021a4ef39ac0;  alias, 1 drivers
L_0000021a4efb2db0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000021a4efb0f70_0 .net "clkDevide", 3 0, L_0000021a4efb2db0;  1 drivers
L_0000021a4efb2df8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021a4efb1d30_0 .net "clkEnable", 0 0, L_0000021a4efb2df8;  1 drivers
v0000021a4efb0750_0 .net "clkIn", 0 0, v0000021a4efb1510_0;  1 drivers
v0000021a4efb02f0_0 .net "devide", 3 0, v0000021a4ef48dc0_0;  1 drivers
v0000021a4efb0c50_0 .net "enable", 0 0, v0000021a4ef48b40_0;  1 drivers
v0000021a4efb0890_0 .net "imAddr", 31 0, L_0000021a4ef39b30;  1 drivers
v0000021a4efb0390_0 .net "imData", 31 0, L_0000021a4ef39510;  1 drivers
v0000021a4efb0b10_0 .net "regAddr", 4 0, v0000021a4efb10b0_0;  1 drivers
v0000021a4efb0430_0 .net "regData", 31 0, L_0000021a4efb0bb0;  alias, 1 drivers
v0000021a4efb1650_0 .net "rst_n", 0 0, v0000021a4efb16f0_0;  1 drivers
S_0000021a4ef0ef30 .scope module, "f0" "sm_debouncer" 4 18, 4 51 0, S_0000021a4ef190b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "d";
    .port_info 2 /OUTPUT 4 "q";
P_0000021a4ef4da10 .param/l "SIZE" 0 4 53, +C4<00000000000000000000000000000100>;
v0000021a4ef49220_0 .net "clk", 0 0, v0000021a4efb1510_0;  alias, 1 drivers
v0000021a4ef480a0_0 .net "d", 3 0, L_0000021a4efb2db0;  alias, 1 drivers
v0000021a4ef47ce0_0 .var "data", 3 0;
v0000021a4ef48dc0_0 .var "q", 3 0;
E_0000021a4ef4d210 .event posedge, v0000021a4ef49220_0;
S_0000021a4ef0f0c0 .scope module, "f1" "sm_debouncer" 4 19, 4 51 0, S_0000021a4ef190b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
P_0000021a4ef4d890 .param/l "SIZE" 0 4 53, +C4<00000000000000000000000000000001>;
v0000021a4ef47ba0_0 .net "clk", 0 0, v0000021a4efb1510_0;  alias, 1 drivers
v0000021a4ef47920_0 .net "d", 0 0, L_0000021a4efb2df8;  alias, 1 drivers
v0000021a4ef47420_0 .var "data", 0 0;
v0000021a4ef48b40_0 .var "q", 0 0;
S_0000021a4ef0da20 .scope module, "f2" "sm_debouncer" 4 20, 4 51 0, S_0000021a4ef190b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "d";
    .port_info 2 /OUTPUT 5 "q";
P_0000021a4ef4d710 .param/l "SIZE" 0 4 53, +C4<00000000000000000000000000000101>;
v0000021a4ef48460_0 .net "clk", 0 0, v0000021a4efb1510_0;  alias, 1 drivers
v0000021a4ef479c0_0 .net "d", 4 0, v0000021a4efb10b0_0;  alias, 1 drivers
v0000021a4ef48500_0 .var "data", 4 0;
v0000021a4ef47c40_0 .var "q", 4 0;
S_0000021a4ef0dbb0 .scope module, "reset_rom" "sm_rom" 4 36, 5 2 0, S_0000021a4ef190b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
P_0000021a4ef4d050 .param/l "SIZE" 0 5 4, +C4<00000000000000000000000001000000>;
L_0000021a4ef39510 .functor BUFZ 32, L_0000021a4efb13d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a4ef48640_0 .net *"_ivl_0", 31 0, L_0000021a4efb13d0;  1 drivers
v0000021a4ef486e0_0 .net "a", 31 0, L_0000021a4ef39b30;  alias, 1 drivers
v0000021a4ef488c0_0 .net "rd", 31 0, L_0000021a4ef39510;  alias, 1 drivers
v0000021a4ef48a00 .array "rom", 0 63, 31 0;
L_0000021a4efb13d0 .array/port v0000021a4ef48a00, L_0000021a4ef39b30;
S_0000021a4eefc000 .scope module, "sm_clk_divider" "sm_clk_divider" 4 24, 4 70 0, S_0000021a4ef190b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkIn";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "devide";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 1 "clkOut";
P_0000021a4ee28810 .param/l "bypass" 0 4 73, +C4<00000000000000000000000000000001>;
P_0000021a4ee28848 .param/l "shift" 0 4 72, +C4<00000000000000000000000000010000>;
L_0000021a4ef39ac0 .functor BUFZ 1, v0000021a4efb1510_0, C4<0>, C4<0>, C4<0>;
L_0000021a4efb28e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021a4efad6d0_0 .net/2u *"_ivl_0", 31 0, L_0000021a4efb28e8;  1 drivers
v0000021a4efac370_0 .net "clkIn", 0 0, v0000021a4efb1510_0;  alias, 1 drivers
v0000021a4efac9b0_0 .net "clkOut", 0 0, L_0000021a4ef39ac0;  alias, 1 drivers
v0000021a4efaceb0_0 .net "cntr", 31 0, v0000021a4efad8b0_0;  1 drivers
v0000021a4efaddb0_0 .net "cntrNext", 31 0, L_0000021a4efb04d0;  1 drivers
v0000021a4efaccd0_0 .net "devide", 3 0, v0000021a4ef48dc0_0;  alias, 1 drivers
v0000021a4efad3b0_0 .net "enable", 0 0, v0000021a4ef48b40_0;  alias, 1 drivers
v0000021a4efad9f0_0 .net "rst_n", 0 0, v0000021a4efb16f0_0;  alias, 1 drivers
L_0000021a4efb04d0 .arith/sum 32, v0000021a4efad8b0_0, L_0000021a4efb28e8;
S_0000021a4eefc190 .scope module, "r_cntr" "sm_register_we" 4 84, 6 18 0, S_0000021a4eefc000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
v0000021a4ef48aa0_0 .net "clk", 0 0, v0000021a4efb1510_0;  alias, 1 drivers
v0000021a4efad1d0_0 .net "d", 31 0, L_0000021a4efb04d0;  alias, 1 drivers
v0000021a4efad8b0_0 .var "q", 31 0;
v0000021a4efacaf0_0 .net "rst", 0 0, v0000021a4efb16f0_0;  alias, 1 drivers
v0000021a4efacb90_0 .net "we", 0 0, v0000021a4ef48b40_0;  alias, 1 drivers
E_0000021a4ef4d790/0 .event negedge, v0000021a4efacaf0_0;
E_0000021a4ef4d790/1 .event posedge, v0000021a4ef49220_0;
E_0000021a4ef4d790 .event/or E_0000021a4ef4d790/0, E_0000021a4ef4d790/1;
S_0000021a4ef0b100 .scope module, "sm_cpu" "sm_cpu" 4 38, 7 13 0, S_0000021a4ef190b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "regAddr";
    .port_info 3 /OUTPUT 32 "regData";
    .port_info 4 /OUTPUT 32 "imAddr";
    .port_info 5 /INPUT 32 "imData";
L_0000021a4ef39270 .functor NOT 1, L_0000021a4ef395f0, C4<0>, C4<0>, C4<0>;
L_0000021a4ef39b30 .functor BUFZ 32, v0000021a4efad590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a4ef392e0 .functor BUFZ 32, L_0000021a4ef39510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a4efb2930 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021a4efafaa0_0 .net/2u *"_ivl_0", 31 0, L_0000021a4efb2930;  1 drivers
v0000021a4efaeec0_0 .net *"_ivl_12", 31 0, L_0000021a4efb1fb0;  1 drivers
L_0000021a4efb2978 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a4efaea60_0 .net *"_ivl_15", 26 0, L_0000021a4efb2978;  1 drivers
L_0000021a4efb29c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a4efaf000_0 .net/2u *"_ivl_16", 31 0, L_0000021a4efb29c0;  1 drivers
v0000021a4efaff00_0 .net *"_ivl_18", 0 0, L_0000021a4efb0a70;  1 drivers
v0000021a4efae880_0 .net *"_ivl_23", 4 0, L_0000021a4efb0cf0;  1 drivers
v0000021a4efaed80_0 .net *"_ivl_25", 4 0, L_0000021a4efb1790;  1 drivers
v0000021a4efafb40_0 .net *"_ivl_33", 0 0, L_0000021a4f00d680;  1 drivers
v0000021a4efaf6e0_0 .net *"_ivl_34", 15 0, L_0000021a4f00ca00;  1 drivers
v0000021a4efae100_0 .net *"_ivl_37", 15 0, L_0000021a4f00e620;  1 drivers
v0000021a4efae920_0 .net *"_ivl_4", 0 0, L_0000021a4ef39270;  1 drivers
v0000021a4efaffa0_0 .net "a3", 4 0, L_0000021a4efb0d90;  1 drivers
v0000021a4efaeb00_0 .net "aluControl", 2 0, v0000021a4efae4c0_0;  1 drivers
v0000021a4efae600_0 .net "aluSrc", 0 0, v0000021a4efaf140_0;  1 drivers
v0000021a4efaf1e0_0 .net "aluZero", 0 0, L_0000021a4f00caa0;  1 drivers
v0000021a4efae6a0_0 .net "clk", 0 0, L_0000021a4ef39ac0;  alias, 1 drivers
v0000021a4efafbe0_0 .net "imAddr", 31 0, L_0000021a4ef39b30;  alias, 1 drivers
v0000021a4efaf3c0_0 .net "imData", 31 0, L_0000021a4ef39510;  alias, 1 drivers
v0000021a4efaf780_0 .net "instr", 31 0, L_0000021a4ef392e0;  1 drivers
v0000021a4efaf460_0 .net "pc", 31 0, v0000021a4efad590_0;  1 drivers
v0000021a4efaf280_0 .net "pcBranch", 31 0, L_0000021a4f00d180;  1 drivers
v0000021a4efafd20_0 .net "pcNext", 31 0, L_0000021a4efb0570;  1 drivers
v0000021a4efae1a0_0 .net "pcSrc", 0 0, L_0000021a4ef395f0;  1 drivers
v0000021a4efaf500_0 .net "pc_new", 31 0, L_0000021a4efb1bf0;  1 drivers
v0000021a4efaf820_0 .net "rd0", 31 0, L_0000021a4efb0e30;  1 drivers
v0000021a4efaf8c0_0 .net "rd1", 31 0, L_0000021a4efb0250;  1 drivers
v0000021a4efae9c0_0 .net "rd2", 31 0, L_0000021a4efb01b0;  1 drivers
v0000021a4efae240_0 .net "regAddr", 4 0, v0000021a4ef47c40_0;  alias, 1 drivers
v0000021a4efae740_0 .net "regData", 31 0, L_0000021a4efb0bb0;  alias, 1 drivers
v0000021a4efaf960_0 .net "regDst", 0 0, v0000021a4efaee20_0;  1 drivers
v0000021a4efae2e0_0 .net "regWrite", 0 0, v0000021a4efae7e0_0;  1 drivers
v0000021a4efb1ab0_0 .net "rst_n", 0 0, v0000021a4efb16f0_0;  alias, 1 drivers
v0000021a4efb11f0_0 .net "signImm", 31 0, L_0000021a4f00db80;  1 drivers
v0000021a4efb1b50_0 .net "srcB", 31 0, L_0000021a4f00e580;  1 drivers
v0000021a4efb1f10_0 .net "wd3", 31 0, v0000021a4efaca50_0;  1 drivers
L_0000021a4efb0570 .arith/sum 32, v0000021a4efad590_0, L_0000021a4efb2930;
L_0000021a4efb1bf0 .functor MUXZ 32, L_0000021a4f00d180, L_0000021a4efb0570, L_0000021a4ef39270, C4<>;
L_0000021a4efb1fb0 .concat [ 5 27 0 0], v0000021a4ef47c40_0, L_0000021a4efb2978;
L_0000021a4efb0a70 .cmp/ne 32, L_0000021a4efb1fb0, L_0000021a4efb29c0;
L_0000021a4efb0bb0 .functor MUXZ 32, v0000021a4efad590_0, L_0000021a4efb0e30, L_0000021a4efb0a70, C4<>;
L_0000021a4efb0cf0 .part L_0000021a4ef392e0, 11, 5;
L_0000021a4efb1790 .part L_0000021a4ef392e0, 16, 5;
L_0000021a4efb0d90 .functor MUXZ 5, L_0000021a4efb1790, L_0000021a4efb0cf0, v0000021a4efaee20_0, C4<>;
L_0000021a4efb1a10 .part L_0000021a4ef392e0, 21, 5;
L_0000021a4f00d220 .part L_0000021a4ef392e0, 16, 5;
L_0000021a4f00d680 .part L_0000021a4ef392e0, 15, 1;
LS_0000021a4f00ca00_0_0 .concat [ 1 1 1 1], L_0000021a4f00d680, L_0000021a4f00d680, L_0000021a4f00d680, L_0000021a4f00d680;
LS_0000021a4f00ca00_0_4 .concat [ 1 1 1 1], L_0000021a4f00d680, L_0000021a4f00d680, L_0000021a4f00d680, L_0000021a4f00d680;
LS_0000021a4f00ca00_0_8 .concat [ 1 1 1 1], L_0000021a4f00d680, L_0000021a4f00d680, L_0000021a4f00d680, L_0000021a4f00d680;
LS_0000021a4f00ca00_0_12 .concat [ 1 1 1 1], L_0000021a4f00d680, L_0000021a4f00d680, L_0000021a4f00d680, L_0000021a4f00d680;
L_0000021a4f00ca00 .concat [ 4 4 4 4], LS_0000021a4f00ca00_0_0, LS_0000021a4f00ca00_0_4, LS_0000021a4f00ca00_0_8, LS_0000021a4f00ca00_0_12;
L_0000021a4f00e620 .part L_0000021a4ef392e0, 0, 16;
L_0000021a4f00db80 .concat [ 16 16 0 0], L_0000021a4f00e620, L_0000021a4f00ca00;
L_0000021a4f00d180 .arith/sum 32, L_0000021a4efb0570, L_0000021a4f00db80;
L_0000021a4f00e580 .functor MUXZ 32, L_0000021a4efb01b0, L_0000021a4f00db80, v0000021a4efaf140_0, C4<>;
L_0000021a4f00d360 .part L_0000021a4ef392e0, 6, 5;
L_0000021a4f00cb40 .part L_0000021a4ef392e0, 26, 6;
L_0000021a4f00e260 .part L_0000021a4ef392e0, 0, 6;
S_0000021a4ef0b290 .scope module, "alu" "sm_alu" 7 72, 7 139 0, S_0000021a4ef0b100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "srcA";
    .port_info 1 /INPUT 32 "srcB";
    .port_info 2 /INPUT 3 "oper";
    .port_info 3 /INPUT 5 "shift";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "result";
L_0000021a4efb2d68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a4efad270_0 .net/2u *"_ivl_0", 31 0, L_0000021a4efb2d68;  1 drivers
v0000021a4efad450_0 .net "oper", 2 0, v0000021a4efae4c0_0;  alias, 1 drivers
v0000021a4efaca50_0 .var "result", 31 0;
v0000021a4efacf50_0 .net "shift", 4 0, L_0000021a4f00d360;  1 drivers
v0000021a4efac690_0 .net "srcA", 31 0, L_0000021a4efb0250;  alias, 1 drivers
v0000021a4efacc30_0 .net "srcB", 31 0, L_0000021a4f00e580;  alias, 1 drivers
v0000021a4efacd70_0 .net "zero", 0 0, L_0000021a4f00caa0;  alias, 1 drivers
E_0000021a4ef4d950 .event anyedge, v0000021a4efad450_0, v0000021a4efac690_0, v0000021a4efacc30_0, v0000021a4efacf50_0;
L_0000021a4f00caa0 .cmp/eq 32, v0000021a4efaca50_0, L_0000021a4efb2d68;
S_0000021a4ef03480 .scope module, "r_pc" "sm_register" 7 35, 6 3 0, S_0000021a4ef0b100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
v0000021a4eface10_0 .net "clk", 0 0, L_0000021a4ef39ac0;  alias, 1 drivers
v0000021a4efadc70_0 .net "d", 31 0, L_0000021a4efb1bf0;  alias, 1 drivers
v0000021a4efad590_0 .var "q", 31 0;
v0000021a4efade50_0 .net "rst", 0 0, v0000021a4efb16f0_0;  alias, 1 drivers
E_0000021a4ef4d390/0 .event negedge, v0000021a4efacaf0_0;
E_0000021a4ef4d390/1 .event posedge, v0000021a4efac9b0_0;
E_0000021a4ef4d390 .event/or E_0000021a4ef4d390/0, E_0000021a4ef4d390/1;
S_0000021a4ef03610 .scope module, "rf" "sm_register_file" 7 51, 7 163 0, S_0000021a4ef0b100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "a0";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /OUTPUT 32 "rd0";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
    .port_info 8 /INPUT 32 "wd3";
    .port_info 9 /INPUT 1 "we3";
v0000021a4efac2d0_0 .net *"_ivl_0", 31 0, L_0000021a4efb1150;  1 drivers
v0000021a4efad770_0 .net *"_ivl_10", 6 0, L_0000021a4efb1470;  1 drivers
L_0000021a4efb2a98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a4efac870_0 .net *"_ivl_13", 1 0, L_0000021a4efb2a98;  1 drivers
L_0000021a4efb2ae0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a4efac730_0 .net/2u *"_ivl_14", 31 0, L_0000021a4efb2ae0;  1 drivers
v0000021a4efac7d0_0 .net *"_ivl_18", 31 0, L_0000021a4efb0ed0;  1 drivers
L_0000021a4efb2b28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a4efac410_0 .net *"_ivl_21", 26 0, L_0000021a4efb2b28;  1 drivers
L_0000021a4efb2b70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a4efac230_0 .net/2u *"_ivl_22", 31 0, L_0000021a4efb2b70;  1 drivers
v0000021a4efadd10_0 .net *"_ivl_24", 0 0, L_0000021a4efb1830;  1 drivers
v0000021a4efadef0_0 .net *"_ivl_26", 31 0, L_0000021a4efb18d0;  1 drivers
v0000021a4efac910_0 .net *"_ivl_28", 6 0, L_0000021a4efb06b0;  1 drivers
L_0000021a4efb2a08 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a4efac5f0_0 .net *"_ivl_3", 26 0, L_0000021a4efb2a08;  1 drivers
L_0000021a4efb2bb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a4efacff0_0 .net *"_ivl_31", 1 0, L_0000021a4efb2bb8;  1 drivers
L_0000021a4efb2c00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a4efad310_0 .net/2u *"_ivl_32", 31 0, L_0000021a4efb2c00;  1 drivers
v0000021a4efad810_0 .net *"_ivl_36", 31 0, L_0000021a4efb1c90;  1 drivers
L_0000021a4efb2c48 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a4efadf90_0 .net *"_ivl_39", 26 0, L_0000021a4efb2c48;  1 drivers
L_0000021a4efb2a50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a4efad950_0 .net/2u *"_ivl_4", 31 0, L_0000021a4efb2a50;  1 drivers
L_0000021a4efb2c90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a4efad090_0 .net/2u *"_ivl_40", 31 0, L_0000021a4efb2c90;  1 drivers
v0000021a4efac4b0_0 .net *"_ivl_42", 0 0, L_0000021a4efb1330;  1 drivers
v0000021a4efad4f0_0 .net *"_ivl_44", 31 0, L_0000021a4efb0110;  1 drivers
v0000021a4efac0f0_0 .net *"_ivl_46", 6 0, L_0000021a4efb1970;  1 drivers
L_0000021a4efb2cd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a4efac190_0 .net *"_ivl_49", 1 0, L_0000021a4efb2cd8;  1 drivers
L_0000021a4efb2d20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a4efac550_0 .net/2u *"_ivl_50", 31 0, L_0000021a4efb2d20;  1 drivers
v0000021a4efad130_0 .net *"_ivl_6", 0 0, L_0000021a4efb1e70;  1 drivers
v0000021a4efad630_0 .net *"_ivl_8", 31 0, L_0000021a4efb0610;  1 drivers
v0000021a4efada90_0 .net "a0", 4 0, v0000021a4ef47c40_0;  alias, 1 drivers
v0000021a4efadb30_0 .net "a1", 4 0, L_0000021a4efb1a10;  1 drivers
v0000021a4efadbd0_0 .net "a2", 4 0, L_0000021a4f00d220;  1 drivers
v0000021a4efaf5a0_0 .net "a3", 4 0, L_0000021a4efb0d90;  alias, 1 drivers
v0000021a4efafe60_0 .net "clk", 0 0, L_0000021a4ef39ac0;  alias, 1 drivers
v0000021a4efafdc0_0 .net "rd0", 31 0, L_0000021a4efb0e30;  alias, 1 drivers
v0000021a4efae380_0 .net "rd1", 31 0, L_0000021a4efb0250;  alias, 1 drivers
v0000021a4efaf0a0_0 .net "rd2", 31 0, L_0000021a4efb01b0;  alias, 1 drivers
v0000021a4efafa00 .array "rf", 0 31, 31 0;
v0000021a4efae420_0 .net "wd3", 31 0, v0000021a4efaca50_0;  alias, 1 drivers
v0000021a4efaeba0_0 .net "we3", 0 0, v0000021a4efae7e0_0;  alias, 1 drivers
E_0000021a4ef4d7d0 .event posedge, v0000021a4efac9b0_0;
L_0000021a4efb1150 .concat [ 5 27 0 0], v0000021a4ef47c40_0, L_0000021a4efb2a08;
L_0000021a4efb1e70 .cmp/ne 32, L_0000021a4efb1150, L_0000021a4efb2a50;
L_0000021a4efb0610 .array/port v0000021a4efafa00, L_0000021a4efb1470;
L_0000021a4efb1470 .concat [ 5 2 0 0], v0000021a4ef47c40_0, L_0000021a4efb2a98;
L_0000021a4efb0e30 .functor MUXZ 32, L_0000021a4efb2ae0, L_0000021a4efb0610, L_0000021a4efb1e70, C4<>;
L_0000021a4efb0ed0 .concat [ 5 27 0 0], L_0000021a4efb1a10, L_0000021a4efb2b28;
L_0000021a4efb1830 .cmp/ne 32, L_0000021a4efb0ed0, L_0000021a4efb2b70;
L_0000021a4efb18d0 .array/port v0000021a4efafa00, L_0000021a4efb06b0;
L_0000021a4efb06b0 .concat [ 5 2 0 0], L_0000021a4efb1a10, L_0000021a4efb2bb8;
L_0000021a4efb0250 .functor MUXZ 32, L_0000021a4efb2c00, L_0000021a4efb18d0, L_0000021a4efb1830, C4<>;
L_0000021a4efb1c90 .concat [ 5 27 0 0], L_0000021a4f00d220, L_0000021a4efb2c48;
L_0000021a4efb1330 .cmp/ne 32, L_0000021a4efb1c90, L_0000021a4efb2c90;
L_0000021a4efb0110 .array/port v0000021a4efafa00, L_0000021a4efb1970;
L_0000021a4efb1970 .concat [ 5 2 0 0], L_0000021a4f00d220, L_0000021a4efb2cd8;
L_0000021a4efb01b0 .functor MUXZ 32, L_0000021a4efb2d20, L_0000021a4efb0110, L_0000021a4efb1330, C4<>;
S_0000021a4ef01160 .scope module, "sm_control" "sm_control" 7 83, 7 97 0, S_0000021a4ef0b100;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "cmdOper";
    .port_info 1 /INPUT 6 "cmdFunk";
    .port_info 2 /INPUT 1 "aluZero";
    .port_info 3 /OUTPUT 1 "pcSrc";
    .port_info 4 /OUTPUT 1 "regDst";
    .port_info 5 /OUTPUT 1 "regWrite";
    .port_info 6 /OUTPUT 1 "aluSrc";
    .port_info 7 /OUTPUT 3 "aluControl";
L_0000021a4ef39350 .functor XNOR 1, L_0000021a4f00caa0, v0000021a4efafc80_0, C4<0>, C4<0>;
L_0000021a4ef395f0 .functor AND 1, v0000021a4efaf640_0, L_0000021a4ef39350, C4<1>, C4<1>;
v0000021a4efae560_0 .net *"_ivl_0", 0 0, L_0000021a4ef39350;  1 drivers
v0000021a4efae4c0_0 .var "aluControl", 2 0;
v0000021a4efaf140_0 .var "aluSrc", 0 0;
v0000021a4efaece0_0 .net "aluZero", 0 0, L_0000021a4f00caa0;  alias, 1 drivers
v0000021a4efaf640_0 .var "branch", 0 0;
v0000021a4efaf320_0 .net "cmdFunk", 5 0, L_0000021a4f00e260;  1 drivers
v0000021a4efaec40_0 .net "cmdOper", 5 0, L_0000021a4f00cb40;  1 drivers
v0000021a4efafc80_0 .var "condZero", 0 0;
v0000021a4efaef60_0 .net "pcSrc", 0 0, L_0000021a4ef395f0;  alias, 1 drivers
v0000021a4efaee20_0 .var "regDst", 0 0;
v0000021a4efae7e0_0 .var "regWrite", 0 0;
E_0000021a4ef4d990 .event anyedge, v0000021a4efaec40_0, v0000021a4efaf320_0;
    .scope S_0000021a4ef563c0;
T_2 ;
    %wait E_0000021a4ef4d850;
    %load/vec4 v0000021a4ef47d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 24, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0000021a4ef48fa0_0, 0, 7;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021a4ef56550;
T_3 ;
    %wait E_0000021a4ef4d2d0;
    %load/vec4 v0000021a4ef485a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021a4ef48960_0, 0, 4;
    %callf/vec4 TD_sm_hex_display_8.bcd_to_seg, S_0000021a4ef13840;
    %assign/vec4 v0000021a4ef47380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a4ef48d20_0, 0;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0000021a4ef490e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021a4ef474c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021a4ef48000_0;
    %load/vec4 v0000021a4ef474c0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0000021a4ef48960_0, 0, 4;
    %callf/vec4 TD_sm_hex_display_8.bcd_to_seg, S_0000021a4ef13840;
    %assign/vec4 v0000021a4ef47380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a4ef48d20_0, 0;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v0000021a4ef474c0_0;
    %shiftl 4;
    %inv;
    %assign/vec4 v0000021a4ef490e0_0, 0;
    %load/vec4 v0000021a4ef474c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021a4ef474c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021a4ef0ef30;
T_4 ;
    %wait E_0000021a4ef4d210;
    %load/vec4 v0000021a4ef480a0_0;
    %assign/vec4 v0000021a4ef47ce0_0, 0;
    %load/vec4 v0000021a4ef47ce0_0;
    %assign/vec4 v0000021a4ef48dc0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021a4ef0f0c0;
T_5 ;
    %wait E_0000021a4ef4d210;
    %load/vec4 v0000021a4ef47920_0;
    %assign/vec4 v0000021a4ef47420_0, 0;
    %load/vec4 v0000021a4ef47420_0;
    %assign/vec4 v0000021a4ef48b40_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021a4ef0da20;
T_6 ;
    %wait E_0000021a4ef4d210;
    %load/vec4 v0000021a4ef479c0_0;
    %assign/vec4 v0000021a4ef48500_0, 0;
    %load/vec4 v0000021a4ef48500_0;
    %assign/vec4 v0000021a4ef47c40_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021a4eefc190;
T_7 ;
    %wait E_0000021a4ef4d790;
    %load/vec4 v0000021a4efacaf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021a4efad8b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021a4efacb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000021a4efad1d0_0;
    %assign/vec4 v0000021a4efad8b0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021a4ef0dbb0;
T_8 ;
    %vpi_call 5 14 "$readmemh", "program.hex", v0000021a4ef48a00 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000021a4ef03480;
T_9 ;
    %wait E_0000021a4ef4d390;
    %load/vec4 v0000021a4efade50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021a4efad590_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021a4efadc70_0;
    %assign/vec4 v0000021a4efad590_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021a4ef03610;
T_10 ;
    %wait E_0000021a4ef4d7d0;
    %load/vec4 v0000021a4efaeba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000021a4efae420_0;
    %load/vec4 v0000021a4efaf5a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a4efafa00, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021a4ef0b290;
T_11 ;
    %wait E_0000021a4ef4d950;
    %load/vec4 v0000021a4efad450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %load/vec4 v0000021a4efac690_0;
    %load/vec4 v0000021a4efacc30_0;
    %add;
    %store/vec4 v0000021a4efaca50_0, 0, 32;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0000021a4efac690_0;
    %load/vec4 v0000021a4efacc30_0;
    %add;
    %store/vec4 v0000021a4efaca50_0, 0, 32;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0000021a4efac690_0;
    %load/vec4 v0000021a4efacc30_0;
    %or;
    %store/vec4 v0000021a4efaca50_0, 0, 32;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0000021a4efacc30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000021a4efaca50_0, 0, 32;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0000021a4efacc30_0;
    %ix/getv 4, v0000021a4efacf50_0;
    %shiftr 4;
    %store/vec4 v0000021a4efaca50_0, 0, 32;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0000021a4efac690_0;
    %load/vec4 v0000021a4efacc30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %store/vec4 v0000021a4efaca50_0, 0, 32;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0000021a4efac690_0;
    %load/vec4 v0000021a4efacc30_0;
    %sub;
    %store/vec4 v0000021a4efaca50_0, 0, 32;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000021a4ef01160;
T_12 ;
    %wait E_0000021a4ef4d990;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a4efaf640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a4efafc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a4efaee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a4efae7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a4efaf140_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021a4efae4c0_0, 0, 3;
    %load/vec4 v0000021a4efaec40_0;
    %load/vec4 v0000021a4efaf320_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/z;
    %jmp/1 T_12.1, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/z;
    %jmp/1 T_12.2, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/z;
    %jmp/1 T_12.3, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/z;
    %jmp/1 T_12.4, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/z;
    %jmp/1 T_12.5, 4;
    %dup/vec4;
    %pushi/vec4 576, 63, 12;
    %cmp/z;
    %jmp/1 T_12.6, 4;
    %dup/vec4;
    %pushi/vec4 960, 63, 12;
    %cmp/z;
    %jmp/1 T_12.7, 4;
    %dup/vec4;
    %pushi/vec4 256, 63, 12;
    %cmp/z;
    %jmp/1 T_12.8, 4;
    %dup/vec4;
    %pushi/vec4 320, 63, 12;
    %cmp/z;
    %jmp/1 T_12.9, 4;
    %jmp T_12.10;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efaee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efae7e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021a4efae4c0_0, 0, 3;
    %jmp T_12.10;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efaee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efae7e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021a4efae4c0_0, 0, 3;
    %jmp T_12.10;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efaee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efae7e0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021a4efae4c0_0, 0, 3;
    %jmp T_12.10;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efaee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efae7e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021a4efae4c0_0, 0, 3;
    %jmp T_12.10;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efaee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efae7e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021a4efae4c0_0, 0, 3;
    %jmp T_12.10;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efae7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efaf140_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021a4efae4c0_0, 0, 3;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efae7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efaf140_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021a4efae4c0_0, 0, 3;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efaf640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efafc80_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021a4efae4c0_0, 0, 3;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efaf640_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021a4efae4c0_0, 0, 3;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000021a4ef136b0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a4efb1510_0, 0, 1;
T_13.0 ;
    %load/vec4 v0000021a4efb1510_0;
    %inv;
    %store/vec4 v0000021a4efb09d0_0, 0, 1;
    %pushi/vec4 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000021a4efb09d0_0;
    %store/vec4 v0000021a4efb1510_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0000021a4ef136b0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a4efb16f0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021a4ef4d210;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a4efb16f0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0000021a4ef136b0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a4efb1dd0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0000021a4efb1dd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000021a4efb1dd0_0;
    %store/vec4a v0000021a4efafa00, 4, 0;
    %load/vec4 v0000021a4efb1dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a4efb1dd0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0000021a4ef136b0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a4efb1010_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0000021a4ef136b0;
T_17 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021a4efb10b0_0, 0, 5;
    %end;
    .thread T_17;
    .scope S_0000021a4ef136b0;
T_18 ;
    %wait E_0000021a4ef4d210;
    %load/vec4 v0000021a4efb0930_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %vpi_call 3 121 "$write", "%5d  pc = %2d  pcaddr = %h  instr = %h   v0 = %1d", v0000021a4efb1010_0, v0000021a4efb0930_0, S<0,vec4,u32>, v0000021a4efaf780_0, &A<v0000021a4efafa00, 2> {1 0 0};
    %load/vec4 v0000021a4efaf780_0;
    %store/vec4 v0000021a4ef47b00_0, 0, 32;
    %fork TD_sm_testbench.disasmInstr, S_0000021a4ef18f20;
    %join;
    %vpi_call 3 126 "$write", "\012" {0 0 0};
    %load/vec4 v0000021a4efb1010_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a4efb1010_0, 0, 32;
    %load/vec4 v0000021a4efb1010_0;
    %cmpi/s 120, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.0, 5;
    %vpi_call 3 132 "$display", "Timeout" {0 0 0};
    %vpi_call 3 133 "$stop" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "sm_hex_display.v";
    "testbench.v";
    "sm_top.v";
    "sm_rom.v";
    "sm_register.v";
    "sm_cpu.v";
