m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/VS_Code_Verilog/Assignment_1
T_opt
!s110 1647606581
VmA17lgW6II`_]NS]jY_Fj2
04 14 4 work Equal_Operator fast 0
=1-98fa9b43f53b-62347b34-35c-354c
Z1 o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.5;63
R0
T_opt1
!s110 1647608500
VZnDY0OC6RC8R8=LKcnRVE0
04 8 4 work shift_hb fast 0
=1-98fa9b43f53b-623482b4-164-591c
R1
R2
n@_opt1
R3
vEqual_Operator
Z4 !s110 1647608493
!i10b 1
!s100 ZWj8FZmAJW83[ICIS8DI80
Ioa<X8nk^1f5TT@o20VfKT3
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dD:/VS_Code_Verilog/Assignment_2
w1647542864
8D:/VS_Code_Verilog/Assignment_2/Equal_Operator.v
FD:/VS_Code_Verilog/Assignment_2/Equal_Operator.v
L0 1
Z7 OL;L;10.5;63
r1
!s85 0
31
Z8 !s108 1647608493.000000
!s107 D:/VS_Code_Verilog/Assignment_2/Equal_Operator.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Assignment_2/Equal_Operator.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@equal_@operator
vshift
R4
!i10b 1
!s100 kJ^_gFIUMeENZeXbmE@I@0
IKITjzC]7b0gLG9:efzjh>0
R5
R6
w1647604202
8D:/VS_Code_Verilog/Assignment_2/Shift_Register.v
FD:/VS_Code_Verilog/Assignment_2/Shift_Register.v
L0 1
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Assignment_2/Shift_Register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Assignment_2/Shift_Register.v|
!i113 0
R9
R2
vshift_hb
R4
!i10b 1
!s100 R[d^;gcmEHzo187P][9Xe1
IWJG1V?6H_FUa8CmWFF?iY3
R5
R6
w1647608459
8D:/VS_Code_Verilog/Assignment_2/Shift_Register_tb.v
FD:/VS_Code_Verilog/Assignment_2/Shift_Register_tb.v
L0 1
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Assignment_2/Shift_Register_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Assignment_2/Shift_Register_tb.v|
!i113 0
R9
R2
