
{
    "DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/wb_wrapper.vh",
        "dir::../../verilog/rtl/gpio_control/gpio_control_WB.sv",
        "dir::../../verilog/rtl/gpio_control/gpio_control_Wrapper.v",
        "dir::../../verilog/rtl/gpio_control/gpio_control.sv",
        "dir::../../verilog/rtl/la_control/la_control_WB.v",
        "dir::../../verilog/rtl/la_control/la_control_Wrapper.v",
        "dir::../../verilog/rtl/la_control/la_control.sv",
        "dir::../../verilog/rtl/wishbone_manager/wishbone_manager.sv",
        "dir::../../verilog/rtl/wishbone_interconnect/wishbone_arbitrator.sv",
        "dir::../../verilog/rtl/wishbone_interconnect/wishbone_decoder.sv",
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/nebula.v",
        "dir::../../verilog/rtl/wb_interconnect.sv",
      
        "dir::../../verilog/rtl/team_projects/team_00/team_00_WB.v",
        "dir::../../verilog/rtl/team_projects/team_00/team_00_Wrapper.sv",  
                
        "dir::../../verilog/rtl/user_project_wrapper.v"
    ],
    "ROUTING_CORES": 6,
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "wb_clk_i",
    "ERROR_ON_KLAYOUT_DRC": false,
    "FP_PDN_MACRO_HOOKS": [
      
        "mprj.team_00_Wrapper.team_00_WB.instance_to_wrap vccd1 vssd1 vccd1 vssd1",
                
        "mprj.ffram vccd1 vssd1 vccd1 vssd1"
    ],
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "MAGIC_DEF_LABELS": 0,
    "VERILOG_FILES_BLACKBOX": [
      
        "dir::../../verilog/gl/team_00.v",
                
        "dir::../../verilog/gl/ffram.v"
    ],
    "EXTRA_LEFS": [
      
        "dir::../../lef/team_00.lef",
                
        "dir::../../lef/ffram.lef"
    ],
    "EXTRA_GDS_FILES": [
      
        "dir::../../gds/team_00.gds",
                
        "dir::../../gds/ffram.gds"
    ],
    "EXTRA_LIBS": [
      
        "dir::../../lib/team_00.lib",
     
        "dir::../../lib/ffram.lib"
    ],
    "EXTRA_SPEFS": [
      
        "team_00", 
        "dir::../../spef/multicorner/team_00.min.spef", 
        "dir::../../spef/multicorner/team_00.nom.spef", 
        "dir::../../spef/multicorner/team_00.max.spef",
                
        "ffram", 
        "dir::../../spef/multicorner/ffram.min.spef", 
        "dir::../../spef/multicorner/ffram.nom.spef", 
        "dir::../../spef/multicorner/ffram.max.spef"
    ],
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "IO_SYNC": 0,
    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "RUN_LINTER": 0,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 1,
    "SYNTH_ELABORATE_ONLY": 0,
    "SYNTH_CLOCK_UNCERTAINTY": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 1.0,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 1.0,
    "PL_RANDOM_GLB_PLACEMENT": 1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "PL_OPENPHYSYN_OPTIMIZATIONS": 1,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 1,
    "CTS_TOLERANCE": 50,
    "GPL_CELL_PADDING": 80,
    "DPL_CELL_PADDING": 20,
    "FP_PDN_ENABLE_RAILS": 1,
    "GRT_REPAIR_ANTENNAS": 1,
    "RUN_FILL_INSERTION": 1,
    "RUN_TAP_DECAP_INSERTION": 1,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 180,
    "RUN_CTS": 1,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 0,
    "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
    "ERROR_ON_MAGIC_DRC": 0,
    "VDD_NETS": [
        "vccd1",
        "vccd2",
        "vdda1",
        "vdda2"
    ],
    "GND_NETS": [
        "vssd1",
        "vssd2",
        "vssa1",
        "vssa2"
    ],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "pdk::sky130*": {
        "PL_TARGET_DENSITY": 0.25,
        "RT_MAX_LAYER": "met4",
        "DIE_AREA": "0 0 2920 3520",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def"
    }
}

