#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan  6 09:56:13 2021
# Process ID: 7496
# Current directory: F:/TowerSketch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3360 F:\TowerSketch\WowerSketch.xpr
# Log file: F:/TowerSketch/vivado.log
# Journal file: F:/TowerSketch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/TowerSketch/WowerSketch.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram_8_64k -dir f:/TowerSketch/WowerSketch.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ram_8_64k} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {65536} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram_8_64k]
generate_target {instantiation_template} [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_8_64k/ram_8_64k.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_8_64k/ram_8_64k.xci]
generate_target all [get_files  f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_8_64k/ram_8_64k.xci]
export_ip_user_files -of_objects [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_8_64k/ram_8_64k.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_8_64k/ram_8_64k.xci] -directory F:/TowerSketch/WowerSketch.ip_user_files/sim_scripts -ip_user_files_dir F:/TowerSketch/WowerSketch.ip_user_files -ipstatic_source_dir F:/TowerSketch/WowerSketch.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/TowerSketch/WowerSketch.cache/compile_simlib/modelsim} {questa=F:/TowerSketch/WowerSketch.cache/compile_simlib/questa} {riviera=F:/TowerSketch/WowerSketch.cache/compile_simlib/riviera} {activehdl=F:/TowerSketch/WowerSketch.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram_16_31768 -dir f:/TowerSketch/WowerSketch.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ram_16_31768} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Depth_A {32768} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram_16_31768]
generate_target {instantiation_template} [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_31768/ram_16_31768.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_31768/ram_16_31768.xci]
generate_target all [get_files  f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_31768/ram_16_31768.xci]
export_ip_user_files -of_objects [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_31768/ram_16_31768.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_31768/ram_16_31768.xci] -directory F:/TowerSketch/WowerSketch.ip_user_files/sim_scripts -ip_user_files_dir F:/TowerSketch/WowerSketch.ip_user_files -ipstatic_source_dir F:/TowerSketch/WowerSketch.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/TowerSketch/WowerSketch.cache/compile_simlib/modelsim} {questa=F:/TowerSketch/WowerSketch.cache/compile_simlib/questa} {riviera=F:/TowerSketch/WowerSketch.cache/compile_simlib/riviera} {activehdl=F:/TowerSketch/WowerSketch.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram_32_16384 -dir f:/TowerSketch/WowerSketch.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ram_32_16384} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram_32_16384]
generate_target {instantiation_template} [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16384/ram_32_16384.xci]
set_property generate_synth_checkpoint false [get_files  f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16384/ram_32_16384.xci]
generate_target all [get_files  f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16384/ram_32_16384.xci]
export_ip_user_files -of_objects [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16384/ram_32_16384.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16384/ram_32_16384.xci] -directory F:/TowerSketch/WowerSketch.ip_user_files/sim_scripts -ip_user_files_dir F:/TowerSketch/WowerSketch.ip_user_files -ipstatic_source_dir F:/TowerSketch/WowerSketch.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/TowerSketch/WowerSketch.cache/compile_simlib/modelsim} {questa=F:/TowerSketch/WowerSketch.cache/compile_simlib/questa} {riviera=F:/TowerSketch/WowerSketch.cache/compile_simlib/riviera} {activehdl=F:/TowerSketch/WowerSketch.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16384/ram_32_16384.xci] -no_script -reset -force -quiet
remove_files  f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16384/ram_32_16384.xci
file delete -force f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16384
export_ip_user_files -of_objects  [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_31768/ram_16_31768.xci] -no_script -reset -force -quiet
remove_files  f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_31768/ram_16_31768.xci
file delete -force f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_31768
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram_16_32k -dir f:/TowerSketch/WowerSketch.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ram_16_32k} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Depth_A {32768} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram_16_32k]
generate_target {instantiation_template} [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_32k/ram_16_32k.xci]
set_property generate_synth_checkpoint false [get_files  f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_32k/ram_16_32k.xci]
generate_target all [get_files  f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_32k/ram_16_32k.xci]
export_ip_user_files -of_objects [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_32k/ram_16_32k.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_32k/ram_16_32k.xci] -directory F:/TowerSketch/WowerSketch.ip_user_files/sim_scripts -ip_user_files_dir F:/TowerSketch/WowerSketch.ip_user_files -ipstatic_source_dir F:/TowerSketch/WowerSketch.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/TowerSketch/WowerSketch.cache/compile_simlib/modelsim} {questa=F:/TowerSketch/WowerSketch.cache/compile_simlib/questa} {riviera=F:/TowerSketch/WowerSketch.cache/compile_simlib/riviera} {activehdl=F:/TowerSketch/WowerSketch.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram_32_16k -dir f:/TowerSketch/WowerSketch.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ram_32_16k} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram_32_16k]
generate_target {instantiation_template} [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16k/ram_32_16k.xci]
set_property generate_synth_checkpoint false [get_files  f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16k/ram_32_16k.xci]
generate_target all [get_files  f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16k/ram_32_16k.xci]
export_ip_user_files -of_objects [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16k/ram_32_16k.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16k/ram_32_16k.xci] -directory F:/TowerSketch/WowerSketch.ip_user_files/sim_scripts -ip_user_files_dir F:/TowerSketch/WowerSketch.ip_user_files -ipstatic_source_dir F:/TowerSketch/WowerSketch.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/TowerSketch/WowerSketch.cache/compile_simlib/modelsim} {questa=F:/TowerSketch/WowerSketch.cache/compile_simlib/questa} {riviera=F:/TowerSketch/WowerSketch.cache/compile_simlib/riviera} {activehdl=F:/TowerSketch/WowerSketch.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
