{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 19:04:26 2024 " "Info: Processing started: Sun Mar 10 19:04:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off course_work -c course_work " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off course_work -c course_work" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Info: Found entity 1: registers" {  } { { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instraction_pointer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instraction_pointer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instraction_pointer " "Info: Found entity 1: instraction_pointer" {  } { { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "takt.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file takt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 takt " "Info: Found entity 1: takt" {  } { { "takt.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/takt.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_block " "Info: Found entity 1: control_block" {  } { { "control_block.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file principal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 principal " "Info: Found entity 1: principal" {  } { { "principal.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/principal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file flags.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flags " "Info: Found entity 1: flags" {  } { { "flags.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/flags.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_logic_unit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file arithmetic_logic_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_logic_unit " "Info: Found entity 1: arithmetic_logic_unit" {  } { { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_block control_block:inst " "Info: Elaborating entity \"control_block\" for hierarchy \"control_block:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 208 664 968 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "flag_control\[1..0\] " "Warning: Pin \"flag_control\[1..0\]\" is missing source" {  } { { "control_block.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 280 72 250 296 "flag_control\[1..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ZF " "Warning: Pin \"ZF\" not connected" {  } { { "control_block.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 80 112 280 96 "ZF" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode4.tdf 1 1 " "Warning: Using design file lpm_decode4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode4 " "Info: Found entity 1: lpm_decode4" {  } { { "lpm_decode4.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_decode4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode4 control_block:inst\|lpm_decode4:inst14 " "Info: Elaborating entity \"lpm_decode4\" for hierarchy \"control_block:inst\|lpm_decode4:inst14\"" {  } { { "control_block.bdf" "inst14" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 592 392 520 1152 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode4.tdf" "lpm_decode_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_decode4.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode4.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_decode4.tdf" 78 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 32 " "Info: Parameter \"LPM_DECODES\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode4.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_decode4.tdf" 78 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_d9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d9f " "Info: Found entity 1: decode_d9f" {  } { { "db/decode_d9f.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/decode_d9f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d9f control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated " "Info: Elaborating entity \"decode_d9f\" for hierarchy \"control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.tdf 1 1 " "Warning: Using design file lpm_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 control_block:inst\|lpm_dff0:inst7 " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"control_block:inst\|lpm_dff0:inst7\"" {  } { { "control_block.bdf" "inst7" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 368 392 536 464 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "lpm_ff_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_dff0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_dff0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_dff0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "takt control_block:inst\|takt:inst " "Info: Elaborating entity \"takt\" for hierarchy \"control_block:inst\|takt:inst\"" {  } { { "control_block.bdf" "inst" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 168 392 528 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode3.tdf 1 1 " "Warning: Using design file lpm_decode3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode3 " "Info: Found entity 1: lpm_decode3" {  } { { "lpm_decode3.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_decode3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode3 control_block:inst\|takt:inst\|lpm_decode3:inst1 " "Info: Elaborating entity \"lpm_decode3\" for hierarchy \"control_block:inst\|takt:inst\|lpm_decode3:inst1\"" {  } { { "takt.bdf" "inst1" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/takt.bdf" { { 32 544 672 336 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode control_block:inst\|takt:inst\|lpm_decode3:inst1\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"control_block:inst\|takt:inst\|lpm_decode3:inst1\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode3.tdf" "lpm_decode_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_decode3.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_block:inst\|takt:inst\|lpm_decode3:inst1\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"control_block:inst\|takt:inst\|lpm_decode3:inst1\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode3.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_decode3.tdf" 62 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_block:inst\|takt:inst\|lpm_decode3:inst1\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"control_block:inst\|takt:inst\|lpm_decode3:inst1\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Info: Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode3.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_decode3.tdf" 62 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_e9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e9f " "Info: Found entity 1: decode_e9f" {  } { { "db/decode_e9f.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/decode_e9f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e9f control_block:inst\|takt:inst\|lpm_decode3:inst1\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated " "Info: Elaborating entity \"decode_e9f\" for hierarchy \"control_block:inst\|takt:inst\|lpm_decode3:inst1\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter3.tdf 1 1 " "Warning: Using design file lpm_counter3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Info: Found entity 1: lpm_counter3" {  } { { "lpm_counter3.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_counter3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter3 control_block:inst\|takt:inst\|lpm_counter3:inst2 " "Info: Elaborating entity \"lpm_counter3\" for hierarchy \"control_block:inst\|takt:inst\|lpm_counter3:inst2\"" {  } { { "takt.bdf" "inst2" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/takt.bdf" { { 144 368 512 240 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter3.tdf" "lpm_counter_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_counter3.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter3.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_counter3.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter3.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_counter3.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s3i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_s3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s3i " "Info: Found entity 1: cntr_s3i" {  } { { "db/cntr_s3i.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_s3i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s3i control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated " "Info: Elaborating entity \"cntr_s3i\" for hierarchy \"control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff1.tdf 1 1 " "Warning: Using design file lpm_dff1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info: Found entity 1: lpm_dff1" {  } { { "lpm_dff1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_dff1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 control_block:inst\|lpm_dff1:inst28 " "Info: Elaborating entity \"lpm_dff1\" for hierarchy \"control_block:inst\|lpm_dff1:inst28\"" {  } { { "control_block.bdf" "inst28" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 976 1664 1808 1072 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.tdf" "lpm_ff_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_dff1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_dff1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_dff1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri1.tdf 1 1 " "Warning: Using design file lpm_bustri1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri1 " "Info: Found entity 1: lpm_bustri1" {  } { { "lpm_bustri1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_bustri1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri1 control_block:inst\|lpm_bustri1:inst41 " "Info: Elaborating entity \"lpm_bustri1\" for hierarchy \"control_block:inst\|lpm_bustri1:inst41\"" {  } { { "control_block.bdf" "inst41" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 448 2184 2264 488 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.tdf" "lpm_bustri_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_bustri1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_bustri1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_bustri1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instraction_pointer control_block:inst\|instraction_pointer:inst3 " "Info: Elaborating entity \"instraction_pointer\" for hierarchy \"control_block:inst\|instraction_pointer:inst3\"" {  } { { "control_block.bdf" "inst3" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 168 784 1040 296 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri5.tdf 1 1 " "Warning: Using design file lpm_bustri5.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri5 " "Info: Found entity 1: lpm_bustri5" {  } { { "lpm_bustri5.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_bustri5.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri5 control_block:inst\|instraction_pointer:inst3\|lpm_bustri5:inst5 " "Info: Elaborating entity \"lpm_bustri5\" for hierarchy \"control_block:inst\|instraction_pointer:inst3\|lpm_bustri5:inst5\"" {  } { { "instraction_pointer.bdf" "inst5" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 400 888 968 440 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri control_block:inst\|instraction_pointer:inst3\|lpm_bustri5:inst5\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"control_block:inst\|instraction_pointer:inst3\|lpm_bustri5:inst5\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri5.tdf" "lpm_bustri_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_bustri5.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_block:inst\|instraction_pointer:inst3\|lpm_bustri5:inst5\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"control_block:inst\|instraction_pointer:inst3\|lpm_bustri5:inst5\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri5.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_bustri5.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_block:inst\|instraction_pointer:inst3\|lpm_bustri5:inst5\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"control_block:inst\|instraction_pointer:inst3\|lpm_bustri5:inst5\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri5.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_bustri5.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.tdf 1 1 " "Warning: Using design file lpm_add_sub0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_add_sub0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 control_block:inst\|instraction_pointer:inst3\|lpm_add_sub0:inst1 " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"control_block:inst\|instraction_pointer:inst3\|lpm_add_sub0:inst1\"" {  } { { "instraction_pointer.bdf" "inst1" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 296 864 1024 392 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub control_block:inst\|instraction_pointer:inst3\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"control_block:inst\|instraction_pointer:inst3\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "lpm_add_sub_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_add_sub0.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_block:inst\|instraction_pointer:inst3\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"control_block:inst\|instraction_pointer:inst3\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_add_sub0.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_block:inst\|instraction_pointer:inst3\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"control_block:inst\|instraction_pointer:inst3\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_add_sub0.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dqh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_dqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dqh " "Info: Found entity 1: add_sub_dqh" {  } { { "db/add_sub_dqh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/add_sub_dqh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dqh control_block:inst\|instraction_pointer:inst3\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated " "Info: Elaborating entity \"add_sub_dqh\" for hierarchy \"control_block:inst\|instraction_pointer:inst3\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub2.tdf 1 1 " "Warning: Using design file lpm_add_sub2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub2 " "Info: Found entity 1: lpm_add_sub2" {  } { { "lpm_add_sub2.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_add_sub2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub2 control_block:inst\|lpm_add_sub2:inst32 " "Info: Elaborating entity \"lpm_add_sub2\" for hierarchy \"control_block:inst\|lpm_add_sub2:inst32\"" {  } { { "control_block.bdf" "inst32" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 1120 1928 2088 1216 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub control_block:inst\|lpm_add_sub2:inst32\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"control_block:inst\|lpm_add_sub2:inst32\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub2.tdf" "lpm_add_sub_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_add_sub2.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_block:inst\|lpm_add_sub2:inst32\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"control_block:inst\|lpm_add_sub2:inst32\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub2.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_add_sub2.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_block:inst\|lpm_add_sub2:inst32\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"control_block:inst\|lpm_add_sub2:inst32\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub2.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_add_sub2.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pmh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_pmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pmh " "Info: Found entity 1: add_sub_pmh" {  } { { "db/add_sub_pmh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/add_sub_pmh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pmh control_block:inst\|lpm_add_sub2:inst32\|lpm_add_sub:lpm_add_sub_component\|add_sub_pmh:auto_generated " "Info: Elaborating entity \"add_sub_pmh\" for hierarchy \"control_block:inst\|lpm_add_sub2:inst32\|lpm_add_sub:lpm_add_sub_component\|add_sub_pmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri2.tdf 1 1 " "Warning: Using design file lpm_bustri2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri2 " "Info: Found entity 1: lpm_bustri2" {  } { { "lpm_bustri2.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_bustri2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri2 control_block:inst\|lpm_bustri2:inst18 " "Info: Elaborating entity \"lpm_bustri2\" for hierarchy \"control_block:inst\|lpm_bustri2:inst18\"" {  } { { "control_block.bdf" "inst18" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 1096 832 912 1136 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.tdf" "lpm_bustri_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_bustri2.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_bustri2.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri2.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_bustri2.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags flags:inst1 " "Info: Elaborating entity \"flags\" for hierarchy \"flags:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 720 680 864 848 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_logic_unit arithmetic_logic_unit:inst5 " "Info: Elaborating entity \"arithmetic_logic_unit\" for hierarchy \"arithmetic_logic_unit:inst5\"" {  } { { "cpu.bdf" "inst5" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 696 912 640 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SF_in " "Warning: Pin \"SF_in\" not connected" {  } { { "arithmetic_logic_unit.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 152 136 304 168 "SF_in" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare3.tdf 1 1 " "Warning: Using design file lpm_compare3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Info: Found entity 1: lpm_compare3" {  } { { "lpm_compare3.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_compare3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare3 arithmetic_logic_unit:inst5\|lpm_compare3:inst2 " "Info: Elaborating entity \"lpm_compare3\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_compare3:inst2\"" {  } { { "arithmetic_logic_unit.bdf" "inst2" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 32 992 1120 128 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare arithmetic_logic_unit:inst5\|lpm_compare3:inst2\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_compare3:inst2\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare3.tdf" "lpm_compare_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_compare3.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arithmetic_logic_unit:inst5\|lpm_compare3:inst2\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"arithmetic_logic_unit:inst5\|lpm_compare3:inst2\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare3.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_compare3.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arithmetic_logic_unit:inst5\|lpm_compare3:inst2\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"arithmetic_logic_unit:inst5\|lpm_compare3:inst2\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare3.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_compare3.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8pi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_8pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8pi " "Info: Found entity 1: cmpr_8pi" {  } { { "db/cmpr_8pi.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cmpr_8pi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8pi arithmetic_logic_unit:inst5\|lpm_compare3:inst2\|lpm_compare:lpm_compare_component\|cmpr_8pi:auto_generated " "Info: Elaborating entity \"cmpr_8pi\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_compare3:inst2\|lpm_compare:lpm_compare_component\|cmpr_8pi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub1.tdf 1 1 " "Warning: Using design file lpm_add_sub1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_add_sub1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 arithmetic_logic_unit:inst5\|lpm_add_sub1:inst6 " "Info: Elaborating entity \"lpm_add_sub1\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_add_sub1:inst6\"" {  } { { "arithmetic_logic_unit.bdf" "inst6" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 496 1000 1160 592 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub arithmetic_logic_unit:inst5\|lpm_add_sub1:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_add_sub1:inst6\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.tdf" "lpm_add_sub_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_add_sub1.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arithmetic_logic_unit:inst5\|lpm_add_sub1:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"arithmetic_logic_unit:inst5\|lpm_add_sub1:inst6\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_add_sub1.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arithmetic_logic_unit:inst5\|lpm_add_sub1:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"arithmetic_logic_unit:inst5\|lpm_add_sub1:inst6\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Info: Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_add_sub1.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hrh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_hrh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hrh " "Info: Found entity 1: add_sub_hrh" {  } { { "db/add_sub_hrh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/add_sub_hrh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hrh arithmetic_logic_unit:inst5\|lpm_add_sub1:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_hrh:auto_generated " "Info: Elaborating entity \"add_sub_hrh\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_add_sub1:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_hrh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_and0.tdf 1 1 " "Warning: Using design file lpm_and0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and0 " "Info: Found entity 1: lpm_and0" {  } { { "lpm_and0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_and0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and0 arithmetic_logic_unit:inst5\|lpm_and0:inst7 " "Info: Elaborating entity \"lpm_and0\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_and0:inst7\"" {  } { { "arithmetic_logic_unit.bdf" "inst7" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 512 1512 1576 576 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and arithmetic_logic_unit:inst5\|lpm_and0:inst7\|lpm_and:lpm_and_component " "Info: Elaborating entity \"lpm_and\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_and0:inst7\|lpm_and:lpm_and_component\"" {  } { { "lpm_and0.tdf" "lpm_and_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_and0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arithmetic_logic_unit:inst5\|lpm_and0:inst7\|lpm_and:lpm_and_component " "Info: Elaborated megafunction instantiation \"arithmetic_logic_unit:inst5\|lpm_and0:inst7\|lpm_and:lpm_and_component\"" {  } { { "lpm_and0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_and0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arithmetic_logic_unit:inst5\|lpm_and0:inst7\|lpm_and:lpm_and_component " "Info: Instantiated megafunction \"arithmetic_logic_unit:inst5\|lpm_and0:inst7\|lpm_and:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_and0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_inv0.tdf 1 1 " "Warning: Using design file lpm_inv0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_inv0 " "Info: Found entity 1: lpm_inv0" {  } { { "lpm_inv0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_inv0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv0 arithmetic_logic_unit:inst5\|lpm_inv0:inst1 " "Info: Elaborating entity \"lpm_inv0\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_inv0:inst1\"" {  } { { "arithmetic_logic_unit.bdf" "inst1" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 368 568 648 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv arithmetic_logic_unit:inst5\|lpm_inv0:inst1\|lpm_inv:lpm_inv_component " "Info: Elaborating entity \"lpm_inv\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_inv0:inst1\|lpm_inv:lpm_inv_component\"" {  } { { "lpm_inv0.tdf" "lpm_inv_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_inv0.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arithmetic_logic_unit:inst5\|lpm_inv0:inst1\|lpm_inv:lpm_inv_component " "Info: Elaborated megafunction instantiation \"arithmetic_logic_unit:inst5\|lpm_inv0:inst1\|lpm_inv:lpm_inv_component\"" {  } { { "lpm_inv0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_inv0.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arithmetic_logic_unit:inst5\|lpm_inv0:inst1\|lpm_inv:lpm_inv_component " "Info: Instantiated megafunction \"arithmetic_logic_unit:inst5\|lpm_inv0:inst1\|lpm_inv:lpm_inv_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_INV " "Info: Parameter \"LPM_TYPE\" = \"LPM_INV\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_inv0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_inv0.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift0.tdf 1 1 " "Warning: Using design file lpm_clshift0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Info: Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_clshift0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 arithmetic_logic_unit:inst5\|lpm_clshift0:inst3 " "Info: Elaborating entity \"lpm_clshift0\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_clshift0:inst3\"" {  } { { "arithmetic_logic_unit.bdf" "inst3" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/arithmetic_logic_unit.bdf" { { 344 1000 1184 424 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift arithmetic_logic_unit:inst5\|lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift0.tdf" "lpm_clshift_component" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_clshift0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arithmetic_logic_unit:inst5\|lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"arithmetic_logic_unit:inst5\|lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_clshift0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arithmetic_logic_unit:inst5\|lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"arithmetic_logic_unit:inst5\|lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Info: Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Info: Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_clshift0.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/lpm_clshift0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Info: Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/lpm_clshift_ukb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb arithmetic_logic_unit:inst5\|lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component\|lpm_clshift_ukb:auto_generated " "Info: Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"arithmetic_logic_unit:inst5\|lpm_clshift0:inst3\|lpm_clshift:lpm_clshift_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst2 " "Info: Elaborating entity \"registers\" for hierarchy \"registers:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 232 1424 1640 360 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode3 registers:inst2\|lpm_decode3:inst2 " "Info: Elaborating entity \"lpm_decode3\" for hierarchy \"registers:inst2\|lpm_decode3:inst2\"" {  } { { "registers.bdf" "inst2" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 232 296 424 536 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[11\]\" " "Warning: Converted tri-state node \"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[11\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[10\]\" " "Warning: Converted tri-state node \"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[10\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[9\]\" " "Warning: Converted tri-state node \"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[9\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[8\]\" " "Warning: Converted tri-state node \"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[8\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[7\]\" " "Warning: Converted tri-state node \"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[7\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[6\]\" " "Warning: Converted tri-state node \"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[6\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[5\]\" " "Warning: Converted tri-state node \"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[5\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[4\]\" " "Warning: Converted tri-state node \"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[4\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[3\]\" " "Warning: Converted tri-state node \"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[3\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[2\]\" " "Warning: Converted tri-state node \"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[2\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[1\]\" " "Warning: Converted tri-state node \"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[1\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[0\]\" " "Warning: Converted tri-state node \"control_block:inst\|instraction_pointer:inst3\|gdfx_temp0\[0\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[14\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[14\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[14\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[13\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[13\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[13\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[12\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[12\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[12\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[11\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[11\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[11\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[10\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[10\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[10\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[9\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[9\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[9\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[8\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[8\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[8\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[7\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[7\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[6\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[6\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[5\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[5\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[4\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[4\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[3\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[3\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[2\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[2\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[1\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[1\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[0\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst10\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[0\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst11\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[14\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[13\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[12\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[11\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[10\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[9\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[8\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[7\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[6\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[5\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[4\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[3\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[2\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[1\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\] control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"arithmetic_logic_unit:inst5\|lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"control_block:inst\|lpm_bustri1:inst44\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[14\] control_block:inst\|lpm_bustri1:inst43\|lpm_bustri:lpm_bustri_component\|dout\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"control_block:inst\|lpm_bustri1:inst43\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[13\] control_block:inst\|lpm_bustri1:inst43\|lpm_bustri:lpm_bustri_component\|dout\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"control_block:inst\|lpm_bustri1:inst43\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[12\] control_block:inst\|lpm_bustri1:inst43\|lpm_bustri:lpm_bustri_component\|dout\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"control_block:inst\|lpm_bustri1:inst43\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\] control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\] control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\] control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[8\] control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\] control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\] control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\] control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\] control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\] control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\] control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\] control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\] control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"control_block:inst\|lpm_dff1:inst28\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[3\] registers:inst2\|lpm_decode3:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode71w\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"registers:inst2\|lpm_decode3:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode71w\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\] registers:inst2\|lpm_decode3:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode132w\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"registers:inst2\|lpm_decode3:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode132w\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[1\] registers:inst2\|lpm_decode3:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"registers:inst2\|lpm_decode3:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode31w\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[0\] registers:inst2\|lpm_decode3:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode71w\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"registers:inst2\|lpm_decode3:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode71w\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[14\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[13\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[12\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[11\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[10\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[9\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[7\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[6\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[5\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[4\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[3\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[2\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[1\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[0\] arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"arithmetic_logic_unit:inst5\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_control\[5\] GND " "Warning (13410): Pin \"ALU_control\[5\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 464 136 317 480 "ALU_control\[5..0\]" "" } { 288 968 1128 304 "ALU_control\[5..0\]" "" } { 464 592 696 480 "ALU_control\[0\]" "" } { 480 592 696 496 "ALU_control\[1\]" "" } { 528 592 696 544 "ALU_control\[2\]" "" } { 544 592 696 560 "ALU_control\[3\]" "" } { 560 592 696 576 "ALU_control\[4\]" "" } { 576 592 696 592 "ALU_control\[5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "732 " "Info: Implemented 732 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Info: Implemented 80 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "636 " "Info: Implemented 636 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 19:04:32 2024 " "Info: Processing ended: Sun Mar 10 19:04:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 19:04:32 2024 " "Info: Processing started: Sun Mar 10 19:04:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off course_work -c course_work " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off course_work -c course_work" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "course_work EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design course_work" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "96 96 " "Critical Warning: No exact pin location assignment(s) for 96 pins of 96 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[14\] " "Info: Pin registers_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[13\] " "Info: Pin registers_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[12\] " "Info: Pin registers_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[11\] " "Info: Pin registers_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[10\] " "Info: Pin registers_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 346 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[9\] " "Info: Pin registers_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 347 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[8\] " "Info: Pin registers_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 348 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[7\] " "Info: Pin registers_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 349 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[6\] " "Info: Pin registers_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 350 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[5\] " "Info: Pin registers_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 351 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[4\] " "Info: Pin registers_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 352 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[3\] " "Info: Pin registers_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 353 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[2\] " "Info: Pin registers_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 354 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[1\] " "Info: Pin registers_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[0\] " "Info: Pin registers_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 248 1640 1768 264 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 356 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[3\] " "Info: Pin registers_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 368 136 344 384 "registers_address\[3..0\]" "" } { 296 1264 1424 312 "registers_address\[3..0\]" "" } { 272 968 1128 288 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 359 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[2\] " "Info: Pin registers_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 368 136 344 384 "registers_address\[3..0\]" "" } { 296 1264 1424 312 "registers_address\[3..0\]" "" } { 272 968 1128 288 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 360 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[1\] " "Info: Pin registers_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 368 136 344 384 "registers_address\[3..0\]" "" } { 296 1264 1424 312 "registers_address\[3..0\]" "" } { 272 968 1128 288 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 361 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[0\] " "Info: Pin registers_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 368 136 344 384 "registers_address\[3..0\]" "" } { 296 1264 1424 312 "registers_address\[3..0\]" "" } { 272 968 1128 288 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 362 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[11\] " "Info: Pin memory_addreass\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 387 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[10\] " "Info: Pin memory_addreass\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 388 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[9\] " "Info: Pin memory_addreass\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 389 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[8\] " "Info: Pin memory_addreass\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[7\] " "Info: Pin memory_addreass\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 391 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[6\] " "Info: Pin memory_addreass\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 392 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[5\] " "Info: Pin memory_addreass\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 393 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[4\] " "Info: Pin memory_addreass\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 394 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[3\] " "Info: Pin memory_addreass\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 395 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[2\] " "Info: Pin memory_addreass\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[1\] " "Info: Pin memory_addreass\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 397 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[0\] " "Info: Pin memory_addreass\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 398 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[14\] " "Info: Pin memory_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 401 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[13\] " "Info: Pin memory_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 402 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[12\] " "Info: Pin memory_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[11\] " "Info: Pin memory_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 404 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[10\] " "Info: Pin memory_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 405 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[9\] " "Info: Pin memory_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 406 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[8\] " "Info: Pin memory_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 407 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[7\] " "Info: Pin memory_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 408 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[6\] " "Info: Pin memory_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 409 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[5\] " "Info: Pin memory_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 410 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[4\] " "Info: Pin memory_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 411 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[3\] " "Info: Pin memory_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 412 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[2\] " "Info: Pin memory_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 413 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[1\] " "Info: Pin memory_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 414 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[0\] " "Info: Pin memory_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 415 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[5\] " "Info: Pin ALU_control\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 464 136 317 480 "ALU_control\[5..0\]" "" } { 288 968 1128 304 "ALU_control\[5..0\]" "" } { 464 592 696 480 "ALU_control\[0\]" "" } { 480 592 696 496 "ALU_control\[1\]" "" } { 528 592 696 544 "ALU_control\[2\]" "" } { 544 592 696 560 "ALU_control\[3\]" "" } { 560 592 696 576 "ALU_control\[4\]" "" } { 576 592 696 592 "ALU_control\[5\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[4\] " "Info: Pin ALU_control\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 464 136 317 480 "ALU_control\[5..0\]" "" } { 288 968 1128 304 "ALU_control\[5..0\]" "" } { 464 592 696 480 "ALU_control\[0\]" "" } { 480 592 696 496 "ALU_control\[1\]" "" } { 528 592 696 544 "ALU_control\[2\]" "" } { 544 592 696 560 "ALU_control\[3\]" "" } { 560 592 696 576 "ALU_control\[4\]" "" } { 576 592 696 592 "ALU_control\[5\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 322 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[3\] " "Info: Pin ALU_control\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 464 136 317 480 "ALU_control\[5..0\]" "" } { 288 968 1128 304 "ALU_control\[5..0\]" "" } { 464 592 696 480 "ALU_control\[0\]" "" } { 480 592 696 496 "ALU_control\[1\]" "" } { 528 592 696 544 "ALU_control\[2\]" "" } { 544 592 696 560 "ALU_control\[3\]" "" } { 560 592 696 576 "ALU_control\[4\]" "" } { 576 592 696 592 "ALU_control\[5\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 323 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[2\] " "Info: Pin ALU_control\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 464 136 317 480 "ALU_control\[5..0\]" "" } { 288 968 1128 304 "ALU_control\[5..0\]" "" } { 464 592 696 480 "ALU_control\[0\]" "" } { 480 592 696 496 "ALU_control\[1\]" "" } { 528 592 696 544 "ALU_control\[2\]" "" } { 544 592 696 560 "ALU_control\[3\]" "" } { 560 592 696 576 "ALU_control\[4\]" "" } { 576 592 696 592 "ALU_control\[5\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[1\] " "Info: Pin ALU_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 464 136 317 480 "ALU_control\[5..0\]" "" } { 288 968 1128 304 "ALU_control\[5..0\]" "" } { 464 592 696 480 "ALU_control\[0\]" "" } { 480 592 696 496 "ALU_control\[1\]" "" } { 528 592 696 544 "ALU_control\[2\]" "" } { 544 592 696 560 "ALU_control\[3\]" "" } { 560 592 696 576 "ALU_control\[4\]" "" } { 576 592 696 592 "ALU_control\[5\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 325 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[0\] " "Info: Pin ALU_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 464 136 317 480 "ALU_control\[5..0\]" "" } { 288 968 1128 304 "ALU_control\[5..0\]" "" } { 464 592 696 480 "ALU_control\[0\]" "" } { 480 592 696 496 "ALU_control\[1\]" "" } { 528 592 696 544 "ALU_control\[2\]" "" } { 544 592 696 560 "ALU_control\[3\]" "" } { 560 592 696 576 "ALU_control\[4\]" "" } { 576 592 696 592 "ALU_control\[5\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 326 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_control\[1\] " "Info: Pin registers_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_control[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 344 136 338 360 "registers_control\[1..0\]" "" } { 264 1320 1424 280 "registers_control\[0\]" "" } { 280 1320 1424 296 "registers_control\[1\]" "" } { 256 968 1128 272 "registers_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 357 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_control\[0\] " "Info: Pin registers_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_control[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 344 136 338 360 "registers_control\[1..0\]" "" } { 264 1320 1424 280 "registers_control\[0\]" "" } { 280 1320 1424 296 "registers_control\[1\]" "" } { 256 968 1128 272 "registers_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 358 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[11\] " "Info: Pin base\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 336 968 1128 352 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 363 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[10\] " "Info: Pin base\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 336 968 1128 352 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 364 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[9\] " "Info: Pin base\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 336 968 1128 352 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 365 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[8\] " "Info: Pin base\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 336 968 1128 352 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 366 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[7\] " "Info: Pin base\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 336 968 1128 352 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 367 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[6\] " "Info: Pin base\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 336 968 1128 352 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 368 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[5\] " "Info: Pin base\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 336 968 1128 352 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 369 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[4\] " "Info: Pin base\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 336 968 1128 352 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 370 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[3\] " "Info: Pin base\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 336 968 1128 352 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 371 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[2\] " "Info: Pin base\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 336 968 1128 352 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[1\] " "Info: Pin base\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 336 968 1128 352 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 373 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[0\] " "Info: Pin base\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { base[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 312 432 "base\[11..0\]" "" } { 336 968 1128 352 "base\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { base[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 374 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[11\] " "Info: Pin index\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 352 968 1128 368 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 375 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[10\] " "Info: Pin index\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 352 968 1128 368 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 376 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[9\] " "Info: Pin index\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 352 968 1128 368 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 377 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[8\] " "Info: Pin index\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 352 968 1128 368 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 378 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[7\] " "Info: Pin index\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 352 968 1128 368 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 379 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[6\] " "Info: Pin index\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 352 968 1128 368 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 380 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[5\] " "Info: Pin index\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 352 968 1128 368 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 381 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[4\] " "Info: Pin index\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 352 968 1128 368 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 382 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[3\] " "Info: Pin index\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 352 968 1128 368 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 383 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[2\] " "Info: Pin index\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 352 968 1128 368 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 384 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[1\] " "Info: Pin index\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 352 968 1128 368 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index\[0\] " "Info: Pin index\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { index[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 440 136 312 456 "index\[11..0\]" "" } { 352 968 1128 368 "index\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 386 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_control\[1\] " "Info: Pin memory_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_control[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 240 136 337 256 "memory_control\[1..0\]" "" } { 224 968 1128 240 "memory_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 399 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_control\[0\] " "Info: Pin memory_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_control[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 240 136 337 256 "memory_control\[1..0\]" "" } { 224 968 1128 240 "memory_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 416 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[11\] " "Info: Pin memory_data_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 330 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[14\] " "Info: Pin memory_data_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 327 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[12\] " "Info: Pin memory_data_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[13\] " "Info: Pin memory_data_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 328 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[10\] " "Info: Pin memory_data_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[9\] " "Info: Pin memory_data_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 332 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[8\] " "Info: Pin memory_data_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[7\] " "Info: Pin memory_data_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[6\] " "Info: Pin memory_data_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[5\] " "Info: Pin memory_data_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 336 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[4\] " "Info: Pin memory_data_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 337 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[3\] " "Info: Pin memory_data_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[2\] " "Info: Pin memory_data_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[1\] " "Info: Pin memory_data_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[0\] " "Info: Pin memory_data_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 416 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "95 unused 3.3V 15 80 0 " "Info: Number of I/O pins in group: 95 (unused VREF, 3.3V VCCIO, 15 input, 80 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.492 ns register register " "Info: Estimated most critical path is register to register delay of 7.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\] 1 REG LAB_X15_Y9 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y9; Fanout = 14; REG Node = 'control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.272 ns) 0.403 ns control_block:inst\|inst57~0 2 COMB LAB_X15_Y9 4 " "Info: 2: + IC(0.131 ns) + CELL(0.272 ns) = 0.403 ns; Loc. = LAB_X15_Y9; Fanout = 4; COMB Node = 'control_block:inst\|inst57~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] control_block:inst|inst57~0 } "NODE_NAME" } } { "control_block.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 1408 1224 1288 1456 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 1.177 ns control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\]~11 3 COMB LAB_X15_Y10 1 " "Info: 3: + IC(0.502 ns) + CELL(0.272 ns) = 1.177 ns; Loc. = LAB_X15_Y10; Fanout = 1; COMB Node = 'control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { control_block:inst|inst57~0 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 1.951 ns control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\]~13 4 COMB LAB_X15_Y9 26 " "Info: 4: + IC(0.620 ns) + CELL(0.154 ns) = 1.951 ns; Loc. = LAB_X15_Y9; Fanout = 26; COMB Node = 'control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~11 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~13 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 2.725 ns registers:inst2\|inst33~0 5 COMB LAB_X14_Y10 15 " "Info: 5: + IC(0.502 ns) + CELL(0.272 ns) = 2.725 ns; Loc. = LAB_X14_Y10; Fanout = 15; COMB Node = 'registers:inst2\|inst33~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~13 registers:inst2|inst33~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 96 1048 1112 144 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.272 ns) 3.698 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~44 6 COMB LAB_X11_Y9 1 " "Info: 6: + IC(0.701 ns) + CELL(0.272 ns) = 3.698 ns; Loc. = LAB_X11_Y9; Fanout = 1; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~44'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { registers:inst2|inst33~0 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~44 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.053 ns) 4.515 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~45 7 COMB LAB_X11_Y12 2 " "Info: 7: + IC(0.764 ns) + CELL(0.053 ns) = 4.515 ns; Loc. = LAB_X11_Y12; Fanout = 2; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~44 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~45 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.272 ns) 5.553 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~105 8 COMB LAB_X15_Y10 4 " "Info: 8: + IC(0.766 ns) + CELL(0.272 ns) = 5.553 ns; Loc. = LAB_X15_Y10; Fanout = 4; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~105'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~45 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~105 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.357 ns) 6.354 ns control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[9\]~51 9 COMB LAB_X14_Y12 16 " "Info: 9: + IC(0.444 ns) + CELL(0.357 ns) = 6.354 ns; Loc. = LAB_X14_Y12; Fanout = 16; COMB Node = 'control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[9\]~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~105 control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[9]~51 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.155 ns) 7.492 ns registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[9\] 10 REG LAB_X10_Y10 1 " "Info: 10: + IC(0.983 ns) + CELL(0.155 ns) = 7.492 ns; Loc. = LAB_X10_Y10; Fanout = 1; REG Node = 'registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[9]~51 registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.079 ns ( 27.75 % ) " "Info: Total cell delay = 2.079 ns ( 27.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.413 ns ( 72.25 % ) " "Info: Total interconnect delay = 5.413 ns ( 72.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.492 ns" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] control_block:inst|inst57~0 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~11 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~13 registers:inst2|inst33~0 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~44 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~45 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~105 control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[9]~51 registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "80 " "Warning: Found 80 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[14\] 0 " "Info: Pin \"registers_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[13\] 0 " "Info: Pin \"registers_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[12\] 0 " "Info: Pin \"registers_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[11\] 0 " "Info: Pin \"registers_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[10\] 0 " "Info: Pin \"registers_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[9\] 0 " "Info: Pin \"registers_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[8\] 0 " "Info: Pin \"registers_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[7\] 0 " "Info: Pin \"registers_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[6\] 0 " "Info: Pin \"registers_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[5\] 0 " "Info: Pin \"registers_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[4\] 0 " "Info: Pin \"registers_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[3\] 0 " "Info: Pin \"registers_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[2\] 0 " "Info: Pin \"registers_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[1\] 0 " "Info: Pin \"registers_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[0\] 0 " "Info: Pin \"registers_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[3\] 0 " "Info: Pin \"registers_address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[2\] 0 " "Info: Pin \"registers_address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[1\] 0 " "Info: Pin \"registers_address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[0\] 0 " "Info: Pin \"registers_address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[11\] 0 " "Info: Pin \"memory_addreass\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[10\] 0 " "Info: Pin \"memory_addreass\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[9\] 0 " "Info: Pin \"memory_addreass\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[8\] 0 " "Info: Pin \"memory_addreass\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[7\] 0 " "Info: Pin \"memory_addreass\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[6\] 0 " "Info: Pin \"memory_addreass\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[5\] 0 " "Info: Pin \"memory_addreass\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[4\] 0 " "Info: Pin \"memory_addreass\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[3\] 0 " "Info: Pin \"memory_addreass\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[2\] 0 " "Info: Pin \"memory_addreass\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[1\] 0 " "Info: Pin \"memory_addreass\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[0\] 0 " "Info: Pin \"memory_addreass\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[14\] 0 " "Info: Pin \"memory_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[13\] 0 " "Info: Pin \"memory_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[12\] 0 " "Info: Pin \"memory_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[11\] 0 " "Info: Pin \"memory_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[10\] 0 " "Info: Pin \"memory_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[9\] 0 " "Info: Pin \"memory_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[8\] 0 " "Info: Pin \"memory_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[7\] 0 " "Info: Pin \"memory_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[6\] 0 " "Info: Pin \"memory_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[5\] 0 " "Info: Pin \"memory_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[4\] 0 " "Info: Pin \"memory_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[3\] 0 " "Info: Pin \"memory_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[2\] 0 " "Info: Pin \"memory_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[1\] 0 " "Info: Pin \"memory_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[0\] 0 " "Info: Pin \"memory_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[5\] 0 " "Info: Pin \"ALU_control\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[4\] 0 " "Info: Pin \"ALU_control\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[3\] 0 " "Info: Pin \"ALU_control\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[2\] 0 " "Info: Pin \"ALU_control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[1\] 0 " "Info: Pin \"ALU_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[0\] 0 " "Info: Pin \"ALU_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_control\[1\] 0 " "Info: Pin \"registers_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_control\[0\] 0 " "Info: Pin \"registers_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[11\] 0 " "Info: Pin \"base\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[10\] 0 " "Info: Pin \"base\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[9\] 0 " "Info: Pin \"base\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[8\] 0 " "Info: Pin \"base\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[7\] 0 " "Info: Pin \"base\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[6\] 0 " "Info: Pin \"base\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[5\] 0 " "Info: Pin \"base\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[4\] 0 " "Info: Pin \"base\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[3\] 0 " "Info: Pin \"base\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[2\] 0 " "Info: Pin \"base\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[1\] 0 " "Info: Pin \"base\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "base\[0\] 0 " "Info: Pin \"base\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[11\] 0 " "Info: Pin \"index\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[10\] 0 " "Info: Pin \"index\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[9\] 0 " "Info: Pin \"index\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[8\] 0 " "Info: Pin \"index\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[7\] 0 " "Info: Pin \"index\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[6\] 0 " "Info: Pin \"index\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[5\] 0 " "Info: Pin \"index\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[4\] 0 " "Info: Pin \"index\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[3\] 0 " "Info: Pin \"index\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[2\] 0 " "Info: Pin \"index\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[1\] 0 " "Info: Pin \"index\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "index\[0\] 0 " "Info: Pin \"index\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_control\[1\] 0 " "Info: Pin \"memory_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_control\[0\] 0 " "Info: Pin \"memory_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 19:04:37 2024 " "Info: Processing ended: Sun Mar 10 19:04:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 19:04:38 2024 " "Info: Processing started: Sun Mar 10 19:04:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off course_work -c course_work " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off course_work -c course_work" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 19:04:39 2024 " "Info: Processing ended: Sun Mar 10 19:04:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 19:04:40 2024 " "Info: Processing started: Sun Mar 10 19:04:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] register registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[3\] 62.3 MHz 16.052 ns Internal " "Info: Clock \"clk\" has Internal fmax of 62.3 MHz between source register \"control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]\" and destination register \"registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (period= 16.052 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.872 ns + Longest register register " "Info: + Longest register to register delay is 7.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] 1 REG LCFF_X15_Y9_N19 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y9_N19; Fanout = 13; REG Node = 'control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 0.814 ns control_block:inst\|takt:inst\|lpm_decode3:inst1\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode81w\[3\]~0 2 COMB LCCOMB_X15_Y9_N22 9 " "Info: 2: + IC(0.448 ns) + CELL(0.366 ns) = 0.814 ns; Loc. = LCCOMB_X15_Y9_N22; Fanout = 9; COMB Node = 'control_block:inst\|takt:inst\|lpm_decode3:inst1\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode81w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] control_block:inst|takt:inst|lpm_decode3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/decode_e9f.tdf" 48 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.346 ns) 1.831 ns control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[3\]~6 3 COMB LCCOMB_X15_Y8_N2 2 " "Info: 3: + IC(0.671 ns) + CELL(0.346 ns) = 1.831 ns; Loc. = LCCOMB_X15_Y8_N2; Fanout = 2; COMB Node = 'control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[3\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { control_block:inst|takt:inst|lpm_decode3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]~0 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.154 ns) 2.782 ns control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[3\]~9 4 COMB LCCOMB_X14_Y10_N4 30 " "Info: 4: + IC(0.797 ns) + CELL(0.154 ns) = 2.782 ns; Loc. = LCCOMB_X14_Y10_N4; Fanout = 30; COMB Node = 'control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[3\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~6 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~9 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.225 ns) 3.652 ns registers:inst2\|inst45~0 5 COMB LCCOMB_X13_Y9_N26 15 " "Info: 5: + IC(0.645 ns) + CELL(0.225 ns) = 3.652 ns; Loc. = LCCOMB_X13_Y9_N26; Fanout = 15; COMB Node = 'registers:inst2\|inst45~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~9 registers:inst2|inst45~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 616 1728 1792 664 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.272 ns) 4.823 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~79 6 COMB LCCOMB_X11_Y13_N30 3 " "Info: 6: + IC(0.899 ns) + CELL(0.272 ns) = 4.823 ns; Loc. = LCCOMB_X11_Y13_N30; Fanout = 3; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { registers:inst2|inst45~0 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~79 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.272 ns) 5.686 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~111DUPLICATE 7 COMB LCCOMB_X14_Y13_N18 3 " "Info: 7: + IC(0.591 ns) + CELL(0.272 ns) = 5.686 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 3; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~111DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~79 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~111DUPLICATE } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.053 ns) 6.511 ns control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[3\]~57 8 COMB LCCOMB_X10_Y12_N12 17 " "Info: 8: + IC(0.772 ns) + CELL(0.053 ns) = 6.511 ns; Loc. = LCCOMB_X10_Y12_N12; Fanout = 17; COMB Node = 'control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[3\]~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~111DUPLICATE control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[3]~57 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.309 ns) 7.872 ns registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[3\] 9 REG LCFF_X10_Y10_N27 1 " "Info: 9: + IC(1.052 ns) + CELL(0.309 ns) = 7.872 ns; Loc. = LCFF_X10_Y10_N27; Fanout = 1; REG Node = 'registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[3]~57 registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.997 ns ( 25.37 % ) " "Info: Total cell delay = 1.997 ns ( 25.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.875 ns ( 74.63 % ) " "Info: Total interconnect delay = 5.875 ns ( 74.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] control_block:inst|takt:inst|lpm_decode3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]~0 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~6 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~9 registers:inst2|inst45~0 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~79 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~111DUPLICATE control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[3]~57 registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} control_block:inst|takt:inst|lpm_decode3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]~0 {} control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~6 {} control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~9 {} registers:inst2|inst45~0 {} registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~79 {} registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~111DUPLICATE {} control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[3]~57 {} registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.448ns 0.671ns 0.797ns 0.645ns 0.899ns 0.591ns 0.772ns 1.052ns } { 0.000ns 0.366ns 0.346ns 0.154ns 0.225ns 0.272ns 0.272ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.030 ns - Smallest " "Info: - Smallest clock skew is 0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.489 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 315 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 315; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X10_Y10_N27 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X10_Y10_N27; Fanout = 1; REG Node = 'registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { clk~clkctrl registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.459 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 315 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 315; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] 3 REG LCFF_X15_Y9_N19 13 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X15_Y9_N19; Fanout = 13; REG Node = 'control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_s3i.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_s3i.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_s3i.tdf" 67 8 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] control_block:inst|takt:inst|lpm_decode3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]~0 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~6 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~9 registers:inst2|inst45~0 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~79 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~111DUPLICATE control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[3]~57 registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} control_block:inst|takt:inst|lpm_decode3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]~0 {} control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~6 {} control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~9 {} registers:inst2|inst45~0 {} registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~79 {} registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]~111DUPLICATE {} control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[3]~57 {} registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.448ns 0.671ns 0.797ns 0.645ns 0.899ns 0.591ns 0.772ns 1.052ns } { 0.000ns 0.366ns 0.346ns 0.154ns 0.225ns 0.272ns 0.272ns 0.053ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[8\] memory_data_in\[8\] clk 6.086 ns register " "Info: tsu for register \"registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[8\]\" (data pin = \"memory_data_in\[8\]\", clock pin = \"clk\") is 6.086 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.485 ns + Longest pin register " "Info: + Longest pin to register delay is 8.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns memory_data_in\[8\] 1 PIN PIN_Y17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 3; PIN Node = 'memory_data_in\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[8] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.330 ns) + CELL(0.346 ns) 6.533 ns control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]~29 2 COMB LCCOMB_X10_Y10_N2 2 " "Info: 2: + IC(5.330 ns) + CELL(0.346 ns) = 6.533 ns; Loc. = LCCOMB_X10_Y10_N2; Fanout = 2; COMB Node = 'control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.676 ns" { memory_data_in[8] control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~29 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.154 ns) 7.308 ns control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]~52 3 COMB LCCOMB_X10_Y12_N6 16 " "Info: 3: + IC(0.621 ns) + CELL(0.154 ns) = 7.308 ns; Loc. = LCCOMB_X10_Y12_N6; Fanout = 16; COMB Node = 'control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~29 control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~52 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.309 ns) 8.485 ns registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[8\] 4 REG LCFF_X10_Y10_N5 1 " "Info: 4: + IC(0.868 ns) + CELL(0.309 ns) = 8.485 ns; Loc. = LCFF_X10_Y10_N5; Fanout = 1; REG Node = 'registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~52 registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 19.63 % ) " "Info: Total cell delay = 1.666 ns ( 19.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.819 ns ( 80.37 % ) " "Info: Total interconnect delay = 6.819 ns ( 80.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.485 ns" { memory_data_in[8] control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~29 control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~52 registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.485 ns" { memory_data_in[8] {} memory_data_in[8]~combout {} control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~29 {} control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~52 {} registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 5.330ns 0.621ns 0.868ns } { 0.000ns 0.857ns 0.346ns 0.154ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.489 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 315 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 315; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X10_Y10_N5 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X10_Y10_N5; Fanout = 1; REG Node = 'registers:inst2\|lpm_dff0:register_0\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { clk~clkctrl registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.485 ns" { memory_data_in[8] control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~29 control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~52 registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.485 ns" { memory_data_in[8] {} memory_data_in[8]~combout {} control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~29 {} control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~52 {} registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 5.330ns 0.621ns 0.868ns } { 0.000ns 0.857ns 0.346ns 0.154ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} registers:inst2|lpm_dff0:register_0|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk memory_data_out\[11\] control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[13\] 14.867 ns register " "Info: tco from clock \"clk\" to destination pin \"memory_data_out\[11\]\" through register \"control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[13\]\" is 14.867 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.461 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 315 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 315; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[13\] 3 REG LCFF_X17_Y9_N21 9 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X17_Y9_N21; Fanout = 9; REG Node = 'control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clk~clkctrl control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.312 ns + Longest register pin " "Info: + Longest register to pin delay is 12.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[13\] 1 REG LCFF_X17_Y9_N21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N21; Fanout = 9; REG Node = 'control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.366 ns) 0.693 ns control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode54w\[3\]~0 2 COMB LCCOMB_X17_Y9_N26 7 " "Info: 2: + IC(0.327 ns) + CELL(0.366 ns) = 0.693 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 7; COMB Node = 'control_block:inst\|lpm_decode4:inst14\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode54w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] control_block:inst|lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[3]~0 } "NODE_NAME" } } { "db/decode_d9f.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/decode_d9f.tdf" 62 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.346 ns) 1.870 ns control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\]~10 3 COMB LCCOMB_X15_Y8_N8 1 " "Info: 3: + IC(0.831 ns) + CELL(0.346 ns) = 1.870 ns; Loc. = LCCOMB_X15_Y8_N8; Fanout = 1; COMB Node = 'control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { control_block:inst|lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[3]~0 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~10 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.154 ns) 2.608 ns control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\]~13 4 COMB LCCOMB_X15_Y9_N6 27 " "Info: 4: + IC(0.584 ns) + CELL(0.154 ns) = 2.608 ns; Loc. = LCCOMB_X15_Y9_N6; Fanout = 27; COMB Node = 'control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[2\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~10 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~13 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.228 ns) 3.499 ns registers:inst2\|inst38~0 5 COMB LCCOMB_X14_Y10_N30 15 " "Info: 5: + IC(0.663 ns) + CELL(0.228 ns) = 3.499 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 15; COMB Node = 'registers:inst2\|inst38~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~13 registers:inst2|inst38~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 616 1048 1112 664 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.053 ns) 4.143 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\]~34 6 COMB LCCOMB_X9_Y10_N0 2 " "Info: 6: + IC(0.591 ns) + CELL(0.053 ns) = 4.143 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 2; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\]~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { registers:inst2|inst38~0 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~34 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.053 ns) 5.171 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\]~35DUPLICATE 7 COMB LCCOMB_X14_Y9_N30 2 " "Info: 7: + IC(0.975 ns) + CELL(0.053 ns) = 5.171 ns; Loc. = LCCOMB_X14_Y9_N30; Fanout = 2; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\]~35DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~34 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~35DUPLICATE } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.053 ns) 6.010 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\]~103DUPLICATE 8 COMB LCCOMB_X14_Y10_N0 3 " "Info: 8: + IC(0.786 ns) + CELL(0.053 ns) = 6.010 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 3; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\]~103DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~35DUPLICATE registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~103DUPLICATE } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.228 ns) 7.445 ns control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[11\]~24 9 COMB LCCOMB_X11_Y13_N16 1 " "Info: 9: + IC(1.207 ns) + CELL(0.228 ns) = 7.445 ns; Loc. = LCCOMB_X11_Y13_N16; Fanout = 1; COMB Node = 'control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[11\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~103DUPLICATE control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[11]~24 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.935 ns) + CELL(1.932 ns) 12.312 ns memory_data_out\[11\] 10 PIN PIN_G8 0 " "Info: 10: + IC(2.935 ns) + CELL(1.932 ns) = 12.312 ns; Loc. = PIN_G8; Fanout = 0; PIN Node = 'memory_data_out\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.867 ns" { control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[11]~24 memory_data_out[11] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.413 ns ( 27.72 % ) " "Info: Total cell delay = 3.413 ns ( 27.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.899 ns ( 72.28 % ) " "Info: Total interconnect delay = 8.899 ns ( 72.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.312 ns" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] control_block:inst|lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[3]~0 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~10 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~13 registers:inst2|inst38~0 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~34 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~35DUPLICATE registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~103DUPLICATE control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[11]~24 memory_data_out[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.312 ns" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] {} control_block:inst|lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[3]~0 {} control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~10 {} control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~13 {} registers:inst2|inst38~0 {} registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~34 {} registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~35DUPLICATE {} registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~103DUPLICATE {} control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[11]~24 {} memory_data_out[11] {} } { 0.000ns 0.327ns 0.831ns 0.584ns 0.663ns 0.591ns 0.975ns 0.786ns 1.207ns 2.935ns } { 0.000ns 0.366ns 0.346ns 0.154ns 0.228ns 0.053ns 0.053ns 0.053ns 0.228ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.312 ns" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] control_block:inst|lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[3]~0 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~10 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~13 registers:inst2|inst38~0 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~34 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~35DUPLICATE registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~103DUPLICATE control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[11]~24 memory_data_out[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.312 ns" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] {} control_block:inst|lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode54w[3]~0 {} control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~10 {} control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[2]~13 {} registers:inst2|inst38~0 {} registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~34 {} registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~35DUPLICATE {} registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[11]~103DUPLICATE {} control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[11]~24 {} memory_data_out[11] {} } { 0.000ns 0.327ns 0.831ns 0.584ns 0.663ns 0.591ns 0.975ns 0.786ns 1.207ns 2.935ns } { 0.000ns 0.366ns 0.346ns 0.154ns 0.228ns 0.053ns 0.053ns 0.053ns 0.228ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "memory_data_in\[8\] memory_data_out\[8\] 11.464 ns Longest " "Info: Longest tpd from source pin \"memory_data_in\[8\]\" to destination pin \"memory_data_out\[8\]\" is 11.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns memory_data_in\[8\] 1 PIN PIN_Y17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 3; PIN Node = 'memory_data_in\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[8] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.330 ns) + CELL(0.346 ns) 6.533 ns control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]~29 2 COMB LCCOMB_X10_Y10_N2 2 " "Info: 2: + IC(5.330 ns) + CELL(0.346 ns) = 6.533 ns; Loc. = LCCOMB_X10_Y10_N2; Fanout = 2; COMB Node = 'control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.676 ns" { memory_data_in[8] control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~29 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.053 ns) 7.924 ns control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]~30 3 COMB LCCOMB_X11_Y11_N28 1 " "Info: 3: + IC(1.338 ns) + CELL(0.053 ns) = 7.924 ns; Loc. = LCCOMB_X11_Y11_N28; Fanout = 1; COMB Node = 'control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[8\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~29 control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~30 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(1.962 ns) 11.464 ns memory_data_out\[8\] 4 PIN PIN_D14 0 " "Info: 4: + IC(1.578 ns) + CELL(1.962 ns) = 11.464 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'memory_data_out\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.540 ns" { control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~30 memory_data_out[8] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.218 ns ( 28.07 % ) " "Info: Total cell delay = 3.218 ns ( 28.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.246 ns ( 71.93 % ) " "Info: Total interconnect delay = 8.246 ns ( 71.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.464 ns" { memory_data_in[8] control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~29 control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~30 memory_data_out[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.464 ns" { memory_data_in[8] {} memory_data_in[8]~combout {} control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~29 {} control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]~30 {} memory_data_out[8] {} } { 0.000ns 0.000ns 5.330ns 1.338ns 1.578ns } { 0.000ns 0.857ns 0.346ns 0.053ns 1.962ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[14\] memory_data_in\[14\] clk -2.465 ns register " "Info: th for register \"control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[14\]\" (data pin = \"memory_data_in\[14\]\", clock pin = \"clk\") is -2.465 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.461 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 315 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 315; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 248 1368 1424 264 "clk" "" } { 736 624 680 752 "clk" "" } { 224 608 664 240 "clk" "" } { 432 632 696 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[14\] 3 REG LCFF_X17_Y9_N23 9 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X17_Y9_N23; Fanout = 9; REG Node = 'control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clk~clkctrl control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.075 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns memory_data_in\[14\] 1 PIN PIN_P21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P21; Fanout = 2; PIN Node = 'memory_data_in\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[14] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.946 ns) + CELL(0.309 ns) 5.075 ns control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[14\] 2 REG LCFF_X17_Y9_N23 9 " "Info: 2: + IC(3.946 ns) + CELL(0.309 ns) = 5.075 ns; Loc. = LCFF_X17_Y9_N23; Fanout = 9; REG Node = 'control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.255 ns" { memory_data_in[14] control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 22.25 % ) " "Info: Total cell delay = 1.129 ns ( 22.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.946 ns ( 77.75 % ) " "Info: Total interconnect delay = 3.946 ns ( 77.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { memory_data_in[14] control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { memory_data_in[14] {} memory_data_in[14]~combout {} control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 3.946ns } { 0.000ns 0.820ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { memory_data_in[14] control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { memory_data_in[14] {} memory_data_in[14]~combout {} control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 3.946ns } { 0.000ns 0.820ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 19:04:40 2024 " "Info: Processing ended: Sun Mar 10 19:04:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Info: Quartus II Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
