/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2023-2025 Qualcomm Innovation Center, Inc. All rights reserved.
 */


#ifndef _CAM_VFE_LITE736_H_
#define _CAM_VFE_LITE736_H_
#include "cam_vfe_camif_ver3.h"
#include "cam_vfe_top_ver4.h"
#include "cam_vfe_core.h"
#include "cam_vfe_bus_ver3.h"
#include "cam_irq_controller.h"

#define CAM_VFE_73X_NUM_DBG_REG 7

static struct cam_vfe_top_ver4_module_desc vfe73x_ipp_mod_desc[] = {
	{
		.id = 0,
		.desc = "CLC_BLS",
	},
	{
		.id = 1,
		.desc = "CLC_GLUT_PP0",
	},
	{
		.id = 2,
		.desc = "CLC_STATS_BG",
	},
	{
		.id = 3,
		.desc = "CLC_STATS_BHIST",
	},
	{
		.id = 4,
		.desc = "CLC_LRO",
	},
	{
		.id = 5,
		.desc = "CLC_GLUT_PP1",
	},
	{
		.id = 6,
		.desc = "CLC_GLUT_PP2",
	},
	{
		.id = 7,
		.desc = "CLC_CRC_PP0",
	},
	{
		.id = 8,
		.desc = "CLC_CRC_PP1",
	},
	{
		.id = 9,
		.desc = "CLC_CRC_PP2",
	},
	{
		.id = 10,
		.desc = "CLC_MNDS_Y_GLUT_PP0",
	},
	{
		.id = 11,
		.desc = "CLC_CRC_POST_MNDS_Y_GLUT_PP0",
	},
};

static struct cam_vfe_top_ver4_wr_client_desc vfe736x_wr_client_desc[] = {
	{
		.wm_id = 0,
		.desc = "RDI_0",
	},
	{
		.wm_id = 1,
		.desc = "RDI_1",
	},
	{
		.wm_id = 2,
		.desc = "RDI_2",
	},
	{
		.wm_id = 3,
		.desc = "RDI_3",
	},
	{
		.wm_id = 4,
		.desc = "GAMMA",
	},
	{
		.wm_id = 5,
		.desc = "BE",
	},
	{
		.wm_id = 6,
		.desc = "BHIST",
	},
	{
		.wm_id = 7,
		.desc = "RAW1",
	},
	{
		.wm_id = 8,
		.desc = "RAW2",
	},
	{
		.wm_id = 9,
		.desc = "GAMMA_DS",
	},
};

static struct cam_irq_register_set vfe73x_top_irq_reg_set[3] = {
	{
		.mask_reg_offset   = 0x00001024,
		.clear_reg_offset  = 0x0000102C,
		.status_reg_offset = 0x0000101C,
	},
	{
		.mask_reg_offset   = 0x00001028,
		.clear_reg_offset  = 0x00001030,
		.status_reg_offset = 0x00001020,
	},
};

static struct cam_irq_controller_reg_info vfe73x_top_irq_reg_info = {
	.num_registers = 2,
	.irq_reg_set = vfe73x_top_irq_reg_set,
	.global_clear_offset  = 0x00001038,
	.global_clear_bitmask = 0x00000001,
	.clear_all_bitmask    = 0xFFFFFFFF,
};

static struct cam_vfe_top_ver4_reg_offset_perf_count_regs
	vfe_lite736_perf_count_reg = {
	.count_cfg                = 0x00001084,
	.pixel_count              = 0x00001088,
	.line_count               = 0x0000108C,
	.stall_count              = 0x00001090,
	.always_count             = 0x00001094,
	.count_status             = 0x00001098,
};

static struct cam_vfe_top_ver4_reg_offset_common vfe73x_top_common_reg = {
	.hw_version               = 0x00001000,
	.hw_capability            = 0x00001004,
	.lens_feature             = 0x00001008,
	.color_feature            = 0x0000100C,
	.stats_feature            = 0x00001010,
	.core_cgc_ovd_0           = 0x00001014,
	.ahb_cgc_ovd              = 0x00001018,
	.irq_set                  = 0x00001034,
	.irq_cmd                  = 0x00001038,
	.core_cfg_0               = 0x0000103C,
	.core_cfg_1               = 0x00001040,
	.core_cfg_2               = 0x00001044,
	.diag_config              = 0x00001048,
	.diag_sensor_status_0     = 0x0000104C,
	.diag_sensor_status_1     = 0x00001050,
	.diag_frm_cnt_status_0    = 0x00001054,
	.diag_frm_cnt_status_1    = 0x00001058,
	.ipp_violation_status     = 0x0000105C,
	.stats_throttle_cfg_0     = 0x00001060,
	.bus_violation_status     = 0x00001264,
	.bus_overflow_status      = 0x00001268,
	.top_debug_cfg            = 0x00001080,
	.num_top_debug_reg        = CAM_VFE_73X_NUM_DBG_REG,
	.top_debug                = {
		0x00001064,
		0x00001068,
		0x0000106C,
		0x00001070,
		0x00001074,
		0x00001078,
		0x0000107C,
	},
	.perf_regs_0              = &vfe_lite736_perf_count_reg,
	.core_cfg_3               = 0x0000109C,
};

static struct cam_vfe_ver4_path_reg_data vfe73x_ipp_reg_data = {
	.sof_irq_mask                    = 0x1,
	.eof_irq_mask                    = 0x2,
	.error_irq_mask                  = 0x2,
	.enable_diagnostic_hw            = 0x1,
	.top_debug_cfg_en                = 0x3,
	.ipp_violation_mask              = 0x10,
};

static struct cam_vfe_ver4_path_reg_data vfe73x_rdi_reg_data[4] = {

	{
		.sof_irq_mask                    = 0x4,
		.eof_irq_mask                    = 0x8,
		.error_irq_mask                  = 0x0,
		.enable_diagnostic_hw            = 0x1,
		.top_debug_cfg_en                = 0x3,
	},
	{
		.sof_irq_mask                    = 0x10,
		.eof_irq_mask                    = 0x20,
		.error_irq_mask                  = 0x0,
		.enable_diagnostic_hw            = 0x1,
		.top_debug_cfg_en                = 0x3,
	},
	{
		.sof_irq_mask                    = 0x40,
		.eof_irq_mask                    = 0x80,
		.error_irq_mask                  = 0x0,
		.enable_diagnostic_hw            = 0x1,
		.top_debug_cfg_en                = 0x3,
	},
	{
		.sof_irq_mask                    = 0x100,
		.eof_irq_mask                    = 0x200,
		.error_irq_mask                  = 0x0,
		.enable_diagnostic_hw            = 0x1,
		.top_debug_cfg_en                = 0x3,
	},
};

static struct cam_vfe_ver4_path_hw_info
	vfe73x_rdi_hw_info[CAM_VFE_RDI_VER2_MAX] = {
	{
		.common_reg     = &vfe73x_top_common_reg,
		.reg_data       = &vfe73x_rdi_reg_data[0],
	},
	{
		.common_reg     = &vfe73x_top_common_reg,
		.reg_data       = &vfe73x_rdi_reg_data[1],
	},
	{
		.common_reg     = &vfe73x_top_common_reg,
		.reg_data       = &vfe73x_rdi_reg_data[2],
	},
	{
		.common_reg     = &vfe73x_top_common_reg,
		.reg_data       = &vfe73x_rdi_reg_data[3],
	},
};

static struct cam_vfe_top_ver4_debug_reg_info vfe73x_dbg_reg_info[CAM_VFE_73X_NUM_DBG_REG][8] = {
	VFE_DBG_INFO_ARRAY_4bit("test_bus_reserved",
		"test_bus_reserved",
		"test_bus_reserved",
		"test_bus_reserved",
		"test_bus_reserved",
		"test_bus_reserved",
		"test_bus_reserved",
		"test_bus_reserved"
	),
	VFE_DBG_INFO_ARRAY_4bit(
		"",
		"",
		"unused",
		"unused",
		"unused",
		"unused",
		"unused",
		"unused"
	),
	VFE_DBG_INFO_ARRAY_4bit(
		"PP0_THROTTLE",
		"STATS_BG_THROTTLE",
		"STATS_BG",
		"BLS",
		"GLUT0",
		"STATS_BHIST",
		"DELAY_LINE",
		"STATS_BHIST_THROTTLE"
	),
	VFE_DBG_INFO_ARRAY_4bit(
		"Lens_rolloff",
		"Crop_Round_Clamp0",
		"Crop_Round_Clamp1",
		"Crop_Round_Clamp2",
		"GLUT1",
		"GLUT2",
		"PP1_THROTTLE",
		"PP2_THROTTLE"
	),
	VFE_DBG_INFO_ARRAY_4bit(
		"RDI0",
		"RDI1",
		"RDI2",
		"RDI3",
		"STATS_BG_SRC",
		"GLUT0_SRC",
		"STATS_BG_PP",
		"GLUT0_PP"
	),
	VFE_DBG_INFO_ARRAY_4bit(
		"STATS_BHIST_SRC",
		"STATS_BHIST_PP",
		"GLUT1_SRC",
		"GLUT1_PP",
		"GLUT2_SRC",
		"GLUT2_PP",
		"mnds_y_glut0_src",
		"mnds_y_glut0_pp"
	),
	VFE_DBG_INFO_ARRAY_4bit(
		"crc_post_mnds_y_glut_pp0",
		"mnds_y_glut_pp0",
		"mnds_y_glut_pp0_throttle",
		"unused",
		"unused",
		"unused",
		"unused",
		"unused"
	),
};

static struct cam_vfe_top_ver4_hw_info vfe73x_top_hw_info = {
	.common_reg = &vfe73x_top_common_reg,
	.rdi_hw_info[0] = &vfe73x_rdi_hw_info[0],
	.rdi_hw_info[1] = &vfe73x_rdi_hw_info[1],
	.rdi_hw_info[2] = &vfe73x_rdi_hw_info[2],
	.rdi_hw_info[3] = &vfe73x_rdi_hw_info[3],
	.vfe_full_hw_info = {
		.common_reg     = &vfe73x_top_common_reg,
		.reg_data       = &vfe73x_ipp_reg_data,
	},
	.ipp_module_desc        = vfe73x_ipp_mod_desc,
	.wr_client_desc         = vfe736x_wr_client_desc,
	.num_mux = 5,
	.mux_type = {
		CAM_VFE_CAMIF_VER_4_0,
		CAM_VFE_RDI_VER_1_0,
		CAM_VFE_RDI_VER_1_0,
		CAM_VFE_RDI_VER_1_0,
		CAM_VFE_RDI_VER_1_0,
	},
	.debug_reg_info = &vfe73x_dbg_reg_info,
};

static struct cam_irq_register_set vfe736x_bus_irq_reg[1] = {
	{
		.mask_reg_offset   = 0x00001218,
		.clear_reg_offset  = 0x00001220,
		.status_reg_offset = 0x00001228,
	},
};

static struct cam_vfe_bus_ver3_hw_info vfe736x_bus_hw_info = {
	.common_reg = {
		.hw_version                       = 0x00001200,
		.cgc_ovd                          = 0x00001208,
		.if_frameheader_cfg               = {
			0x00001234,
			0x00001238,
			0x0000123C,
			0x00001240,
			0x00001244,
		},
		.pwr_iso_cfg                      = 0x0000125C,
		.overflow_status_clear            = 0x00001260,
		.ccif_violation_status            = 0x00001264,
		.overflow_status                  = 0x00001268,
		.image_size_violation_status      = 0x00001270,
		.perf_count_cfg                   = {
			0x00001274,
			0x00001278,
			0x0000127C,
			0x00001280,
			0x00001284,
		},
		.perf_count_val                   = {
			0x00001294,
			0x00001298,
			0x0000129C,
			0x000012A0,
			0x000012A4,
		},
		.perf_count_status                = 0x000012B4,
		.misr_cfg                         = {
			0x000012B8,
			0x000012BC,
		},
		.misr_rd_sel                      = 0x000012C8,
		.misr_rst                         = 0x000012CC,
		.misr_val                         = 0x000012D0,
		.debug_status_top_cfg             = 0x000012F0,
		.debug_status_top                 = 0x000012F4,
		.qos_eos_cfg                      = 0x00001300,
		.test_bus_ctrl                    = 0x00001328,
		.irq_reg_info = {
			.num_registers            = ARRAY_SIZE(vfe736x_bus_irq_reg),
			.irq_reg_set              = vfe736x_bus_irq_reg,
			.global_clear_offset      = 0x00001230,
			.global_clear_bitmask     = 0x00000001,
		},
	},
	.num_client = 10,
	.bus_client_reg = {
		/* BUS Client 0 RDI0 */
		{
			.cfg                      = 0x00001700,
			.image_addr               = 0x00001704,
			.frame_incr               = 0x00001708,
			.image_cfg_0              = 0x0000170C,
			.image_cfg_1              = 0x00001710,
			.image_cfg_2              = 0x00001714,
			.packer_cfg               = 0x00001718,
			.burst_limit              = 0x0000171C,
			.frame_header_addr        = 0x00001720,
			.frame_header_incr        = 0x00001724,
			.frame_header_cfg         = 0x00001728,
			.line_done_cfg            = 0x0000172C,
			.irq_subsample_period     = 0x00001730,
			.irq_subsample_pattern    = 0x00001734,
			.mmu_prefetch_cfg         = 0x00001760,
			.mmu_prefetch_max_offset  = 0x00001764,
			.system_cache_cfg         = 0x00001768,
			.debug_status_cfg         = 0x0000177C,
			.debug_status_0           = 0x00001780,
			.debug_status_1           = 0x00001784,
			.addr_status_0            = 0x00001790,
			.addr_status_1            = 0x00001794,
			.addr_status_2            = 0x00001798,
			.addr_status_3            = 0x0000179C,
			.comp_group               = CAM_VFE_BUS_VER3_COMP_GRP_1,
			.ubwc_regs                = NULL,
			.ipcc_id                  = CAM_VFE_BUS_VER3_IPCC_ID_0,
			.ipcc_addr                = 0x00001354,
			.ipcc_cfg_0               = 0x00001384,
			.ipcc_cfg_1               = 0x000013B4,
			.fence_addr               = 0x000013E4,
			.fence_cfg_0              = 0x00001414,
			.fence_cfg_1              = 0x00001444,
			.hwfence_cap_mask         = CAM_HW_FENCE_FRAME_BASED |
							CAM_HW_FENCE_SLICE_BASED,
		},
		/* BUS Client 1 RDI1 */
		{
			.cfg                      = 0x00001800,
			.image_addr               = 0x00001804,
			.frame_incr               = 0x00001808,
			.image_cfg_0              = 0x0000180C,
			.image_cfg_1              = 0x00001810,
			.image_cfg_2              = 0x00001814,
			.packer_cfg               = 0x00001818,
			.burst_limit              = 0x0000181C,
			.frame_header_addr        = 0x00001820,
			.frame_header_incr        = 0x00001824,
			.frame_header_cfg         = 0x00001828,
			.line_done_cfg            = 0x0000182C,
			.irq_subsample_period     = 0x00001830,
			.irq_subsample_pattern    = 0x00001834,
			.mmu_prefetch_cfg         = 0x00001860,
			.mmu_prefetch_max_offset  = 0x00001864,
			.system_cache_cfg         = 0x00001868,
			.debug_status_cfg         = 0x0000187C,
			.debug_status_0           = 0x00001880,
			.debug_status_1           = 0x00001884,
			.addr_status_0            = 0x00001890,
			.addr_status_1            = 0x00001894,
			.addr_status_2            = 0x00001898,
			.addr_status_3            = 0x0000189C,
			.comp_group               = CAM_VFE_BUS_VER3_COMP_GRP_2,
			.ubwc_regs                = NULL,
			.ipcc_id                  = CAM_VFE_BUS_VER3_IPCC_ID_1,
			.ipcc_addr                = 0x00001360,
			.ipcc_cfg_0               = 0x00001390,
			.ipcc_cfg_1               = 0x000013C0,
			.fence_addr               = 0x000013F0,
			.fence_cfg_0              = 0x00001420,
			.fence_cfg_1              = 0x00001450,
			.hwfence_cap_mask         = CAM_HW_FENCE_FRAME_BASED |
							CAM_HW_FENCE_SLICE_BASED,
		},
		/* BUS Client 2 RDI2 */
		{
			.cfg                      = 0x00001900,
			.image_addr               = 0x00001904,
			.frame_incr               = 0x00001908,
			.image_cfg_0              = 0x0000190C,
			.image_cfg_1              = 0x00001910,
			.image_cfg_2              = 0x00001914,
			.packer_cfg               = 0x00001918,
			.burst_limit              = 0x0000191C,
			.frame_header_addr        = 0x00001920,
			.frame_header_incr        = 0x00001924,
			.frame_header_cfg         = 0x00001928,
			.line_done_cfg            = 0x0000192C,
			.irq_subsample_period     = 0x00001930,
			.irq_subsample_pattern    = 0x00001934,
			.mmu_prefetch_cfg         = 0x00001960,
			.mmu_prefetch_max_offset  = 0x00001964,
			.system_cache_cfg         = 0x00001968,
			.debug_status_cfg         = 0x0000197C,
			.debug_status_0           = 0x00001980,
			.debug_status_1           = 0x00001984,
			.addr_status_0            = 0x00001990,
			.addr_status_1            = 0x00001994,
			.addr_status_2            = 0x00001998,
			.addr_status_3            = 0x0000199C,
			.comp_group               = CAM_VFE_BUS_VER3_COMP_GRP_3,
			.ubwc_regs                = NULL,
			.ipcc_id                  = CAM_VFE_BUS_VER3_IPCC_ID_2,
			.ipcc_addr                = 0x00001364,
			.ipcc_cfg_0               = 0x00001394,
			.ipcc_cfg_1               = 0x000013C4,
			.fence_addr               = 0x000013F4,
			.fence_cfg_0              = 0x00001424,
			.fence_cfg_1              = 0x00001454,
			.hwfence_cap_mask         = CAM_HW_FENCE_FRAME_BASED |
							CAM_HW_FENCE_SLICE_BASED,
		},
		/* BUS Client 3 RDI3 */
		{
			.cfg                      = 0x00001A00,
			.image_addr               = 0x00001A04,
			.frame_incr               = 0x00001A08,
			.image_cfg_0              = 0x00001A0C,
			.image_cfg_1              = 0x00001A10,
			.image_cfg_2              = 0x00001A14,
			.packer_cfg               = 0x00001A18,
			.burst_limit              = 0x00001A1c,
			.frame_header_addr        = 0x00001A20,
			.frame_header_incr        = 0x00001A24,
			.frame_header_cfg         = 0x00001A28,
			.line_done_cfg            = 0x00001A2C,
			.irq_subsample_period     = 0x00001A30,
			.irq_subsample_pattern    = 0x00001A34,
			.mmu_prefetch_cfg         = 0x00001A60,
			.mmu_prefetch_max_offset  = 0x00001A64,
			.system_cache_cfg         = 0x00001A68,
			.debug_status_cfg         = 0x00001A7C,
			.debug_status_0           = 0x00001A80,
			.debug_status_1           = 0x00001A84,
			.addr_status_0            = 0x00001A90,
			.addr_status_1            = 0x00001A94,
			.addr_status_2            = 0x00001A98,
			.addr_status_3            = 0x00001A9C,
			.comp_group               = CAM_VFE_BUS_VER3_COMP_GRP_4,
			.ubwc_regs                = NULL,
			.ipcc_id                  = CAM_VFE_BUS_VER3_IPCC_ID_3,
			.ipcc_addr                = 0x00001368,
			.ipcc_cfg_0               = 0x00001398,
			.ipcc_cfg_1               = 0x000013C8,
			.fence_addr               = 0x000013F8,
			.fence_cfg_0              = 0x00001428,
			.fence_cfg_1              = 0x00001458,
			.hwfence_cap_mask         = CAM_HW_FENCE_FRAME_BASED |
							CAM_HW_FENCE_SLICE_BASED,
		},
		/* BUS Client 4 Gamma */
		{
			.cfg                      = 0x00001B00,
			.image_addr               = 0x00001B04,
			.frame_incr               = 0x00001B08,
			.image_cfg_0              = 0x00001B0C,
			.image_cfg_1              = 0x00001B10,
			.image_cfg_2              = 0x00001B14,
			.packer_cfg               = 0x00001B18,
			.burst_limit              = 0x00001B1C,
			.frame_header_addr        = 0x00001B20,
			.frame_header_incr        = 0x00001B24,
			.frame_header_cfg         = 0x00001B28,
			.line_done_cfg            = 0x00001B2C,
			.irq_subsample_period     = 0x00001B30,
			.irq_subsample_pattern    = 0x00001B34,
			.mmu_prefetch_cfg         = 0x00001B60,
			.mmu_prefetch_max_offset  = 0x00001B64,
			.system_cache_cfg         = 0x00001B68,
			.debug_status_cfg         = 0x00001B7C,
			.debug_status_0           = 0x00001B80,
			.debug_status_1           = 0x00001B84,
			.addr_status_0            = 0x00001B90,
			.addr_status_1            = 0x00001B94,
			.addr_status_2            = 0x00001B98,
			.addr_status_3            = 0x00001B9C,
			.comp_group               = CAM_VFE_BUS_VER3_COMP_GRP_0,
			.ubwc_regs                = NULL,
			.ipcc_id                  = CAM_VFE_BUS_VER3_IPCC_ID_4,
			.ipcc_addr                = 0x0000136C,
			.ipcc_cfg_0               = 0x0000139C,
			.ipcc_cfg_1               = 0x000013CC,
			.fence_addr               = 0x000013FC,
			.fence_cfg_0              = 0x0000142C,
			.fence_cfg_1              = 0x0000145C,
			.hwfence_cap_mask         = CAM_HW_FENCE_FRAME_BASED |
							CAM_HW_FENCE_SLICE_BASED,
		},
		/* BUS Client 5 Stats BE */
		{
			.cfg                      = 0x00001C00,
			.image_addr               = 0x00001C04,
			.frame_incr               = 0x00001C08,
			.image_cfg_0              = 0x00001C0C,
			.image_cfg_1              = 0x00001C10,
			.image_cfg_2              = 0x00001C14,
			.packer_cfg               = 0x00001C18,
			.burst_limit              = 0x00001C1C,
			.frame_header_addr        = 0x00001C20,
			.frame_header_incr        = 0x00001C24,
			.frame_header_cfg         = 0x00001C28,
			.irq_subsample_period     = 0x00001C30,
			.irq_subsample_pattern    = 0x00001C34,
			.mmu_prefetch_cfg         = 0x00001C60,
			.mmu_prefetch_max_offset  = 0x00001C64,
			.system_cache_cfg         = 0x00001C68,
			.debug_status_cfg         = 0x00001C7C,
			.debug_status_0           = 0x00001C80,
			.debug_status_1           = 0x00001C84,
			.addr_status_0            = 0x00001C90,
			.addr_status_1            = 0x00001C94,
			.addr_status_2            = 0x00001C98,
			.addr_status_3            = 0x00001C9C,
			.comp_group               = CAM_VFE_BUS_VER3_COMP_GRP_0,
			.ubwc_regs                = NULL,
			.hwfence_cap_mask    = 0x0,
		},
		/* BUS Client 6 Stats BHIST */
		{
			.cfg                      = 0x00001D00,
			.image_addr               = 0x00001D04,
			.frame_incr               = 0x00001D08,
			.image_cfg_0              = 0x00001D0C,
			.image_cfg_1              = 0x00001D10,
			.image_cfg_2              = 0x00001D14,
			.packer_cfg               = 0x00001D18,
			.burst_limit              = 0x00001D1c,
			.frame_header_addr        = 0x00001D20,
			.frame_header_incr        = 0x00001D24,
			.frame_header_cfg         = 0x00001D28,
			.irq_subsample_period     = 0x00001D30,
			.irq_subsample_pattern    = 0x00001D34,
			.mmu_prefetch_cfg         = 0x00001D60,
			.mmu_prefetch_max_offset  = 0x00001D64,
			.system_cache_cfg         = 0x00001D68,
			.debug_status_cfg         = 0x00001D7C,
			.debug_status_0           = 0x00001D80,
			.debug_status_1           = 0x00001D84,
			.addr_status_0            = 0x00001D90,
			.addr_status_1            = 0x00001D94,
			.addr_status_2            = 0x00001D98,
			.addr_status_3            = 0x00001D9C,
			.comp_group               = CAM_VFE_BUS_VER3_COMP_GRP_0,
			.ubwc_regs                = NULL,
			.hwfence_cap_mask    = 0x0,
		},
		/* BUS Client 7 Gamma1 */
		{
			.cfg                      = 0x00001E00,
			.image_addr               = 0x00001E04,
			.frame_incr               = 0x00001E08,
			.image_cfg_0              = 0x00001E0C,
			.image_cfg_1              = 0x00001E10,
			.image_cfg_2              = 0x00001E14,
			.packer_cfg               = 0x00001E18,
			.burst_limit              = 0x00001E1C,
			.frame_header_addr        = 0x00001E20,
			.frame_header_incr        = 0x00001E24,
			.frame_header_cfg         = 0x00001E28,
			.line_done_cfg            = 0x00001E2C,
			.irq_subsample_period     = 0x00001E30,
			.irq_subsample_pattern    = 0x00001E34,
			.mmu_prefetch_cfg         = 0x00001E60,
			.mmu_prefetch_max_offset  = 0x00001E64,
			.system_cache_cfg         = 0x00001E68,
			.debug_status_cfg         = 0x00001E7C,
			.debug_status_0           = 0x00001E80,
			.debug_status_1           = 0x00001E84,
			.addr_status_0            = 0x00001E90,
			.addr_status_1            = 0x00001E94,
			.addr_status_2            = 0x00001E98,
			.addr_status_3            = 0x00001E9C,
			.comp_group               = CAM_VFE_BUS_VER3_COMP_GRP_0,
			.ubwc_regs                = NULL,
			.ipcc_id                  = CAM_VFE_BUS_VER3_IPCC_ID_5,
			.ipcc_addr                = 0x00001370,
			.ipcc_cfg_0               = 0x000013A0,
			.ipcc_cfg_1               = 0x000013D0,
			.fence_addr               = 0x00001400,
			.fence_cfg_0              = 0x00001430,
			.fence_cfg_1              = 0x00001460,
			.hwfence_cap_mask         = CAM_HW_FENCE_FRAME_BASED |
							CAM_HW_FENCE_SLICE_BASED,
		},
		/* BUS Client 8 Gamma2 */
		{
			.cfg                      = 0x00001F00,
			.image_addr               = 0x00001F04,
			.frame_incr               = 0x00001F08,
			.image_cfg_0              = 0x00001F0C,
			.image_cfg_1              = 0x00001F10,
			.image_cfg_2              = 0x00001F14,
			.packer_cfg               = 0x00001F18,
			.burst_limit              = 0x00001F1C,
			.frame_header_addr        = 0x00001F20,
			.frame_header_incr        = 0x00001F24,
			.frame_header_cfg         = 0x00001F28,
			.line_done_cfg            = 0x00001F2C,
			.irq_subsample_period     = 0x00001F30,
			.irq_subsample_pattern    = 0x00001F34,
			.mmu_prefetch_cfg         = 0x00001F60,
			.mmu_prefetch_max_offset  = 0x00001F64,
			.system_cache_cfg	  = 0x00001F68,
			.debug_status_cfg         = 0x00001F7C,
			.debug_status_0           = 0x00001F80,
			.debug_status_1           = 0x00001F84,
			.addr_status_0            = 0x00001F90,
			.addr_status_1            = 0x00001F94,
			.addr_status_2            = 0x00001F98,
			.addr_status_3            = 0x00001F9C,
			.comp_group               = CAM_VFE_BUS_VER3_COMP_GRP_0,
			.ubwc_regs                = NULL,
			.ipcc_id                  = CAM_VFE_BUS_VER3_IPCC_ID_6,
			.ipcc_addr                = 0x00001374,
			.ipcc_cfg_0               = 0x000013A4,
			.ipcc_cfg_1               = 0x000013D4,
			.fence_addr               = 0x00001404,
			.fence_cfg_0              = 0x00001434,
			.fence_cfg_1              = 0x00001464,
			.hwfence_cap_mask         = CAM_HW_FENCE_FRAME_BASED |
							CAM_HW_FENCE_SLICE_BASED,
		},
		/* BUS Client 9 Gamma DS */
		{
			.cfg                      = 0x00002000,
			.image_addr               = 0x00002004,
			.frame_incr               = 0x00002008,
			.image_cfg_0              = 0x0000200C,
			.image_cfg_1              = 0x00002010,
			.image_cfg_2              = 0x00002014,
			.packer_cfg               = 0x00002018,
			.burst_limit              = 0x0000201C,
			.frame_header_addr        = 0x00002020,
			.frame_header_incr        = 0x00002024,
			.frame_header_cfg         = 0x00002028,
			.line_done_cfg            = 0x0000202C,
			.irq_subsample_period     = 0x00002030,
			.irq_subsample_pattern    = 0x00002034,
			.mmu_prefetch_cfg         = 0x00002060,
			.mmu_prefetch_max_offset  = 0x00002064,
			.system_cache_cfg         = 0x00002068,
			.debug_status_cfg         = 0x0000207C,
			.debug_status_0           = 0x00002080,
			.debug_status_1           = 0x00002084,
			.addr_status_0            = 0x00002090,
			.addr_status_1            = 0x00002094,
			.addr_status_2            = 0x00002098,
			.addr_status_3            = 0x0000209C,
			.comp_group               = CAM_VFE_BUS_VER3_COMP_GRP_0,
			.ubwc_regs                = NULL,
			.ipcc_id                  = CAM_VFE_BUS_VER3_IPCC_ID_7,
			.ipcc_addr                = 0x00001378,
			.ipcc_cfg_0               = 0x000013A8,
			.ipcc_cfg_1               = 0x000013D8,
			.fence_addr               = 0x00001408,
			.fence_cfg_0              = 0x00001438,
			.fence_cfg_1              = 0x00001468,
			.hwfence_cap_mask         = CAM_HW_FENCE_FRAME_BASED |
							CAM_HW_FENCE_SLICE_BASED,
		},
	},
	.num_out = 10,
	.vfe_out_hw_info = {
		{
			.vfe_out_type  = CAM_VFE_BUS_VER3_VFE_OUT_RDI0,
			.max_width     = -1,
			.max_height    = -1,
			.source_group  = CAM_VFE_BUS_VER3_SRC_GRP_1,
			.num_wm        = 1,
			.mid[0]        = 16,
			.line_based    = 1,
			.hwfence_cap   = 1,
			.wm_idx        = {
				0,
			},
			.name          = {
				"LITE_0",
			},
			.secure_mask = BIT(0),
			.fence_ipcc_cfg_mode = 0x0000130C,
		},
		{
			.vfe_out_type  = CAM_VFE_BUS_VER3_VFE_OUT_RDI1,
			.max_width     = -1,
			.max_height    = -1,
			.source_group  = CAM_VFE_BUS_VER3_SRC_GRP_2,
			.num_wm        = 1,
			.mid[0]        = 17,
			.line_based    = 1,
			.hwfence_cap   = 1,
			.wm_idx        = {
				1,
			},
			.name          = {
				"LITE_1",
			},
			.secure_mask = BIT(1),
			.fence_ipcc_cfg_mode = 0x00001310,
		},
		{
			.vfe_out_type  = CAM_VFE_BUS_VER3_VFE_OUT_RDI2,
			.max_width     = -1,
			.max_height    = -1,
			.source_group  = CAM_VFE_BUS_VER3_SRC_GRP_3,
			.num_wm        = 1,
			.mid[0]        = 18,
			.line_based    = 1,
			.hwfence_cap   = 1,
			.wm_idx        = {
				2,
			},
			.name          = {
				"LITE_2",
			},
			.secure_mask = BIT(2),
			.fence_ipcc_cfg_mode = 0x00001314,
		},
		{
			.vfe_out_type  = CAM_VFE_BUS_VER3_VFE_OUT_RDI3,
			.max_width     = -1,
			.max_height    = -1,
			.source_group  = CAM_VFE_BUS_VER3_SRC_GRP_4,
			.num_wm        = 1,
			.mid[0]        = 19,
			.line_based    = 1,
			.hwfence_cap   = 1,
			.wm_idx        = {
				3,
			},
			.name          = {
				"LITE_3",
			},
			.secure_mask = BIT(3),
			.fence_ipcc_cfg_mode = 0x00001318,
		},
		{
			.vfe_out_type  =
				CAM_VFE_BUS_VER3_VFE_OUT_PREPROCESS_RAW,
			.max_width     = 1920,
			.max_height    = 1080,
			.source_group  = CAM_VFE_BUS_VER3_SRC_GRP_0,
			.num_wm        = 1,
			.mid[0]        = 20,
			.line_based    = 1,
			.hwfence_cap   = 1,
			.wm_idx        = {
				4,
			},
			.name          = {
				"PREPROCESS_RAW",
			},
			.secure_mask = BIT(4),
			.fence_ipcc_cfg_mode = 0x00001308,
		},
		{
			.vfe_out_type  = CAM_VFE_BUS_VER3_VFE_OUT_STATS_BG,
			.max_width     = -1,
			.max_height    = -1,
			.source_group  = CAM_VFE_BUS_VER3_SRC_GRP_0,
			.num_wm        = 1,
			.mid[0]        = 21,
			.wm_idx        = {
				5,
			},
			.name          = {
				"STATS_BG",
			},
			.secure_mask = 0x0,
		},
		{
			.vfe_out_type  = CAM_VFE_BUS_VER3_VFE_OUT_STATS_LITE_BHIST,
			.max_width     = -1,
			.max_height    = -1,
			.source_group  = CAM_VFE_BUS_VER3_SRC_GRP_0,
			.num_wm        = 1,
			.mid[0]        = 22,
			.wm_idx        = {
				6,
			},
			.name          = {
				"STATS_BHIST",
			},
			.secure_mask = 0x0,
		},
		{
			.vfe_out_type  =
				CAM_VFE_BUS_VER3_VFE_OUT_PREPROCESS_RAW1,
			.max_width     = 1920,
			.max_height    = 1080,
			.source_group  = CAM_VFE_BUS_VER3_SRC_GRP_0,
			.num_wm        = 1,
			.mid[0]        = 23,
			.line_based    = 1,
			.hwfence_cap   = 1,
			.wm_idx        = {
				7,
			},
			.name          = {
				"PREPROCESS_RAW1",
			},
			.secure_mask = BIT(7),
			.fence_ipcc_cfg_mode = 0x00001308,
		},
		{
			.vfe_out_type  =
				CAM_VFE_BUS_VER3_VFE_OUT_PREPROCESS_RAW2,
			.max_width     = 1920,
			.max_height    = 1080,
			.source_group  = CAM_VFE_BUS_VER3_SRC_GRP_0,
			.num_wm        = 1,
			.mid[0]        = 24,
			.line_based    = 1,
			.hwfence_cap   = 1,
			.wm_idx        = {
				8,
			},
			.name          = {
				"PREPROCESS_RAW2",
			},
			.secure_mask = BIT(8),
			.fence_ipcc_cfg_mode = 0x00001308,
		},
		{
			.vfe_out_type  =
				CAM_VFE_BUS_VER3_VFE_OUT_GAMMA_DS,
			.max_width     = 1920,
			.max_height    = 1080,
			.source_group  = CAM_VFE_BUS_VER3_SRC_GRP_0,
			.num_wm        = 1,
			.hwfence_cap   = 1,
			.mid[0]        = 25,
			.line_based    = 1,
			.wm_idx        = {
				9,
			},
			.name          = {
				"GAMMA_DS",
			},
			.secure_mask = BIT(9),
			.fence_ipcc_cfg_mode = 0x00001308,
		},
	},
	.bus_error_irq_mask = {
		0xDC000000,
		0x00000000,
	},
	.num_comp_grp    = 5,
	.num_ipcc_clients = 8,
	.support_consumed_addr = true,
	.comp_done_shift = 0,
	.top_irq_shift   = 0,
	.max_out_res = CAM_ISP_IFE_OUT_RES_BASE + 56,
	.support_tunneling = false,
	.fifo_depth = 2,
	.image_addr_fifo_cnt_mask = 0x7,
	.ipcc_addr_violation_shift  = 27,
	.ipcc_data_violation_shift  = 26,
	.constraint_violation_shift = 28,
	.ccif_violation_shift       = 30,
	.image_size_violation_shift = 31,
	.ipcc_client_send_offset      = 0xC,
	.ipcc_protocol_reg_block_size = 0x40000,
	.ipcc_client_reg_block_size   = 0x1000,
	.ipcc_offset_shift = 4,
	.fence_offset_shift = 9,
	.ipcc_dest_client_shift = 16,
	.fence_entry_size_shift = 1,
};

static struct cam_vfe_irq_hw_info vfe73x_irq_hw_info = {
	.reset_mask    = 0,
	.supported_irq = CAM_VFE_HW_IRQ_CAP_LITE_EXT_CSID,
	.top_irq_reg   = &vfe73x_top_irq_reg_info,
};

static struct cam_vfe_hw_info cam_vfe_lite73x_hw_info = {
	.irq_hw_info                   = &vfe73x_irq_hw_info,

	.bus_version                   = CAM_VFE_BUS_VER_3_0,
	.bus_hw_info                   = &vfe736x_bus_hw_info,

	.top_version                   = CAM_VFE_TOP_VER_4_0,
	.top_hw_info                   = &vfe73x_top_hw_info,
};

#endif /* _CAM_VFE_LITE736_H_ */
