Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Sep  8 21:24:31 2024
| Host         : DESKTOP-339EFSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: kclk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd_state/kbd/dataReady_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   58          inf        0.000                      0                   58           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kbd_state/scancode_led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scancode_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 3.986ns (62.572%)  route 2.384ns (37.428%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  kbd_state/scancode_led_reg[1]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kbd_state/scancode_led_reg[1]/Q
                         net (fo=1, routed)           2.384     2.840    scancode_led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.370 r  scancode_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.370    scancode_led[1]
    E19                                                               r  scancode_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/scancode_led_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scancode_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.228ns  (logic 3.957ns (63.532%)  route 2.271ns (36.468%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  kbd_state/scancode_led_reg[7]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kbd_state/scancode_led_reg[7]/Q
                         net (fo=1, routed)           2.271     2.727    scancode_led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.228 r  scancode_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.228    scancode_led[7]
    V14                                                               r  scancode_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/scancode_led_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scancode_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.093ns  (logic 3.962ns (65.034%)  route 2.130ns (34.966%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  kbd_state/scancode_led_reg[6]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kbd_state/scancode_led_reg[6]/Q
                         net (fo=1, routed)           2.130     2.586    scancode_led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.093 r  scancode_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.093    scancode_led[6]
    U14                                                               r  scancode_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 4.039ns (66.309%)  route 2.052ns (33.691%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[0]/Q
                         net (fo=1, routed)           2.052     2.570    led_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521     6.092 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.092    led[3]
    L1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/scancode_led_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scancode_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.970ns (65.625%)  route 2.080ns (34.375%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  kbd_state/scancode_led_reg[5]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kbd_state/scancode_led_reg[5]/Q
                         net (fo=1, routed)           2.080     2.536    scancode_led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.050 r  scancode_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.050    scancode_led[5]
    U15                                                               r  scancode_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/scancode_led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scancode_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 3.961ns (65.528%)  route 2.084ns (34.472%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  kbd_state/scancode_led_reg[0]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kbd_state/scancode_led_reg[0]/Q
                         net (fo=1, routed)           2.084     2.540    scancode_led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.044 r  scancode_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.044    scancode_led[0]
    U16                                                               r  scancode_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.701ns  (logic 4.036ns (70.791%)  route 1.665ns (29.209%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE                         0.000     0.000 r  led_reg[0]_lopt_replica/C
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.183    led_reg[0]_lopt_replica_1
    P3                   OBUF (Prop_obuf_I_O)         3.518     5.701 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.701    led[0]
    P3                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 4.033ns (70.778%)  route 1.665ns (29.222%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  led_reg[0]_lopt_replica_3/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           1.665     2.183    led_reg[0]_lopt_replica_3_1
    P1                   OBUF (Prop_obuf_I_O)         3.515     5.699 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.699    led[2]
    P1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 4.025ns (70.706%)  route 1.668ns (29.294%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE                         0.000     0.000 r  led_reg[0]_lopt_replica_2/C
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.668     2.186    led_reg[0]_lopt_replica_2_1
    N3                   OBUF (Prop_obuf_I_O)         3.507     5.693 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.693    led[1]
    N3                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/scancode_led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scancode_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.965ns (70.002%)  route 1.699ns (29.998%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  kbd_state/scancode_led_reg[3]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kbd_state/scancode_led_reg[3]/Q
                         net (fo=1, routed)           1.699     2.155    scancode_led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.664 r  scancode_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.664    scancode_led[3]
    V19                                                               r  scancode_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kbd_state/address_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  kbd_state/address_reg[5]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kbd_state/address_reg[5]/Q
                         net (fo=1, routed)           0.054     0.195    kbd_state/write_address[5]
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.045     0.240 r  kbd_state/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.240    memory/data_out_reg[0]_0
    SLICE_X1Y17          FDRE                                         r  memory/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/kbd/scancode_sr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kbd_state/kbd/scancode_sr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.146ns (44.718%)  route 0.180ns (55.282%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  kbd_state/kbd/scancode_sr_reg[3]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kbd_state/kbd/scancode_sr_reg[3]/Q
                         net (fo=19, routed)          0.180     0.326    kbd_state/kbd/Q[1]
    SLICE_X3Y17          FDRE                                         r  kbd_state/kbd/scancode_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/kbd/scancode_sr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kbd_state/kbd/scancode_sr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.146ns (44.458%)  route 0.182ns (55.542%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  kbd_state/kbd/scancode_sr_reg[8]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kbd_state/kbd/scancode_sr_reg[8]/Q
                         net (fo=19, routed)          0.182     0.328    kbd_state/kbd/Q[6]
    SLICE_X3Y17          FDRE                                         r  kbd_state/kbd/scancode_sr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/kbd/scancode_sr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kbd_state/address_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.253ns (71.541%)  route 0.101ns (28.459%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  kbd_state/kbd/scancode_sr_reg[7]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kbd_state/kbd/scancode_sr_reg[7]/Q
                         net (fo=19, routed)          0.101     0.247    kbd_state/kbd/Q[5]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.292 r  kbd_state/kbd/address[6]_i_6/O
                         net (fo=1, routed)           0.000     0.292    kbd_state/kbd/address[6]_i_6_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I0_O)      0.062     0.354 r  kbd_state/kbd/address_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     0.354    kbd_state/kbd_n_9
    SLICE_X2Y18          FDRE                                         r  kbd_state/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/kbd/scancode_sr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kbd_state/scancode_led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.146ns (41.103%)  route 0.209ns (58.897%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  kbd_state/kbd/scancode_sr_reg[5]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kbd_state/kbd/scancode_sr_reg[5]/Q
                         net (fo=19, routed)          0.209     0.355    kbd_state/scancode[4]
    SLICE_X0Y16          FDRE                                         r  kbd_state/scancode_led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/kbd/scancode_sr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kbd_state/address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.255ns (71.312%)  route 0.103ns (28.688%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  kbd_state/kbd/scancode_sr_reg[5]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kbd_state/kbd/scancode_sr_reg[5]/Q
                         net (fo=19, routed)          0.103     0.249    kbd_state/kbd/Q[3]
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.294 r  kbd_state/kbd/address[2]_i_3/O
                         net (fo=1, routed)           0.000     0.294    kbd_state/kbd/address[2]_i_3_n_0
    SLICE_X2Y17          MUXF7 (Prop_muxf7_I1_O)      0.064     0.358 r  kbd_state/kbd/address_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.358    kbd_state/kbd_n_13
    SLICE_X2Y17          FDRE                                         r  kbd_state/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/kbd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kbd_state/kbd/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.188ns (51.178%)  route 0.179ns (48.822%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  kbd_state/kbd/counter_reg[0]/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kbd_state/kbd/counter_reg[0]/Q
                         net (fo=5, routed)           0.179     0.325    kbd_state/kbd/counter_reg[0]
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.042     0.367 r  kbd_state/kbd/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    kbd_state/kbd/counter[1]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  kbd_state/kbd/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/kbd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kbd_state/kbd/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.191ns (51.574%)  route 0.179ns (48.426%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  kbd_state/kbd/counter_reg[0]/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  kbd_state/kbd/counter_reg[0]/Q
                         net (fo=5, routed)           0.179     0.325    kbd_state/kbd/counter_reg[0]
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.370 r  kbd_state/kbd/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    kbd_state/kbd/counter[0]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  kbd_state/kbd/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/kbd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kbd_state/kbd/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.189ns (51.034%)  route 0.181ns (48.966%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  kbd_state/kbd/counter_reg[0]/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kbd_state/kbd/counter_reg[0]/Q
                         net (fo=5, routed)           0.181     0.327    kbd_state/kbd/counter_reg[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.043     0.370 r  kbd_state/kbd/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.370    kbd_state/kbd/counter[3]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  kbd_state/kbd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kbd_state/kbd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kbd_state/kbd/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.191ns (51.297%)  route 0.181ns (48.703%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  kbd_state/kbd/counter_reg[0]/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kbd_state/kbd/counter_reg[0]/Q
                         net (fo=5, routed)           0.181     0.327    kbd_state/kbd/counter_reg[0]
    SLICE_X3Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.372 r  kbd_state/kbd/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.372    kbd_state/kbd/counter[2]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  kbd_state/kbd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





