# TCL File Generated by Component Editor 18.1
# Thu Jun 05 08:34:02 CST 2025
# DO NOT MODIFY


# 
# sdram_interface "sdram_interface" v1.0
#  2025.06.05.08:34:02
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module sdram_interface
# 
set_module_property DESCRIPTION ""
set_module_property NAME sdram_interface
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME sdram_interface
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL new_component
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file sdram_interface.sv SYSTEM_VERILOG PATH sdram_interface.sv TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock_sink_clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_sink_reset reset Input 1


# 
# connection point avm_m0_1
# 
add_interface avm_m0_1 avalon start
set_interface_property avm_m0_1 addressUnits SYMBOLS
set_interface_property avm_m0_1 associatedClock clock_sink
set_interface_property avm_m0_1 associatedReset reset_sink
set_interface_property avm_m0_1 bitsPerSymbol 16
set_interface_property avm_m0_1 burstOnBurstBoundariesOnly false
set_interface_property avm_m0_1 burstcountUnits WORDS
set_interface_property avm_m0_1 doStreamReads false
set_interface_property avm_m0_1 doStreamWrites false
set_interface_property avm_m0_1 holdTime 0
set_interface_property avm_m0_1 linewrapBursts false
set_interface_property avm_m0_1 maximumPendingReadTransactions 0
set_interface_property avm_m0_1 maximumPendingWriteTransactions 0
set_interface_property avm_m0_1 readLatency 0
set_interface_property avm_m0_1 readWaitTime 1
set_interface_property avm_m0_1 setupTime 0
set_interface_property avm_m0_1 timingUnits Cycles
set_interface_property avm_m0_1 writeWaitTime 0
set_interface_property avm_m0_1 ENABLED true
set_interface_property avm_m0_1 EXPORT_OF ""
set_interface_property avm_m0_1 PORT_NAME_MAP ""
set_interface_property avm_m0_1 CMSIS_SVD_VARIABLES ""
set_interface_property avm_m0_1 SVD_ADDRESS_GROUP ""

add_interface_port avm_m0_1 avm_address address Output 26
add_interface_port avm_m0_1 avm_read read Output 1
add_interface_port avm_m0_1 avm_write write Output 1
add_interface_port avm_m0_1 avm_writedata writedata Output 16
add_interface_port avm_m0_1 avm_readdata readdata Input 16
add_interface_port avm_m0_1 avm_waitrequest waitrequest Input 1
add_interface_port avm_m0_1 avm_readdatavalid readdatavalid Input 1

