--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35459 paths analyzed, 1150 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.163ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_61 (SLICE_X10Y18.A3), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_25 (FF)
  Destination:          seq_/rf_/rf_3_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_25 to seq_/rf_/rf_3_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.447   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_25
    SLICE_X10Y18.B4      net (fanout=3)        1.142   seq_/rf_/rf_3<25>
    SLICE_X10Y18.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.220   seq_tx_data<9>
    DSP48_X0Y3.M13       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y18.A3      net (fanout=4)        1.452   seq_/alu_/mult_data<13>
    SLICE_X10Y18.CLK     Tas                   0.289   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT51
                                                       seq_/rf_/rf_3_61
    -------------------------------------------------  ---------------------------
    Total                                      8.117ns (4.303ns logic, 3.814ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_57 (FF)
  Destination:          seq_/rf_/rf_3_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.963ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.349 - 0.370)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_57 to seq_/rf_/rf_3_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.AQ      Tcko                  0.391   seq_/rf_/rf_3<57>
                                                       seq_/rf_/rf_3_57
    SLICE_X10Y18.B2      net (fanout=3)        1.044   seq_/rf_/rf_3<57>
    SLICE_X10Y18.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.220   seq_tx_data<9>
    DSP48_X0Y3.M13       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y18.A3      net (fanout=4)        1.452   seq_/alu_/mult_data<13>
    SLICE_X10Y18.CLK     Tas                   0.289   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT51
                                                       seq_/rf_/rf_3_61
    -------------------------------------------------  ---------------------------
    Total                                      7.963ns (4.247ns logic, 3.716ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_41 (FF)
  Destination:          seq_/rf_/rf_3_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.259 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_41 to seq_/rf_/rf_3_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.BQ      Tcko                  0.408   seq_/rf_/rf_3<43>
                                                       seq_/rf_/rf_3_41
    SLICE_X10Y18.B1      net (fanout=3)        0.894   seq_/rf_/rf_3<41>
    SLICE_X10Y18.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.220   seq_tx_data<9>
    DSP48_X0Y3.M13       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y18.A3      net (fanout=4)        1.452   seq_/alu_/mult_data<13>
    SLICE_X10Y18.CLK     Tas                   0.289   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT51
                                                       seq_/rf_/rf_3_61
    -------------------------------------------------  ---------------------------
    Total                                      7.830ns (4.264ns logic, 3.566ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_46 (SLICE_X12Y18.C4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_25 (FF)
  Destination:          seq_/rf_/rf_3_46 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.104ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.254 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_25 to seq_/rf_/rf_3_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.447   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_25
    SLICE_X10Y18.B4      net (fanout=3)        1.142   seq_/rf_/rf_3<25>
    SLICE_X10Y18.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.220   seq_tx_data<9>
    DSP48_X0Y3.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y18.C4      net (fanout=4)        1.387   seq_/alu_/mult_data<14>
    SLICE_X12Y18.CLK     Tas                   0.341   seq_/rf_/rf_3<47>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT61
                                                       seq_/rf_/rf_3_46
    -------------------------------------------------  ---------------------------
    Total                                      8.104ns (4.355ns logic, 3.749ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_57 (FF)
  Destination:          seq_/rf_/rf_3_46 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.344 - 0.370)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_57 to seq_/rf_/rf_3_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.AQ      Tcko                  0.391   seq_/rf_/rf_3<57>
                                                       seq_/rf_/rf_3_57
    SLICE_X10Y18.B2      net (fanout=3)        1.044   seq_/rf_/rf_3<57>
    SLICE_X10Y18.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.220   seq_tx_data<9>
    DSP48_X0Y3.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y18.C4      net (fanout=4)        1.387   seq_/alu_/mult_data<14>
    SLICE_X12Y18.CLK     Tas                   0.341   seq_/rf_/rf_3<47>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT61
                                                       seq_/rf_/rf_3_46
    -------------------------------------------------  ---------------------------
    Total                                      7.950ns (4.299ns logic, 3.651ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_9 (FF)
  Destination:          seq_/rf_/rf_3_46 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.254 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_9 to seq_/rf_/rf_3_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.BQ      Tcko                  0.391   seq_/rf_/rf_3<11>
                                                       seq_/rf_/rf_3_9
    SLICE_X10Y18.B3      net (fanout=3)        0.908   seq_/rf_/rf_3<9>
    SLICE_X10Y18.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.220   seq_tx_data<9>
    DSP48_X0Y3.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X12Y18.C4      net (fanout=4)        1.387   seq_/alu_/mult_data<14>
    SLICE_X12Y18.CLK     Tas                   0.341   seq_/rf_/rf_3<47>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT61
                                                       seq_/rf_/rf_3_46
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (4.299ns logic, 3.515ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_14 (SLICE_X13Y18.C4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_25 (FF)
  Destination:          seq_/rf_/rf_3_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.034ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.254 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_25 to seq_/rf_/rf_3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.447   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_25
    SLICE_X10Y18.B4      net (fanout=3)        1.142   seq_/rf_/rf_3<25>
    SLICE_X10Y18.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.220   seq_tx_data<9>
    DSP48_X0Y3.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X13Y18.C4      net (fanout=4)        1.336   seq_/alu_/mult_data<14>
    SLICE_X13Y18.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT61
                                                       seq_/rf_/rf_3_14
    -------------------------------------------------  ---------------------------
    Total                                      8.034ns (4.336ns logic, 3.698ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_57 (FF)
  Destination:          seq_/rf_/rf_3_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.880ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.344 - 0.370)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_57 to seq_/rf_/rf_3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.AQ      Tcko                  0.391   seq_/rf_/rf_3<57>
                                                       seq_/rf_/rf_3_57
    SLICE_X10Y18.B2      net (fanout=3)        1.044   seq_/rf_/rf_3<57>
    SLICE_X10Y18.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.220   seq_tx_data<9>
    DSP48_X0Y3.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X13Y18.C4      net (fanout=4)        1.336   seq_/alu_/mult_data<14>
    SLICE_X13Y18.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT61
                                                       seq_/rf_/rf_3_14
    -------------------------------------------------  ---------------------------
    Total                                      7.880ns (4.280ns logic, 3.600ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_9 (FF)
  Destination:          seq_/rf_/rf_3_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.744ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.254 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_9 to seq_/rf_/rf_3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.BQ      Tcko                  0.391   seq_/rf_/rf_3<11>
                                                       seq_/rf_/rf_3_9
    SLICE_X10Y18.B3      net (fanout=3)        0.908   seq_/rf_/rf_3<9>
    SLICE_X10Y18.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.220   seq_tx_data<9>
    DSP48_X0Y3.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X13Y18.C4      net (fanout=4)        1.336   seq_/alu_/mult_data<14>
    SLICE_X13Y18.CLK     Tas                   0.322   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT61
                                                       seq_/rf_/rf_3_14
    -------------------------------------------------  ---------------------------
    Total                                      7.744ns (4.280ns logic, 3.464ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y17.ADDRBRDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_7 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.122 - 0.115)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_7 to uart_top_/tfifo_/Mram_mem
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y35.DQ           Tcko                  0.200   uart_top_/tfifo_/rp<7>
                                                            uart_top_/tfifo_/rp_7
    RAMB8_X1Y17.ADDRBRDADDR10 net (fanout=3)        0.137   uart_top_/tfifo_/rp<7>
    RAMB8_X1Y17.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                            uart_top_/tfifo_/Mram_mem
    ------------------------------------------------------  ---------------------------
    Total                                           0.271ns (0.134ns logic, 0.137ns route)
                                                            (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y17.ADDRAWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/wp_7 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.122 - 0.119)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/wp_7 to uart_top_/tfifo_/Mram_mem
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y32.CQ           Tcko                  0.200   uart_top_/tfifo_/wp<7>
                                                            uart_top_/tfifo_/wp_7
    RAMB8_X1Y17.ADDRAWRADDR10 net (fanout=3)        0.134   uart_top_/tfifo_/wp<7>
    RAMB8_X1Y17.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                            uart_top_/tfifo_/Mram_mem
    ------------------------------------------------------  ---------------------------
    Total                                           0.268ns (0.134ns logic, 0.134ns route)
                                                            (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y17.ADDRBRDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_4 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.122 - 0.115)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_4 to uart_top_/tfifo_/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X33Y35.CQ          Tcko                  0.198   uart_top_/tfifo_rd_z
                                                           uart_top_/tfifo_/rp_4
    RAMB8_X1Y17.ADDRBRDADDR7 net (fanout=5)        0.140   uart_top_/tfifo_/rp<4>
    RAMB8_X1Y17.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                           uart_top_/tfifo_/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.272ns (0.132ns logic, 0.140ns route)
                                                           (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.163|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35459 paths, 0 nets, and 1534 connections

Design statistics:
   Minimum period:   8.163ns{1}   (Maximum frequency: 122.504MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 23 13:37:53 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



