Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:40:03 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_63_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 Delay1No23_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.000ns (30.057%)  route 2.327ns (69.943%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 7.423 - 4.000 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.142ns (routing 1.802ns, distribution 1.340ns)
  Clock Net Delay (Destination): 2.776ns (routing 1.636ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=18862, routed)       3.142     4.079    Delay1No23_instance/clk
    SLR Crossing[1->0]   
    SLICE_X126Y101       FDCE                                         r  Delay1No23_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y101       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.157 r  Delay1No23_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.727     4.884    Delay1No22_instance/Y_reg[33]_0[1]
    SLICE_X131Y137       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     5.008 r  Delay1No22_instance/geqOp_carry_i_16__3/O
                         net (fo=1, routed)           0.009     5.017    Sum10_5_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X131Y137       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.207 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     5.233    Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X131Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.248 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.274    Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X131Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.326 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.245     5.571    Delay1No23_instance/CO[0]
    SLICE_X135Y140       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.068     5.639 r  Delay1No23_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.304     5.943    Delay1No22_instance/Y_reg[23]_0[0]
    SLICE_X134Y140       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     6.089 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.100     6.189    Delay1No22_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X134Y140       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.278 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__3/O
                         net (fo=34, routed)          0.384     6.662    Delay1No23_instance/shiftVal__5[0]
    SLICE_X127Y137       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.752 r  Delay1No23_instance/shiftedFracY_d1[8]_i_3__3/O
                         net (fo=4, routed)           0.279     7.031    Delay1No23_instance/shiftedFracY_d1_reg[38][3]
    SLICE_X129Y140       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     7.179 r  Delay1No23_instance/shiftedFracY_d1[8]_i_1__3/O
                         net (fo=2, routed)           0.227     7.406    Sum10_5_impl_instance/FPAddSubOp_instance/level4__0[8]
    SLICE_X129Y141       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=18862, routed)       2.776     7.423    Sum10_5_impl_instance/FPAddSubOp_instance/clk
    SLR Crossing[1->0]   
    SLICE_X129Y141       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/C
                         clock pessimism              0.461     7.883    
                         clock uncertainty           -0.035     7.848    
    SLICE_X129Y141       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     7.873    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.873    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  0.467    




