// Seed: 374255399
module module_0 (
    input tri id_0,
    output wire id_1,
    output tri0 id_2,
    input tri id_3,
    output tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    input wor id_9,
    input wand id_10,
    input wire id_11,
    input tri1 id_12,
    input supply1 id_13
);
endmodule
module module_1 (
    output tri id_0,
    input  wor id_1,
    input  tri id_2
);
  reg id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2
  );
  always @(1'b0) id_4 = 1;
endmodule
