// Seed: 2997922727
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri id_3,
    output wor id_4,
    output tri1 id_5,
    input tri id_6,
    output tri id_7,
    input uwire id_8
);
  logic id_10 = id_8, id_11, id_12, id_13, id_14, id_15;
  assign module_1.id_1 = 0;
  assign id_15 = 1;
  wire  id_16;
  logic id_17 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wor id_4,
    input wand id_5,
    input tri1 id_6,
    output wor id_7,
    input wor id_8,
    output uwire id_9,
    input wire id_10,
    input tri0 id_11,
    output tri0 id_12,
    input wand id_13,
    input tri0 id_14,
    input supply0 id_15,
    input supply1 id_16,
    input tri1 id_17,
    input wire id_18,
    input uwire id_19,
    input tri0 id_20,
    input supply1 id_21,
    input wand id_22,
    output uwire id_23,
    output supply0 id_24
);
  wire id_26 = id_1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_4,
      id_5,
      id_9,
      id_7,
      id_20,
      id_24,
      id_17
  );
endmodule
