// Seed: 4054825411
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri id_5,
    input tri1 id_6,
    input tri id_7,
    output supply0 id_8,
    input wor id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri id_12,
    input tri id_13,
    output tri0 id_14,
    input uwire id_15,
    input wor id_16,
    output tri id_17
);
  wire id_19;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input wire id_2,
    input wor id_3,
    output wand id_4,
    output tri id_5,
    output uwire id_6,
    input wor id_7,
    input wor id_8,
    output uwire id_9,
    input uwire id_10,
    output uwire id_11,
    output supply0 id_12
);
  tri id_14, id_15;
  tri id_16;
  supply1 id_17;
  always @(id_17 or id_7 or 1 or posedge 1) id_1 = #1 1;
  logic [7:0] id_18;
  supply0 id_19;
  wire id_20;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_6,
      id_14,
      id_10,
      id_2,
      id_14,
      id_16,
      id_16,
      id_17,
      id_15,
      id_17,
      id_10,
      id_15,
      id_17,
      id_8,
      id_14,
      id_6
  );
  assign id_18[1] = id_2;
  assign id_15 = 1;
  assign id_16 = id_10;
endmodule
