
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/mcf_46B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 3434377 heartbeat IPC: 2.91174 cumulative IPC: 2.91174 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3434377 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 107088652 heartbeat IPC: 0.0964745 cumulative IPC: 0.0964745 (Simulation time: 0 hr 3 min 25 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 209027506 heartbeat IPC: 0.0980981 cumulative IPC: 0.0972795 (Simulation time: 0 hr 6 min 5 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 312073444 heartbeat IPC: 0.0970441 cumulative IPC: 0.0972009 (Simulation time: 0 hr 8 min 42 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 413127226 heartbeat IPC: 0.0989572 cumulative IPC: 0.0976341 (Simulation time: 0 hr 11 min 12 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 520083257 heartbeat IPC: 0.0934963 cumulative IPC: 0.0967775 (Simulation time: 0 hr 13 min 54 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 627965782 heartbeat IPC: 0.0926935 cumulative IPC: 0.096072 (Simulation time: 0 hr 16 min 38 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 732737575 heartbeat IPC: 0.0954455 cumulative IPC: 0.095982 (Simulation time: 0 hr 19 min 18 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 836667644 heartbeat IPC: 0.0962185 cumulative IPC: 0.0960115 (Simulation time: 0 hr 21 min 55 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 942292763 heartbeat IPC: 0.0946745 cumulative IPC: 0.0958611 (Simulation time: 0 hr 24 min 43 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 1040800258 heartbeat IPC: 0.101515 cumulative IPC: 0.096398 (Simulation time: 0 hr 27 min 14 sec) 
Finished CPU 0 instructions: 100000000 cycles: 1037365881 cumulative IPC: 0.096398 (Simulation time: 0 hr 27 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.096398 instructions: 100000000 cycles: 1037365881
cpu0_DTLB TOTAL     ACCESS:   23836178  HIT:   14567703  MISS:    9268475
cpu0_DTLB LOAD      ACCESS:   20106460  HIT:   11365760  MISS:    8740700
cpu0_DTLB RFO       ACCESS:    3729718  HIT:    3201943  MISS:     527775
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.2818 cycles
cpu0_ITLB TOTAL     ACCESS:   12720248  HIT:   12720248  MISS:          0
cpu0_ITLB LOAD      ACCESS:   12720248  HIT:   12720248  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I LOAD      ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    9268475  HIT:    7944919  MISS:    1323556
cpu0_STLB LOAD      ACCESS:    8740700  HIT:    7428248  MISS:    1312452
cpu0_STLB RFO       ACCESS:     527775  HIT:     516671  MISS:      11104
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 15.9045 cycles
cpu0_L1D TOTAL     ACCESS:   28043632  HIT:   16266361  MISS:   11777271
cpu0_L1D LOAD      ACCESS:   21745062  HIT:   10441958  MISS:   11303104
cpu0_L1D RFO       ACCESS:    4979262  HIT:    4680401  MISS:     298861
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:    1319308  HIT:    1144002  MISS:     175306
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 242.466 cycles
cpu0_L2C TOTAL     ACCESS:   14262191  HIT:    5814754  MISS:    8447437
cpu0_L2C LOAD      ACCESS:   11302654  HIT:    3070190  MISS:    8232464
cpu0_L2C RFO       ACCESS:     298848  HIT:     121306  MISS:     177542
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    2485383  HIT:    2484785  MISS:        598
cpu0_L2C TRANSLATION ACCESS:     175306  HIT:     138473  MISS:      36833
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 322.599 cycles
LLC TOTAL     ACCESS:   10355478  HIT:    4103085  MISS:    6252393
LLC LOAD      ACCESS:    8232464  HIT:    2897723  MISS:    5334741
LLC RFO       ACCESS:     177542  HIT:     129295  MISS:      48247
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1908639  HIT:    1044349  MISS:     864290
LLC TRANSLATION ACCESS:      36833  HIT:      31718  MISS:       5115
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 407.484 cycles
Insertion Distribution: 
	LOAD 0 0 78928 5778220 
	RFO 0 0 4777 49766 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 938146 
	 0 0 175 5068 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      11296  ROW_BUFFER_MISS:    5376620
 DBUS AVG_CONGESTED_CYCLE:    3.93897
 WQ ROW_BUFFER_HIT:      37308  ROW_BUFFER_MISS:     847085  FULL:          0


CPU 0 Branch Prediction Accuracy: 85.442% MPKI: 39.3219 Average ROB Occupancy at Mispredict: 18.9009
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 39.3219
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

