-- VHDL Entity my_project_lib.singlecycle.symbol
--
-- Created:
--          by - mg218.bin (cparch06.ecn.purdue.edu)
--          at - 00:39:16 01/23/11
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2009.2 (Build 10)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY singlecycle IS
   PORT( 
      CLK           : IN     STD_LOGIC;
      HALT          : IN     std_logic;
      RESET         : IN     STD_LOGIC;
      dmemDataRead  : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0);
      dmemDataWrite : OUT    std_logic_vector (31 DOWNTO 0);
      imemAddr      : OUT    STD_LOGIC_VECTOR (15 DOWNTO 0);
      imemData      : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0)
   );

-- Declarations

END singlecycle ;

--
-- VHDL Architecture my_project_lib.singlecycle.struct
--
-- Created:
--          by - mg218.bin (cparch06.ecn.purdue.edu)
--          at - 00:39:16 01/23/11
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2009.2 (Build 10)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY altera_mf;
USE altera_mf.all;

ARCHITECTURE struct OF singlecycle IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL ALUCTL      : STD_LOGIC_VECTOR(2 DOWNTO 0);
   SIGNAL ALUSRC      : STD_LOGIC;
   SIGNAL BEQ         : STD_LOGIC;
   SIGNAL BNE         : STD_LOGIC;
   SIGNAL BRANCHDECS  : STD_LOGIC;
   SIGNAL CONTROL     : STD_LOGIC;
   SIGNAL D           : STD_LOGIC_VECTOR(31 DOWNTO 0);
   SIGNAL D15_0       : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL D15_11      : STD_LOGIC_VECTOR(4 DOWNTO 0);
   SIGNAL D20_16      : STD_LOGIC_VECTOR(4 DOWNTO 0);
   SIGNAL D25_0       : STD_LOGIC_VECTOR(25 DOWNTO 0);
   SIGNAL D25_21      : STD_LOGIC_VECTOR(4 DOWNTO 0);
   SIGNAL D31_26      : STD_LOGIC_VECTOR(5 DOWNTO 0);
   SIGNAL D5_0        : STD_LOGIC_VECTOR(5 DOWNTO 0);
   SIGNAL DOUT3       : STD_LOGIC_VECTOR(15 DOWNTO 0);
   SIGNAL EXTSIGN     : STD_LOGIC;
   SIGNAL HALT1       : STD_LOGIC;
   SIGNAL JAL_ADDRESS : STD_LOGIC_VECTOR(31 DOWNTO 0);
   SIGNAL JREG        : STD_LOGIC;
   SIGNAL JUMP        : STD_LOGIC;
   SIGNAL LINK        : STD_LOGIC;
   SIGNAL MEMTOREG    : STD_LOGIC;
   SIGNAL MEMWRITE    : STD_LOGIC;
   SIGNAL OUTPUT      : STD_LOGIC_VECTOR(31 DOWNTO 0);
   SIGNAL OUT_PC      : STD_LOGIC_VECTOR(31 DOWNTO 0);
   SIGNAL POUT        : STD_LOGIC_VECTOR(31 DOWNTO 0);
   SIGNAL QOUT        : STD_LOGIC_VECTOR(31 DOWNTO 0);
   SIGNAL REGDST      : STD_LOGIC;
   SIGNAL REGWRITE    : STD_LOGIC;
   SIGNAL ROUT        : STD_LOGIC_VECTOR(31 DOWNTO 0);
   SIGNAL ROUT1       : STD_LOGIC_VECTOR(4 DOWNTO 0);
   SIGNAL SETU        : STD_LOGIC_VECTOR(1 DOWNTO 0);
   SIGNAL TOUT        : STD_LOGIC_VECTOR(31 DOWNTO 0);
   SIGNAL UPPER       : STD_LOGIC;
   SIGNAL VAL         : STD_LOGIC_VECTOR(31 DOWNTO 0);
   SIGNAL W           : STD_LOGIC_VECTOR(31 DOWNTO 0);
   SIGNAL ZERO        : STD_LOGIC;
   SIGNAL dout        : std_logic;
   SIGNAL dout1       : std_logic;
   SIGNAL dout2       : std_logic;
   SIGNAL rdat1       : std_logic_vector(31 DOWNTO 0);

   -- Implicit buffer signal declarations
   SIGNAL dmemDataRead_internal  : STD_LOGIC_VECTOR (31 DOWNTO 0);
   SIGNAL dmemDataWrite_internal : std_logic_vector (31 DOWNTO 0);
   SIGNAL imemAddr_internal      : STD_LOGIC_VECTOR (15 DOWNTO 0);
   SIGNAL imemData_internal      : STD_LOGIC_VECTOR (31 DOWNTO 0);


   -- Component Declarations
   COMPONENT alu
   PORT (
      A        : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      B        : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      OPCODE   : IN     STD_LOGIC_VECTOR (2 DOWNTO 0);
      NEGATIVE : OUT    STD_LOGIC;
      OUTPUT   : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0);
      OVERFLOW : OUT    STD_LOGIC;
      ZERO     : OUT    STD_LOGIC
   );
   END COMPONENT;
   COMPONENT aluSrcMux
   PORT (
      ALUSRC : IN     STD_LOGIC;
      R0     : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      R1     : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      ROUT   : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT branchMux
   PORT (
      BEQ        : IN     STD_LOGIC;
      BNE        : IN     STD_LOGIC;
      ZERO       : IN     STD_LOGIC;
      BRANCHDECS : OUT    STD_LOGIC
   );
   END COMPONENT;
   COMPONENT clu
   PORT (
      LCTL     : IN     STD_LOGIC_VECTOR (5 DOWNTO 0);
      QIN      : IN     STD_LOGIC_VECTOR (5 DOWNTO 0);
      ALUCTL   : OUT    STD_LOGIC_VECTOR (2 DOWNTO 0);
      ALUSRC   : OUT    STD_LOGIC;
      BEQ      : OUT    STD_LOGIC;
      BNE      : OUT    STD_LOGIC;
      EXTSIGN  : OUT    STD_LOGIC;
      HALT     : OUT    STD_LOGIC;
      JREG     : OUT    STD_LOGIC;
      JUMP     : OUT    STD_LOGIC;
      LINK     : OUT    STD_LOGIC;
      MEMTOREG : OUT    STD_LOGIC;
      MEMWRITE : OUT    STD_LOGIC;
      REGDST   : OUT    STD_LOGIC;
      REGWRITE : OUT    STD_LOGIC;
      SETU     : OUT    STD_LOGIC_VECTOR (1 DOWNTO 0);
      UPPER    : OUT    STD_LOGIC
   );
   END COMPONENT;
   COMPONENT extender
   PORT (
      EXTENDSIGN : IN     STD_LOGIC;
      PIN        : IN     STD_LOGIC_VECTOR (15 DOWNTO 0);
      POUT       : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT halfSplitter
   PORT (
      DIN  : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      DOUT : OUT    STD_LOGIC_VECTOR (15 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT loadUpperMux
   PORT (
      Q     : IN     STD_LOGIC_VECTOR (15 DOWNTO 0);
      UPPER : IN     STD_LOGIC;
      W     : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      QOUT  : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT memToRegMux
   PORT (
      JAL      : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      LINK     : IN     STD_LOGIC;
      MEMTOREG : IN     STD_LOGIC;
      R0       : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      R1       : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      ROUT     : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT pcpack
   PORT (
      BRANCHDECS    : IN     STD_LOGIC;
      CLK           : IN     STD_LOGIC;
      HALT          : IN     STD_LOGIC;
      JREG          : IN     STD_LOGIC;
      JUMP          : IN     STD_LOGIC;
      JUMP_ADDRESS  : IN     STD_LOGIC_VECTOR (25 DOWNTO 0);
      JUMP_REGISTER : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      MEMWAIT       : IN     STD_LOGIC;
      RESET         : IN     STD_LOGIC;
      SIGN_EXTENDED : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      JAL_ADDRESS   : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0);
      OUT_PC        : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT ramd
   PORT (
      address : IN     STD_LOGIC_VECTOR (15 DOWNTO 0);
      clock   : IN     STD_LOGIC;
      data    : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      wren    : IN     STD_LOGIC;
      q       : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT rami
   PORT (
      address : IN     STD_LOGIC_VECTOR (15 DOWNTO 0);
      clock   : IN     STD_LOGIC;
      data    : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      wren    : IN     STD_LOGIC;
      q       : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT regMux
   PORT (
      LINK   : IN     STD_LOGIC;
      R0     : IN     STD_LOGIC_VECTOR (4 DOWNTO 0);
      R1     : IN     STD_LOGIC_VECTOR (4 DOWNTO 0);
      REGDST : IN     STD_LOGIC;
      ROUT   : OUT    STD_LOGIC_VECTOR (4 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT registerFile
   PORT (
      clk    : IN     std_logic;
      nReset : IN     std_logic;
      rsel1  : IN     std_logic_vector (4 DOWNTO 0);
      rsel2  : IN     std_logic_vector (4 DOWNTO 0);
      wdat   : IN     std_logic_vector (31 DOWNTO 0);
      wen    : IN     std_logic;
      wsel   : IN     std_logic_vector (4 DOWNTO 0);
      rdat1  : OUT    std_logic_vector (31 DOWNTO 0);
      rdat2  : OUT    std_logic_vector (31 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT setWriteMux
   PORT (
      ALU     : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      CONTROL : IN     STD_LOGIC;
      SLT     : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      D       : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT setterMux
   PORT (
      A       : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      B       : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      SETU    : IN     STD_LOGIC_VECTOR (1 DOWNTO 0);
      CONTROL : OUT    STD_LOGIC;
      VAL     : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT splitter
   PORT (
      Q      : IN     STD_LOGIC_VECTOR (31 DOWNTO 0);
      D15_0  : OUT    STD_LOGIC_VECTOR (15 DOWNTO 0);
      D15_11 : OUT    STD_LOGIC_VECTOR (4 DOWNTO 0);
      D20_16 : OUT    STD_LOGIC_VECTOR (4 DOWNTO 0);
      D25_0  : OUT    STD_LOGIC_VECTOR (25 DOWNTO 0);
      D25_21 : OUT    STD_LOGIC_VECTOR (4 DOWNTO 0);
      D31_26 : OUT    STD_LOGIC_VECTOR (5 DOWNTO 0);
      D5_0   : OUT    STD_LOGIC_VECTOR (5 DOWNTO 0)
   );
   END COMPONENT;
   COMPONENT zeroGen
   PORT (
      TOUT : OUT    STD_LOGIC_VECTOR (31 DOWNTO 0)
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   --FOR ALL : alu USE ENTITY my_project_lib.alu;
--   FOR ALL : aluSrcMux USE ENTITY my_project_lib.aluSrcMux;
--   FOR ALL : branchMux USE ENTITY my_project_lib.branchMux;
--   FOR ALL : clu USE ENTITY my_project_lib.clu;
--   FOR ALL : extender USE ENTITY my_project_lib.extender;
--   FOR ALL : halfSplitter USE ENTITY my_project_lib.halfSplitter;
--   FOR ALL : loadUpperMux USE ENTITY my_project_lib.loadUpperMux;
--   FOR ALL : memToRegMux USE ENTITY my_project_lib.memToRegMux;
--   FOR ALL : pcpack USE ENTITY my_project_lib.pcpack;
--   FOR ALL : ramd USE ENTITY my_project_lib.ramd;
--   FOR ALL : rami USE ENTITY my_project_lib.rami;
--   FOR ALL : regMux USE ENTITY my_project_lib.regMux;
--   FOR ALL : registerFile USE ENTITY my_project_lib.registerFile;
--   FOR ALL : setWriteMux USE ENTITY my_project_lib.setWriteMux;
--   FOR ALL : setterMux USE ENTITY my_project_lib.setterMux;
--   FOR ALL : splitter USE ENTITY my_project_lib.splitter;
--   FOR ALL : zeroGen USE ENTITY my_project_lib.zeroGen;
   -- pragma synthesis_on


BEGIN

   -- ModuleWare code(v1.9) for instance 'U_16' of 'gnd'
   dout1 <= '0';

   -- ModuleWare code(v1.9) for instance 'U_17' of 'or'
   dout2 <= HALT1 OR HALT;

   -- ModuleWare code(v1.9) for instance 'U_15' of 'pnot'
   u_15seq_proc: PROCESS (RESET)
      VARIABLE temp_din : std_logic;
   BEGIN
      temp_din := NOT(RESET);
      IF (temp_din ='1' ) THEN
         dout <= '1';
      ELSIF (temp_din ='H' ) THEN
         dout <= '1';
      ELSIF (temp_din ='0' ) THEN
         dout <= '0';
      ELSIF (temp_din ='L' ) THEN
         dout <= '0';
      ELSIF (temp_din ='U' ) THEN
         dout <= 'U';
      ELSIF (temp_din ='X' ) THEN
         dout <= 'X';
      ELSIF (temp_din ='Z' ) THEN
         dout <= 'X';
      END IF;
   END PROCESS u_15seq_proc;

   -- Instance port mappings.
   U_0 : alu
      PORT MAP (
         OPCODE   => ALUCTL,
         A        => rdat1,
         B        => ROUT,
         OUTPUT   => OUTPUT,
         NEGATIVE => OPEN,
         OVERFLOW => OPEN,
         ZERO     => ZERO
      );
   U_1 : aluSrcMux
      PORT MAP (
         R0     => POUT,
         R1     => dmemDataWrite_internal,
         ALUSRC => ALUSRC,
         ROUT   => ROUT
      );
   U_2 : branchMux
      PORT MAP (
         BEQ        => BEQ,
         BNE        => BNE,
         ZERO       => ZERO,
         BRANCHDECS => BRANCHDECS
      );
   U_3 : clu
      PORT MAP (
         QIN      => D31_26,
         LCTL     => D5_0,
         REGDST   => REGDST,
         EXTSIGN  => EXTSIGN,
         MEMTOREG => MEMTOREG,
         ALUSRC   => ALUSRC,
         REGWRITE => REGWRITE,
         MEMWRITE => MEMWRITE,
         HALT     => HALT1,
         JREG     => JREG,
         JUMP     => JUMP,
         LINK     => LINK,
         BEQ      => BEQ,
         BNE      => BNE,
         UPPER    => UPPER,
         SETU     => SETU,
         ALUCTL   => ALUCTL
      );
   U_4 : extender
      PORT MAP (
         PIN        => D15_0,
         EXTENDSIGN => EXTSIGN,
         POUT       => POUT
      );
   U_19 : halfSplitter
      PORT MAP (
         DIN  => OUTPUT,
         DOUT => DOUT3
      );
   U_20 : halfSplitter
      PORT MAP (
         DIN  => OUT_PC,
         DOUT => imemAddr_internal
      );
   U_5 : loadUpperMux
      PORT MAP (
         Q     => D15_0,
         W     => W,
         UPPER => UPPER,
         QOUT  => QOUT
      );
   U_6 : memToRegMux
      PORT MAP (
         R0       => dmemDataRead_internal,
         R1       => D,
         JAL      => JAL_ADDRESS,
         MEMTOREG => MEMTOREG,
         LINK     => LINK,
         ROUT     => W
      );
   U_7 : pcpack
      PORT MAP (
         CLK           => CLK,
         RESET         => RESET,
         HALT          => dout2,
         JREG          => JREG,
         BRANCHDECS    => BRANCHDECS,
         JUMP          => JUMP,
         MEMWAIT       => dout1,
         JUMP_ADDRESS  => D25_0,
         JUMP_REGISTER => rdat1,
         SIGN_EXTENDED => POUT,
         JAL_ADDRESS   => JAL_ADDRESS,
         OUT_PC        => OUT_PC
      );
   U_12 : ramd
      PORT MAP (
         address => DOUT3,
         clock   => CLK,
         data    => dmemDataWrite_internal,
         wren    => MEMWRITE,
         q       => dmemDataRead_internal
      );
   U_13 : rami
      PORT MAP (
         address => imemAddr_internal,
         clock   => CLK,
         data    => TOUT,
         wren    => dout1,
         q       => imemData_internal
      );
   U_9 : regMux
      PORT MAP (
         R0     => D20_16,
         R1     => D15_11,
         REGDST => REGDST,
         LINK   => LINK,
         ROUT   => ROUT1
      );
   U_8 : registerFile
      PORT MAP (
         wdat   => QOUT,
         wsel   => ROUT1,
         wen    => REGWRITE,
         clk    => CLK,
         nReset => dout,
         rsel1  => D25_21,
         rsel2  => D20_16,
         rdat1  => rdat1,
         rdat2  => dmemDataWrite_internal
      );
   U_11 : setWriteMux
      PORT MAP (
         ALU     => OUTPUT,
         SLT     => VAL,
         CONTROL => CONTROL,
         D       => D
      );
   U_10 : setterMux
      PORT MAP (
         SETU    => SETU,
         A       => rdat1,
         B       => dmemDataWrite_internal,
         VAL     => VAL,
         CONTROL => CONTROL
      );
   U_14 : splitter
      PORT MAP (
         Q      => imemData_internal,
         D31_26 => D31_26,
         D25_21 => D25_21,
         D20_16 => D20_16,
         D15_11 => D15_11,
         D15_0  => D15_0,
         D5_0   => D5_0,
         D25_0  => D25_0
      );
   U_18 : zeroGen
      PORT MAP (
         TOUT => TOUT
      );

   -- Implicit buffered output assignments
   dmemDataRead  <= dmemDataRead_internal;
   dmemDataWrite <= dmemDataWrite_internal;
   imemAddr      <= imemAddr_internal;
   imemData      <= imemData_internal;

END struct;
