<?xml version="1.0" encoding="UTF-8"?>
<scenario>
    <files>
        <algorithm url="/org.ietr.preesm.sobel_parallel/Algo/top_display.pi"/>
        <architecture url="/org.ietr.preesm.sobel_parallel/Archi/1CoreX86.slam"/>
        <codegenDirectory url="/org.ietr.preesm.sobel_parallel/Code/generated"/>
    </files>
    <constraints excelUrl="">
        <constraintGroup>
            <operator name="Core0"/>
            <task name="top_display/Read_YUV"/>
            <task name="top_display/Merge"/>
            <task name="top_display/display"/>
            <task name="top_display"/>
            <task name="top_display/Split"/>
            <task name="top_display/Sobel"/>
        </constraintGroup>
    </constraints>
    <relativeconstraints excelUrl=""/>
    <timings excelUrl="">
        <memcpyspeed opname="x86" setuptime="1" timeperunit="1.0"/>
    </timings>
    <simuParams>
        <mainCore>Core0</mainCore>
        <mainComNode>shared_mem</mainComNode>
        <averageDataSize>1000</averageDataSize>
        <dataTypes>
            <dataType name="uchar" size="1"/>
            <dataType name="char" size="1"/>
        </dataTypes>
        <specialVertexOperators>
            <specialVertexOperator path="Core0"/>
        </specialVertexOperators>
        <numberOfTopExecutions>1</numberOfTopExecutions>
    </simuParams>
    <parameterValues/>
    <papifyConfigs xmlUrl="/org.ietr.preesm.sobel_parallel/PAPI_info.xml">
        <papifyConfigActor>
            <actorPath actorPath="top_display/Read_YUV"/>
            <actorId actorId="Read_YUV">
                <component component="Timing">
                    <event>
                        <eventId eventId="9999"/>
                        <eventName eventName="Timing"/>
                        <eventDescription eventDescription="Event to time through PAPI_get_time()"/>
                    </event>
                </component>
            </actorId>
        </papifyConfigActor>
        <papifyConfigActor>
            <actorPath actorPath="top_display/display"/>
            <actorId actorId="display">
                <component component="Timing">
                    <event>
                        <eventId eventId="9999"/>
                        <eventName eventName="Timing"/>
                        <eventDescription eventDescription="Event to time through PAPI_get_time()"/>
                    </event>
                </component>
                <component component="perf_event">
                    <event>
                        <eventId eventId="0"/>
                        <eventName eventName="PAPI_L1_DCM"/>
                        <eventDescription eventDescription="Level 1 data cache misses"/>
                    </event>
                </component>
            </actorId>
        </papifyConfigActor>
        <papifyConfigActor>
            <actorPath actorPath="top_display/Sobel"/>
            <actorId actorId="Sobel">
                <component component="perf_event">
                    <event>
                        <eventId eventId="0"/>
                        <eventName eventName="PAPI_L1_DCM"/>
                        <eventDescription eventDescription="Level 1 data cache misses"/>
                    </event>
                    <event>
                        <eventId eventId="1"/>
                        <eventName eventName="PAPI_L1_ICM"/>
                        <eventDescription eventDescription="Level 1 instruction cache misses"/>
                    </event>
                </component>
            </actorId>
        </papifyConfigActor>
        <papifyConfigPE>
            <peType peType="x86">
                <PAPIComponent componentId="perf_event"
                    componentIndex="0" componentType="CPU">
                    <eventSet type="NATIVE">
                        <event>
                            <eventId eventId="0"/>
                            <eventName eventName="ix86arch::UNHALTED_CORE_CYCLES"/>
                            <eventDescription eventDescription="count core clock cycles whenever the clock signal on the specific core is running (not halted)"/>
                            <eventModifier
                                description="count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:edge level (may require counter-mask >= 1)" name="ix86arch::UNHALTED_CORE_CYCLES:e=0"/>
                            <eventModifier
                                description="count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:invert" name="ix86arch::UNHALTED_CORE_CYCLES:i=0"/>
                            <eventModifier
                                description="count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:counter-mask in range [0-255]" name="ix86arch::UNHALTED_CORE_CYCLES:c=0"/>
                            <eventModifier
                                description="count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:measure any thread" name="ix86arch::UNHALTED_CORE_CYCLES:t=0"/>
                            <eventModifier
                                description="count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:monitor at user level" name="ix86arch::UNHALTED_CORE_CYCLES:u=0"/>
                            <eventModifier
                                description="count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:monitor at kernel level" name="ix86arch::UNHALTED_CORE_CYCLES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="1"/>
                            <eventName eventName="ix86arch::INSTRUCTION_RETIRED"/>
                            <eventDescription eventDescription="count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction"/>
                            <eventModifier
                                description="count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction, masks:edge level (may require counter-mask >= 1)" name="ix86arch::INSTRUCTION_RETIRED:e=0"/>
                            <eventModifier
                                description="count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction, masks:invert" name="ix86arch::INSTRUCTION_RETIRED:i=0"/>
                            <eventModifier
                                description="count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction, masks:counter-mask in range [0-255]" name="ix86arch::INSTRUCTION_RETIRED:c=0"/>
                            <eventModifier
                                description="count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction, masks:measure any thread" name="ix86arch::INSTRUCTION_RETIRED:t=0"/>
                            <eventModifier
                                description="count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction, masks:monitor at user level" name="ix86arch::INSTRUCTION_RETIRED:u=0"/>
                            <eventModifier
                                description="count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction, masks:monitor at kernel level" name="ix86arch::INSTRUCTION_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="2"/>
                            <eventName eventName="ix86arch::UNHALTED_REFERENCE_CYCLES"/>
                            <eventDescription eventDescription="count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions"/>
                            <eventModifier
                                description="count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions, masks:edge level (may require counter-mask >= 1)" name="ix86arch::UNHALTED_REFERENCE_CYCLES:e=0"/>
                            <eventModifier
                                description="count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions, masks:invert" name="ix86arch::UNHALTED_REFERENCE_CYCLES:i=0"/>
                            <eventModifier
                                description="count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions, masks:counter-mask in range [0-255]" name="ix86arch::UNHALTED_REFERENCE_CYCLES:c=0"/>
                            <eventModifier
                                description="count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions, masks:measure any thread" name="ix86arch::UNHALTED_REFERENCE_CYCLES:t=0"/>
                            <eventModifier
                                description="count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions, masks:monitor at user level" name="ix86arch::UNHALTED_REFERENCE_CYCLES:u=0"/>
                            <eventModifier
                                description="count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions, masks:monitor at kernel level" name="ix86arch::UNHALTED_REFERENCE_CYCLES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="3"/>
                            <eventName eventName="ix86arch::LLC_REFERENCES"/>
                            <eventDescription eventDescription="count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch"/>
                            <eventModifier
                                description="count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch, masks:edge level (may require counter-mask >= 1)" name="ix86arch::LLC_REFERENCES:e=0"/>
                            <eventModifier
                                description="count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch, masks:invert" name="ix86arch::LLC_REFERENCES:i=0"/>
                            <eventModifier
                                description="count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch, masks:counter-mask in range [0-255]" name="ix86arch::LLC_REFERENCES:c=0"/>
                            <eventModifier
                                description="count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch, masks:measure any thread" name="ix86arch::LLC_REFERENCES:t=0"/>
                            <eventModifier
                                description="count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch, masks:monitor at user level" name="ix86arch::LLC_REFERENCES:u=0"/>
                            <eventModifier
                                description="count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch, masks:monitor at kernel level" name="ix86arch::LLC_REFERENCES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="4"/>
                            <eventName eventName="ix86arch::LLC_MISSES"/>
                            <eventDescription eventDescription="count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch"/>
                            <eventModifier
                                description="count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch, masks:edge level (may require counter-mask >= 1)" name="ix86arch::LLC_MISSES:e=0"/>
                            <eventModifier
                                description="count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch, masks:invert" name="ix86arch::LLC_MISSES:i=0"/>
                            <eventModifier
                                description="count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch, masks:counter-mask in range [0-255]" name="ix86arch::LLC_MISSES:c=0"/>
                            <eventModifier
                                description="count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch, masks:measure any thread" name="ix86arch::LLC_MISSES:t=0"/>
                            <eventModifier
                                description="count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch, masks:monitor at user level" name="ix86arch::LLC_MISSES:u=0"/>
                            <eventModifier
                                description="count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch, masks:monitor at kernel level" name="ix86arch::LLC_MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="5"/>
                            <eventName eventName="ix86arch::BRANCH_INSTRUCTIONS_RETIRED"/>
                            <eventDescription eventDescription="count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction"/>
                            <eventModifier
                                description="count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:edge level (may require counter-mask >= 1)" name="ix86arch::BRANCH_INSTRUCTIONS_RETIRED:e=0"/>
                            <eventModifier
                                description="count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:invert" name="ix86arch::BRANCH_INSTRUCTIONS_RETIRED:i=0"/>
                            <eventModifier
                                description="count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:counter-mask in range [0-255]" name="ix86arch::BRANCH_INSTRUCTIONS_RETIRED:c=0"/>
                            <eventModifier
                                description="count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:measure any thread" name="ix86arch::BRANCH_INSTRUCTIONS_RETIRED:t=0"/>
                            <eventModifier
                                description="count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:monitor at user level" name="ix86arch::BRANCH_INSTRUCTIONS_RETIRED:u=0"/>
                            <eventModifier
                                description="count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:monitor at kernel level" name="ix86arch::BRANCH_INSTRUCTIONS_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="6"/>
                            <eventName eventName="ix86arch::MISPREDICTED_BRANCH_RETIRED"/>
                            <eventDescription eventDescription="count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware"/>
                            <eventModifier
                                description="count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:edge level (may require counter-mask >= 1)" name="ix86arch::MISPREDICTED_BRANCH_RETIRED:e=0"/>
                            <eventModifier
                                description="count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:invert" name="ix86arch::MISPREDICTED_BRANCH_RETIRED:i=0"/>
                            <eventModifier
                                description="count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:counter-mask in range [0-255]" name="ix86arch::MISPREDICTED_BRANCH_RETIRED:c=0"/>
                            <eventModifier
                                description="count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:measure any thread" name="ix86arch::MISPREDICTED_BRANCH_RETIRED:t=0"/>
                            <eventModifier
                                description="count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:monitor at user level" name="ix86arch::MISPREDICTED_BRANCH_RETIRED:u=0"/>
                            <eventModifier
                                description="count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:monitor at kernel level" name="ix86arch::MISPREDICTED_BRANCH_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="7"/>
                            <eventName eventName="perf::PERF_COUNT_HW_CPU_CYCLES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_CPU_CYCLES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at user level" name="perf::PERF_COUNT_HW_CPU_CYCLES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_CPU_CYCLES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="8"/>
                            <eventName eventName="perf::CYCLES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_CPU_CYCLES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at user level" name="perf::CYCLES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at kernel level" name="perf::CYCLES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="9"/>
                            <eventName eventName="perf::CPU-CYCLES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_CPU_CYCLES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at user level" name="perf::CPU-CYCLES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at kernel level" name="perf::CPU-CYCLES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="10"/>
                            <eventName eventName="perf::PERF_COUNT_HW_INSTRUCTIONS"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_INSTRUCTIONS"/>
                            <eventModifier
                                description="PERF_COUNT_HW_INSTRUCTIONS, masks:monitor at user level" name="perf::PERF_COUNT_HW_INSTRUCTIONS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_INSTRUCTIONS, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_INSTRUCTIONS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="11"/>
                            <eventName eventName="perf::INSTRUCTIONS"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_INSTRUCTIONS"/>
                            <eventModifier
                                description="PERF_COUNT_HW_INSTRUCTIONS, masks:monitor at user level" name="perf::INSTRUCTIONS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_INSTRUCTIONS, masks:monitor at kernel level" name="perf::INSTRUCTIONS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="12"/>
                            <eventName eventName="perf::PERF_COUNT_HW_CACHE_REFERENCES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_CACHE_REFERENCES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CACHE_REFERENCES, masks:monitor at user level" name="perf::PERF_COUNT_HW_CACHE_REFERENCES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CACHE_REFERENCES, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_CACHE_REFERENCES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="13"/>
                            <eventName eventName="perf::CACHE-REFERENCES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_CACHE_REFERENCES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CACHE_REFERENCES, masks:monitor at user level" name="perf::CACHE-REFERENCES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CACHE_REFERENCES, masks:monitor at kernel level" name="perf::CACHE-REFERENCES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="14"/>
                            <eventName eventName="perf::PERF_COUNT_HW_CACHE_MISSES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_CACHE_MISSES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CACHE_MISSES, masks:monitor at user level" name="perf::PERF_COUNT_HW_CACHE_MISSES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CACHE_MISSES, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_CACHE_MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="15"/>
                            <eventName eventName="perf::CACHE-MISSES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_CACHE_MISSES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CACHE_MISSES, masks:monitor at user level" name="perf::CACHE-MISSES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_CACHE_MISSES, masks:monitor at kernel level" name="perf::CACHE-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="16"/>
                            <eventName eventName="perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_BRANCH_INSTRUCTIONS"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at user level" name="perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="17"/>
                            <eventName eventName="perf::BRANCH-INSTRUCTIONS"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_BRANCH_INSTRUCTIONS"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at user level" name="perf::BRANCH-INSTRUCTIONS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at kernel level" name="perf::BRANCH-INSTRUCTIONS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="18"/>
                            <eventName eventName="perf::BRANCHES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_BRANCH_INSTRUCTIONS"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at user level" name="perf::BRANCHES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at kernel level" name="perf::BRANCHES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="19"/>
                            <eventName eventName="perf::PERF_COUNT_HW_BRANCH_MISSES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_BRANCH_MISSES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BRANCH_MISSES, masks:monitor at user level" name="perf::PERF_COUNT_HW_BRANCH_MISSES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BRANCH_MISSES, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_BRANCH_MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="20"/>
                            <eventName eventName="perf::BRANCH-MISSES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_BRANCH_MISSES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BRANCH_MISSES, masks:monitor at user level" name="perf::BRANCH-MISSES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BRANCH_MISSES, masks:monitor at kernel level" name="perf::BRANCH-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="21"/>
                            <eventName eventName="perf::PERF_COUNT_HW_BUS_CYCLES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_BUS_CYCLES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BUS_CYCLES, masks:monitor at user level" name="perf::PERF_COUNT_HW_BUS_CYCLES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BUS_CYCLES, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_BUS_CYCLES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="22"/>
                            <eventName eventName="perf::BUS-CYCLES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_BUS_CYCLES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BUS_CYCLES, masks:monitor at user level" name="perf::BUS-CYCLES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_BUS_CYCLES, masks:monitor at kernel level" name="perf::BUS-CYCLES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="23"/>
                            <eventName eventName="perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND"/>
                            <eventModifier
                                description="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, masks:monitor at user level" name="perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="24"/>
                            <eventName eventName="perf::STALLED-CYCLES-FRONTEND"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND"/>
                            <eventModifier
                                description="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, masks:monitor at user level" name="perf::STALLED-CYCLES-FRONTEND:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, masks:monitor at kernel level" name="perf::STALLED-CYCLES-FRONTEND:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="25"/>
                            <eventName eventName="perf::IDLE-CYCLES-FRONTEND"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND"/>
                            <eventModifier
                                description="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, masks:monitor at user level" name="perf::IDLE-CYCLES-FRONTEND:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, masks:monitor at kernel level" name="perf::IDLE-CYCLES-FRONTEND:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="26"/>
                            <eventName eventName="perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_STALLED_CYCLES_BACKEND"/>
                            <eventModifier
                                description="PERF_COUNT_HW_STALLED_CYCLES_BACKEND, masks:monitor at user level" name="perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_STALLED_CYCLES_BACKEND, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="27"/>
                            <eventName eventName="perf::STALLED-CYCLES-BACKEND"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_STALLED_CYCLES_BACKEND"/>
                            <eventModifier
                                description="PERF_COUNT_HW_STALLED_CYCLES_BACKEND, masks:monitor at user level" name="perf::STALLED-CYCLES-BACKEND:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_STALLED_CYCLES_BACKEND, masks:monitor at kernel level" name="perf::STALLED-CYCLES-BACKEND:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="28"/>
                            <eventName eventName="perf::IDLE-CYCLES-BACKEND"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_STALLED_CYCLES_BACKEND"/>
                            <eventModifier
                                description="PERF_COUNT_HW_STALLED_CYCLES_BACKEND, masks:monitor at user level" name="perf::IDLE-CYCLES-BACKEND:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_STALLED_CYCLES_BACKEND, masks:monitor at kernel level" name="perf::IDLE-CYCLES-BACKEND:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="29"/>
                            <eventName eventName="perf::PERF_COUNT_HW_REF_CPU_CYCLES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_REF_CPU_CYCLES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_REF_CPU_CYCLES, masks:monitor at user level" name="perf::PERF_COUNT_HW_REF_CPU_CYCLES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_REF_CPU_CYCLES, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_REF_CPU_CYCLES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="30"/>
                            <eventName eventName="perf::REF-CYCLES"/>
                            <eventDescription eventDescription="PERF_COUNT_HW_REF_CPU_CYCLES"/>
                            <eventModifier
                                description="PERF_COUNT_HW_REF_CPU_CYCLES, masks:monitor at user level" name="perf::REF-CYCLES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_HW_REF_CPU_CYCLES, masks:monitor at kernel level" name="perf::REF-CYCLES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="31"/>
                            <eventName eventName="perf::PERF_COUNT_SW_CPU_CLOCK"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_CPU_CLOCK"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CPU_CLOCK, masks:monitor at user level" name="perf::PERF_COUNT_SW_CPU_CLOCK:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CPU_CLOCK, masks:monitor at kernel level" name="perf::PERF_COUNT_SW_CPU_CLOCK:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="32"/>
                            <eventName eventName="perf::CPU-CLOCK"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_CPU_CLOCK"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CPU_CLOCK, masks:monitor at user level" name="perf::CPU-CLOCK:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CPU_CLOCK, masks:monitor at kernel level" name="perf::CPU-CLOCK:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="33"/>
                            <eventName eventName="perf::PERF_COUNT_SW_TASK_CLOCK"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_TASK_CLOCK"/>
                            <eventModifier
                                description="PERF_COUNT_SW_TASK_CLOCK, masks:monitor at user level" name="perf::PERF_COUNT_SW_TASK_CLOCK:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_TASK_CLOCK, masks:monitor at kernel level" name="perf::PERF_COUNT_SW_TASK_CLOCK:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="34"/>
                            <eventName eventName="perf::TASK-CLOCK"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_TASK_CLOCK"/>
                            <eventModifier
                                description="PERF_COUNT_SW_TASK_CLOCK, masks:monitor at user level" name="perf::TASK-CLOCK:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_TASK_CLOCK, masks:monitor at kernel level" name="perf::TASK-CLOCK:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="35"/>
                            <eventName eventName="perf::PERF_COUNT_SW_PAGE_FAULTS"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_PAGE_FAULTS"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at user level" name="perf::PERF_COUNT_SW_PAGE_FAULTS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at kernel level" name="perf::PERF_COUNT_SW_PAGE_FAULTS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="36"/>
                            <eventName eventName="perf::PAGE-FAULTS"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_PAGE_FAULTS"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at user level" name="perf::PAGE-FAULTS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at kernel level" name="perf::PAGE-FAULTS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="37"/>
                            <eventName eventName="perf::FAULTS"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_PAGE_FAULTS"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at user level" name="perf::FAULTS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at kernel level" name="perf::FAULTS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="38"/>
                            <eventName eventName="perf::PERF_COUNT_SW_CONTEXT_SWITCHES"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_CONTEXT_SWITCHES"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at user level" name="perf::PERF_COUNT_SW_CONTEXT_SWITCHES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at kernel level" name="perf::PERF_COUNT_SW_CONTEXT_SWITCHES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="39"/>
                            <eventName eventName="perf::CONTEXT-SWITCHES"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_CONTEXT_SWITCHES"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at user level" name="perf::CONTEXT-SWITCHES:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at kernel level" name="perf::CONTEXT-SWITCHES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="40"/>
                            <eventName eventName="perf::CS"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_CONTEXT_SWITCHES"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at user level" name="perf::CS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at kernel level" name="perf::CS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="41"/>
                            <eventName eventName="perf::PERF_COUNT_SW_CPU_MIGRATIONS"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_CPU_MIGRATIONS"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at user level" name="perf::PERF_COUNT_SW_CPU_MIGRATIONS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at kernel level" name="perf::PERF_COUNT_SW_CPU_MIGRATIONS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="42"/>
                            <eventName eventName="perf::CPU-MIGRATIONS"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_CPU_MIGRATIONS"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at user level" name="perf::CPU-MIGRATIONS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at kernel level" name="perf::CPU-MIGRATIONS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="43"/>
                            <eventName eventName="perf::MIGRATIONS"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_CPU_MIGRATIONS"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at user level" name="perf::MIGRATIONS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at kernel level" name="perf::MIGRATIONS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="44"/>
                            <eventName eventName="perf::PERF_COUNT_SW_PAGE_FAULTS_MIN"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_PAGE_FAULTS_MIN"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS_MIN, masks:monitor at user level" name="perf::PERF_COUNT_SW_PAGE_FAULTS_MIN:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS_MIN, masks:monitor at kernel level" name="perf::PERF_COUNT_SW_PAGE_FAULTS_MIN:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="45"/>
                            <eventName eventName="perf::MINOR-FAULTS"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_PAGE_FAULTS_MIN"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS_MIN, masks:monitor at user level" name="perf::MINOR-FAULTS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS_MIN, masks:monitor at kernel level" name="perf::MINOR-FAULTS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="46"/>
                            <eventName eventName="perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_PAGE_FAULTS_MAJ"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS_MAJ, masks:monitor at user level" name="perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS_MAJ, masks:monitor at kernel level" name="perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="47"/>
                            <eventName eventName="perf::MAJOR-FAULTS"/>
                            <eventDescription eventDescription="PERF_COUNT_SW_PAGE_FAULTS_MAJ"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS_MAJ, masks:monitor at user level" name="perf::MAJOR-FAULTS:u=0"/>
                            <eventModifier
                                description="PERF_COUNT_SW_PAGE_FAULTS_MAJ, masks:monitor at kernel level" name="perf::MAJOR-FAULTS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="48"/>
                            <eventName eventName="perf::PERF_COUNT_HW_CACHE_L1D"/>
                            <eventDescription eventDescription="L1 data cache"/>
                            <eventModifier
                                description="L1 data cache, masks:read access" name="perf::PERF_COUNT_HW_CACHE_L1D:READ"/>
                            <eventModifier
                                description="L1 data cache, masks:write access" name="perf::PERF_COUNT_HW_CACHE_L1D:WRITE"/>
                            <eventModifier
                                description="L1 data cache, masks:prefetch access" name="perf::PERF_COUNT_HW_CACHE_L1D:PREFETCH"/>
                            <eventModifier
                                description="L1 data cache, masks:hit access" name="perf::PERF_COUNT_HW_CACHE_L1D:ACCESS"/>
                            <eventModifier
                                description="L1 data cache, masks:miss access" name="perf::PERF_COUNT_HW_CACHE_L1D:MISS"/>
                            <eventModifier
                                description="L1 data cache, masks:monitor at user level" name="perf::PERF_COUNT_HW_CACHE_L1D:u=0"/>
                            <eventModifier
                                description="L1 data cache, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_CACHE_L1D:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="49"/>
                            <eventName eventName="perf::L1-DCACHE-LOADS"/>
                            <eventDescription eventDescription="L1 cache load accesses"/>
                            <eventModifier
                                description="L1 cache load accesses, masks:monitor at user level" name="perf::L1-DCACHE-LOADS:u=0"/>
                            <eventModifier
                                description="L1 cache load accesses, masks:monitor at kernel level" name="perf::L1-DCACHE-LOADS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="50"/>
                            <eventName eventName="perf::L1-DCACHE-LOAD-MISSES"/>
                            <eventDescription eventDescription="L1 cache load misses"/>
                            <eventModifier
                                description="L1 cache load misses, masks:monitor at user level" name="perf::L1-DCACHE-LOAD-MISSES:u=0"/>
                            <eventModifier
                                description="L1 cache load misses, masks:monitor at kernel level" name="perf::L1-DCACHE-LOAD-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="51"/>
                            <eventName eventName="perf::L1-DCACHE-STORES"/>
                            <eventDescription eventDescription="L1 cache store accesses"/>
                            <eventModifier
                                description="L1 cache store accesses, masks:monitor at user level" name="perf::L1-DCACHE-STORES:u=0"/>
                            <eventModifier
                                description="L1 cache store accesses, masks:monitor at kernel level" name="perf::L1-DCACHE-STORES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="52"/>
                            <eventName eventName="perf::L1-DCACHE-STORE-MISSES"/>
                            <eventDescription eventDescription="L1 cache store misses"/>
                            <eventModifier
                                description="L1 cache store misses, masks:monitor at user level" name="perf::L1-DCACHE-STORE-MISSES:u=0"/>
                            <eventModifier
                                description="L1 cache store misses, masks:monitor at kernel level" name="perf::L1-DCACHE-STORE-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="54"/>
                            <eventName eventName="perf::L1-DCACHE-PREFETCH-MISSES"/>
                            <eventDescription eventDescription="L1 cache prefetch misses"/>
                            <eventModifier
                                description="L1 cache prefetch misses, masks:monitor at user level" name="perf::L1-DCACHE-PREFETCH-MISSES:u=0"/>
                            <eventModifier
                                description="L1 cache prefetch misses, masks:monitor at kernel level" name="perf::L1-DCACHE-PREFETCH-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="55"/>
                            <eventName eventName="perf::PERF_COUNT_HW_CACHE_L1I"/>
                            <eventDescription eventDescription="L1 instruction cache"/>
                            <eventModifier
                                description="L1 instruction cache, masks:read access" name="perf::PERF_COUNT_HW_CACHE_L1I:READ"/>
                        </event>
                        <event>
                            <eventId eventId="57"/>
                            <eventName eventName="perf::L1-ICACHE-LOAD-MISSES"/>
                            <eventDescription eventDescription="L1I cache load misses"/>
                            <eventModifier
                                description="L1I cache load misses, masks:monitor at user level" name="perf::L1-ICACHE-LOAD-MISSES:u=0"/>
                            <eventModifier
                                description="L1I cache load misses, masks:monitor at kernel level" name="perf::L1-ICACHE-LOAD-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="60"/>
                            <eventName eventName="perf::PERF_COUNT_HW_CACHE_LL"/>
                            <eventDescription eventDescription="Last level cache"/>
                            <eventModifier
                                description="Last level cache, masks:read access" name="perf::PERF_COUNT_HW_CACHE_LL:READ"/>
                            <eventModifier
                                description="Last level cache, masks:write access" name="perf::PERF_COUNT_HW_CACHE_LL:WRITE"/>
                            <eventModifier
                                description="Last level cache, masks:prefetch access" name="perf::PERF_COUNT_HW_CACHE_LL:PREFETCH"/>
                            <eventModifier
                                description="Last level cache, masks:hit access" name="perf::PERF_COUNT_HW_CACHE_LL:ACCESS"/>
                            <eventModifier
                                description="Last level cache, masks:miss access" name="perf::PERF_COUNT_HW_CACHE_LL:MISS"/>
                            <eventModifier
                                description="Last level cache, masks:monitor at user level" name="perf::PERF_COUNT_HW_CACHE_LL:u=0"/>
                            <eventModifier
                                description="Last level cache, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_CACHE_LL:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="61"/>
                            <eventName eventName="perf::LLC-LOADS"/>
                            <eventDescription eventDescription="Last level cache load accesses"/>
                            <eventModifier
                                description="Last level cache load accesses, masks:monitor at user level" name="perf::LLC-LOADS:u=0"/>
                            <eventModifier
                                description="Last level cache load accesses, masks:monitor at kernel level" name="perf::LLC-LOADS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="62"/>
                            <eventName eventName="perf::LLC-LOAD-MISSES"/>
                            <eventDescription eventDescription="Last level cache load misses"/>
                            <eventModifier
                                description="Last level cache load misses, masks:monitor at user level" name="perf::LLC-LOAD-MISSES:u=0"/>
                            <eventModifier
                                description="Last level cache load misses, masks:monitor at kernel level" name="perf::LLC-LOAD-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="63"/>
                            <eventName eventName="perf::LLC-STORES"/>
                            <eventDescription eventDescription="Last level cache store accesses"/>
                            <eventModifier
                                description="Last level cache store accesses, masks:monitor at user level" name="perf::LLC-STORES:u=0"/>
                            <eventModifier
                                description="Last level cache store accesses, masks:monitor at kernel level" name="perf::LLC-STORES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="64"/>
                            <eventName eventName="perf::LLC-STORE-MISSES"/>
                            <eventDescription eventDescription="Last level cache store misses"/>
                            <eventModifier
                                description="Last level cache store misses, masks:monitor at user level" name="perf::LLC-STORE-MISSES:u=0"/>
                            <eventModifier
                                description="Last level cache store misses, masks:monitor at kernel level" name="perf::LLC-STORE-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="65"/>
                            <eventName eventName="perf::LLC-PREFETCHES"/>
                            <eventDescription eventDescription="Last level cache prefetch accesses"/>
                            <eventModifier
                                description="Last level cache prefetch accesses, masks:monitor at user level" name="perf::LLC-PREFETCHES:u=0"/>
                            <eventModifier
                                description="Last level cache prefetch accesses, masks:monitor at kernel level" name="perf::LLC-PREFETCHES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="66"/>
                            <eventName eventName="perf::LLC-PREFETCH-MISSES"/>
                            <eventDescription eventDescription="Last level cache prefetch misses"/>
                            <eventModifier
                                description="Last level cache prefetch misses, masks:monitor at user level" name="perf::LLC-PREFETCH-MISSES:u=0"/>
                            <eventModifier
                                description="Last level cache prefetch misses, masks:monitor at kernel level" name="perf::LLC-PREFETCH-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="67"/>
                            <eventName eventName="perf::PERF_COUNT_HW_CACHE_DTLB"/>
                            <eventDescription eventDescription="Data Translation Lookaside Buffer"/>
                            <eventModifier
                                description="Data Translation Lookaside Buffer, masks:read access" name="perf::PERF_COUNT_HW_CACHE_DTLB:READ"/>
                            <eventModifier
                                description="Data Translation Lookaside Buffer, masks:write access" name="perf::PERF_COUNT_HW_CACHE_DTLB:WRITE"/>
                        </event>
                        <event>
                            <eventId eventId="68"/>
                            <eventName eventName="perf::DTLB-LOADS"/>
                            <eventDescription eventDescription="Data TLB load accesses"/>
                            <eventModifier
                                description="Data TLB load accesses, masks:monitor at user level" name="perf::DTLB-LOADS:u=0"/>
                            <eventModifier
                                description="Data TLB load accesses, masks:monitor at kernel level" name="perf::DTLB-LOADS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="69"/>
                            <eventName eventName="perf::DTLB-LOAD-MISSES"/>
                            <eventDescription eventDescription="Data TLB load misses"/>
                            <eventModifier
                                description="Data TLB load misses, masks:monitor at user level" name="perf::DTLB-LOAD-MISSES:u=0"/>
                            <eventModifier
                                description="Data TLB load misses, masks:monitor at kernel level" name="perf::DTLB-LOAD-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="70"/>
                            <eventName eventName="perf::DTLB-STORES"/>
                            <eventDescription eventDescription="Data TLB store accesses"/>
                            <eventModifier
                                description="Data TLB store accesses, masks:monitor at user level" name="perf::DTLB-STORES:u=0"/>
                            <eventModifier
                                description="Data TLB store accesses, masks:monitor at kernel level" name="perf::DTLB-STORES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="71"/>
                            <eventName eventName="perf::DTLB-STORE-MISSES"/>
                            <eventDescription eventDescription="Data TLB store misses"/>
                            <eventModifier
                                description="Data TLB store misses, masks:monitor at user level" name="perf::DTLB-STORE-MISSES:u=0"/>
                            <eventModifier
                                description="Data TLB store misses, masks:monitor at kernel level" name="perf::DTLB-STORE-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="74"/>
                            <eventName eventName="perf::PERF_COUNT_HW_CACHE_ITLB"/>
                            <eventDescription eventDescription="Instruction Translation Lookaside Buffer"/>
                            <eventModifier
                                description="Instruction Translation Lookaside Buffer, masks:read access" name="perf::PERF_COUNT_HW_CACHE_ITLB:READ"/>
                            <eventModifier
                                description="Instruction Translation Lookaside Buffer, masks:hit access" name="perf::PERF_COUNT_HW_CACHE_ITLB:ACCESS"/>
                            <eventModifier
                                description="Instruction Translation Lookaside Buffer, masks:miss access" name="perf::PERF_COUNT_HW_CACHE_ITLB:MISS"/>
                            <eventModifier
                                description="Instruction Translation Lookaside Buffer, masks:monitor at user level" name="perf::PERF_COUNT_HW_CACHE_ITLB:u=0"/>
                            <eventModifier
                                description="Instruction Translation Lookaside Buffer, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_CACHE_ITLB:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="75"/>
                            <eventName eventName="perf::ITLB-LOADS"/>
                            <eventDescription eventDescription="Instruction TLB load accesses"/>
                            <eventModifier
                                description="Instruction TLB load accesses, masks:monitor at user level" name="perf::ITLB-LOADS:u=0"/>
                            <eventModifier
                                description="Instruction TLB load accesses, masks:monitor at kernel level" name="perf::ITLB-LOADS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="76"/>
                            <eventName eventName="perf::ITLB-LOAD-MISSES"/>
                            <eventDescription eventDescription="Instruction TLB load misses"/>
                            <eventModifier
                                description="Instruction TLB load misses, masks:monitor at user level" name="perf::ITLB-LOAD-MISSES:u=0"/>
                            <eventModifier
                                description="Instruction TLB load misses, masks:monitor at kernel level" name="perf::ITLB-LOAD-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="77"/>
                            <eventName eventName="perf::PERF_COUNT_HW_CACHE_BPU"/>
                            <eventDescription eventDescription="Branch Prediction Unit"/>
                            <eventModifier
                                description="Branch Prediction Unit, masks:read access" name="perf::PERF_COUNT_HW_CACHE_BPU:READ"/>
                            <eventModifier
                                description="Branch Prediction Unit, masks:hit access" name="perf::PERF_COUNT_HW_CACHE_BPU:ACCESS"/>
                            <eventModifier
                                description="Branch Prediction Unit, masks:miss access" name="perf::PERF_COUNT_HW_CACHE_BPU:MISS"/>
                            <eventModifier
                                description="Branch Prediction Unit, masks:monitor at user level" name="perf::PERF_COUNT_HW_CACHE_BPU:u=0"/>
                            <eventModifier
                                description="Branch Prediction Unit, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_CACHE_BPU:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="78"/>
                            <eventName eventName="perf::BRANCH-LOADS"/>
                            <eventDescription eventDescription="Branch  load accesses"/>
                            <eventModifier
                                description="Branch  load accesses, masks:monitor at user level" name="perf::BRANCH-LOADS:u=0"/>
                            <eventModifier
                                description="Branch  load accesses, masks:monitor at kernel level" name="perf::BRANCH-LOADS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="79"/>
                            <eventName eventName="perf::BRANCH-LOAD-MISSES"/>
                            <eventDescription eventDescription="Branch  load misses"/>
                            <eventModifier
                                description="Branch  load misses, masks:monitor at user level" name="perf::BRANCH-LOAD-MISSES:u=0"/>
                            <eventModifier
                                description="Branch  load misses, masks:monitor at kernel level" name="perf::BRANCH-LOAD-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="80"/>
                            <eventName eventName="perf::PERF_COUNT_HW_CACHE_NODE"/>
                            <eventDescription eventDescription="Node memory access"/>
                            <eventModifier
                                description="Node memory access, masks:read access" name="perf::PERF_COUNT_HW_CACHE_NODE:READ"/>
                            <eventModifier
                                description="Node memory access, masks:write access" name="perf::PERF_COUNT_HW_CACHE_NODE:WRITE"/>
                            <eventModifier
                                description="Node memory access, masks:prefetch access" name="perf::PERF_COUNT_HW_CACHE_NODE:PREFETCH"/>
                            <eventModifier
                                description="Node memory access, masks:hit access" name="perf::PERF_COUNT_HW_CACHE_NODE:ACCESS"/>
                            <eventModifier
                                description="Node memory access, masks:miss access" name="perf::PERF_COUNT_HW_CACHE_NODE:MISS"/>
                            <eventModifier
                                description="Node memory access, masks:monitor at user level" name="perf::PERF_COUNT_HW_CACHE_NODE:u=0"/>
                            <eventModifier
                                description="Node memory access, masks:monitor at kernel level" name="perf::PERF_COUNT_HW_CACHE_NODE:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="81"/>
                            <eventName eventName="perf::NODE-LOADS"/>
                            <eventDescription eventDescription="Node  load accesses"/>
                            <eventModifier
                                description="Node  load accesses, masks:monitor at user level" name="perf::NODE-LOADS:u=0"/>
                            <eventModifier
                                description="Node  load accesses, masks:monitor at kernel level" name="perf::NODE-LOADS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="82"/>
                            <eventName eventName="perf::NODE-LOAD-MISSES"/>
                            <eventDescription eventDescription="Node  load misses"/>
                            <eventModifier
                                description="Node  load misses, masks:monitor at user level" name="perf::NODE-LOAD-MISSES:u=0"/>
                            <eventModifier
                                description="Node  load misses, masks:monitor at kernel level" name="perf::NODE-LOAD-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="83"/>
                            <eventName eventName="perf::NODE-STORES"/>
                            <eventDescription eventDescription="Node  store accesses"/>
                            <eventModifier
                                description="Node  store accesses, masks:monitor at user level" name="perf::NODE-STORES:u=0"/>
                            <eventModifier
                                description="Node  store accesses, masks:monitor at kernel level" name="perf::NODE-STORES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="84"/>
                            <eventName eventName="perf::NODE-STORE-MISSES"/>
                            <eventDescription eventDescription="Node  store misses"/>
                            <eventModifier
                                description="Node  store misses, masks:monitor at user level" name="perf::NODE-STORE-MISSES:u=0"/>
                            <eventModifier
                                description="Node  store misses, masks:monitor at kernel level" name="perf::NODE-STORE-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="85"/>
                            <eventName eventName="perf::NODE-PREFETCHES"/>
                            <eventDescription eventDescription="Node  prefetch accesses"/>
                            <eventModifier
                                description="Node  prefetch accesses, masks:monitor at user level" name="perf::NODE-PREFETCHES:u=0"/>
                            <eventModifier
                                description="Node  prefetch accesses, masks:monitor at kernel level" name="perf::NODE-PREFETCHES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="86"/>
                            <eventName eventName="perf::NODE-PREFETCH-MISSES"/>
                            <eventDescription eventDescription="Node  prefetch misses"/>
                            <eventModifier
                                description="Node  prefetch misses, masks:monitor at user level" name="perf::NODE-PREFETCH-MISSES:u=0"/>
                            <eventModifier
                                description="Node  prefetch misses, masks:monitor at kernel level" name="perf::NODE-PREFETCH-MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="87"/>
                            <eventName eventName="AGU_BYPASS_CANCEL"/>
                            <eventDescription eventDescription="Number of executed load operations with all the following traits: 1. addressing of the format [base + offset], 2. the offset is between 1 and 2047, 3. the address specified in the base register is in one page and the address [base+offset] is in another page"/>
                            <eventModifier
                                description="Number of executed load operations with all the following traits: 1. addressing of the format [base + offset], 2. the offset is between 1 and 2047, 3. the address specified in the base register is in one page and the address [base+offset] is in another page, masks:This event counts executed load operations" name="AGU_BYPASS_CANCEL:COUNT"/>
                            <eventModifier
                                description="Number of executed load operations with all the following traits: 1. addressing of the format [base + offset], 2. the offset is between 1 and 2047, 3. the address specified in the base register is in one page and the address [base+offset] is in another page, masks:edge level (may require counter-mask >= 1)" name="AGU_BYPASS_CANCEL:e=0"/>
                            <eventModifier
                                description="Number of executed load operations with all the following traits: 1. addressing of the format [base + offset], 2. the offset is between 1 and 2047, 3. the address specified in the base register is in one page and the address [base+offset] is in another page, masks:invert" name="AGU_BYPASS_CANCEL:i=0"/>
                            <eventModifier
                                description="Number of executed load operations with all the following traits: 1. addressing of the format [base + offset], 2. the offset is between 1 and 2047, 3. the address specified in the base register is in one page and the address [base+offset] is in another page, masks:counter-mask in range [0-255]" name="AGU_BYPASS_CANCEL:c=0"/>
                            <eventModifier
                                description="Number of executed load operations with all the following traits: 1. addressing of the format [base + offset], 2. the offset is between 1 and 2047, 3. the address specified in the base register is in one page and the address [base+offset] is in another page, masks:measure any thread" name="AGU_BYPASS_CANCEL:t=0"/>
                            <eventModifier
                                description="Number of executed load operations with all the following traits: 1. addressing of the format [base + offset], 2. the offset is between 1 and 2047, 3. the address specified in the base register is in one page and the address [base+offset] is in another page, masks:monitor at user level" name="AGU_BYPASS_CANCEL:u=0"/>
                            <eventModifier
                                description="Number of executed load operations with all the following traits: 1. addressing of the format [base + offset], 2. the offset is between 1 and 2047, 3. the address specified in the base register is in one page and the address [base+offset] is in another page, masks:monitor at kernel level" name="AGU_BYPASS_CANCEL:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="88"/>
                            <eventName eventName="ARITH"/>
                            <eventDescription eventDescription="Counts arithmetic multiply operations"/>
                            <eventModifier
                                description="Counts arithmetic multiply operations, masks:Cycles that the divider is active, includes integer and floating point" name="ARITH:FPU_DIV_ACTIVE"/>
                            <eventModifier
                                description="Counts arithmetic multiply operations, masks:Number of cycles the divider is activated, includes integer and floating point" name="ARITH:FPU_DIV"/>
                        </event>
                        <event>
                            <eventId eventId="89"/>
                            <eventName eventName="BACLEARS"/>
                            <eventDescription eventDescription="Branch re-steered"/>
                            <eventModifier
                                description="Branch re-steered, masks:Counts the number of times the front end is re-steered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end" name="BACLEARS:ANY"/>
                            <eventModifier
                                description="Branch re-steered, masks:edge level (may require counter-mask >= 1)" name="BACLEARS:e=0"/>
                            <eventModifier
                                description="Branch re-steered, masks:invert" name="BACLEARS:i=0"/>
                            <eventModifier
                                description="Branch re-steered, masks:counter-mask in range [0-255]" name="BACLEARS:c=0"/>
                            <eventModifier
                                description="Branch re-steered, masks:measure any thread" name="BACLEARS:t=0"/>
                            <eventModifier
                                description="Branch re-steered, masks:monitor at user level" name="BACLEARS:u=0"/>
                            <eventModifier
                                description="Branch re-steered, masks:monitor at kernel level" name="BACLEARS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="90"/>
                            <eventName eventName="BR_INST_EXEC"/>
                            <eventDescription eventDescription="Branch instructions executed"/>
                            <eventModifier
                                description="Branch instructions executed, masks:All macro conditional non-taken branch instructions" name="BR_INST_EXEC:NONTAKEN_COND"/>
                            <eventModifier
                                description="Branch instructions executed, masks:All macro conditional taken branch instructions" name="BR_INST_EXEC:TAKEN_COND"/>
                            <eventModifier
                                description="Branch instructions executed, masks:All macro unconditional taken branch instructions, excluding calls and indirects" name="BR_INST_EXEC:TAKEN_DIRECT_JUMP"/>
                            <eventModifier
                                description="Branch instructions executed, masks:All taken indirect branches that are not calls nor returns" name="BR_INST_EXEC:TAKEN_INDIRECT_JUMP_NON_CALL_RET"/>
                            <eventModifier
                                description="Branch instructions executed, masks:All taken indirect branches that have a return mnemonic" name="BR_INST_EXEC:TAKEN_RETURN_NEAR"/>
                            <eventModifier
                                description="Branch instructions executed, masks:All taken non-indirect calls" name="BR_INST_EXEC:TAKEN_DIRECT_NEAR_CALL"/>
                            <eventModifier
                                description="Branch instructions executed, masks:All taken indirect calls, including both register and memory indirect" name="BR_INST_EXEC:TAKEN_INDIRECT_NEAR_CALL"/>
                            <eventModifier
                                description="Branch instructions executed, masks:All near executed branches instructions (not necessarily retired)" name="BR_INST_EXEC:ALL_BRANCHES"/>
                            <eventModifier
                                description="Branch instructions executed, masks:All macro conditional branch instructions" name="BR_INST_EXEC:ALL_CONDITIONAL"/>
                            <eventModifier
                                description="Branch instructions executed, masks:All macro conditional branch instructions" name="BR_INST_EXEC:ANY_COND"/>
                            <eventModifier
                                description="Branch instructions executed, masks:All indirect branches that are not calls nor returns" name="BR_INST_EXEC:ANY_INDIRECT_JUMP_NON_CALL_RET"/>
                            <eventModifier
                                description="Branch instructions executed, masks:All non-indirect calls" name="BR_INST_EXEC:ANY_DIRECT_NEAR_CALL"/>
                            <eventModifier
                                description="Branch instructions executed, masks:Speculative and retired macro-unconditional branches excluding calls and indirects" name="BR_INST_EXEC:ALL_DIRECT_JMP"/>
                            <eventModifier
                                description="Branch instructions executed, masks:Speculative and retired indirect return branches" name="BR_INST_EXEC:ALL_INDIRECT_NEAR_RETURN"/>
                            <eventModifier
                                description="Branch instructions executed, masks:edge level (may require counter-mask >= 1)" name="BR_INST_EXEC:e=0"/>
                            <eventModifier
                                description="Branch instructions executed, masks:invert" name="BR_INST_EXEC:i=0"/>
                            <eventModifier
                                description="Branch instructions executed, masks:counter-mask in range [0-255]" name="BR_INST_EXEC:c=0"/>
                            <eventModifier
                                description="Branch instructions executed, masks:measure any thread" name="BR_INST_EXEC:t=0"/>
                            <eventModifier
                                description="Branch instructions executed, masks:monitor at user level" name="BR_INST_EXEC:u=0"/>
                            <eventModifier
                                description="Branch instructions executed, masks:monitor at kernel level" name="BR_INST_EXEC:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="91"/>
                            <eventName eventName="BR_INST_RETIRED"/>
                            <eventDescription eventDescription="Retired branch instructions"/>
                            <eventModifier
                                description="Retired branch instructions, masks:All taken and not taken macro branches including far branches (Precise Event)" name="BR_INST_RETIRED:ALL_BRANCHES"/>
                            <eventModifier
                                description="Retired branch instructions, masks:All taken and not taken macro conditional branch instructions (Precise Event)" name="BR_INST_RETIRED:CONDITIONAL"/>
                            <eventModifier
                                description="Retired branch instructions, masks:Number of far branch instructions retired (Precise Event)" name="BR_INST_RETIRED:FAR_BRANCH"/>
                            <eventModifier
                                description="Retired branch instructions, masks:All macro direct and indirect near calls, does not count far calls (Precise Event)" name="BR_INST_RETIRED:NEAR_CALL"/>
                            <eventModifier
                                description="Retired branch instructions, masks:Number of near ret instructions retired (Precise Event)" name="BR_INST_RETIRED:NEAR_RETURN"/>
                            <eventModifier
                                description="Retired branch instructions, masks:Number of near branch taken instructions retired (Precise Event)" name="BR_INST_RETIRED:NEAR_TAKEN"/>
                            <eventModifier
                                description="Retired branch instructions, masks:All not taken macro branch instructions retired (Precise Event)" name="BR_INST_RETIRED:NOT_TAKEN"/>
                            <eventModifier
                                description="Retired branch instructions, masks:edge level (may require counter-mask >= 1)" name="BR_INST_RETIRED:e=0"/>
                            <eventModifier
                                description="Retired branch instructions, masks:invert" name="BR_INST_RETIRED:i=0"/>
                            <eventModifier
                                description="Retired branch instructions, masks:counter-mask in range [0-255]" name="BR_INST_RETIRED:c=0"/>
                            <eventModifier
                                description="Retired branch instructions, masks:measure any thread" name="BR_INST_RETIRED:t=0"/>
                            <eventModifier
                                description="Retired branch instructions, masks:monitor at user level" name="BR_INST_RETIRED:u=0"/>
                            <eventModifier
                                description="Retired branch instructions, masks:monitor at kernel level" name="BR_INST_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="92"/>
                            <eventName eventName="BR_MISP_EXEC"/>
                            <eventDescription eventDescription="Mispredicted branches executed"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:All non-taken mispredicted macro conditional branch instructions" name="BR_MISP_EXEC:NONTAKEN_COND"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:All taken mispredicted macro conditional branch instructions" name="BR_MISP_EXEC:TAKEN_COND"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:All taken mispredicted indirect branches that are not calls nor returns" name="BR_MISP_EXEC:TAKEN_INDIRECT_JUMP_NON_CALL_RET"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:All taken mispredicted indirect branches that have a return mnemonic" name="BR_MISP_EXEC:TAKEN_RETURN_NEAR"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:All taken mispredicted non-indirect calls" name="BR_MISP_EXEC:TAKEN_DIRECT_NEAR_CALL"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:All taken mispredicted indirect calls, including both register and memory indirect" name="BR_MISP_EXEC:TAKEN_INDIRECT_NEAR_CALL"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:All mispredicted macro conditional branch instructions" name="BR_MISP_EXEC:ANY_COND"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:All mispredicted non-indirect calls" name="BR_MISP_EXEC:ANY_DIRECT_NEAR_CALL"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:All mispredicted indirect branches that are not calls nor returns" name="BR_MISP_EXEC:ANY_INDIRECT_JUMP_NON_CALL_RET"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:All mispredicted branch instructions" name="BR_MISP_EXEC:ALL_BRANCHES"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:edge level (may require counter-mask >= 1)" name="BR_MISP_EXEC:e=0"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:invert" name="BR_MISP_EXEC:i=0"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:counter-mask in range [0-255]" name="BR_MISP_EXEC:c=0"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:measure any thread" name="BR_MISP_EXEC:t=0"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:monitor at user level" name="BR_MISP_EXEC:u=0"/>
                            <eventModifier
                                description="Mispredicted branches executed, masks:monitor at kernel level" name="BR_MISP_EXEC:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="93"/>
                            <eventName eventName="BR_MISP_RETIRED"/>
                            <eventDescription eventDescription="Mispredicted retired branches"/>
                            <eventModifier
                                description="Mispredicted retired branches, masks:All mispredicted macro branches (Precise Event)" name="BR_MISP_RETIRED:ALL_BRANCHES"/>
                            <eventModifier
                                description="Mispredicted retired branches, masks:All mispredicted macro conditional branch instructions (Precise Event)" name="BR_MISP_RETIRED:CONDITIONAL"/>
                            <eventModifier
                                description="Mispredicted retired branches, masks:All macro direct and indirect near calls (Precise Event)" name="BR_MISP_RETIRED:NEAR_CALL"/>
                            <eventModifier
                                description="Mispredicted retired branches, masks:Number of branch instructions retired that were mispredicted and not-taken (Precise Event)" name="BR_MISP_RETIRED:NOT_TAKEN"/>
                            <eventModifier
                                description="Mispredicted retired branches, masks:Number of branch instructions retired that were mispredicted and taken (Precise Event)" name="BR_MISP_RETIRED:TAKEN"/>
                            <eventModifier
                                description="Mispredicted retired branches, masks:edge level (may require counter-mask >= 1)" name="BR_MISP_RETIRED:e=0"/>
                            <eventModifier
                                description="Mispredicted retired branches, masks:invert" name="BR_MISP_RETIRED:i=0"/>
                            <eventModifier
                                description="Mispredicted retired branches, masks:counter-mask in range [0-255]" name="BR_MISP_RETIRED:c=0"/>
                            <eventModifier
                                description="Mispredicted retired branches, masks:measure any thread" name="BR_MISP_RETIRED:t=0"/>
                            <eventModifier
                                description="Mispredicted retired branches, masks:monitor at user level" name="BR_MISP_RETIRED:u=0"/>
                            <eventModifier
                                description="Mispredicted retired branches, masks:monitor at kernel level" name="BR_MISP_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="94"/>
                            <eventName eventName="BRANCH_INSTRUCTIONS_RETIRED"/>
                            <eventDescription eventDescription="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction"/>
                            <eventModifier
                                description="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:edge level (may require counter-mask >= 1)" name="BRANCH_INSTRUCTIONS_RETIRED:e=0"/>
                            <eventModifier
                                description="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:invert" name="BRANCH_INSTRUCTIONS_RETIRED:i=0"/>
                            <eventModifier
                                description="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:counter-mask in range [0-255]" name="BRANCH_INSTRUCTIONS_RETIRED:c=0"/>
                            <eventModifier
                                description="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:measure any thread" name="BRANCH_INSTRUCTIONS_RETIRED:t=0"/>
                            <eventModifier
                                description="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:monitor at user level" name="BRANCH_INSTRUCTIONS_RETIRED:u=0"/>
                            <eventModifier
                                description="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:monitor at kernel level" name="BRANCH_INSTRUCTIONS_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="95"/>
                            <eventName eventName="MISPREDICTED_BRANCH_RETIRED"/>
                            <eventDescription eventDescription="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware"/>
                            <eventModifier
                                description="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:edge level (may require counter-mask >= 1)" name="MISPREDICTED_BRANCH_RETIRED:e=0"/>
                            <eventModifier
                                description="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:invert" name="MISPREDICTED_BRANCH_RETIRED:i=0"/>
                            <eventModifier
                                description="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:counter-mask in range [0-255]" name="MISPREDICTED_BRANCH_RETIRED:c=0"/>
                            <eventModifier
                                description="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:measure any thread" name="MISPREDICTED_BRANCH_RETIRED:t=0"/>
                            <eventModifier
                                description="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:monitor at user level" name="MISPREDICTED_BRANCH_RETIRED:u=0"/>
                            <eventModifier
                                description="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:monitor at kernel level" name="MISPREDICTED_BRANCH_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="96"/>
                            <eventName eventName="LOCK_CYCLES"/>
                            <eventDescription eventDescription="Locked cycles in L1D and L2"/>
                            <eventModifier
                                description="Locked cycles in L1D and L2, masks:Cycles in which the L1D and L2 are locked, due to a UC lock or split lock" name="LOCK_CYCLES:SPLIT_LOCK_UC_LOCK_DURATION"/>
                            <eventModifier
                                description="Locked cycles in L1D and L2, masks:Cycles in which the L1D is locked" name="LOCK_CYCLES:CACHE_LOCK_DURATION"/>
                        </event>
                        <event>
                            <eventId eventId="97"/>
                            <eventName eventName="CPL_CYCLES"/>
                            <eventDescription eventDescription="Unhalted core cycles at a specific ring level"/>
                            <eventModifier
                                description="Unhalted core cycles at a specific ring level, masks:Unhalted core cycles the thread was in ring 0" name="CPL_CYCLES:RING0"/>
                            <eventModifier
                                description="Unhalted core cycles at a specific ring level, masks:Transitions from rings 1, 2, or 3 to ring 0" name="CPL_CYCLES:RING0_TRANS"/>
                            <eventModifier
                                description="Unhalted core cycles at a specific ring level, masks:Unhalted core cycles the thread was in rings 1, 2, or 3" name="CPL_CYCLES:RING123"/>
                        </event>
                        <event>
                            <eventId eventId="98"/>
                            <eventName eventName="CPU_CLK_UNHALTED"/>
                            <eventDescription eventDescription="Cycles when processor is not in halted state"/>
                            <eventModifier
                                description="Cycles when processor is not in halted state, masks:Cycles when the core is unhalted (count at 100 Mhz)" name="CPU_CLK_UNHALTED:REF_P"/>
                            <eventModifier
                                description="Cycles when processor is not in halted state, masks:Count Xclk pulses (100Mhz) when the core is unhalted" name="CPU_CLK_UNHALTED:REF_XCLK"/>
                        </event>
                        <event>
                            <eventId eventId="99"/>
                            <eventName eventName="DSB2MITE_SWITCHES"/>
                            <eventDescription eventDescription="Number of DSB to MITE switches"/>
                            <eventModifier
                                description="Number of DSB to MITE switches, masks:Number of DSB to MITE switches" name="DSB2MITE_SWITCHES:COUNT"/>
                            <eventModifier
                                description="Number of DSB to MITE switches, masks:Cycles SB to MITE switches caused delay" name="DSB2MITE_SWITCHES:PENALTY_CYCLES"/>
                            <eventModifier
                                description="Number of DSB to MITE switches, masks:edge level (may require counter-mask >= 1)" name="DSB2MITE_SWITCHES:e=0"/>
                            <eventModifier
                                description="Number of DSB to MITE switches, masks:invert" name="DSB2MITE_SWITCHES:i=0"/>
                            <eventModifier
                                description="Number of DSB to MITE switches, masks:counter-mask in range [0-255]" name="DSB2MITE_SWITCHES:c=0"/>
                            <eventModifier
                                description="Number of DSB to MITE switches, masks:measure any thread" name="DSB2MITE_SWITCHES:t=0"/>
                            <eventModifier
                                description="Number of DSB to MITE switches, masks:monitor at user level" name="DSB2MITE_SWITCHES:u=0"/>
                            <eventModifier
                                description="Number of DSB to MITE switches, masks:monitor at kernel level" name="DSB2MITE_SWITCHES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="100"/>
                            <eventName eventName="DSB_FILL"/>
                            <eventDescription eventDescription="DSB fills"/>
                            <eventModifier
                                description="DSB fills, masks:Number of times a valid DSB fill has been cancelled for any reason" name="DSB_FILL:ALL_CANCEL"/>
                            <eventModifier
                                description="DSB fills, masks:DSB Fill encountered > 3 DSB lines" name="DSB_FILL:EXCEED_DSB_LINES"/>
                            <eventModifier
                                description="DSB fills, masks:Number of times a valid DSB fill has been cancelled not because of exceeding way limit" name="DSB_FILL:OTHER_CANCEL"/>
                        </event>
                        <event>
                            <eventId eventId="101"/>
                            <eventName eventName="DTLB_LOAD_MISSES"/>
                            <eventDescription eventDescription="Data TLB load misses"/>
                            <eventModifier
                                description="Data TLB load misses, masks:Demand load miss in all TLB levels which causes an page walk of any page size" name="DTLB_LOAD_MISSES:MISS_CAUSES_A_WALK"/>
                            <eventModifier
                                description="Data TLB load misses, masks:Demand load miss in all TLB levels which causes an page walk of any page size" name="DTLB_LOAD_MISSES:CAUSES_A_WALK"/>
                            <eventModifier
                                description="Data TLB load misses, masks:Number of DTLB lookups for loads which missed first level DTLB but hit second level DTLB (STLB); No page walk." name="DTLB_LOAD_MISSES:STLB_HIT"/>
                            <eventModifier
                                description="Data TLB load misses, masks:Demand load miss in all TLB levels which causes a page walk that completes for any page size" name="DTLB_LOAD_MISSES:WALK_COMPLETED"/>
                            <eventModifier
                                description="Data TLB load misses, masks:Cycles PMH is busy with a walk" name="DTLB_LOAD_MISSES:WALK_DURATION"/>
                        </event>
                        <event>
                            <eventId eventId="102"/>
                            <eventName eventName="DTLB_STORE_MISSES"/>
                            <eventDescription eventDescription="Data TLB store misses"/>
                            <eventModifier
                                description="Data TLB store misses, masks:Miss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)" name="DTLB_STORE_MISSES:MISS_CAUSES_A_WALK"/>
                            <eventModifier
                                description="Data TLB store misses, masks:Miss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)" name="DTLB_STORE_MISSES:CAUSES_A_WALK"/>
                            <eventModifier
                                description="Data TLB store misses, masks:First level miss but second level hit; no page walk. Only relevant if multiple levels" name="DTLB_STORE_MISSES:STLB_HIT"/>
                            <eventModifier
                                description="Data TLB store misses, masks:Miss in all TLB levels that causes a page walk that completes of any page size (4K/2M/4M/1G)" name="DTLB_STORE_MISSES:WALK_COMPLETED"/>
                            <eventModifier
                                description="Data TLB store misses, masks:Cycles PMH is busy with this walk" name="DTLB_STORE_MISSES:WALK_DURATION"/>
                        </event>
                        <event>
                            <eventId eventId="103"/>
                            <eventName eventName="FP_ASSIST"/>
                            <eventDescription eventDescription="X87 Floating point assists"/>
                            <eventModifier
                                description="X87 Floating point assists, masks:Cycles with any input/output SSE or FP assists" name="FP_ASSIST:ANY"/>
                            <eventModifier
                                description="X87 Floating point assists, masks:Number of SIMD FP assists due to input values" name="FP_ASSIST:SIMD_INPUT"/>
                            <eventModifier
                                description="X87 Floating point assists, masks:Number of SIMD FP assists due to output values" name="FP_ASSIST:SIMD_OUTPUT"/>
                            <eventModifier
                                description="X87 Floating point assists, masks:Number of X87 assists due to input value" name="FP_ASSIST:X87_INPUT"/>
                            <eventModifier
                                description="X87 Floating point assists, masks:Number of X87 assists due to output value" name="FP_ASSIST:X87_OUTPUT"/>
                            <eventModifier
                                description="X87 Floating point assists, masks:Cycles with any input and output SSE or FP assist" name="FP_ASSIST:ALL"/>
                            <eventModifier
                                description="X87 Floating point assists, masks:edge level (may require counter-mask >= 1)" name="FP_ASSIST:e=0"/>
                            <eventModifier
                                description="X87 Floating point assists, masks:invert" name="FP_ASSIST:i=0"/>
                            <eventModifier
                                description="X87 Floating point assists, masks:counter-mask in range [0-255]" name="FP_ASSIST:c=0"/>
                            <eventModifier
                                description="X87 Floating point assists, masks:measure any thread" name="FP_ASSIST:t=0"/>
                            <eventModifier
                                description="X87 Floating point assists, masks:monitor at user level" name="FP_ASSIST:u=0"/>
                            <eventModifier
                                description="X87 Floating point assists, masks:monitor at kernel level" name="FP_ASSIST:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="104"/>
                            <eventName eventName="FP_COMP_OPS_EXE"/>
                            <eventDescription eventDescription="Counts number of floating point events"/>
                            <eventModifier
                                description="Counts number of floating point events, masks:Number of X87 uops executed" name="FP_COMP_OPS_EXE:X87"/>
                            <eventModifier
                                description="Counts number of floating point events, masks:Number of SSE double precision FP packed uops executed" name="FP_COMP_OPS_EXE:SSE_FP_PACKED_DOUBLE"/>
                            <eventModifier
                                description="Counts number of floating point events, masks:Number of SSE single precision FP scalar uops executed" name="FP_COMP_OPS_EXE:SSE_FP_SCALAR_SINGLE"/>
                            <eventModifier
                                description="Counts number of floating point events, masks:Number of SSE single precision FP packed uops executed" name="FP_COMP_OPS_EXE:SSE_PACKED_SINGLE"/>
                            <eventModifier
                                description="Counts number of floating point events, masks:Number of SSE double precision FP scalar uops executed" name="FP_COMP_OPS_EXE:SSE_SCALAR_DOUBLE"/>
                        </event>
                        <event>
                            <eventId eventId="105"/>
                            <eventName eventName="HW_PRE_REQ"/>
                            <eventDescription eventDescription="Hardware prefetch requests"/>
                            <eventModifier
                                description="Hardware prefetch requests, masks:Hardware prefetch requests that misses the L1D cache. A request is counted each time it accesses the cache and misses it, including if a block is applicable or if it hits the full buffer, for example. This accounts for both L1 streamer and IP-based Hw prefetchers" name="HW_PRE_REQ:L1D_MISS"/>
                            <eventModifier
                                description="Hardware prefetch requests, masks:edge level (may require counter-mask >= 1)" name="HW_PRE_REQ:e=0"/>
                            <eventModifier
                                description="Hardware prefetch requests, masks:invert" name="HW_PRE_REQ:i=0"/>
                            <eventModifier
                                description="Hardware prefetch requests, masks:counter-mask in range [0-255]" name="HW_PRE_REQ:c=0"/>
                            <eventModifier
                                description="Hardware prefetch requests, masks:measure any thread" name="HW_PRE_REQ:t=0"/>
                            <eventModifier
                                description="Hardware prefetch requests, masks:monitor at user level" name="HW_PRE_REQ:u=0"/>
                            <eventModifier
                                description="Hardware prefetch requests, masks:monitor at kernel level" name="HW_PRE_REQ:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="106"/>
                            <eventName eventName="ICACHE"/>
                            <eventDescription eventDescription="Instruction Cache accesses"/>
                            <eventModifier
                                description="Instruction Cache accesses, masks:Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses" name="ICACHE:MISSES"/>
                            <eventModifier
                                description="Instruction Cache accesses, masks:Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. Includes cacheable and uncacheable accesses and uncacheable fetches" name="ICACHE:HIT"/>
                        </event>
                        <event>
                            <eventId eventId="107"/>
                            <eventName eventName="IDQ"/>
                            <eventDescription eventDescription="IDQ operations"/>
                            <eventModifier
                                description="IDQ operations, masks:Cycles IDQ is empty" name="IDQ:EMPTY"/>
                            <eventModifier
                                description="IDQ operations, masks:Number of uops delivered to IDQ from MITE path" name="IDQ:MITE_UOPS"/>
                            <eventModifier
                                description="IDQ operations, masks:Number of uops delivered to IDQ from DSB path" name="IDQ:DSB_UOPS"/>
                            <eventModifier
                                description="IDQ operations, masks:Number of uops delivered to IDQ when MS busy by DSB" name="IDQ:MS_DSB_UOPS"/>
                            <eventModifier
                                description="IDQ operations, masks:Number of uops delivered to IDQ when MS busy by MITE" name="IDQ:MS_MITE_UOPS"/>
                            <eventModifier
                                description="IDQ operations, masks:Number of uops were delivered to IDQ from MS by either DSB or MITE" name="IDQ:MS_UOPS"/>
                            <eventModifier
                                description="IDQ operations, masks:Cycles where uops are delivered to IDQ from MITE (MITE active)" name="IDQ:MITE_UOPS_CYCLES"/>
                            <eventModifier
                                description="IDQ operations, masks:Number of cycles that Uops were delivered into Instruction Decode Queue (IDQ) when MS_Busy, initiated by Decode Stream Buffer (DSB) or MITE" name="IDQ:MS_SWITCHES"/>
                            <eventModifier
                                description="IDQ operations, masks:Cycles where uops are delivered to IDQ from DSB (DSB active)" name="IDQ:DSB_UOPS_CYCLES"/>
                            <eventModifier
                                description="IDQ operations, masks:Cycles where uops delivered to IDQ when MS busy by DSB" name="IDQ:MS_DSB_UOPS_CYCLES"/>
                            <eventModifier
                                description="IDQ operations, masks:Cycles where uops delivered to IDQ when MS busy by MITE" name="IDQ:MS_MITE_UOPS_CYCLES"/>
                            <eventModifier
                                description="IDQ operations, masks:Cycles where uops delivered to IDQ from MS by either BSD or MITE" name="IDQ:MS_UOPS_CYCLES"/>
                            <eventModifier
                                description="IDQ operations, masks:Number of uops deliver from either DSB paths" name="IDQ:ALL_DSB_UOPS"/>
                            <eventModifier
                                description="IDQ operations, masks:Cycles MITE/MS deliver anything" name="IDQ:ALL_DSB_CYCLES"/>
                            <eventModifier
                                description="IDQ operations, masks:Cycles Decode Stream Buffer (DSB) is delivering 4 Uops" name="IDQ:ALL_DSB_CYCLES_4_UOPS"/>
                            <eventModifier
                                description="IDQ operations, masks:Number of uops delivered from either MITE paths" name="IDQ:ALL_MITE_UOPS"/>
                            <eventModifier
                                description="IDQ operations, masks:Cycles DSB/MS deliver anything" name="IDQ:ALL_MITE_CYCLES"/>
                            <eventModifier
                                description="IDQ operations, masks:Cycles MITE is delivering 4 Uops" name="IDQ:ALL_MITE_CYCLES_4_UOPS"/>
                            <eventModifier
                                description="IDQ operations, masks:Number of uops delivered to IDQ from any path" name="IDQ:ANY_UOPS"/>
                            <eventModifier
                                description="IDQ operations, masks:Occurrences of DSB MS going active" name="IDQ:MS_DSB_UOPS_OCCUR"/>
                        </event>
                        <event>
                            <eventId eventId="108"/>
                            <eventName eventName="IDQ_UOPS_NOT_DELIVERED"/>
                            <eventDescription eventDescription="Uops not delivered"/>
                            <eventModifier
                                description="Uops not delivered, masks:Number of non-delivered uops to RAT (use cmask to qualify further)" name="IDQ_UOPS_NOT_DELIVERED:CORE"/>
                            <eventModifier
                                description="Uops not delivered, masks:Cycles per thread when 4 or more uops are not delivered to the Resource Allocation Table (RAT) when backend is not stalled" name="IDQ_UOPS_NOT_DELIVERED:CYCLES_0_UOPS_DELIV_CORE"/>
                            <eventModifier
                                description="Uops not delivered, masks:Cycles per thread when 1 or more uops are delivered to the Resource Allocation Table (RAT) by the front end" name="IDQ_UOPS_NOT_DELIVERED:CYCLES_GE_1_UOP_DELIV_CORE"/>
                            <eventModifier
                                description="Uops not delivered, masks:Cycles per thread when 3 or more uops are not delivered to the Resource Allocation Table (RAT) when backend is not stalled" name="IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_1_UOP_DELIV_CORE"/>
                            <eventModifier
                                description="Uops not delivered, masks:Cycles with less than 2 uops delivered by the front end" name="IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_2_UOP_DELIV_CORE"/>
                            <eventModifier
                                description="Uops not delivered, masks:Cycles with less than 3 uops delivered by the front end" name="IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_3_UOP_DELIV_CORE"/>
                            <eventModifier
                                description="Uops not delivered, masks:Cycles Front-End (FE) delivered 4 uops or Resource Allocation Table (RAT) was stalling FE" name="IDQ_UOPS_NOT_DELIVERED:CYCLES_FE_WAS_OK"/>
                            <eventModifier
                                description="Uops not delivered, masks:edge level (may require counter-mask >= 1)" name="IDQ_UOPS_NOT_DELIVERED:e=0"/>
                            <eventModifier
                                description="Uops not delivered, masks:invert" name="IDQ_UOPS_NOT_DELIVERED:i=0"/>
                            <eventModifier
                                description="Uops not delivered, masks:counter-mask in range [0-255]" name="IDQ_UOPS_NOT_DELIVERED:c=0"/>
                            <eventModifier
                                description="Uops not delivered, masks:measure any thread" name="IDQ_UOPS_NOT_DELIVERED:t=0"/>
                            <eventModifier
                                description="Uops not delivered, masks:monitor at user level" name="IDQ_UOPS_NOT_DELIVERED:u=0"/>
                            <eventModifier
                                description="Uops not delivered, masks:monitor at kernel level" name="IDQ_UOPS_NOT_DELIVERED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="109"/>
                            <eventName eventName="ILD_STALL"/>
                            <eventDescription eventDescription="Instruction Length Decoder stalls"/>
                            <eventModifier
                                description="Instruction Length Decoder stalls, masks:Stall caused by changing prefix length of the instruction" name="ILD_STALL:LCP"/>
                            <eventModifier
                                description="Instruction Length Decoder stalls, masks:Stall cycles due to IQ full" name="ILD_STALL:IQ_FULL"/>
                        </event>
                        <event>
                            <eventId eventId="110"/>
                            <eventName eventName="INSTS_WRITTEN_TO_IQ"/>
                            <eventDescription eventDescription="Instructions written to IQ"/>
                            <eventModifier
                                description="Instructions written to IQ, masks:Number of instructions written to IQ every cycle" name="INSTS_WRITTEN_TO_IQ:INSTS"/>
                            <eventModifier
                                description="Instructions written to IQ, masks:edge level (may require counter-mask >= 1)" name="INSTS_WRITTEN_TO_IQ:e=0"/>
                            <eventModifier
                                description="Instructions written to IQ, masks:invert" name="INSTS_WRITTEN_TO_IQ:i=0"/>
                            <eventModifier
                                description="Instructions written to IQ, masks:counter-mask in range [0-255]" name="INSTS_WRITTEN_TO_IQ:c=0"/>
                            <eventModifier
                                description="Instructions written to IQ, masks:measure any thread" name="INSTS_WRITTEN_TO_IQ:t=0"/>
                            <eventModifier
                                description="Instructions written to IQ, masks:monitor at user level" name="INSTS_WRITTEN_TO_IQ:u=0"/>
                            <eventModifier
                                description="Instructions written to IQ, masks:monitor at kernel level" name="INSTS_WRITTEN_TO_IQ:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="111"/>
                            <eventName eventName="INST_RETIRED"/>
                            <eventDescription eventDescription="Instructions retired"/>
                            <eventModifier
                                description="Instructions retired, masks:Number of instructions retired" name="INST_RETIRED:ANY_P"/>
                            <eventModifier
                                description="Instructions retired, masks:Precise instruction retired event to reduce effect of PEBS shadow IP distribution (Precise Event)" name="INST_RETIRED:PREC_DIST"/>
                            <eventModifier
                                description="Instructions retired, masks:edge level (may require counter-mask >= 1)" name="INST_RETIRED:e=0"/>
                            <eventModifier
                                description="Instructions retired, masks:invert" name="INST_RETIRED:i=0"/>
                            <eventModifier
                                description="Instructions retired, masks:counter-mask in range [0-255]" name="INST_RETIRED:c=0"/>
                            <eventModifier
                                description="Instructions retired, masks:measure any thread" name="INST_RETIRED:t=0"/>
                            <eventModifier
                                description="Instructions retired, masks:monitor at user level" name="INST_RETIRED:u=0"/>
                            <eventModifier
                                description="Instructions retired, masks:monitor at kernel level" name="INST_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="112"/>
                            <eventName eventName="INSTRUCTION_RETIRED"/>
                            <eventDescription eventDescription="Number of instructions at retirement"/>
                            <eventModifier
                                description="Number of instructions at retirement, masks:edge level (may require counter-mask >= 1)" name="INSTRUCTION_RETIRED:e=0"/>
                            <eventModifier
                                description="Number of instructions at retirement, masks:invert" name="INSTRUCTION_RETIRED:i=0"/>
                            <eventModifier
                                description="Number of instructions at retirement, masks:counter-mask in range [0-255]" name="INSTRUCTION_RETIRED:c=0"/>
                            <eventModifier
                                description="Number of instructions at retirement, masks:measure any thread" name="INSTRUCTION_RETIRED:t=0"/>
                            <eventModifier
                                description="Number of instructions at retirement, masks:monitor at user level" name="INSTRUCTION_RETIRED:u=0"/>
                            <eventModifier
                                description="Number of instructions at retirement, masks:monitor at kernel level" name="INSTRUCTION_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="113"/>
                            <eventName eventName="INSTRUCTIONS_RETIRED"/>
                            <eventDescription eventDescription="This is an alias for INSTRUCTION_RETIRED"/>
                            <eventModifier
                                description="This is an alias for INSTRUCTION_RETIRED, masks:edge level (may require counter-mask >= 1)" name="INSTRUCTIONS_RETIRED:e=0"/>
                            <eventModifier
                                description="This is an alias for INSTRUCTION_RETIRED, masks:invert" name="INSTRUCTIONS_RETIRED:i=0"/>
                            <eventModifier
                                description="This is an alias for INSTRUCTION_RETIRED, masks:counter-mask in range [0-255]" name="INSTRUCTIONS_RETIRED:c=0"/>
                            <eventModifier
                                description="This is an alias for INSTRUCTION_RETIRED, masks:measure any thread" name="INSTRUCTIONS_RETIRED:t=0"/>
                            <eventModifier
                                description="This is an alias for INSTRUCTION_RETIRED, masks:monitor at user level" name="INSTRUCTIONS_RETIRED:u=0"/>
                            <eventModifier
                                description="This is an alias for INSTRUCTION_RETIRED, masks:monitor at kernel level" name="INSTRUCTIONS_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="114"/>
                            <eventName eventName="INT_MISC"/>
                            <eventDescription eventDescription="Miscellaneous internals"/>
                            <eventModifier
                                description="Miscellaneous internals, masks:Cycles RAT external stall is sent to IDQ for this thread" name="INT_MISC:RAT_STALL_CYCLES"/>
                            <eventModifier
                                description="Miscellaneous internals, masks:Cycles waiting to be recovered after Machine Clears due to all other cases except JEClear" name="INT_MISC:RECOVERY_CYCLES"/>
                            <eventModifier
                                description="Miscellaneous internals, masks:Number of times need to wait after Machine Clears due to all other cases except JEClear" name="INT_MISC:RECOVERY_STALLS_COUNT"/>
                        </event>
                        <event>
                            <eventId eventId="115"/>
                            <eventName eventName="ITLB"/>
                            <eventDescription eventDescription="Instruction TLB"/>
                            <eventModifier
                                description="Instruction TLB, masks:Number of ITLB flushes, includes 4k/2M/4M pages" name="ITLB:ITLB_FLUSH"/>
                            <eventModifier
                                description="Instruction TLB, masks:Number of ITLB flushes, includes 4k/2M/4M pages" name="ITLB:FLUSH"/>
                            <eventModifier
                                description="Instruction TLB, masks:edge level (may require counter-mask >= 1)" name="ITLB:e=0"/>
                            <eventModifier
                                description="Instruction TLB, masks:invert" name="ITLB:i=0"/>
                            <eventModifier
                                description="Instruction TLB, masks:counter-mask in range [0-255]" name="ITLB:c=0"/>
                            <eventModifier
                                description="Instruction TLB, masks:measure any thread" name="ITLB:t=0"/>
                            <eventModifier
                                description="Instruction TLB, masks:monitor at user level" name="ITLB:u=0"/>
                            <eventModifier
                                description="Instruction TLB, masks:monitor at kernel level" name="ITLB:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="116"/>
                            <eventName eventName="ITLB_MISSES"/>
                            <eventDescription eventDescription="Instruction TLB misses"/>
                            <eventModifier
                                description="Instruction TLB misses, masks:Miss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)" name="ITLB_MISSES:MISS_CAUSES_A_WALK"/>
                            <eventModifier
                                description="Instruction TLB misses, masks:Miss in all TLB levels that causes a page walk of any page size (4K/2M/4M/1G)" name="ITLB_MISSES:CAUSES_A_WALK"/>
                            <eventModifier
                                description="Instruction TLB misses, masks:First level miss but second level hit; no page walk. Only relevant if multiple levels" name="ITLB_MISSES:STLB_HIT"/>
                            <eventModifier
                                description="Instruction TLB misses, masks:Miss in all TLB levels that causes a page walk that completes of any page size (4K/2M/4M/1G)" name="ITLB_MISSES:WALK_COMPLETED"/>
                            <eventModifier
                                description="Instruction TLB misses, masks:Cycles PMH is busy with this walk" name="ITLB_MISSES:WALK_DURATION"/>
                        </event>
                        <event>
                            <eventId eventId="117"/>
                            <eventName eventName="L1D"/>
                            <eventDescription eventDescription="L1D cache"/>
                            <eventModifier
                                description="L1D cache, masks:Number of allocations of L1D cache lines in modified (M) state" name="L1D:ALLOCATED_IN_M"/>
                            <eventModifier
                                description="L1D cache, masks:Number of cache lines in M-state evicted of L1D due to snoop HITM or dirty line replacement" name="L1D:ALL_M_REPLACEMENT"/>
                            <eventModifier
                                description="L1D cache, masks:Number of modified lines evicted from L1D due to replacement" name="L1D:M_EVICT"/>
                            <eventModifier
                                description="L1D cache, masks:Number of cache lines brought into the L1D cache" name="L1D:REPLACEMENT"/>
                        </event>
                        <event>
                            <eventId eventId="118"/>
                            <eventName eventName="L1D_BLOCKS"/>
                            <eventDescription eventDescription="L1D is blocking"/>
                            <eventModifier
                                description="L1D is blocking, masks:Number of dispatched loads cancelled due to L1D bank conflicts with other load ports" name="L1D_BLOCKS:BANK_CONFLICT"/>
                            <eventModifier
                                description="L1D is blocking, masks:Cycles when dispatched loads are cancelled due to L1D bank conflicts with other load ports" name="L1D_BLOCKS:BANK_CONFLICT_CYCLES"/>
                            <eventModifier
                                description="L1D is blocking, masks:edge level (may require counter-mask >= 1)" name="L1D_BLOCKS:e=0"/>
                            <eventModifier
                                description="L1D is blocking, masks:invert" name="L1D_BLOCKS:i=0"/>
                            <eventModifier
                                description="L1D is blocking, masks:counter-mask in range [0-255]" name="L1D_BLOCKS:c=0"/>
                            <eventModifier
                                description="L1D is blocking, masks:measure any thread" name="L1D_BLOCKS:t=0"/>
                            <eventModifier
                                description="L1D is blocking, masks:monitor at user level" name="L1D_BLOCKS:u=0"/>
                            <eventModifier
                                description="L1D is blocking, masks:monitor at kernel level" name="L1D_BLOCKS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="119"/>
                            <eventName eventName="L1D_PEND_MISS"/>
                            <eventDescription eventDescription="L1D pending misses"/>
                            <eventModifier
                                description="L1D pending misses, masks:Occurrences of L1D_PEND_MISS going active" name="L1D_PEND_MISS:OCCURRENCES"/>
                            <eventModifier
                                description="L1D pending misses, masks:Occurrences of L1D_PEND_MISS going active" name="L1D_PEND_MISS:EDGE"/>
                            <eventModifier
                                description="L1D pending misses, masks:Number of L1D load misses outstanding every cycle" name="L1D_PEND_MISS:PENDING"/>
                            <eventModifier
                                description="L1D pending misses, masks:Cycles with L1D load misses outstanding" name="L1D_PEND_MISS:PENDING_CYCLES"/>
                        </event>
                        <event>
                            <eventId eventId="120"/>
                            <eventName eventName="L2_L1D_WB_RQSTS"/>
                            <eventDescription eventDescription="Writeback requests from L1D to L2"/>
                            <eventModifier
                                description="Writeback requests from L1D to L2, masks:Non rejected writebacks from L1D to L2 cache lines in E state" name="L2_L1D_WB_RQSTS:ALL"/>
                            <eventModifier
                                description="Writeback requests from L1D to L2, masks:Non rejected writebacks from L1D to L2 cache lines in E state" name="L2_L1D_WB_RQSTS:HIT_E"/>
                            <eventModifier
                                description="Writeback requests from L1D to L2, masks:Non rejected writebacks from L1D to L2 cache lines in M state" name="L2_L1D_WB_RQSTS:HIT_M"/>
                            <eventModifier
                                description="Writeback requests from L1D to L2, masks:Non rejected writebacks from L1D to L2 cache lines in S state" name="L2_L1D_WB_RQSTS:HIT_S"/>
                            <eventModifier
                                description="Writeback requests from L1D to L2, masks:Number of modified lines evicted from L1 and missing L2 (non-rejected WB from DCU)" name="L2_L1D_WB_RQSTS:MISS"/>
                            <eventModifier
                                description="Writeback requests from L1D to L2, masks:edge level (may require counter-mask >= 1)" name="L2_L1D_WB_RQSTS:e=0"/>
                            <eventModifier
                                description="Writeback requests from L1D to L2, masks:invert" name="L2_L1D_WB_RQSTS:i=0"/>
                            <eventModifier
                                description="Writeback requests from L1D to L2, masks:counter-mask in range [0-255]" name="L2_L1D_WB_RQSTS:c=0"/>
                            <eventModifier
                                description="Writeback requests from L1D to L2, masks:measure any thread" name="L2_L1D_WB_RQSTS:t=0"/>
                            <eventModifier
                                description="Writeback requests from L1D to L2, masks:monitor at user level" name="L2_L1D_WB_RQSTS:u=0"/>
                            <eventModifier
                                description="Writeback requests from L1D to L2, masks:monitor at kernel level" name="L2_L1D_WB_RQSTS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="121"/>
                            <eventName eventName="L2_LINES_IN"/>
                            <eventDescription eventDescription="L2 lines allocated"/>
                            <eventModifier
                                description="L2 lines allocated, masks:L2 cache lines filling (counting does not cover rejects)" name="L2_LINES_IN:ANY"/>
                            <eventModifier
                                description="L2 lines allocated, masks:L2 cache lines in E state (counting does not cover rejects)" name="L2_LINES_IN:E"/>
                            <eventModifier
                                description="L2 lines allocated, masks:L2 cache lines in I state (counting does not cover rejects)" name="L2_LINES_IN:I"/>
                            <eventModifier
                                description="L2 lines allocated, masks:L2 cache lines in S state (counting does not cover rejects)" name="L2_LINES_IN:S"/>
                        </event>
                        <event>
                            <eventId eventId="122"/>
                            <eventName eventName="L2_LINES_OUT"/>
                            <eventDescription eventDescription="L2 lines evicted"/>
                            <eventModifier
                                description="L2 lines evicted, masks:L2 clean line evicted by a demand" name="L2_LINES_OUT:DEMAND_CLEAN"/>
                            <eventModifier
                                description="L2 lines evicted, masks:L2 dirty line evicted by a demand" name="L2_LINES_OUT:DEMAND_DIRTY"/>
                            <eventModifier
                                description="L2 lines evicted, masks:L2 clean line evicted by a prefetch" name="L2_LINES_OUT:PREFETCH_CLEAN"/>
                            <eventModifier
                                description="L2 lines evicted, masks:L2 dirty line evicted by an MLC Prefetch" name="L2_LINES_OUT:PREFETCH_DIRTY"/>
                            <eventModifier
                                description="L2 lines evicted, masks:Any L2 dirty line evicted (does not cover rejects)" name="L2_LINES_OUT:DIRTY_ANY"/>
                        </event>
                        <event>
                            <eventId eventId="123"/>
                            <eventName eventName="L2_RQSTS"/>
                            <eventDescription eventDescription="L2 requests"/>
                            <eventModifier
                                description="L2 requests, masks:Any ifetch request to L2 cache" name="L2_RQSTS:ALL_CODE_RD"/>
                            <eventModifier
                                description="L2 requests, masks:L2 cache hits when fetching instructions" name="L2_RQSTS:CODE_RD_HIT"/>
                            <eventModifier
                                description="L2 requests, masks:L2 cache misses when fetching instructions" name="L2_RQSTS:CODE_RD_MISS"/>
                            <eventModifier
                                description="L2 requests, masks:Demand  data read requests to L2 cache" name="L2_RQSTS:ALL_DEMAND_DATA_RD"/>
                            <eventModifier
                                description="L2 requests, masks:Demand data read requests that hit L2" name="L2_RQSTS:ALL_DEMAND_RD_HIT"/>
                            <eventModifier
                                description="L2 requests, masks:Any L2 HW prefetch request to L2 cache" name="L2_RQSTS:ALL_PF"/>
                            <eventModifier
                                description="L2 requests, masks:Requests from the L2 hardware prefetchers that hit L2 cache" name="L2_RQSTS:PF_HIT"/>
                            <eventModifier
                                description="L2 requests, masks:Requests from the L2 hardware prefetchers that miss L2 cache" name="L2_RQSTS:PF_MISS"/>
                            <eventModifier
                                description="L2 requests, masks:Any RFO requests to L2 cache" name="L2_RQSTS:RFO_ANY"/>
                            <eventModifier
                                description="L2 requests, masks:RFO requests that hit L2 cache" name="L2_RQSTS:RFO_HITS"/>
                            <eventModifier
                                description="L2 requests, masks:RFO requests that miss L2 cache" name="L2_RQSTS:RFO_MISS"/>
                        </event>
                        <event>
                            <eventId eventId="124"/>
                            <eventName eventName="L2_STORE_LOCK_RQSTS"/>
                            <eventDescription eventDescription="L2 store lock requests"/>
                            <eventModifier
                                description="L2 store lock requests, masks:RFOs that hit cache lines in E state" name="L2_STORE_LOCK_RQSTS:HIT_E"/>
                            <eventModifier
                                description="L2 store lock requests, masks:RFOs that miss cache (I state)" name="L2_STORE_LOCK_RQSTS:MISS"/>
                            <eventModifier
                                description="L2 store lock requests, masks:RFOs that hit cache lines in M state" name="L2_STORE_LOCK_RQSTS:HIT_M"/>
                            <eventModifier
                                description="L2 store lock requests, masks:RFOs that access cache lines in any state" name="L2_STORE_LOCK_RQSTS:ALL"/>
                            <eventModifier
                                description="L2 store lock requests, masks:edge level (may require counter-mask >= 1)" name="L2_STORE_LOCK_RQSTS:e=0"/>
                            <eventModifier
                                description="L2 store lock requests, masks:invert" name="L2_STORE_LOCK_RQSTS:i=0"/>
                            <eventModifier
                                description="L2 store lock requests, masks:counter-mask in range [0-255]" name="L2_STORE_LOCK_RQSTS:c=0"/>
                            <eventModifier
                                description="L2 store lock requests, masks:measure any thread" name="L2_STORE_LOCK_RQSTS:t=0"/>
                            <eventModifier
                                description="L2 store lock requests, masks:monitor at user level" name="L2_STORE_LOCK_RQSTS:u=0"/>
                            <eventModifier
                                description="L2 store lock requests, masks:monitor at kernel level" name="L2_STORE_LOCK_RQSTS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="125"/>
                            <eventName eventName="L2_TRANS"/>
                            <eventDescription eventDescription="L2 transactions"/>
                            <eventModifier
                                description="L2 transactions, masks:Transactions accessing MLC pipe" name="L2_TRANS:ALL"/>
                            <eventModifier
                                description="L2 transactions, masks:L2 cache accesses when fetching instructions" name="L2_TRANS:CODE_RD"/>
                            <eventModifier
                                description="L2 transactions, masks:L1D writebacks that access L2 cache" name="L2_TRANS:L1D_WB"/>
                            <eventModifier
                                description="L2 transactions, masks:Demand Data Read* requests that access L2 cache" name="L2_TRANS:LOAD"/>
                            <eventModifier
                                description="L2 transactions, masks:L2 fill requests that access L2 cache" name="L2_TRANS:L2_FILL"/>
                            <eventModifier
                                description="L2 transactions, masks:L2 writebacks that access L2 cache" name="L2_TRANS:L2_WB"/>
                            <eventModifier
                                description="L2 transactions, masks:L2 or L3 HW prefetches that access L2 cache (including rejects)" name="L2_TRANS:ALL_PREFETCH"/>
                            <eventModifier
                                description="L2 transactions, masks:RFO requests that access L2 cache" name="L2_TRANS:RFO"/>
                        </event>
                        <event>
                            <eventId eventId="126"/>
                            <eventName eventName="LAST_LEVEL_CACHE_MISSES"/>
                            <eventDescription eventDescription="This is an alias for L3_LAT_CACHE:MISS"/>
                            <eventModifier
                                description="This is an alias for L3_LAT_CACHE:MISS, masks:edge level (may require counter-mask >= 1)" name="LAST_LEVEL_CACHE_MISSES:e=0"/>
                            <eventModifier
                                description="This is an alias for L3_LAT_CACHE:MISS, masks:invert" name="LAST_LEVEL_CACHE_MISSES:i=0"/>
                            <eventModifier
                                description="This is an alias for L3_LAT_CACHE:MISS, masks:counter-mask in range [0-255]" name="LAST_LEVEL_CACHE_MISSES:c=0"/>
                            <eventModifier
                                description="This is an alias for L3_LAT_CACHE:MISS, masks:measure any thread" name="LAST_LEVEL_CACHE_MISSES:t=0"/>
                            <eventModifier
                                description="This is an alias for L3_LAT_CACHE:MISS, masks:monitor at user level" name="LAST_LEVEL_CACHE_MISSES:u=0"/>
                            <eventModifier
                                description="This is an alias for L3_LAT_CACHE:MISS, masks:monitor at kernel level" name="LAST_LEVEL_CACHE_MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="127"/>
                            <eventName eventName="LLC_MISSES"/>
                            <eventDescription eventDescription="Alias for LAST_LEVEL_CACHE_MISSES"/>
                            <eventModifier
                                description="Alias for LAST_LEVEL_CACHE_MISSES, masks:edge level (may require counter-mask >= 1)" name="LLC_MISSES:e=0"/>
                            <eventModifier
                                description="Alias for LAST_LEVEL_CACHE_MISSES, masks:invert" name="LLC_MISSES:i=0"/>
                            <eventModifier
                                description="Alias for LAST_LEVEL_CACHE_MISSES, masks:counter-mask in range [0-255]" name="LLC_MISSES:c=0"/>
                            <eventModifier
                                description="Alias for LAST_LEVEL_CACHE_MISSES, masks:measure any thread" name="LLC_MISSES:t=0"/>
                            <eventModifier
                                description="Alias for LAST_LEVEL_CACHE_MISSES, masks:monitor at user level" name="LLC_MISSES:u=0"/>
                            <eventModifier
                                description="Alias for LAST_LEVEL_CACHE_MISSES, masks:monitor at kernel level" name="LLC_MISSES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="128"/>
                            <eventName eventName="LAST_LEVEL_CACHE_REFERENCES"/>
                            <eventDescription eventDescription="This is an alias for L3_LAT_CACHE:REFERENCE"/>
                            <eventModifier
                                description="This is an alias for L3_LAT_CACHE:REFERENCE, masks:edge level (may require counter-mask >= 1)" name="LAST_LEVEL_CACHE_REFERENCES:e=0"/>
                            <eventModifier
                                description="This is an alias for L3_LAT_CACHE:REFERENCE, masks:invert" name="LAST_LEVEL_CACHE_REFERENCES:i=0"/>
                            <eventModifier
                                description="This is an alias for L3_LAT_CACHE:REFERENCE, masks:counter-mask in range [0-255]" name="LAST_LEVEL_CACHE_REFERENCES:c=0"/>
                            <eventModifier
                                description="This is an alias for L3_LAT_CACHE:REFERENCE, masks:measure any thread" name="LAST_LEVEL_CACHE_REFERENCES:t=0"/>
                            <eventModifier
                                description="This is an alias for L3_LAT_CACHE:REFERENCE, masks:monitor at user level" name="LAST_LEVEL_CACHE_REFERENCES:u=0"/>
                            <eventModifier
                                description="This is an alias for L3_LAT_CACHE:REFERENCE, masks:monitor at kernel level" name="LAST_LEVEL_CACHE_REFERENCES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="129"/>
                            <eventName eventName="LLC_REFERENCES"/>
                            <eventDescription eventDescription="Alias for LAST_LEVEL_CACHE_REFERENCES"/>
                            <eventModifier
                                description="Alias for LAST_LEVEL_CACHE_REFERENCES, masks:edge level (may require counter-mask >= 1)" name="LLC_REFERENCES:e=0"/>
                            <eventModifier
                                description="Alias for LAST_LEVEL_CACHE_REFERENCES, masks:invert" name="LLC_REFERENCES:i=0"/>
                            <eventModifier
                                description="Alias for LAST_LEVEL_CACHE_REFERENCES, masks:counter-mask in range [0-255]" name="LLC_REFERENCES:c=0"/>
                            <eventModifier
                                description="Alias for LAST_LEVEL_CACHE_REFERENCES, masks:measure any thread" name="LLC_REFERENCES:t=0"/>
                            <eventModifier
                                description="Alias for LAST_LEVEL_CACHE_REFERENCES, masks:monitor at user level" name="LLC_REFERENCES:u=0"/>
                            <eventModifier
                                description="Alias for LAST_LEVEL_CACHE_REFERENCES, masks:monitor at kernel level" name="LLC_REFERENCES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="130"/>
                            <eventName eventName="LD_BLOCKS"/>
                            <eventDescription eventDescription="Blocking loads"/>
                            <eventModifier
                                description="Blocking loads, masks:Blocked loads due to store buffer blocks with unknown data" name="LD_BLOCKS:DATA_UNKNOWN"/>
                            <eventModifier
                                description="Blocking loads, masks:Loads blocked by overlapping with store buffer that cannot be forwarded" name="LD_BLOCKS:STORE_FORWARD"/>
                            <eventModifier
                                description="Blocking loads, masks:Number of split loads blocked due to resource not available" name="LD_BLOCKS:NO_SR"/>
                            <eventModifier
                                description="Blocking loads, masks:Number of cases where any load is blocked but has not DCU miss" name="LD_BLOCKS:ALL_BLOCK"/>
                        </event>
                        <event>
                            <eventId eventId="131"/>
                            <eventName eventName="LD_BLOCKS_PARTIAL"/>
                            <eventDescription eventDescription="Partial load blocks"/>
                            <eventModifier
                                description="Partial load blocks, masks:False dependencies in MOB due to partial compare on address" name="LD_BLOCKS_PARTIAL:ADDRESS_ALIAS"/>
                            <eventModifier
                                description="Partial load blocks, masks:Number of times that load operations are temporarily blocked because of older stores, with addresses that are not yet known. A load operation may incur more than one block of this type" name="LD_BLOCKS_PARTIAL:ALL_STA_BLOCK"/>
                        </event>
                        <event>
                            <eventId eventId="132"/>
                            <eventName eventName="LOAD_HIT_PRE"/>
                            <eventDescription eventDescription="Load dispatches that hit fill buffer"/>
                            <eventModifier
                                description="Load dispatches that hit fill buffer, masks:Non sw-prefetch load dispatches that hit the fill buffer allocated for HW prefetch" name="LOAD_HIT_PRE:HW_PF"/>
                            <eventModifier
                                description="Load dispatches that hit fill buffer, masks:Non sw-prefetch load dispatches that hit the fill buffer allocated for SW prefetch" name="LOAD_HIT_PRE:SW_PF"/>
                        </event>
                        <event>
                            <eventId eventId="133"/>
                            <eventName eventName="L3_LAT_CACHE"/>
                            <eventDescription eventDescription="Core-originated cacheable demand requests to L3"/>
                            <eventModifier
                                description="Core-originated cacheable demand requests to L3, masks:Core-originated cacheable demand requests missed L3" name="L3_LAT_CACHE:MISS"/>
                            <eventModifier
                                description="Core-originated cacheable demand requests to L3, masks:Core-originated cacheable demand requests that refer to L3" name="L3_LAT_CACHE:REFERENCE"/>
                        </event>
                        <event>
                            <eventId eventId="134"/>
                            <eventName eventName="MACHINE_CLEARS"/>
                            <eventDescription eventDescription="Machine clear asserted"/>
                            <eventModifier
                                description="Machine clear asserted, masks:The number of executed Intel AVX masked load operations that refer to an illegal address range with the mask bits set to 0" name="MACHINE_CLEARS:MASKMOV"/>
                            <eventModifier
                                description="Machine clear asserted, masks:Number of Memory Ordering Machine Clears detected" name="MACHINE_CLEARS:MEMORY_ORDERING"/>
                            <eventModifier
                                description="Machine clear asserted, masks:Self-Modifying Code detected" name="MACHINE_CLEARS:SMC"/>
                            <eventModifier
                                description="Machine clear asserted, masks:Number of machine clears (nukes) of any type" name="MACHINE_CLEARS:COUNT"/>
                        </event>
                        <event>
                            <eventId eventId="135"/>
                            <eventName eventName="MEM_LOAD_UOPS_LLC_HIT_RETIRED"/>
                            <eventDescription eventDescription="L3 hit loads uops retired"/>
                            <eventModifier
                                description="L3 hit loads uops retired, masks:Load LLC Hit and a cross-core Snoop hits in on-pkg core cache (Precise Event)" name="MEM_LOAD_UOPS_LLC_HIT_RETIRED:XSNP_HIT"/>
                            <eventModifier
                                description="L3 hit loads uops retired, masks:Load had HitM Response from a core on same socket (shared LLC) (Precise Event)" name="MEM_LOAD_UOPS_LLC_HIT_RETIRED:XSNP_HITM"/>
                            <eventModifier
                                description="L3 hit loads uops retired, masks:Load LLC Hit and a cross-core Snoop missed in on-pkg core cache (Precise Event)" name="MEM_LOAD_UOPS_LLC_HIT_RETIRED:XSNP_MISS"/>
                            <eventModifier
                                description="L3 hit loads uops retired, masks:Load hit in last-level (L3) cache with no snoop needed (Precise Event)" name="MEM_LOAD_UOPS_LLC_HIT_RETIRED:XSNP_NONE"/>
                        </event>
                        <event>
                            <eventId eventId="136"/>
                            <eventName eventName="MEM_LOAD_LLC_HIT_RETIRED"/>
                            <eventDescription eventDescription="L3 hit loads uops retired (deprecated use MEM_LOAD_UOPS_LLC_HIT_RETIRED)"/>
                            <eventModifier
                                description="L3 hit loads uops retired (deprecated use MEM_LOAD_UOPS_LLC_HIT_RETIRED), masks:Load LLC Hit and a cross-core Snoop hits in on-pkg core cache (Precise Event)" name="MEM_LOAD_LLC_HIT_RETIRED:XSNP_HIT"/>
                            <eventModifier
                                description="L3 hit loads uops retired (deprecated use MEM_LOAD_UOPS_LLC_HIT_RETIRED), masks:Load had HitM Response from a core on same socket (shared LLC) (Precise Event)" name="MEM_LOAD_LLC_HIT_RETIRED:XSNP_HITM"/>
                            <eventModifier
                                description="L3 hit loads uops retired (deprecated use MEM_LOAD_UOPS_LLC_HIT_RETIRED), masks:Load LLC Hit and a cross-core Snoop missed in on-pkg core cache (Precise Event)" name="MEM_LOAD_LLC_HIT_RETIRED:XSNP_MISS"/>
                            <eventModifier
                                description="L3 hit loads uops retired (deprecated use MEM_LOAD_UOPS_LLC_HIT_RETIRED), masks:Load hit in last-level (L3) cache with no snoop needed (Precise Event)" name="MEM_LOAD_LLC_HIT_RETIRED:XSNP_NONE"/>
                        </event>
                        <event>
                            <eventId eventId="137"/>
                            <eventName eventName="MEM_LOAD_UOPS_MISC_RETIRED"/>
                            <eventDescription eventDescription="Loads and some non simd split loads uops retired"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired, masks:Counts load driven L3 misses and some non simd split loads (Precise Event)" name="MEM_LOAD_UOPS_MISC_RETIRED:LLC_MISS"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired, masks:edge level (may require counter-mask >= 1)" name="MEM_LOAD_UOPS_MISC_RETIRED:e=0"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired, masks:invert" name="MEM_LOAD_UOPS_MISC_RETIRED:i=0"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired, masks:counter-mask in range [0-255]" name="MEM_LOAD_UOPS_MISC_RETIRED:c=0"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired, masks:measure any thread" name="MEM_LOAD_UOPS_MISC_RETIRED:t=0"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired, masks:monitor at user level" name="MEM_LOAD_UOPS_MISC_RETIRED:u=0"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired, masks:monitor at kernel level" name="MEM_LOAD_UOPS_MISC_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="138"/>
                            <eventName eventName="MEM_LOAD_MISC_RETIRED"/>
                            <eventDescription eventDescription="Loads and some non simd split loads uops retired (deprecated use MEM_LOAD_UOPS_MISC_RETIRED)"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired (deprecated use MEM_LOAD_UOPS_MISC_RETIRED), masks:Counts load driven L3 misses and some non simd split loads (Precise Event)" name="MEM_LOAD_MISC_RETIRED:LLC_MISS"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired (deprecated use MEM_LOAD_UOPS_MISC_RETIRED), masks:edge level (may require counter-mask >= 1)" name="MEM_LOAD_MISC_RETIRED:e=0"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired (deprecated use MEM_LOAD_UOPS_MISC_RETIRED), masks:invert" name="MEM_LOAD_MISC_RETIRED:i=0"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired (deprecated use MEM_LOAD_UOPS_MISC_RETIRED), masks:counter-mask in range [0-255]" name="MEM_LOAD_MISC_RETIRED:c=0"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired (deprecated use MEM_LOAD_UOPS_MISC_RETIRED), masks:measure any thread" name="MEM_LOAD_MISC_RETIRED:t=0"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired (deprecated use MEM_LOAD_UOPS_MISC_RETIRED), masks:monitor at user level" name="MEM_LOAD_MISC_RETIRED:u=0"/>
                            <eventModifier
                                description="Loads and some non simd split loads uops retired (deprecated use MEM_LOAD_UOPS_MISC_RETIRED), masks:monitor at kernel level" name="MEM_LOAD_MISC_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="139"/>
                            <eventName eventName="MEM_LOAD_UOPS_RETIRED"/>
                            <eventDescription eventDescription="Memory loads uops retired"/>
                            <eventModifier
                                description="Memory loads uops retired, masks:A load missed L1D but hit the Fill Buffer (Precise Event)" name="MEM_LOAD_UOPS_RETIRED:HIT_LFB"/>
                            <eventModifier
                                description="Memory loads uops retired, masks:Load hit in nearest-level (L1D) cache (Precise Event)" name="MEM_LOAD_UOPS_RETIRED:L1_HIT"/>
                            <eventModifier
                                description="Memory loads uops retired, masks:Load hit in mid-level (L2) cache (Precise Event)" name="MEM_LOAD_UOPS_RETIRED:L2_HIT"/>
                            <eventModifier
                                description="Memory loads uops retired, masks:Load hit in last-level (L3) cache with no snoop needed (Precise Event)" name="MEM_LOAD_UOPS_RETIRED:L3_HIT"/>
                            <eventModifier
                                description="Memory loads uops retired, masks:Retired load uops which data sources were data missed LLC (excluding unknown data source)" name="MEM_LOAD_UOPS_RETIRED:L3_MISS"/>
                        </event>
                        <event>
                            <eventId eventId="140"/>
                            <eventName eventName="MEM_LOAD_RETIRED"/>
                            <eventDescription eventDescription="Memory loads uops retired (deprecated use MEM_LOAD_UOPS_RETIRED)"/>
                            <eventModifier
                                description="Memory loads uops retired (deprecated use MEM_LOAD_UOPS_RETIRED), masks:A load missed L1D but hit the Fill Buffer (Precise Event)" name="MEM_LOAD_RETIRED:HIT_LFB"/>
                            <eventModifier
                                description="Memory loads uops retired (deprecated use MEM_LOAD_UOPS_RETIRED), masks:Load hit in nearest-level (L1D) cache (Precise Event)" name="MEM_LOAD_RETIRED:L1_HIT"/>
                            <eventModifier
                                description="Memory loads uops retired (deprecated use MEM_LOAD_UOPS_RETIRED), masks:Load hit in mid-level (L2) cache (Precise Event)" name="MEM_LOAD_RETIRED:L2_HIT"/>
                            <eventModifier
                                description="Memory loads uops retired (deprecated use MEM_LOAD_UOPS_RETIRED), masks:Load hit in last-level (L3) cache with no snoop needed (Precise Event)" name="MEM_LOAD_RETIRED:L3_HIT"/>
                            <eventModifier
                                description="Memory loads uops retired (deprecated use MEM_LOAD_UOPS_RETIRED), masks:Retired load uops which data sources were data missed LLC (excluding unknown data source)" name="MEM_LOAD_RETIRED:L3_MISS"/>
                        </event>
                        <event>
                            <eventId eventId="141"/>
                            <eventName eventName="MEM_TRANS_RETIRED"/>
                            <eventDescription eventDescription="Memory transactions retired"/>
                            <eventModifier
                                description="Memory transactions retired, masks:Memory load instructions retired above programmed clocks, minimum threshold value is 3 (Precise Event and ldlat required)" name="MEM_TRANS_RETIRED:LATENCY_ABOVE_THRESHOLD"/>
                            <eventModifier
                                description="Memory transactions retired, masks:Capture where stores occur, must use with PEBS (Precise Event required)" name="MEM_TRANS_RETIRED:PRECISE_STORE"/>
                        </event>
                        <event>
                            <eventId eventId="142"/>
                            <eventName eventName="MEM_UOPS_RETIRED"/>
                            <eventDescription eventDescription="Memory uops retired"/>
                            <eventModifier
                                description="Memory uops retired, masks:Any retired loads (Precise Event)" name="MEM_UOPS_RETIRED:ALL_LOADS"/>
                            <eventModifier
                                description="Memory uops retired, masks:Any retired loads (Precise Event)" name="MEM_UOPS_RETIRED:ANY_LOADS"/>
                            <eventModifier
                                description="Memory uops retired, masks:Any retired stores (Precise Event)" name="MEM_UOPS_RETIRED:ALL_STORES"/>
                            <eventModifier
                                description="Memory uops retired, masks:Any retired stores (Precise Event)" name="MEM_UOPS_RETIRED:ANY_STORES"/>
                            <eventModifier
                                description="Memory uops retired, masks:Locked retired loads (Precise Event)" name="MEM_UOPS_RETIRED:LOCK_LOADS"/>
                            <eventModifier
                                description="Memory uops retired, masks:Locked retired stores (Precise Event)" name="MEM_UOPS_RETIRED:LOCK_STORES"/>
                            <eventModifier
                                description="Memory uops retired, masks:Retired loads causing cacheline splits (Precise Event)" name="MEM_UOPS_RETIRED:SPLIT_LOADS"/>
                            <eventModifier
                                description="Memory uops retired, masks:Retired stores causing cacheline splits (Precise Event)" name="MEM_UOPS_RETIRED:SPLIT_STORES"/>
                            <eventModifier
                                description="Memory uops retired, masks:STLB misses dues to retired loads (Precise Event)" name="MEM_UOPS_RETIRED:STLB_MISS_LOADS"/>
                            <eventModifier
                                description="Memory uops retired, masks:STLB misses dues to retired stores (Precise Event)" name="MEM_UOPS_RETIRED:STLB_MISS_STORES"/>
                        </event>
                        <event>
                            <eventId eventId="143"/>
                            <eventName eventName="MEM_UOP_RETIRED"/>
                            <eventDescription eventDescription="Memory uops retired (deprecated use MEM_UOPS_RETIRED)"/>
                            <eventModifier
                                description="Memory uops retired (deprecated use MEM_UOPS_RETIRED), masks:Any retired loads (Precise Event)" name="MEM_UOP_RETIRED:ALL_LOADS"/>
                            <eventModifier
                                description="Memory uops retired (deprecated use MEM_UOPS_RETIRED), masks:Any retired loads (Precise Event)" name="MEM_UOP_RETIRED:ANY_LOADS"/>
                            <eventModifier
                                description="Memory uops retired (deprecated use MEM_UOPS_RETIRED), masks:Any retired stores (Precise Event)" name="MEM_UOP_RETIRED:ALL_STORES"/>
                            <eventModifier
                                description="Memory uops retired (deprecated use MEM_UOPS_RETIRED), masks:Any retired stores (Precise Event)" name="MEM_UOP_RETIRED:ANY_STORES"/>
                            <eventModifier
                                description="Memory uops retired (deprecated use MEM_UOPS_RETIRED), masks:Locked retired loads (Precise Event)" name="MEM_UOP_RETIRED:LOCK_LOADS"/>
                            <eventModifier
                                description="Memory uops retired (deprecated use MEM_UOPS_RETIRED), masks:Locked retired stores (Precise Event)" name="MEM_UOP_RETIRED:LOCK_STORES"/>
                            <eventModifier
                                description="Memory uops retired (deprecated use MEM_UOPS_RETIRED), masks:Retired loads causing cacheline splits (Precise Event)" name="MEM_UOP_RETIRED:SPLIT_LOADS"/>
                            <eventModifier
                                description="Memory uops retired (deprecated use MEM_UOPS_RETIRED), masks:Retired stores causing cacheline splits (Precise Event)" name="MEM_UOP_RETIRED:SPLIT_STORES"/>
                            <eventModifier
                                description="Memory uops retired (deprecated use MEM_UOPS_RETIRED), masks:STLB misses dues to retired loads (Precise Event)" name="MEM_UOP_RETIRED:STLB_MISS_LOADS"/>
                            <eventModifier
                                description="Memory uops retired (deprecated use MEM_UOPS_RETIRED), masks:STLB misses dues to retired stores (Precise Event)" name="MEM_UOP_RETIRED:STLB_MISS_STORES"/>
                        </event>
                        <event>
                            <eventId eventId="144"/>
                            <eventName eventName="MISALIGN_MEM_REF"/>
                            <eventDescription eventDescription="Misaligned memory references"/>
                            <eventModifier
                                description="Misaligned memory references, masks:Speculative cache-line split load uops dispatched to the L1D" name="MISALIGN_MEM_REF:LOADS"/>
                            <eventModifier
                                description="Misaligned memory references, masks:Speculative cache-line split Store-address uops dispatched to L1D" name="MISALIGN_MEM_REF:STORES"/>
                        </event>
                        <event>
                            <eventId eventId="145"/>
                            <eventName eventName="OFFCORE_REQUESTS"/>
                            <eventDescription eventDescription="Offcore requests"/>
                            <eventModifier
                                description="Offcore requests, masks:Demand and prefetch read requests sent to uncore" name="OFFCORE_REQUESTS:ALL_DATA_RD"/>
                            <eventModifier
                                description="Offcore requests, masks:Demand and prefetch read requests sent to uncore" name="OFFCORE_REQUESTS:ALL_DATA_READ"/>
                            <eventModifier
                                description="Offcore requests, masks:Offcore code read requests, including cacheable and un-cacheables" name="OFFCORE_REQUESTS:DEMAND_CODE_RD"/>
                            <eventModifier
                                description="Offcore requests, masks:Demand Data Read requests sent to uncore" name="OFFCORE_REQUESTS:DEMAND_DATA_RD"/>
                            <eventModifier
                                description="Offcore requests, masks:Offcore Demand RFOs, includes regular RFO, Locks, ItoM" name="OFFCORE_REQUESTS:DEMAND_RFO"/>
                        </event>
                        <event>
                            <eventId eventId="146"/>
                            <eventName eventName="OFFCORE_REQUESTS_BUFFER"/>
                            <eventDescription eventDescription="Offcore requests buffer"/>
                            <eventModifier
                                description="Offcore requests buffer, masks:Offcore requests buffer cannot take more entries for this thread core" name="OFFCORE_REQUESTS_BUFFER:SQ_FULL"/>
                            <eventModifier
                                description="Offcore requests buffer, masks:edge level (may require counter-mask >= 1)" name="OFFCORE_REQUESTS_BUFFER:e=0"/>
                            <eventModifier
                                description="Offcore requests buffer, masks:invert" name="OFFCORE_REQUESTS_BUFFER:i=0"/>
                            <eventModifier
                                description="Offcore requests buffer, masks:counter-mask in range [0-255]" name="OFFCORE_REQUESTS_BUFFER:c=0"/>
                            <eventModifier
                                description="Offcore requests buffer, masks:measure any thread" name="OFFCORE_REQUESTS_BUFFER:t=0"/>
                            <eventModifier
                                description="Offcore requests buffer, masks:monitor at user level" name="OFFCORE_REQUESTS_BUFFER:u=0"/>
                            <eventModifier
                                description="Offcore requests buffer, masks:monitor at kernel level" name="OFFCORE_REQUESTS_BUFFER:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="147"/>
                            <eventName eventName="OFFCORE_REQUESTS_OUTSTANDING"/>
                            <eventDescription eventDescription="Outstanding offcore requests"/>
                            <eventModifier
                                description="Outstanding offcore requests, masks:Cycles with cacheable data read transactions in the superQ" name="OFFCORE_REQUESTS_OUTSTANDING:ALL_DATA_RD_CYCLES"/>
                            <eventModifier
                                description="Outstanding offcore requests, masks:Cycles with demand code reads transactions in the superQ" name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_CODE_RD_CYCLES"/>
                            <eventModifier
                                description="Outstanding offcore requests, masks:Cycles with demand data read transactions in the superQ" name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_DATA_RD_CYCLES"/>
                            <eventModifier
                                description="Outstanding offcore requests, masks:Cacheable data read transactions in the superQ every cycle" name="OFFCORE_REQUESTS_OUTSTANDING:ALL_DATA_RD"/>
                            <eventModifier
                                description="Outstanding offcore requests, masks:Code read transactions in the superQ every cycle" name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_CODE_RD"/>
                            <eventModifier
                                description="Outstanding offcore requests, masks:Demand data read transactions in the superQ every cycle" name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_DATA_RD"/>
                            <eventModifier
                                description="Outstanding offcore requests, masks:Cycles with at lesat 6 offcore outstanding demand data read requests in the uncore queue" name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_DATA_RD_GE_6"/>
                            <eventModifier
                                description="Outstanding offcore requests, masks:Outstanding RFO (store) transactions in the superQ every cycle" name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_RFO"/>
                            <eventModifier
                                description="Outstanding offcore requests, masks:Cycles with outstanding RFO (store) transactions in the superQ" name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_RFO_CYCLES"/>
                        </event>
                        <event>
                            <eventId eventId="148"/>
                            <eventName eventName="OTHER_ASSISTS"/>
                            <eventDescription eventDescription="Count hardware assists"/>
                            <eventModifier
                                description="Count hardware assists, masks:Number of instructions that experienced an ITLB miss" name="OTHER_ASSISTS:ITLB_MISS_RETIRED"/>
                            <eventModifier
                                description="Count hardware assists, masks:Number of transitions from AVX-256 to legacy SSE when penalty applicable" name="OTHER_ASSISTS:AVX_TO_SSE"/>
                            <eventModifier
                                description="Count hardware assists, masks:Number of transitions from legacy SSE to AVX-256 when penalty applicable" name="OTHER_ASSISTS:SSE_TO_AVX"/>
                            <eventModifier
                                description="Count hardware assists, masks:Number of GSSE memory assist for stores. GSSE microcode assist is being invoked whenever the hardware is unable to properly handle GSSE-256b operations" name="OTHER_ASSISTS:AVX_STORE"/>
                        </event>
                        <event>
                            <eventId eventId="149"/>
                            <eventName eventName="PARTIAL_RAT_STALLS"/>
                            <eventDescription eventDescription="Partial Register Allocation Table stalls"/>
                            <eventModifier
                                description="Partial Register Allocation Table stalls, masks:Number of flags-merge uops in flight in each cycle" name="PARTIAL_RAT_STALLS:FLAGS_MERGE_UOP"/>
                            <eventModifier
                                description="Partial Register Allocation Table stalls, masks:Cycles in which flags-merge uops in flight" name="PARTIAL_RAT_STALLS:CYCLES_FLAGS_MERGE_UOP"/>
                            <eventModifier
                                description="Partial Register Allocation Table stalls, masks:Number of Multiply packed/scalar single precision uops allocated" name="PARTIAL_RAT_STALLS:MUL_SINGLE_UOP"/>
                            <eventModifier
                                description="Partial Register Allocation Table stalls, masks:Number of cycles with at least one slow LEA uop allocated" name="PARTIAL_RAT_STALLS:SLOW_LEA_WINDOW"/>
                        </event>
                        <event>
                            <eventId eventId="150"/>
                            <eventName eventName="RESOURCE_STALLS"/>
                            <eventDescription eventDescription="Resource related stall cycles"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles stalled due to Resource Related reason" name="RESOURCE_STALLS:ANY"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles stalled due to lack of load buffers" name="RESOURCE_STALLS:LB"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles stalled due to no eligible RS entry available" name="RESOURCE_STALLS:RS"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles stalled due to no store buffers available (not including draining from sync)" name="RESOURCE_STALLS:SB"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles stalled due to re-order buffer full" name="RESOURCE_STALLS:ROB"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles stalled due to writing the FPU control word" name="RESOURCE_STALLS:FCSW"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles stalled due to the MXCSR register ranme occurring too close to a previous MXCSR rename" name="RESOURCE_STALLS:MXCSR"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles stalled due to LB, SB or RS being completely in use" name="RESOURCE_STALLS:MEM_RS"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Resource stalls due to load or store buffers all being in use" name="RESOURCE_STALLS:LD_SB"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Resource stalls due to Rob being full, FCSW, MXCSR and OTHER" name="RESOURCE_STALLS:OOO_SRC"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:edge level (may require counter-mask >= 1)" name="RESOURCE_STALLS:e=0"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:invert" name="RESOURCE_STALLS:i=0"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:counter-mask in range [0-255]" name="RESOURCE_STALLS:c=0"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:measure any thread" name="RESOURCE_STALLS:t=0"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:monitor at user level" name="RESOURCE_STALLS:u=0"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:monitor at kernel level" name="RESOURCE_STALLS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="151"/>
                            <eventName eventName="RESOURCE_STALLS2"/>
                            <eventDescription eventDescription="Resource related stall cycles"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles stalled due to free list empty" name="RESOURCE_STALLS2:ALL_FL_EMPTY"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles stalls due to control structures full for physical registers" name="RESOURCE_STALLS2:ALL_PRF_CONTROL"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles stalls due to control structures full for physical registers" name="RESOURCE_STALLS2:ANY_PRF_CONTROL"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles Allocator is stalled due Branch Order Buffer" name="RESOURCE_STALLS2:BOB_FULL"/>
                            <eventModifier
                                description="Resource related stall cycles, masks:Cycles stalled due to out of order resources full" name="RESOURCE_STALLS2:OOO_RSRC"/>
                        </event>
                        <event>
                            <eventId eventId="152"/>
                            <eventName eventName="ROB_MISC_EVENTS"/>
                            <eventDescription eventDescription="Reorder buffer events"/>
                            <eventModifier
                                description="Reorder buffer events, masks:Count each time an new LBR record is saved by HW" name="ROB_MISC_EVENTS:LBR_INSERTS"/>
                            <eventModifier
                                description="Reorder buffer events, masks:edge level (may require counter-mask >= 1)" name="ROB_MISC_EVENTS:e=0"/>
                            <eventModifier
                                description="Reorder buffer events, masks:invert" name="ROB_MISC_EVENTS:i=0"/>
                            <eventModifier
                                description="Reorder buffer events, masks:counter-mask in range [0-255]" name="ROB_MISC_EVENTS:c=0"/>
                            <eventModifier
                                description="Reorder buffer events, masks:measure any thread" name="ROB_MISC_EVENTS:t=0"/>
                            <eventModifier
                                description="Reorder buffer events, masks:monitor at user level" name="ROB_MISC_EVENTS:u=0"/>
                            <eventModifier
                                description="Reorder buffer events, masks:monitor at kernel level" name="ROB_MISC_EVENTS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="153"/>
                            <eventName eventName="RS_EVENTS"/>
                            <eventDescription eventDescription="Reservation station events"/>
                            <eventModifier
                                description="Reservation station events, masks:Cycles the RS is empty for this thread" name="RS_EVENTS:EMPTY_CYCLES"/>
                            <eventModifier
                                description="Reservation station events, masks:Counts number of time the Reservation Station (RS) goes from empty to non-empty" name="RS_EVENTS:EMPTY_END"/>
                            <eventModifier
                                description="Reservation station events, masks:edge level (may require counter-mask >= 1)" name="RS_EVENTS:e=0"/>
                            <eventModifier
                                description="Reservation station events, masks:invert" name="RS_EVENTS:i=0"/>
                            <eventModifier
                                description="Reservation station events, masks:counter-mask in range [0-255]" name="RS_EVENTS:c=0"/>
                            <eventModifier
                                description="Reservation station events, masks:measure any thread" name="RS_EVENTS:t=0"/>
                            <eventModifier
                                description="Reservation station events, masks:monitor at user level" name="RS_EVENTS:u=0"/>
                            <eventModifier
                                description="Reservation station events, masks:monitor at kernel level" name="RS_EVENTS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="154"/>
                            <eventName eventName="SIMD_FP_256"/>
                            <eventDescription eventDescription="Counts 256-bit packed floating point instructions"/>
                            <eventModifier
                                description="Counts 256-bit packed floating point instructions, masks:Counts 256-bit packed single-precision" name="SIMD_FP_256:PACKED_SINGLE"/>
                            <eventModifier
                                description="Counts 256-bit packed floating point instructions, masks:Counts 256-bit packed double-precision" name="SIMD_FP_256:PACKED_DOUBLE"/>
                        </event>
                        <event>
                            <eventId eventId="155"/>
                            <eventName eventName="SQ_MISC"/>
                            <eventDescription eventDescription="SuperQ events"/>
                            <eventModifier
                                description="SuperQ events, masks:Split locks in SQ" name="SQ_MISC:SPLIT_LOCK"/>
                            <eventModifier
                                description="SuperQ events, masks:edge level (may require counter-mask >= 1)" name="SQ_MISC:e=0"/>
                            <eventModifier
                                description="SuperQ events, masks:invert" name="SQ_MISC:i=0"/>
                            <eventModifier
                                description="SuperQ events, masks:counter-mask in range [0-255]" name="SQ_MISC:c=0"/>
                            <eventModifier
                                description="SuperQ events, masks:measure any thread" name="SQ_MISC:t=0"/>
                            <eventModifier
                                description="SuperQ events, masks:monitor at user level" name="SQ_MISC:u=0"/>
                            <eventModifier
                                description="SuperQ events, masks:monitor at kernel level" name="SQ_MISC:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="156"/>
                            <eventName eventName="TLB_FLUSH"/>
                            <eventDescription eventDescription="TLB flushes"/>
                            <eventModifier
                                description="TLB flushes, masks:Number of DTLB flushes of thread-specific entries" name="TLB_FLUSH:DTLB_THREAD"/>
                            <eventModifier
                                description="TLB flushes, masks:Number of STLB flushes" name="TLB_FLUSH:STLB_ANY"/>
                            <eventModifier
                                description="TLB flushes, masks:edge level (may require counter-mask >= 1)" name="TLB_FLUSH:e=0"/>
                            <eventModifier
                                description="TLB flushes, masks:invert" name="TLB_FLUSH:i=0"/>
                            <eventModifier
                                description="TLB flushes, masks:counter-mask in range [0-255]" name="TLB_FLUSH:c=0"/>
                            <eventModifier
                                description="TLB flushes, masks:measure any thread" name="TLB_FLUSH:t=0"/>
                            <eventModifier
                                description="TLB flushes, masks:monitor at user level" name="TLB_FLUSH:u=0"/>
                            <eventModifier
                                description="TLB flushes, masks:monitor at kernel level" name="TLB_FLUSH:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="157"/>
                            <eventName eventName="UNHALTED_CORE_CYCLES"/>
                            <eventDescription eventDescription="Count core clock cycles whenever the clock signal on the specific core is running (not halted)"/>
                            <eventModifier
                                description="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:edge level (may require counter-mask >= 1)" name="UNHALTED_CORE_CYCLES:e=0"/>
                            <eventModifier
                                description="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:invert" name="UNHALTED_CORE_CYCLES:i=0"/>
                            <eventModifier
                                description="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:counter-mask in range [0-255]" name="UNHALTED_CORE_CYCLES:c=0"/>
                            <eventModifier
                                description="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:measure any thread" name="UNHALTED_CORE_CYCLES:t=0"/>
                            <eventModifier
                                description="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:monitor at user level" name="UNHALTED_CORE_CYCLES:u=0"/>
                            <eventModifier
                                description="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:monitor at kernel level" name="UNHALTED_CORE_CYCLES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="158"/>
                            <eventName eventName="UNHALTED_REFERENCE_CYCLES"/>
                            <eventDescription eventDescription="Unhalted reference cycles"/>
                            <eventModifier
                                description="Unhalted reference cycles, masks:measure any thread" name="UNHALTED_REFERENCE_CYCLES:t=0"/>
                            <eventModifier
                                description="Unhalted reference cycles, masks:monitor at user level" name="UNHALTED_REFERENCE_CYCLES:u=0"/>
                            <eventModifier
                                description="Unhalted reference cycles, masks:monitor at kernel level" name="UNHALTED_REFERENCE_CYCLES:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="159"/>
                            <eventName eventName="UOPS_EXECUTED"/>
                            <eventDescription eventDescription="Uops executed"/>
                            <eventModifier
                                description="Uops executed, masks:Counts total number of uops executed from any thread per cycle" name="UOPS_EXECUTED:CORE"/>
                            <eventModifier
                                description="Uops executed, masks:Counts total number of uops executed per thread each cycle" name="UOPS_EXECUTED:THREAD"/>
                            <eventModifier
                                description="Uops executed, masks:Number of cycles with no uops executed" name="UOPS_EXECUTED:STALL_CYCLES"/>
                            <eventModifier
                                description="Uops executed, masks:Cycles where at least 1 uop was executed per thread" name="UOPS_EXECUTED:CYCLES_GE_1_UOP_EXEC"/>
                            <eventModifier
                                description="Uops executed, masks:Cycles where at least 2 uops were executed per thread" name="UOPS_EXECUTED:CYCLES_GE_2_UOPS_EXEC"/>
                            <eventModifier
                                description="Uops executed, masks:Cycles where at least 3 uops were executed per thread" name="UOPS_EXECUTED:CYCLES_GE_3_UOPS_EXEC"/>
                            <eventModifier
                                description="Uops executed, masks:Cycles where at least 4 uops were executed per thread" name="UOPS_EXECUTED:CYCLES_GE_4_UOPS_EXEC"/>
                            <eventModifier
                                description="Uops executed, masks:Cycles where at least 1 uop was executed from any thread" name="UOPS_EXECUTED:CORE_CYCLES_GE_1"/>
                            <eventModifier
                                description="Uops executed, masks:Cycles where at least 2 uops were executed from any thread" name="UOPS_EXECUTED:CORE_CYCLES_GE_2"/>
                            <eventModifier
                                description="Uops executed, masks:Cycles where at least 3 uops were executed from any thread" name="UOPS_EXECUTED:CORE_CYCLES_GE_3"/>
                            <eventModifier
                                description="Uops executed, masks:Cycles where at least 4 uops were executed from any thread" name="UOPS_EXECUTED:CORE_CYCLES_GE_4"/>
                            <eventModifier
                                description="Uops executed, masks:Cycles where no uop is executed on any thread" name="UOPS_EXECUTED:CORE_CYCLES_NONE"/>
                        </event>
                        <event>
                            <eventId eventId="160"/>
                            <eventName eventName="UOPS_DISPATCHED_PORT"/>
                            <eventDescription eventDescription="Uops dispatch to specific ports"/>
                            <eventModifier
                                description="Uops dispatch to specific ports, masks:Cycles which a Uop is dispatched on port 0" name="UOPS_DISPATCHED_PORT:PORT_0"/>
                            <eventModifier
                                description="Uops dispatch to specific ports, masks:Cycles which a Uop is dispatched on port 1" name="UOPS_DISPATCHED_PORT:PORT_1"/>
                            <eventModifier
                                description="Uops dispatch to specific ports, masks:Cycles in which a load uop is dispatched on port 2" name="UOPS_DISPATCHED_PORT:PORT_2_LD"/>
                            <eventModifier
                                description="Uops dispatch to specific ports, masks:Cycles in which a store uop is dispatched on port 2" name="UOPS_DISPATCHED_PORT:PORT_2_STA"/>
                            <eventModifier
                                description="Uops dispatch to specific ports, masks:Cycles in which a uop is dispatched on port 2" name="UOPS_DISPATCHED_PORT:PORT_2"/>
                            <eventModifier
                                description="Uops dispatch to specific ports, masks:Cycles in which a uop is dispatched on port 3" name="UOPS_DISPATCHED_PORT:PORT_3"/>
                            <eventModifier
                                description="Uops dispatch to specific ports, masks:Cycles which a uop is dispatched on port 4" name="UOPS_DISPATCHED_PORT:PORT_4"/>
                            <eventModifier
                                description="Uops dispatch to specific ports, masks:Cycles which a Uop is dispatched on port 5" name="UOPS_DISPATCHED_PORT:PORT_5"/>
                        </event>
                        <event>
                            <eventId eventId="161"/>
                            <eventName eventName="UOPS_ISSUED"/>
                            <eventDescription eventDescription="Uops issued"/>
                            <eventModifier
                                description="Uops issued, masks:Number of uops issued by the RAT to the Reservation Station (RS)" name="UOPS_ISSUED:ANY"/>
                        </event>
                        <event>
                            <eventId eventId="162"/>
                            <eventName eventName="UOPS_RETIRED"/>
                            <eventDescription eventDescription="Uops retired"/>
                            <eventModifier
                                description="Uops retired, masks:All uops that actually retired (Precise Event)" name="UOPS_RETIRED:ALL"/>
                            <eventModifier
                                description="Uops retired, masks:All uops that actually retired (Precise Event)" name="UOPS_RETIRED:ANY"/>
                            <eventModifier
                                description="Uops retired, masks:Number of retirement slots used (Precise Event)" name="UOPS_RETIRED:RETIRE_SLOTS"/>
                            <eventModifier
                                description="Uops retired, masks:Cycles no executable uop retired (Precise Event)" name="UOPS_RETIRED:STALL_CYCLES"/>
                            <eventModifier
                                description="Uops retired, masks:Total cycles using precise uop retired event (Precise Event)" name="UOPS_RETIRED:TOTAL_CYCLES"/>
                            <eventModifier
                                description="Uops retired, masks:edge level (may require counter-mask >= 1)" name="UOPS_RETIRED:e=0"/>
                            <eventModifier
                                description="Uops retired, masks:invert" name="UOPS_RETIRED:i=0"/>
                            <eventModifier
                                description="Uops retired, masks:counter-mask in range [0-255]" name="UOPS_RETIRED:c=0"/>
                            <eventModifier
                                description="Uops retired, masks:measure any thread" name="UOPS_RETIRED:t=0"/>
                            <eventModifier
                                description="Uops retired, masks:monitor at user level" name="UOPS_RETIRED:u=0"/>
                            <eventModifier
                                description="Uops retired, masks:monitor at kernel level" name="UOPS_RETIRED:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="163"/>
                            <eventName eventName="CYCLE_ACTIVITY"/>
                            <eventDescription eventDescription="Stalled cycles"/>
                            <eventModifier
                                description="Stalled cycles, masks:Cycles with pending L2 miss loads" name="CYCLE_ACTIVITY:CYCLES_L2_PENDING"/>
                            <eventModifier
                                description="Stalled cycles, masks:Cycles with pending L1D load cache misses" name="CYCLE_ACTIVITY:CYCLES_L1D_PENDING"/>
                            <eventModifier
                                description="Stalled cycles, masks:Cycles of dispatch stalls" name="CYCLE_ACTIVITY:CYCLES_NO_DISPATCH"/>
                            <eventModifier
                                description="Stalled cycles, masks:Execution stalls due to L2 pending loads" name="CYCLE_ACTIVITY:STALLS_L2_PENDING"/>
                            <eventModifier
                                description="Stalled cycles, masks:Execution stalls due to L1D pending loads" name="CYCLE_ACTIVITY:STALLS_L1D_PENDING"/>
                        </event>
                        <event>
                            <eventId eventId="164"/>
                            <eventName eventName="EPT"/>
                            <eventDescription eventDescription="Extended page table"/>
                            <eventModifier
                                description="Extended page table, masks:Cycles for an extended page table walk" name="EPT:WALK_CYCLES"/>
                            <eventModifier
                                description="Extended page table, masks:edge level (may require counter-mask >= 1)" name="EPT:e=0"/>
                            <eventModifier
                                description="Extended page table, masks:invert" name="EPT:i=0"/>
                            <eventModifier
                                description="Extended page table, masks:counter-mask in range [0-255]" name="EPT:c=0"/>
                            <eventModifier
                                description="Extended page table, masks:measure any thread" name="EPT:t=0"/>
                            <eventModifier
                                description="Extended page table, masks:monitor only inside transactional memory region" name="EPT:intx=0"/>
                            <eventModifier
                                description="Extended page table, masks:do not count occurrences inside aborted transactional memory region" name="EPT:intxcp=0"/>
                            <eventModifier
                                description="Extended page table, masks:monitor at user level" name="EPT:u=0"/>
                            <eventModifier
                                description="Extended page table, masks:monitor at kernel level" name="EPT:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="165"/>
                            <eventName eventName="LSD"/>
                            <eventDescription eventDescription="Loop stream detector"/>
                            <eventModifier
                                description="Loop stream detector, masks:Number of uops delivered by the Loop Stream Detector (LSD)" name="LSD:UOPS"/>
                            <eventModifier
                                description="Loop stream detector, masks:Cycles with uops delivered by the LSD but which did not come from decoder" name="LSD:ACTIVE"/>
                            <eventModifier
                                description="Loop stream detector, masks:Cycles with 4 uops delivered by the LSD but which did not come from decoder" name="LSD:CYCLES_4_UOPS"/>
                            <eventModifier
                                description="Loop stream detector, masks:edge level (may require counter-mask >= 1)" name="LSD:e=0"/>
                            <eventModifier
                                description="Loop stream detector, masks:invert" name="LSD:i=0"/>
                            <eventModifier
                                description="Loop stream detector, masks:counter-mask in range [0-255]" name="LSD:c=0"/>
                            <eventModifier
                                description="Loop stream detector, masks:measure any thread" name="LSD:t=0"/>
                            <eventModifier
                                description="Loop stream detector, masks:monitor only inside transactional memory region" name="LSD:intx=0"/>
                            <eventModifier
                                description="Loop stream detector, masks:do not count occurrences inside aborted transactional memory region" name="LSD:intxcp=0"/>
                            <eventModifier
                                description="Loop stream detector, masks:monitor at user level" name="LSD:u=0"/>
                            <eventModifier
                                description="Loop stream detector, masks:monitor at kernel level" name="LSD:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="166"/>
                            <eventName eventName="PAGE_WALKS"/>
                            <eventDescription eventDescription="page walker"/>
                            <eventModifier
                                description="page walker, masks:Number of page walks with a LLC miss" name="PAGE_WALKS:LLC_MISS"/>
                            <eventModifier
                                description="page walker, masks:edge level (may require counter-mask >= 1)" name="PAGE_WALKS:e=0"/>
                            <eventModifier
                                description="page walker, masks:invert" name="PAGE_WALKS:i=0"/>
                            <eventModifier
                                description="page walker, masks:counter-mask in range [0-255]" name="PAGE_WALKS:c=0"/>
                            <eventModifier
                                description="page walker, masks:measure any thread" name="PAGE_WALKS:t=0"/>
                            <eventModifier
                                description="page walker, masks:monitor at user level" name="PAGE_WALKS:u=0"/>
                            <eventModifier
                                description="page walker, masks:monitor at kernel level" name="PAGE_WALKS:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="167"/>
                            <eventName eventName="MEM_LOAD_UOPS_LLC_MISS_RETIRED"/>
                            <eventDescription eventDescription="Load uops retired which miss the L3 cache"/>
                            <eventModifier
                                description="Load uops retired which miss the L3 cache, masks:Load uops that miss in the L3 and hit local DRAM" name="MEM_LOAD_UOPS_LLC_MISS_RETIRED:LOCAL_DRAM"/>
                            <eventModifier
                                description="Load uops retired which miss the L3 cache, masks:Load uops that miss in the L3 and hit remote DRAM" name="MEM_LOAD_UOPS_LLC_MISS_RETIRED:REMOTE_DRAM"/>
                        </event>
                        <event>
                            <eventId eventId="168"/>
                            <eventName eventName="OFFCORE_RESPONSE_0"/>
                            <eventDescription eventDescription="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches" name="OFFCORE_RESPONSE_0:DMND_DATA_RD"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches" name="OFFCORE_RESPONSE_0:DMND_RFO"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches" name="OFFCORE_RESPONSE_0:DMND_IFETCH"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of writebacks (modified to exclusive) transactions" name="OFFCORE_RESPONSE_0:WB"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of data cacheline reads generated by L2 prefetchers" name="OFFCORE_RESPONSE_0:PF_DATA_RD"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of RFO requests generated by L2 prefetchers" name="OFFCORE_RESPONSE_0:PF_RFO"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of code reads generated by L2 prefetchers" name="OFFCORE_RESPONSE_0:PF_IFETCH"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of L3 prefetcher requests to L2 for loads" name="OFFCORE_RESPONSE_0:PF_LLC_DATA_RD"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of RFO requests generated by L2 prefetcher" name="OFFCORE_RESPONSE_0:PF_LLC_RFO"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of L2 prefetcher requests to L3 for instruction fetches" name="OFFCORE_RESPONSE_0:PF_LLC_IFETCH"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number bus lock and split lock requests" name="OFFCORE_RESPONSE_0:BUS_LOCKS"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of streaming store requests" name="OFFCORE_RESPONSE_0:STRM_ST"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: counts one of the following transaction types, including L3 invalidate, I/O, full or partial writes, WC or non-temporal stores, CLFLUSH, Fences, lock, unlock, split lock" name="OFFCORE_RESPONSE_0:OTHER"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: combination of PF_IFETCH | DMND_IFETCH | PF_LLC_IFETCH" name="OFFCORE_RESPONSE_0:ANY_IFETCH"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: combination of all request umasks" name="OFFCORE_RESPONSE_0:ANY_REQUEST"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: combination of DMND_DATA | PF_DATA_RD | PF_LLC_DATA_RD" name="OFFCORE_RESPONSE_0:ANY_DATA"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: combination of DMND_RFO | PF_RFO | PF_LLC_RFO" name="OFFCORE_RESPONSE_0:ANY_RFO"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Response: count any response type" name="OFFCORE_RESPONSE_0:ANY_RESPONSE"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts number of times supplier information is not available" name="OFFCORE_RESPONSE_0:NO_SUPP"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 hits in M-state (initial lookup)" name="OFFCORE_RESPONSE_0:LLC_HITM"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 hits in E-state" name="OFFCORE_RESPONSE_0:LLC_HITE"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 hits in S-state" name="OFFCORE_RESPONSE_0:LLC_HITS"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 hits in F-state" name="OFFCORE_RESPONSE_0:LLC_HITF"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 misses to local DRAM" name="OFFCORE_RESPONSE_0:LLC_MISS_LOCAL_DRAM"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 misses to local DRAM" name="OFFCORE_RESPONSE_0:LLC_MISS_LOCAL"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 misses to remote DRAM" name="OFFCORE_RESPONSE_0:LLC_MISS_REMOTE"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 misses to remote DRAM" name="OFFCORE_RESPONSE_0:LLC_MISS_REMOTE_DRAM"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 misses to local or remote DRAM" name="OFFCORE_RESPONSE_0:L3_MISS"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 hits in any state (M, E, S, F)" name="OFFCORE_RESPONSE_0:LLC_HITMESF"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts number of times no snoop-related information is available" name="OFFCORE_RESPONSE_0:SNP_NONE"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts the number of times no snoop was needed to satisfy the request" name="OFFCORE_RESPONSE_0:SNP_NOT_NEEDED"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts the number of times no snoop was needed to satisfy the request" name="OFFCORE_RESPONSE_0:NO_SNP_NEEDED"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts number of times a snoop was needed and it missed all snooped caches" name="OFFCORE_RESPONSE_0:SNP_MISS"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache" name="OFFCORE_RESPONSE_0:SNP_NO_FWD"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket" name="OFFCORE_RESPONSE_0:SNP_FWD"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts number of times a snoop was needed and it hitM-ed in local or remote cache" name="OFFCORE_RESPONSE_0:HITM"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactions" name="OFFCORE_RESPONSE_0:NON_DRAM"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: any snoop reason" name="OFFCORE_RESPONSE_0:SNP_ANY"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:edge level (may require counter-mask >= 1)" name="OFFCORE_RESPONSE_0:e=0"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:invert" name="OFFCORE_RESPONSE_0:i=0"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:counter-mask in range [0-255]" name="OFFCORE_RESPONSE_0:c=0"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:measure any thread" name="OFFCORE_RESPONSE_0:t=0"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:monitor at user level" name="OFFCORE_RESPONSE_0:u=0"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:monitor at kernel level" name="OFFCORE_RESPONSE_0:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="169"/>
                            <eventName eventName="OFFCORE_RESPONSE_1"/>
                            <eventDescription eventDescription="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches" name="OFFCORE_RESPONSE_1:DMND_DATA_RD"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches" name="OFFCORE_RESPONSE_1:DMND_RFO"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches" name="OFFCORE_RESPONSE_1:DMND_IFETCH"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of writebacks (modified to exclusive) transactions" name="OFFCORE_RESPONSE_1:WB"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of data cacheline reads generated by L2 prefetchers" name="OFFCORE_RESPONSE_1:PF_DATA_RD"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of RFO requests generated by L2 prefetchers" name="OFFCORE_RESPONSE_1:PF_RFO"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of code reads generated by L2 prefetchers" name="OFFCORE_RESPONSE_1:PF_IFETCH"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of L3 prefetcher requests to L2 for loads" name="OFFCORE_RESPONSE_1:PF_LLC_DATA_RD"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of RFO requests generated by L2 prefetcher" name="OFFCORE_RESPONSE_1:PF_LLC_RFO"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of L2 prefetcher requests to L3 for instruction fetches" name="OFFCORE_RESPONSE_1:PF_LLC_IFETCH"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number bus lock and split lock requests" name="OFFCORE_RESPONSE_1:BUS_LOCKS"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: number of streaming store requests" name="OFFCORE_RESPONSE_1:STRM_ST"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: counts one of the following transaction types, including L3 invalidate, I/O, full or partial writes, WC or non-temporal stores, CLFLUSH, Fences, lock, unlock, split lock" name="OFFCORE_RESPONSE_1:OTHER"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: combination of PF_IFETCH | DMND_IFETCH | PF_LLC_IFETCH" name="OFFCORE_RESPONSE_1:ANY_IFETCH"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: combination of all request umasks" name="OFFCORE_RESPONSE_1:ANY_REQUEST"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: combination of DMND_DATA | PF_DATA_RD | PF_LLC_DATA_RD" name="OFFCORE_RESPONSE_1:ANY_DATA"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Request: combination of DMND_RFO | PF_RFO | PF_LLC_RFO" name="OFFCORE_RESPONSE_1:ANY_RFO"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Response: count any response type" name="OFFCORE_RESPONSE_1:ANY_RESPONSE"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts number of times supplier information is not available" name="OFFCORE_RESPONSE_1:NO_SUPP"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 hits in M-state (initial lookup)" name="OFFCORE_RESPONSE_1:LLC_HITM"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 hits in E-state" name="OFFCORE_RESPONSE_1:LLC_HITE"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 hits in S-state" name="OFFCORE_RESPONSE_1:LLC_HITS"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 hits in F-state" name="OFFCORE_RESPONSE_1:LLC_HITF"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 misses to local DRAM" name="OFFCORE_RESPONSE_1:LLC_MISS_LOCAL_DRAM"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 misses to local DRAM" name="OFFCORE_RESPONSE_1:LLC_MISS_LOCAL"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 misses to remote DRAM" name="OFFCORE_RESPONSE_1:LLC_MISS_REMOTE"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 misses to remote DRAM" name="OFFCORE_RESPONSE_1:LLC_MISS_REMOTE_DRAM"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 misses to local or remote DRAM" name="OFFCORE_RESPONSE_1:L3_MISS"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Supplier: counts L3 hits in any state (M, E, S, F)" name="OFFCORE_RESPONSE_1:LLC_HITMESF"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts number of times no snoop-related information is available" name="OFFCORE_RESPONSE_1:SNP_NONE"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts the number of times no snoop was needed to satisfy the request" name="OFFCORE_RESPONSE_1:SNP_NOT_NEEDED"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts the number of times no snoop was needed to satisfy the request" name="OFFCORE_RESPONSE_1:NO_SNP_NEEDED"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts number of times a snoop was needed and it missed all snooped caches" name="OFFCORE_RESPONSE_1:SNP_MISS"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache" name="OFFCORE_RESPONSE_1:SNP_NO_FWD"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket" name="OFFCORE_RESPONSE_1:SNP_FWD"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: counts number of times a snoop was needed and it hitM-ed in local or remote cache" name="OFFCORE_RESPONSE_1:HITM"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactions" name="OFFCORE_RESPONSE_1:NON_DRAM"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:Snoop: any snoop reason" name="OFFCORE_RESPONSE_1:SNP_ANY"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:edge level (may require counter-mask >= 1)" name="OFFCORE_RESPONSE_1:e=0"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:invert" name="OFFCORE_RESPONSE_1:i=0"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:counter-mask in range [0-255]" name="OFFCORE_RESPONSE_1:c=0"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:measure any thread" name="OFFCORE_RESPONSE_1:t=0"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:monitor at user level" name="OFFCORE_RESPONSE_1:u=0"/>
                            <eventModifier
                                description="Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop), masks:monitor at kernel level" name="OFFCORE_RESPONSE_1:k=0"/>
                        </event>
                        <event>
                            <eventId eventId="170"/>
                            <eventName eventName="perf_raw::r0000"/>
                            <eventDescription eventDescription="perf_events raw event syntax: r[0-9a-fA-F]+"/>
                            <eventModifier
                                description="perf_events raw event syntax: r[0-9a-fA-F]+, masks:monitor at user level" name="perf_raw::r0000:u=0"/>
                            <eventModifier
                                description="perf_events raw event syntax: r[0-9a-fA-F]+, masks:monitor at kernel level" name="perf_raw::r0000:k=0"/>
                            <eventModifier
                                description="perf_events raw event syntax: r[0-9a-fA-F]+, masks:monitor at hypervisor level" name="perf_raw::r0000:h=0"/>
                        </event>
                    </eventSet>
                    <eventSet type="PRESET">
                        <event>
                            <eventId eventId="0"/>
                            <eventName eventName="PAPI_L1_DCM"/>
                            <eventDescription eventDescription="Level 1 data cache misses"/>
                        </event>
                        <event>
                            <eventId eventId="1"/>
                            <eventName eventName="PAPI_L1_ICM"/>
                            <eventDescription eventDescription="Level 1 instruction cache misses"/>
                        </event>
                        <event>
                            <eventId eventId="2"/>
                            <eventName eventName="PAPI_L2_DCM"/>
                            <eventDescription eventDescription="Level 2 data cache misses"/>
                        </event>
                        <event>
                            <eventId eventId="3"/>
                            <eventName eventName="PAPI_L2_ICM"/>
                            <eventDescription eventDescription="Level 2 instruction cache misses"/>
                        </event>
                        <event>
                            <eventId eventId="6"/>
                            <eventName eventName="PAPI_L1_TCM"/>
                            <eventDescription eventDescription="Level 1 cache misses"/>
                        </event>
                        <event>
                            <eventId eventId="7"/>
                            <eventName eventName="PAPI_L2_TCM"/>
                            <eventDescription eventDescription="Level 2 cache misses"/>
                        </event>
                        <event>
                            <eventId eventId="8"/>
                            <eventName eventName="PAPI_L3_TCM"/>
                            <eventDescription eventDescription="Level 3 cache misses"/>
                        </event>
                        <event>
                            <eventId eventId="20"/>
                            <eventName eventName="PAPI_TLB_DM"/>
                            <eventDescription eventDescription="Data translation lookaside buffer misses"/>
                        </event>
                        <event>
                            <eventId eventId="21"/>
                            <eventName eventName="PAPI_TLB_IM"/>
                            <eventDescription eventDescription="Instruction translation lookaside buffer misses"/>
                        </event>
                        <event>
                            <eventId eventId="23"/>
                            <eventName eventName="PAPI_L1_LDM"/>
                            <eventDescription eventDescription="Level 1 load misses"/>
                        </event>
                        <event>
                            <eventId eventId="24"/>
                            <eventName eventName="PAPI_L1_STM"/>
                            <eventDescription eventDescription="Level 1 store misses"/>
                        </event>
                        <event>
                            <eventId eventId="26"/>
                            <eventName eventName="PAPI_L2_STM"/>
                            <eventDescription eventDescription="Level 2 store misses"/>
                        </event>
                        <event>
                            <eventId eventId="37"/>
                            <eventName eventName="PAPI_STL_ICY"/>
                            <eventDescription eventDescription="Cycles with no instruction issue"/>
                        </event>
                        <event>
                            <eventId eventId="42"/>
                            <eventName eventName="PAPI_BR_UCN"/>
                            <eventDescription eventDescription="Unconditional branch instructions"/>
                        </event>
                        <event>
                            <eventId eventId="43"/>
                            <eventName eventName="PAPI_BR_CN"/>
                            <eventDescription eventDescription="Conditional branch instructions"/>
                        </event>
                        <event>
                            <eventId eventId="44"/>
                            <eventName eventName="PAPI_BR_TKN"/>
                            <eventDescription eventDescription="Conditional branch instructions taken"/>
                        </event>
                        <event>
                            <eventId eventId="45"/>
                            <eventName eventName="PAPI_BR_NTK"/>
                            <eventDescription eventDescription="Conditional branch instructions not taken"/>
                        </event>
                        <event>
                            <eventId eventId="46"/>
                            <eventName eventName="PAPI_BR_MSP"/>
                            <eventDescription eventDescription="Conditional branch instructions mispredicted"/>
                        </event>
                        <event>
                            <eventId eventId="47"/>
                            <eventName eventName="PAPI_BR_PRC"/>
                            <eventDescription eventDescription="Conditional branch instructions correctly predicted"/>
                        </event>
                        <event>
                            <eventId eventId="50"/>
                            <eventName eventName="PAPI_TOT_INS"/>
                            <eventDescription eventDescription="Instructions completed"/>
                        </event>
                        <event>
                            <eventId eventId="52"/>
                            <eventName eventName="PAPI_FP_INS"/>
                            <eventDescription eventDescription="Floating point instructions"/>
                        </event>
                        <event>
                            <eventId eventId="53"/>
                            <eventName eventName="PAPI_LD_INS"/>
                            <eventDescription eventDescription="Load instructions"/>
                        </event>
                        <event>
                            <eventId eventId="54"/>
                            <eventName eventName="PAPI_SR_INS"/>
                            <eventDescription eventDescription="Store instructions"/>
                        </event>
                        <event>
                            <eventId eventId="55"/>
                            <eventName eventName="PAPI_BR_INS"/>
                            <eventDescription eventDescription="Branch instructions"/>
                        </event>
                        <event>
                            <eventId eventId="59"/>
                            <eventName eventName="PAPI_TOT_CYC"/>
                            <eventDescription eventDescription="Total cycles"/>
                        </event>
                        <event>
                            <eventId eventId="63"/>
                            <eventName eventName="PAPI_L2_DCH"/>
                            <eventDescription eventDescription="Level 2 data cache hits"/>
                        </event>
                        <event>
                            <eventId eventId="65"/>
                            <eventName eventName="PAPI_L2_DCA"/>
                            <eventDescription eventDescription="Level 2 data cache accesses"/>
                        </event>
                        <event>
                            <eventId eventId="66"/>
                            <eventName eventName="PAPI_L3_DCA"/>
                            <eventDescription eventDescription="Level 3 data cache accesses"/>
                        </event>
                        <event>
                            <eventId eventId="68"/>
                            <eventName eventName="PAPI_L2_DCR"/>
                            <eventDescription eventDescription="Level 2 data cache reads"/>
                        </event>
                        <event>
                            <eventId eventId="69"/>
                            <eventName eventName="PAPI_L3_DCR"/>
                            <eventDescription eventDescription="Level 3 data cache reads"/>
                        </event>
                        <event>
                            <eventId eventId="71"/>
                            <eventName eventName="PAPI_L2_DCW"/>
                            <eventDescription eventDescription="Level 2 data cache writes"/>
                        </event>
                        <event>
                            <eventId eventId="72"/>
                            <eventName eventName="PAPI_L3_DCW"/>
                            <eventDescription eventDescription="Level 3 data cache writes"/>
                        </event>
                        <event>
                            <eventId eventId="74"/>
                            <eventName eventName="PAPI_L2_ICH"/>
                            <eventDescription eventDescription="Level 2 instruction cache hits"/>
                        </event>
                        <event>
                            <eventId eventId="77"/>
                            <eventName eventName="PAPI_L2_ICA"/>
                            <eventDescription eventDescription="Level 2 instruction cache accesses"/>
                        </event>
                        <event>
                            <eventId eventId="78"/>
                            <eventName eventName="PAPI_L3_ICA"/>
                            <eventDescription eventDescription="Level 3 instruction cache accesses"/>
                        </event>
                        <event>
                            <eventId eventId="80"/>
                            <eventName eventName="PAPI_L2_ICR"/>
                            <eventDescription eventDescription="Level 2 instruction cache reads"/>
                        </event>
                        <event>
                            <eventId eventId="81"/>
                            <eventName eventName="PAPI_L3_ICR"/>
                            <eventDescription eventDescription="Level 3 instruction cache reads"/>
                        </event>
                        <event>
                            <eventId eventId="89"/>
                            <eventName eventName="PAPI_L2_TCA"/>
                            <eventDescription eventDescription="Level 2 total cache accesses"/>
                        </event>
                        <event>
                            <eventId eventId="90"/>
                            <eventName eventName="PAPI_L3_TCA"/>
                            <eventDescription eventDescription="Level 3 total cache accesses"/>
                        </event>
                        <event>
                            <eventId eventId="92"/>
                            <eventName eventName="PAPI_L2_TCR"/>
                            <eventDescription eventDescription="Level 2 total cache reads"/>
                        </event>
                        <event>
                            <eventId eventId="93"/>
                            <eventName eventName="PAPI_L3_TCR"/>
                            <eventDescription eventDescription="Level 3 total cache reads"/>
                        </event>
                        <event>
                            <eventId eventId="95"/>
                            <eventName eventName="PAPI_L2_TCW"/>
                            <eventDescription eventDescription="Level 2 total cache writes"/>
                        </event>
                        <event>
                            <eventId eventId="96"/>
                            <eventName eventName="PAPI_L3_TCW"/>
                            <eventDescription eventDescription="Level 3 total cache writes"/>
                        </event>
                        <event>
                            <eventId eventId="99"/>
                            <eventName eventName="PAPI_FDV_INS"/>
                            <eventDescription eventDescription="Floating point divide instructions"/>
                        </event>
                        <event>
                            <eventId eventId="102"/>
                            <eventName eventName="PAPI_FP_OPS"/>
                            <eventDescription eventDescription="Floating point operations"/>
                        </event>
                        <event>
                            <eventId eventId="103"/>
                            <eventName eventName="PAPI_SP_OPS"/>
                            <eventDescription eventDescription="Floating point operations; optimized to count scaled single precision vector operations"/>
                        </event>
                        <event>
                            <eventId eventId="104"/>
                            <eventName eventName="PAPI_DP_OPS"/>
                            <eventDescription eventDescription="Floating point operations; optimized to count scaled double precision vector operations"/>
                        </event>
                        <event>
                            <eventId eventId="105"/>
                            <eventName eventName="PAPI_VEC_SP"/>
                            <eventDescription eventDescription="Single precision vector/SIMD instructions"/>
                        </event>
                        <event>
                            <eventId eventId="106"/>
                            <eventName eventName="PAPI_VEC_DP"/>
                            <eventDescription eventDescription="Double precision vector/SIMD instructions"/>
                        </event>
                        <event>
                            <eventId eventId="107"/>
                            <eventName eventName="PAPI_REF_CYC"/>
                            <eventDescription eventDescription="Reference clock cycles"/>
                        </event>
                    </eventSet>
                </PAPIComponent>
            </peType>
        </papifyConfigPE>
    </papifyConfigs>
</scenario>
