INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:29:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 buffer7/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.464ns (23.601%)  route 4.739ns (76.399%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1791, unset)         0.508     0.508    buffer7/clk
                         FDRE                                         r  buffer7/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer7/outs_reg[1]/Q
                         net (fo=15, unplaced)        0.554     1.288    buffer7/Q[1]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.407 r  buffer7/result0_carry_i_2/O
                         net (fo=1, unplaced)         0.459     1.866    cmpi0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.111 f  cmpi0/result0_carry/CO[3]
                         net (fo=27, unplaced)        0.655     2.766    fork13/control/generateBlocks[1].regblock/CO[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     2.809 f  fork13/control/generateBlocks[1].regblock/fullReg_i_5__2/O
                         net (fo=5, unplaced)         0.272     3.081    control_merge0/tehb/control/fullReg_reg_6
                         LUT6 (Prop_lut6_I5_O)        0.043     3.124 f  control_merge0/tehb/control/fullReg_i_2__5/O
                         net (fo=10, unplaced)        0.287     3.411    control_merge0/fork_valid/generateBlocks[0].regblock/outputValid_reg_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.454 r  control_merge0/fork_valid/generateBlocks[0].regblock/p_loadEn_INST_0_i_3/O
                         net (fo=6, unplaced)         0.409     3.863    control_merge1/tehb/control/transmitValue_reg_12
                         LUT6 (Prop_lut6_I2_O)        0.043     3.906 f  control_merge1/tehb/control/p_loadEn_INST_0_i_1/O
                         net (fo=23, unplaced)        0.307     4.213    control_merge1/tehb/control/fullReg_reg_7
                         LUT2 (Prop_lut2_I0_O)        0.047     4.260 f  control_merge1/tehb/control/Memory[0][4]_i_2__1/O
                         net (fo=5, unplaced)         0.272     4.532    control_merge1/tehb/control/transmitValue_reg_6
                         LUT2 (Prop_lut2_I0_O)        0.043     4.575 r  control_merge1/tehb/control/stq_addr_valid_5_q_i_3/O
                         net (fo=35, unplaced)        0.317     4.892    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/buffer9_outs_valid
                         LUT3 (Prop_lut3_I2_O)        0.043     4.935 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_i_3/O
                         net (fo=1, unplaced)         0.459     5.394    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.639 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.646    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.696 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.696    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     5.850 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1/O[3]
                         net (fo=2, unplaced)         0.467     6.317    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1_n_4
                         LUT5 (Prop_lut5_I4_O)        0.120     6.437 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/stq_addr_5_q[4]_i_1__0/O
                         net (fo=5, unplaced)         0.274     6.711    lsq3/handshake_lsq_lsq3_core/stq_addr_wen_5
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=1791, unset)         0.483    14.183    lsq3/handshake_lsq_lsq3_core/clk
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[0]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    13.955    lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  7.244    




