{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712512846173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712512846173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  7 20:00:46 2024 " "Processing started: Sun Apr  7 20:00:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712512846173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512846173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAR_test -c SAR_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAR_test -c SAR_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512846173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712512846834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712512846834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit-beh " "Found design unit 1: register_8bit-beh" {  } { { "register_8bit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/register_8bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512854212 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/register_8bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512854212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512854212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisp7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisp7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdisp7seg-rtl " "Found design unit 1: hexdisp7seg-rtl" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/hexdisp7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512854233 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdisp7seg " "Found entity 1: hexdisp7seg" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/hexdisp7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512854233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512854233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sar_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_test-test " "Found design unit 1: SAR_test-test" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512854239 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_test " "Found entity 1: SAR_test" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512854239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512854239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sar_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_ADC-beh " "Found design unit 1: SAR_ADC-beh" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512854251 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_ADC " "Found entity 1: SAR_ADC" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_ADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512854251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512854251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mypackage " "Found design unit 1: mypackage" {  } { { "mypackage.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/mypackage.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712512854252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512854252 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sar_to_dac SAR_test.vhd(120) " "VHDL error at SAR_test.vhd(120): object \"sar_to_dac\" is used but not declared" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test_2/SAR_test.vhd" 120 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1712512854265 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712512854556 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr  7 20:00:54 2024 " "Processing ended: Sun Apr  7 20:00:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712512854556 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712512854556 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712512854556 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512854556 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712512856391 ""}
