Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb  3 12:38:56 2020
| Host         : DESKTOP-5FBN0UR running 64-bit major release  (build 9200)
| Command      : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
| Design       : gcd
| Device       : xc7vx690tffg1157-3
| Speed File   : -3
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 24
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 6          |
| TIMING-20 | Warning  | Non-clocked latch             | 18         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on done relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on out[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on out[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on out[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on out[3] relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cntrlPath/incr_dec_reg cannot be properly analyzed as its control pin cntrlPath/incr_dec_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch cntrlPath/lShift_reg cannot be properly analyzed as its control pin cntrlPath/lShift_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch cntrlPath/ld_Xr_aftr_subs_reg cannot be properly analyzed as its control pin cntrlPath/ld_Xr_aftr_subs_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch cntrlPath/ld_Xr_reg cannot be properly analyzed as its control pin cntrlPath/ld_Xr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch cntrlPath/ld_Yr_aftr_subs_reg cannot be properly analyzed as its control pin cntrlPath/ld_Yr_aftr_subs_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch cntrlPath/ld_Yr_reg cannot be properly analyzed as its control pin cntrlPath/ld_Yr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch cntrlPath/ld_in1_in2_reg cannot be properly analyzed as its control pin cntrlPath/ld_in1_in2_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch cntrlPath/update_Counter_reg cannot be properly analyzed as its control pin cntrlPath/update_Counter_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch cntrlPath/update_Xr_reg cannot be properly analyzed as its control pin cntrlPath/update_Xr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch cntrlPath/update_Yr_reg cannot be properly analyzed as its control pin cntrlPath/update_Yr_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch int_mux/out1_reg[0] cannot be properly analyzed as its control pin int_mux/out1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch int_mux/out1_reg[1] cannot be properly analyzed as its control pin int_mux/out1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch int_mux/out1_reg[2] cannot be properly analyzed as its control pin int_mux/out1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch int_mux/out1_reg[3] cannot be properly analyzed as its control pin int_mux/out1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch int_mux/out2_reg[0] cannot be properly analyzed as its control pin int_mux/out2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch int_mux/out2_reg[1] cannot be properly analyzed as its control pin int_mux/out2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch int_mux/out2_reg[2] cannot be properly analyzed as its control pin int_mux/out2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch int_mux/out2_reg[3] cannot be properly analyzed as its control pin int_mux/out2_reg[3]/G is not reached by a timing clock
Related violations: <none>


