/home/yzw/Desktop/riscv/openmips_add_j/openmips_min_spoc.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/openmips_min_spoc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module openmips_min_spoc

Top level modules:
	openmips_min_spoc

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/div.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/div.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module div

Top level modules:
	div

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/inst_rom.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/inst_rom.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module inst_rom

Top level modules:
	inst_rom

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/ctrl.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/ctrl.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ctrl

Top level modules:
	ctrl

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/openmips_min_spoc_tb.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/openmips_min_spoc_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module openmips_min_spoc_tb

Top level modules:
	openmips_min_spoc_tb

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/mem_wb.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/mem_wb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mem_wb

Top level modules:
	mem_wb

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/pc_reg.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/pc_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pc_reg

Top level modules:
	pc_reg

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/id_ex.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/id_ex.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module id_ex

Top level modules:
	id_ex

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/openmips.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/openmips.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module openmips

Top level modules:
	openmips

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/ex_mem.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/ex_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ex_mem

Top level modules:
	ex_mem

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/if_id.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/if_id.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module if_id

Top level modules:
	if_id

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/id.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/id.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module id

Top level modules:
	id

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/ex.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/ex.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ex

Top level modules:
	ex

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/defines.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/defines.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/regfile.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/regfile.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module regfile

Top level modules:
	regfile

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/mem.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mem

Top level modules:
	mem

} {} {}} /home/yzw/Desktop/riscv/openmips_add_j/hilo_reg.v {1 {vlog -work work -stats=none /home/yzw/Desktop/riscv/openmips_add_j/hilo_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hilo_reg

Top level modules:
	hilo_reg

} {} {}}
