
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.077273                       # Number of seconds simulated
sim_ticks                                 77273377500                       # Number of ticks simulated
final_tick                                77273377500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  43073                       # Simulator instruction rate (inst/s)
host_op_rate                                    49939                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16782754                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679408                       # Number of bytes of host memory used
host_seconds                                  4604.33                       # Real time elapsed on the host
sim_insts                                   198322379                       # Number of instructions simulated
sim_ops                                     229933772                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1143872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2453888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      3609280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7207040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1143872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1143872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2905280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2905280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            17873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            38342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        56395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              112610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         45395                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45395                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           14802925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           31755930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      46707936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93266792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      14802925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14802925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37597425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37597425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37597425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          14802925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          31755930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     46707936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            130864216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      112611                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45395                       # Number of write requests accepted
system.mem_ctrls.readBursts                    112611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45395                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7094464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  112640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2903296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7207104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2905280                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1760                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3046                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   77273365500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                112611                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45395                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.039941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.594281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.666050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18667     43.15%     43.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11992     27.72%     70.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4517     10.44%     81.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2277      5.26%     86.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1383      3.20%     89.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          898      2.08%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          583      1.35%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          447      1.03%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2500      5.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43264                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.741996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.433346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.486545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2654     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2655                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.086252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.033113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.387756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1477     55.63%     55.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      1.09%     56.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              828     31.19%     87.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              188      7.08%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               78      2.94%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      1.02%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.60%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.23%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2655                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4602898884                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6681355134                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  554255000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     41523.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60273.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        91.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    82739                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30200                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     489053.36                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                157337040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 83611440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               418489680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              129471660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4998252480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2620119570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            254292960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12055428180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7158074880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7090163880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            34967463900                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            452.516313                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          70860440161                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    473597985                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2124304000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  25782186000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  18640814268                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3815035354                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  26437439893                       # Time in different power states
system.mem_ctrls_1.actEnergy                151646460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 80575440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               372979320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              107328420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4759157520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2602573830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            250308960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11217467760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      6915237120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       7656037080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            34114869000                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            441.482825                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          70910708080                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    468104231                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2022762000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  28302522750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  18008433919                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3871611939                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  24599942661                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                42062168                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23857178                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1467424                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             21571287                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                18601628                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.233279                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6529592                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             186919                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2185282                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2140105                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            45177                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        92297                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        154546756                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5676649                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      241318909                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    42062168                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           27271325                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     144871848                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2956258                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 7584                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           262                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        13809                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  81453429                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 55780                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          152048281                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.835669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.091497                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18038665     11.86%     11.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 51002729     33.54%     45.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 20913063     13.75%     59.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 62093824     40.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            152048281                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.272165                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.561462                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12400103                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              22124354                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 108640572                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7434897                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1448355                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             17895943                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 30333                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              263732778                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               5725139                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1448355                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 20419126                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11243083                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         316608                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 107755720                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              10865389                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              257897003                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               2774166                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               3092054                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2645692                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 216094                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2209689                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           343386041                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1218203694                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        341017666                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305760756                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 37625284                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9257                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6263                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15549115                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             29341797                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23671307                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1206935                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5759313                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  255035938                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12019                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 241862028                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1858183                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        25114184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     76364097                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            504                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     152048281                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.590692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.029389                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            30070964     19.78%     19.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            32606365     21.44%     41.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            60449740     39.76%     80.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27329049     17.97%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1591779      1.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 384      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       152048281                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                39094256     75.62%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1187      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8057709     15.59%     91.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4546687      8.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               12      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             188152571     77.79%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1836641      0.76%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29250922     12.09%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22618912      9.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              241862028                       # Type of FU issued
system.cpu.iq.rate                           1.564976                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    51699851                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.213758                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          689330327                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         280173519                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    238071938                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  44                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              293561841                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           707255                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3730597                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3643                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11445                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1870025                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1102860                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         66160                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1448355                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2922985                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                271515                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           255047972                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              29341797                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             23671307                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6268                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  21163                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                234737                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11445                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         858142                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       655671                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1513813                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             239891662                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28523659                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1970366                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            15                       # number of nop insts executed
system.cpu.iew.exec_refs                     50846942                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 35693023                       # Number of branches executed
system.cpu.iew.exec_stores                   22323283                       # Number of stores executed
system.cpu.iew.exec_rate                     1.552227                       # Inst execution rate
system.cpu.iew.wb_sent                      238201637                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     238071954                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 155721270                       # num instructions producing a value
system.cpu.iew.wb_consumers                 362568651                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.540453                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.429495                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        22415065                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1437657                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    148526673                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.548098                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.835510                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     46408922     31.25%     31.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     49969705     33.64%     64.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24501559     16.50%     81.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9447911      6.36%     87.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6377982      4.29%     92.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3560638      2.40%     94.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2657968      1.79%     96.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1461614      0.98%     97.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4140374      2.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    148526673                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322379                       # Number of instructions committed
system.cpu.commit.committedOps              229933772                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412482                       # Number of memory references committed
system.cpu.commit.loads                      25611200                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34643071                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035372                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279493                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897324     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611200     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801266      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933772                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4140374                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    396734174                       # The number of ROB reads
system.cpu.rob.rob_writes                   508224954                       # The number of ROB writes
system.cpu.timesIdled                           28850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2498475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322379                       # Number of Instructions Simulated
system.cpu.committedOps                     229933772                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.779270                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.779270                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.283252                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.283252                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                297308917                       # number of integer regfile reads
system.cpu.int_regfile_writes               170165224                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 819244601                       # number of cc regfile reads
system.cpu.cc_regfile_writes                141155436                       # number of cc regfile writes
system.cpu.misc_regfile_reads                48473604                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  22757                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            687711                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.280208                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46108845                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            688735                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.947149                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.280208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          95694661                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         95694661                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25391236                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25391236                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20705777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20705777                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         6055                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6055                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46097013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46097013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46097013                       # number of overall hits
system.cpu.dcache.overall_hits::total        46097013                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       687579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        687579                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       706530                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       706530                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           97                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1394109                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1394109                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1394109                       # number of overall misses
system.cpu.dcache.overall_misses::total       1394109                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10051838000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10051838000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7912145494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7912145494                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       961000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       961000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  17963983494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17963983494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  17963983494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17963983494                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26078815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26078815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     47491122                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47491122                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     47491122                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47491122                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.026365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026365                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032996                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.015767                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015767                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029355                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029355                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029355                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029355                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14619.175397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14619.175397                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11198.598069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11198.598069                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  9907.216495                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9907.216495                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12885.637704                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12885.637704                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12885.637704                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12885.637704                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5708                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       621874                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               439                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           56252                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.002278                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.055145                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       687711                       # number of writebacks
system.cpu.dcache.writebacks::total            687711                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       185436                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       185436                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       519927                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       519927                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           97                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       705363                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       705363                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       705363                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       705363                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       502143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       502143                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186603                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186603                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       688746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       688746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       688746                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       688746                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6845061000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6845061000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2566325680                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2566325680                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9411386680                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9411386680                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9411386680                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9411386680                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.019255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014503                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014503                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014503                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014503                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13631.696549                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13631.696549                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13752.863995                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13752.863995                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13664.524629                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13664.524629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13664.524629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13664.524629                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            286343                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.955279                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            81155042                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            286599                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            283.165824                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.955279                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         163193268                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        163193268                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     81155042                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        81155042                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      81155042                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         81155042                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     81155042                       # number of overall hits
system.cpu.icache.overall_hits::total        81155042                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       298287                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        298287                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       298287                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         298287                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       298287                       # number of overall misses
system.cpu.icache.overall_misses::total        298287                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4247937187                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4247937187                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4247937187                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4247937187                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4247937187                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4247937187                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     81453329                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     81453329                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     81453329                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     81453329                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     81453329                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     81453329                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003662                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003662                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003662                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003662                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003662                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14241.107346                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14241.107346                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14241.107346                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14241.107346                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14241.107346                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14241.107346                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       348449                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             14084                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.740770                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       286343                       # number of writebacks
system.cpu.icache.writebacks::total            286343                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        11675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11675                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        11675                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11675                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        11675                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11675                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       286612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       286612                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       286612                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       286612                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       286612                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       286612                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3844459223                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3844459223                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3844459223                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3844459223                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3844459223                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3844459223                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003519                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003519                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003519                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003519                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13413.462182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13413.462182                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13413.462182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13413.462182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13413.462182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13413.462182                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1428615                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1430866                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 1986                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                173510                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    102198                       # number of replacements
system.l2.tags.tagsinuse                  3952.910635                       # Cycle average of tags in use
system.l2.tags.total_refs                          15                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    106237                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.000141                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2511000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3666.124797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   286.785838                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.895050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.070016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.965066                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           169                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3870                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.041260                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.944824                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16579418                       # Number of tag accesses
system.l2.tags.data_accesses                 16579418                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       536688                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           536688                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       432229                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           432229                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             172934                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172934                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          268722                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             268722                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         474765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            474765                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                268722                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                647699                       # number of demand (read+write) hits
system.l2.demand_hits::total                   916421                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               268722                       # number of overall hits
system.l2.overall_hits::cpu.data               647699                       # number of overall hits
system.l2.overall_hits::total                  916421                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            13665                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13665                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         17879                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17879                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        27371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27371                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               17879                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               41036                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58915                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              17879                       # number of overall misses
system.l2.overall_misses::cpu.data              41036                       # number of overall misses
system.l2.overall_misses::total                 58915                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1135572500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1135572500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1789405000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1789405000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   2984773500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2984773500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1789405000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4120346000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5909751000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1789405000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4120346000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5909751000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       536688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       536688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       432229                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       432229                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       286601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         286601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       502136                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        502136                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            286601                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            688735                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               975336                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           286601                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           688735                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              975336                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.073232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.073232                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.062383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.062383                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.054509                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054509                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.062383                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.059582                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060405                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.062383                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.059582                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060405                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83100.804976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83100.804976                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 100084.176967                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100084.176967                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 109048.755983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109048.755983                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 100084.176967                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 100408.080710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100309.785284                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 100084.176967                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 100408.080710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100309.785284                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11357                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                45395                       # number of writebacks
system.l2.writebacks::total                     45395                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          2204                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2204                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          491                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          491                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             2695                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2699                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            2695                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2699                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       241534                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         241534                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        11461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11461                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        17875                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17875                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        26880                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        26880                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          17875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          38341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             56216                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         17875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         38341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       241534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           297750                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5081877644                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5081877644                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       172000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       172000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    987174000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    987174000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1681908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1681908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2793431500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2793431500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1681908000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3780605500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5462513500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1681908000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3780605500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5081877644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10544391144                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.061420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.062369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.062369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.053531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053531                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.062369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.055669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057638                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.062369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.055669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.305279                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 21040.009456                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 21040.009456                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15636.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15636.363636                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 86133.321700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86133.321700                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 94092.755245                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94092.755245                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103922.302827                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103922.302827                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 94092.755245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 98604.770350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97170.085029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 94092.755245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 98604.770350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 21040.009456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 35413.572272                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        214820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       107320                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             101148                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45395                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56803                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11462                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11462                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         101149                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       327430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 327430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10112320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10112320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            112622                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112622    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              112622                       # Request fanout histogram
system.membus.reqLayer0.occupancy           443367638                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          592366033                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1949412                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       974072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5161                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         185140                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       185140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  77273377500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            788746                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       582083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       437366                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           56803                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           263186                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186599                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        286612                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       502136                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       859554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2065204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2924758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     36668288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88092608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              124760896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          365396                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2906048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1340742                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.141951                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.348999                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1150423     85.80%     85.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190319     14.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1340742                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1948760003                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         429999331                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1033148918                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
