
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: SKY-20180728DOH

Implementation : rev_1

# Written on Sun Oct 27 16:53:11 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start             Requested     Requested     Clock        Clock                     Clock
Level     Clock             Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------
0 -       SR_640_16|clk     406.7 MHz     2.459         inferred     Autoconstr_clkgroup_0     42   
====================================================================================================


Clock Load Summary
******************

                  Clock     Source        Clock Pin                               Non-clock Pin     Non-clock Pin
Clock             Load      Pin           Seq Example                             Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------
SR_640_16|clk     42        clk(port)     u_RAM_based_shift_reg.mem[15:0].CLK     -                 -            
=================================================================================================================
