#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000204674db6f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020467280cc0 .scope function.vec4.u32, "bit_reverse" "bit_reverse" 3 97, 3 97 0, S_00000204674db6f0;
 .timescale 0 0;
; Variable bit_reverse is vec4 return value of scope S_0000020467280cc0
v00000204674b2120_0 .var/i "j", 31 0;
v00000204674b1180_0 .var/i "val", 31 0;
v00000204674b2260_0 .var/i "width", 31 0;
TD_$unit.bit_reverse ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to bit_reverse (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204674b2120_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000204674b2120_0;
    %load/vec4 v00000204674b2260_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load bit_reverse (draw_signal_vec4)
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v00000204674b1180_0;
    %pushi/vec4 1, 0, 32;
    %and;
    %or;
    %ret/vec4 0, 0, 32;  Assign to bit_reverse (store_vec4_to_lval)
    %load/vec4 v00000204674b1180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000204674b1180_0, 0, 32;
    %load/vec4 v00000204674b2120_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204674b2120_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000204674db880 .scope module, "FFT_Testbench" "FFT_Testbench" 4 8;
 .timescale 0 0;
P_00000204674480b0 .param/l "N" 0 4 10, +C4<00000000000000000000000000010000>;
P_00000204674480e8 .param/l "W" 0 4 11, +C4<00000000000000000000000000010000>;
P_0000020467448120 .param/l "fraction" 0 4 12, +C4<00000000000000000000000000001000>;
L_000002046761eab0 .functor BUFZ 16, L_00000204676218a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f8b0 .functor BUFZ 16, L_0000020467621d00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761ece0 .functor BUFZ 16, L_0000020467621750, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620330 .functor BUFZ 16, L_0000020467621910, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761eb20 .functor BUFZ 16, L_0000020467621980, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620020 .functor BUFZ 16, L_00000204676219f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f530 .functor BUFZ 16, L_0000020467621f30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620480 .functor BUFZ 16, L_0000020467622010, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620090 .functor BUFZ 16, L_0000020467620db0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620100 .functor BUFZ 16, L_0000020467622080, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f610 .functor BUFZ 16, L_0000020467622160, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761ec00 .functor BUFZ 16, L_00000204676211a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761eff0 .functor BUFZ 16, L_0000020467620f70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f060 .functor BUFZ 16, L_00000204676208e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761ee30 .functor BUFZ 16, L_00000204676209c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761ff40 .functor BUFZ 16, L_0000020467620cd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761eea0 .functor BUFZ 16, L_0000020467621ad0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761ec70 .functor BUFZ 16, L_00000204676216e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620170 .functor BUFZ 16, L_0000020467621d70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f4c0 .functor BUFZ 16, L_0000020467620bf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f1b0 .functor BUFZ 16, L_00000204676210c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f7d0 .functor BUFZ 16, L_0000020467621de0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761ef80 .functor BUFZ 16, L_0000020467621fa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f680 .functor BUFZ 16, L_0000020467620b80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000204676204f0 .functor BUFZ 16, L_0000020467620f00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f990 .functor BUFZ 16, L_00000204676220f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f0d0 .functor BUFZ 16, L_00000204676205d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f6f0 .functor BUFZ 16, L_0000020467620720, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761ffb0 .functor BUFZ 16, L_0000020467620870, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f140 .functor BUFZ 16, L_0000020467620950, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f300 .functor BUFZ 16, L_0000020467620b10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046761f220 .functor BUFZ 16, L_0000020467620d40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000020467594570 .array "X_im", 15 0;
v0000020467594570_0 .net/s v0000020467594570 0, 15 0, L_000002046761eea0; 1 drivers
v0000020467594570_1 .net/s v0000020467594570 1, 15 0, L_000002046761ec70; 1 drivers
v0000020467594570_2 .net/s v0000020467594570 2, 15 0, L_0000020467620170; 1 drivers
v0000020467594570_3 .net/s v0000020467594570 3, 15 0, L_000002046761f4c0; 1 drivers
v0000020467594570_4 .net/s v0000020467594570 4, 15 0, L_000002046761f1b0; 1 drivers
v0000020467594570_5 .net/s v0000020467594570 5, 15 0, L_000002046761f7d0; 1 drivers
v0000020467594570_6 .net/s v0000020467594570 6, 15 0, L_000002046761ef80; 1 drivers
v0000020467594570_7 .net/s v0000020467594570 7, 15 0, L_000002046761f680; 1 drivers
v0000020467594570_8 .net/s v0000020467594570 8, 15 0, L_00000204676204f0; 1 drivers
v0000020467594570_9 .net/s v0000020467594570 9, 15 0, L_000002046761f990; 1 drivers
v0000020467594570_10 .net/s v0000020467594570 10, 15 0, L_000002046761f0d0; 1 drivers
v0000020467594570_11 .net/s v0000020467594570 11, 15 0, L_000002046761f6f0; 1 drivers
v0000020467594570_12 .net/s v0000020467594570 12, 15 0, L_000002046761ffb0; 1 drivers
v0000020467594570_13 .net/s v0000020467594570 13, 15 0, L_000002046761f140; 1 drivers
v0000020467594570_14 .net/s v0000020467594570 14, 15 0, L_000002046761f300; 1 drivers
v0000020467594570_15 .net/s v0000020467594570 15, 15 0, L_000002046761f220; 1 drivers
v0000020467594610 .array "X_real", 15 0;
v0000020467594610_0 .net/s v0000020467594610 0, 15 0, L_000002046761eab0; 1 drivers
v0000020467594610_1 .net/s v0000020467594610 1, 15 0, L_000002046761f8b0; 1 drivers
v0000020467594610_2 .net/s v0000020467594610 2, 15 0, L_000002046761ece0; 1 drivers
v0000020467594610_3 .net/s v0000020467594610 3, 15 0, L_0000020467620330; 1 drivers
v0000020467594610_4 .net/s v0000020467594610 4, 15 0, L_000002046761eb20; 1 drivers
v0000020467594610_5 .net/s v0000020467594610 5, 15 0, L_0000020467620020; 1 drivers
v0000020467594610_6 .net/s v0000020467594610 6, 15 0, L_000002046761f530; 1 drivers
v0000020467594610_7 .net/s v0000020467594610 7, 15 0, L_0000020467620480; 1 drivers
v0000020467594610_8 .net/s v0000020467594610 8, 15 0, L_0000020467620090; 1 drivers
v0000020467594610_9 .net/s v0000020467594610 9, 15 0, L_0000020467620100; 1 drivers
v0000020467594610_10 .net/s v0000020467594610 10, 15 0, L_000002046761f610; 1 drivers
v0000020467594610_11 .net/s v0000020467594610 11, 15 0, L_000002046761ec00; 1 drivers
v0000020467594610_12 .net/s v0000020467594610 12, 15 0, L_000002046761eff0; 1 drivers
v0000020467594610_13 .net/s v0000020467594610 13, 15 0, L_000002046761f060; 1 drivers
v0000020467594610_14 .net/s v0000020467594610 14, 15 0, L_000002046761ee30; 1 drivers
v0000020467594610_15 .net/s v0000020467594610 15, 15 0, L_000002046761ff40; 1 drivers
v0000020467594750_0 .var "clk", 0 0;
v0000020467594d90_0 .var/i "i", 31 0;
v0000020467594f70_0 .var/i "input_file", 31 0;
v00000204675950b0_0 .var/str "str_value";
v0000020467594ed0_0 .var/real "temp", 0 0;
v0000020467595010 .array/s "x_im", 15 0, 15 0;
v0000020467595150 .array/s "x_real", 15 0, 15 0;
S_0000020467280e50 .scope module, "dut" "fft" 4 37, 3 1 0, S_00000204674db880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 256 "x_real";
    .port_info 2 /INPUT 256 "x_im";
    .port_info 3 /OUTPUT 256 "X_real";
    .port_info 4 /OUTPUT 256 "X_im";
P_00000204674dba10 .param/l "N" 0 3 2, +C4<00000000000000000000000000010000>;
P_00000204674dba48 .param/l "STAGES" 0 3 4, +C4<00000000000000000000000000000100>;
P_00000204674dba80 .param/l "TW" 1 3 23, +C4<00000000000000000000000000001000>;
P_00000204674dbab8 .param/l "W" 0 3 3, +C4<00000000000000000000000000010000>;
L_00000204675c7b58 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675965f0 .array "W_LUT", 7 0;
v00000204675965f0_0 .net/s v00000204675965f0 0, 31 0, L_00000204675c7b58; 1 drivers
L_00000204675c7ba0 .functor BUFT 1, C4<00000000111011001111111110011110>, C4<0>, C4<0>, C4<0>;
v00000204675965f0_1 .net/s v00000204675965f0 1, 31 0, L_00000204675c7ba0; 1 drivers
L_00000204675c7be8 .functor BUFT 1, C4<00000000101101011111111101001011>, C4<0>, C4<0>, C4<0>;
v00000204675965f0_2 .net/s v00000204675965f0 2, 31 0, L_00000204675c7be8; 1 drivers
L_00000204675c7c30 .functor BUFT 1, C4<00000000011000101111111100010100>, C4<0>, C4<0>, C4<0>;
v00000204675965f0_3 .net/s v00000204675965f0 3, 31 0, L_00000204675c7c30; 1 drivers
L_00000204675c7c78 .functor BUFT 1, C4<00000000000000001111111100000000>, C4<0>, C4<0>, C4<0>;
v00000204675965f0_4 .net/s v00000204675965f0 4, 31 0, L_00000204675c7c78; 1 drivers
L_00000204675c7cc0 .functor BUFT 1, C4<11111111100111101111111100010100>, C4<0>, C4<0>, C4<0>;
v00000204675965f0_5 .net/s v00000204675965f0 5, 31 0, L_00000204675c7cc0; 1 drivers
L_00000204675c7d08 .functor BUFT 1, C4<11111111010010111111111101001011>, C4<0>, C4<0>, C4<0>;
v00000204675965f0_6 .net/s v00000204675965f0 6, 31 0, L_00000204675c7d08; 1 drivers
L_00000204675c7d50 .functor BUFT 1, C4<11111111000101001111111110011110>, C4<0>, C4<0>, C4<0>;
v00000204675965f0_7 .net/s v00000204675965f0 7, 31 0, L_00000204675c7d50; 1 drivers
v0000020467594430 .array "X_im", 15 0;
v0000020467594430_0 .net/s v0000020467594430 0, 15 0, L_0000020467621ad0; 1 drivers
v0000020467594430_1 .net/s v0000020467594430 1, 15 0, L_00000204676216e0; 1 drivers
v0000020467594430_2 .net/s v0000020467594430 2, 15 0, L_0000020467621d70; 1 drivers
v0000020467594430_3 .net/s v0000020467594430 3, 15 0, L_0000020467620bf0; 1 drivers
v0000020467594430_4 .net/s v0000020467594430 4, 15 0, L_00000204676210c0; 1 drivers
v0000020467594430_5 .net/s v0000020467594430 5, 15 0, L_0000020467621de0; 1 drivers
v0000020467594430_6 .net/s v0000020467594430 6, 15 0, L_0000020467621fa0; 1 drivers
v0000020467594430_7 .net/s v0000020467594430 7, 15 0, L_0000020467620b80; 1 drivers
v0000020467594430_8 .net/s v0000020467594430 8, 15 0, L_0000020467620f00; 1 drivers
v0000020467594430_9 .net/s v0000020467594430 9, 15 0, L_00000204676220f0; 1 drivers
v0000020467594430_10 .net/s v0000020467594430 10, 15 0, L_00000204676205d0; 1 drivers
v0000020467594430_11 .net/s v0000020467594430 11, 15 0, L_0000020467620720; 1 drivers
v0000020467594430_12 .net/s v0000020467594430 12, 15 0, L_0000020467620870; 1 drivers
v0000020467594430_13 .net/s v0000020467594430 13, 15 0, L_0000020467620950; 1 drivers
v0000020467594430_14 .net/s v0000020467594430 14, 15 0, L_0000020467620b10; 1 drivers
v0000020467594430_15 .net/s v0000020467594430 15, 15 0, L_0000020467620d40; 1 drivers
v0000020467594cf0 .array "X_real", 15 0;
v0000020467594cf0_0 .net/s v0000020467594cf0 0, 15 0, L_00000204676218a0; 1 drivers
v0000020467594cf0_1 .net/s v0000020467594cf0 1, 15 0, L_0000020467621d00; 1 drivers
v0000020467594cf0_2 .net/s v0000020467594cf0 2, 15 0, L_0000020467621750; 1 drivers
v0000020467594cf0_3 .net/s v0000020467594cf0 3, 15 0, L_0000020467621910; 1 drivers
v0000020467594cf0_4 .net/s v0000020467594cf0 4, 15 0, L_0000020467621980; 1 drivers
v0000020467594cf0_5 .net/s v0000020467594cf0 5, 15 0, L_00000204676219f0; 1 drivers
v0000020467594cf0_6 .net/s v0000020467594cf0 6, 15 0, L_0000020467621f30; 1 drivers
v0000020467594cf0_7 .net/s v0000020467594cf0 7, 15 0, L_0000020467622010; 1 drivers
v0000020467594cf0_8 .net/s v0000020467594cf0 8, 15 0, L_0000020467620db0; 1 drivers
v0000020467594cf0_9 .net/s v0000020467594cf0 9, 15 0, L_0000020467622080; 1 drivers
v0000020467594cf0_10 .net/s v0000020467594cf0 10, 15 0, L_0000020467622160; 1 drivers
v0000020467594cf0_11 .net/s v0000020467594cf0 11, 15 0, L_00000204676211a0; 1 drivers
v0000020467594cf0_12 .net/s v0000020467594cf0 12, 15 0, L_0000020467620f70; 1 drivers
v0000020467594cf0_13 .net/s v0000020467594cf0 13, 15 0, L_00000204676208e0; 1 drivers
v0000020467594cf0_14 .net/s v0000020467594cf0 14, 15 0, L_00000204676209c0; 1 drivers
v0000020467594cf0_15 .net/s v0000020467594cf0 15, 15 0, L_0000020467620cd0; 1 drivers
v0000020467595a10_0 .net "clk", 0 0, v0000020467594750_0;  1 drivers
v0000020467596690 .array "stage_im", 79 0;
v0000020467596690_0 .net/s v0000020467596690 0, 15 0, L_000002046757c410; 1 drivers
v0000020467596690_1 .net/s v0000020467596690 1, 15 0, L_000002046757b290; 1 drivers
v0000020467596690_2 .net/s v0000020467596690 2, 15 0, L_000002046757b6f0; 1 drivers
v0000020467596690_3 .net/s v0000020467596690 3, 15 0, L_000002046757b990; 1 drivers
v0000020467596690_4 .net/s v0000020467596690 4, 15 0, L_000002046757b3e0; 1 drivers
v0000020467596690_5 .net/s v0000020467596690 5, 15 0, L_000002046757b8b0; 1 drivers
v0000020467596690_6 .net/s v0000020467596690 6, 15 0, L_000002046757b0d0; 1 drivers
v0000020467596690_7 .net/s v0000020467596690 7, 15 0, L_000002046757c800; 1 drivers
v0000020467596690_8 .net/s v0000020467596690 8, 15 0, L_000002046757af10; 1 drivers
v0000020467596690_9 .net/s v0000020467596690 9, 15 0, L_000002046757b370; 1 drivers
v0000020467596690_10 .net/s v0000020467596690 10, 15 0, L_000002046757ab90; 1 drivers
v0000020467596690_11 .net/s v0000020467596690 11, 15 0, L_000002046757bed0; 1 drivers
v0000020467596690_12 .net/s v0000020467596690 12, 15 0, L_000002046757bd80; 1 drivers
v0000020467596690_13 .net/s v0000020467596690 13, 15 0, L_000002046757ba70; 1 drivers
v0000020467596690_14 .net/s v0000020467596690 14, 15 0, L_000002046757b7d0; 1 drivers
v0000020467596690_15 .net/s v0000020467596690 15, 15 0, L_000002046757c640; 1 drivers
v0000020467596690_16 .net/s v0000020467596690 16, 15 0, v000002046752a910_0; 1 drivers
v0000020467596690_17 .net/s v0000020467596690 17, 15 0, v000002046752a5f0_0; 1 drivers
v0000020467596690_18 .net/s v0000020467596690 18, 15 0, v000002046753bc80_0; 1 drivers
v0000020467596690_19 .net/s v0000020467596690 19, 15 0, v000002046753bdc0_0; 1 drivers
v0000020467596690_20 .net/s v0000020467596690 20, 15 0, v000002046753a920_0; 1 drivers
v0000020467596690_21 .net/s v0000020467596690 21, 15 0, v00000204675398e0_0; 1 drivers
v0000020467596690_22 .net/s v0000020467596690 22, 15 0, v000002046753a060_0; 1 drivers
v0000020467596690_23 .net/s v0000020467596690 23, 15 0, v000002046753e610_0; 1 drivers
v0000020467596690_24 .net/s v0000020467596690 24, 15 0, v000002046753e4d0_0; 1 drivers
v0000020467596690_25 .net/s v0000020467596690 25, 15 0, v000002046753ca90_0; 1 drivers
v0000020467596690_26 .net/s v0000020467596690 26, 15 0, v000002046753ee30_0; 1 drivers
v0000020467596690_27 .net/s v0000020467596690 27, 15 0, v000002046753f6f0_0; 1 drivers
v0000020467596690_28 .net/s v0000020467596690 28, 15 0, v0000020467544240_0; 1 drivers
v0000020467596690_29 .net/s v0000020467596690 29, 15 0, v00000204675449c0_0; 1 drivers
v0000020467596690_30 .net/s v0000020467596690 30, 15 0, v00000204675462c0_0; 1 drivers
v0000020467596690_31 .net/s v0000020467596690 31, 15 0, v00000204675465e0_0; 1 drivers
v0000020467596690_32 .net/s v0000020467596690 32, 15 0, v00000204675528b0_0; 1 drivers
v0000020467596690_33 .net/s v0000020467596690 33, 15 0, v0000020467554430_0; 1 drivers
v0000020467596690_34 .net/s v0000020467596690 34, 15 0, v0000020467553990_0; 1 drivers
v0000020467596690_35 .net/s v0000020467596690 35, 15 0, v0000020467553b70_0; 1 drivers
v0000020467596690_36 .net/s v0000020467596690 36, 15 0, v0000020467559eb0_0; 1 drivers
v0000020467596690_37 .net/s v0000020467596690 37, 15 0, v000002046755d8d0_0; 1 drivers
v0000020467596690_38 .net/s v0000020467596690 38, 15 0, v000002046755a1d0_0; 1 drivers
v0000020467596690_39 .net/s v0000020467596690 39, 15 0, v000002046755d010_0; 1 drivers
v0000020467596690_40 .net/s v0000020467596690 40, 15 0, v000002046755d6f0_0; 1 drivers
v0000020467596690_41 .net/s v0000020467596690 41, 15 0, v00000204675577f0_0; 1 drivers
v0000020467596690_42 .net/s v0000020467596690 42, 15 0, v000002046755f1d0_0; 1 drivers
v0000020467596690_43 .net/s v0000020467596690 43, 15 0, v0000020467558c90_0; 1 drivers
v0000020467596690_44 .net/s v0000020467596690 44, 15 0, v00000204675678f0_0; 1 drivers
v0000020467596690_45 .net/s v0000020467596690 45, 15 0, v0000020467568390_0; 1 drivers
v0000020467596690_46 .net/s v0000020467596690 46, 15 0, v0000020467566d10_0; 1 drivers
v0000020467596690_47 .net/s v0000020467596690 47, 15 0, v0000020467568890_0; 1 drivers
v0000020467596690_48 .net/s v0000020467596690 48, 15 0, v00000204675684d0_0; 1 drivers
v0000020467596690_49 .net/s v0000020467596690 49, 15 0, v000002046756b1d0_0; 1 drivers
v0000020467596690_50 .net/s v0000020467596690 50, 15 0, v0000020467571e60_0; 1 drivers
v0000020467596690_51 .net/s v0000020467596690 51, 15 0, v0000020467572f40_0; 1 drivers
v0000020467596690_52 .net/s v0000020467596690 52, 15 0, v0000020467569470_0; 1 drivers
v0000020467596690_53 .net/s v0000020467596690 53, 15 0, v000002046756bc70_0; 1 drivers
v0000020467596690_54 .net/s v0000020467596690 54, 15 0, v0000020467572a40_0; 1 drivers
v0000020467596690_55 .net/s v0000020467596690 55, 15 0, v0000020467572fe0_0; 1 drivers
v0000020467596690_56 .net/s v0000020467596690 56, 15 0, v0000020467573440_0; 1 drivers
v0000020467596690_57 .net/s v0000020467596690 57, 15 0, v0000020467575f60_0; 1 drivers
v0000020467596690_58 .net/s v0000020467596690 58, 15 0, v00000204675781c0_0; 1 drivers
v0000020467596690_59 .net/s v0000020467596690 59, 15 0, v0000020467581b60_0; 1 drivers
v0000020467596690_60 .net/s v0000020467596690 60, 15 0, v0000020467573a80_0; 1 drivers
v0000020467596690_61 .net/s v0000020467596690 61, 15 0, v0000020467576d20_0; 1 drivers
v0000020467596690_62 .net/s v0000020467596690 62, 15 0, v00000204675783a0_0; 1 drivers
v0000020467596690_63 .net/s v0000020467596690 63, 15 0, v0000020467581ca0_0; 1 drivers
v0000020467596690_64 .net/s v0000020467596690 64, 15 0, v0000020467583aa0_0; 1 drivers
v0000020467596690_65 .net/s v0000020467596690 65, 15 0, v0000020467586840_0; 1 drivers
v0000020467596690_66 .net/s v0000020467596690 66, 15 0, v0000020467580bc0_0; 1 drivers
v0000020467596690_67 .net/s v0000020467596690 67, 15 0, v000002046758ec10_0; 1 drivers
v0000020467596690_68 .net/s v0000020467596690 68, 15 0, v0000020467591190_0; 1 drivers
v0000020467596690_69 .net/s v0000020467596690 69, 15 0, v0000020467591050_0; 1 drivers
v0000020467596690_70 .net/s v0000020467596690 70, 15 0, v0000020467593490_0; 1 drivers
v0000020467596690_71 .net/s v0000020467596690 71, 15 0, v0000020467594e30_0; 1 drivers
v0000020467596690_72 .net/s v0000020467596690 72, 15 0, v0000020467584b80_0; 1 drivers
v0000020467596690_73 .net/s v0000020467596690 73, 15 0, v00000204675810c0_0; 1 drivers
v0000020467596690_74 .net/s v0000020467596690 74, 15 0, v0000020467580440_0; 1 drivers
v0000020467596690_75 .net/s v0000020467596690 75, 15 0, v000002046758d6d0_0; 1 drivers
v0000020467596690_76 .net/s v0000020467596690 76, 15 0, v000002046758f250_0; 1 drivers
v0000020467596690_77 .net/s v0000020467596690 77, 15 0, v0000020467593990_0; 1 drivers
v0000020467596690_78 .net/s v0000020467596690 78, 15 0, v0000020467591c30_0; 1 drivers
v0000020467596690_79 .net/s v0000020467596690 79, 15 0, v00000204675955b0_0; 1 drivers
v00000204675944d0 .array "stage_real", 79 0;
v00000204675944d0_0 .net/s v00000204675944d0 0, 15 0, L_000002046757ace0; 1 drivers
v00000204675944d0_1 .net/s v00000204675944d0 1, 15 0, L_000002046757b1b0; 1 drivers
v00000204675944d0_2 .net/s v00000204675944d0 2, 15 0, L_000002046757ae30; 1 drivers
v00000204675944d0_3 .net/s v00000204675944d0 3, 15 0, L_000002046757b450; 1 drivers
v00000204675944d0_4 .net/s v00000204675944d0 4, 15 0, L_000002046757ad50; 1 drivers
v00000204675944d0_5 .net/s v00000204675944d0 5, 15 0, L_000002046757b300; 1 drivers
v00000204675944d0_6 .net/s v00000204675944d0 6, 15 0, L_000002046757aea0; 1 drivers
v00000204675944d0_7 .net/s v00000204675944d0 7, 15 0, L_000002046757c5d0; 1 drivers
v00000204675944d0_8 .net/s v00000204675944d0 8, 15 0, L_000002046757aab0; 1 drivers
v00000204675944d0_9 .net/s v00000204675944d0 9, 15 0, L_000002046757c020; 1 drivers
v00000204675944d0_10 .net/s v00000204675944d0 10, 15 0, L_000002046757b760; 1 drivers
v00000204675944d0_11 .net/s v00000204675944d0 11, 15 0, L_000002046757be60; 1 drivers
v00000204675944d0_12 .net/s v00000204675944d0 12, 15 0, L_000002046757ab20; 1 drivers
v00000204675944d0_13 .net/s v00000204675944d0 13, 15 0, L_000002046757bdf0; 1 drivers
v00000204675944d0_14 .net/s v00000204675944d0 14, 15 0, L_000002046757af80; 1 drivers
v00000204675944d0_15 .net/s v00000204675944d0 15, 15 0, L_000002046757c870; 1 drivers
v00000204675944d0_16 .net/s v00000204675944d0 16, 15 0, v0000020467529fb0_0; 1 drivers
v00000204675944d0_17 .net/s v00000204675944d0 17, 15 0, v000002046752aa50_0; 1 drivers
v00000204675944d0_18 .net/s v00000204675944d0 18, 15 0, v000002046753c0e0_0; 1 drivers
v00000204675944d0_19 .net/s v00000204675944d0 19, 15 0, v000002046753be60_0; 1 drivers
v00000204675944d0_20 .net/s v00000204675944d0 20, 15 0, v00000204675390c0_0; 1 drivers
v00000204675944d0_21 .net/s v00000204675944d0 21, 15 0, v0000020467539a20_0; 1 drivers
v00000204675944d0_22 .net/s v00000204675944d0 22, 15 0, v000002046753a7e0_0; 1 drivers
v00000204675944d0_23 .net/s v00000204675944d0 23, 15 0, v000002046753c6d0_0; 1 drivers
v00000204675944d0_24 .net/s v00000204675944d0 24, 15 0, v000002046753e430_0; 1 drivers
v00000204675944d0_25 .net/s v00000204675944d0 25, 15 0, v000002046753d2b0_0; 1 drivers
v00000204675944d0_26 .net/s v00000204675944d0 26, 15 0, v000002046753f650_0; 1 drivers
v00000204675944d0_27 .net/s v00000204675944d0 27, 15 0, v000002046753f830_0; 1 drivers
v00000204675944d0_28 .net/s v00000204675944d0 28, 15 0, v0000020467543520_0; 1 drivers
v00000204675944d0_29 .net/s v00000204675944d0 29, 15 0, v00000204675441a0_0; 1 drivers
v00000204675944d0_30 .net/s v00000204675944d0 30, 15 0, v0000020467546680_0; 1 drivers
v00000204675944d0_31 .net/s v00000204675944d0 31, 15 0, v0000020467545c80_0; 1 drivers
v00000204675944d0_32 .net/s v00000204675944d0 32, 15 0, v0000020467552a90_0; 1 drivers
v00000204675944d0_33 .net/s v00000204675944d0 33, 15 0, v0000020467554ed0_0; 1 drivers
v00000204675944d0_34 .net/s v00000204675944d0 34, 15 0, v0000020467552b30_0; 1 drivers
v00000204675944d0_35 .net/s v00000204675944d0 35, 15 0, v0000020467554110_0; 1 drivers
v00000204675944d0_36 .net/s v00000204675944d0 36, 15 0, v000002046755a810_0; 1 drivers
v00000204675944d0_37 .net/s v00000204675944d0 37, 15 0, v000002046755cf70_0; 1 drivers
v00000204675944d0_38 .net/s v00000204675944d0 38, 15 0, v000002046755bb70_0; 1 drivers
v00000204675944d0_39 .net/s v00000204675944d0 39, 15 0, v000002046755c7f0_0; 1 drivers
v00000204675944d0_40 .net/s v00000204675944d0 40, 15 0, v000002046755ecd0_0; 1 drivers
v00000204675944d0_41 .net/s v00000204675944d0 41, 15 0, v0000020467559550_0; 1 drivers
v00000204675944d0_42 .net/s v00000204675944d0 42, 15 0, v000002046755eeb0_0; 1 drivers
v00000204675944d0_43 .net/s v00000204675944d0 43, 15 0, v0000020467558dd0_0; 1 drivers
v00000204675944d0_44 .net/s v00000204675944d0 44, 15 0, v0000020467565eb0_0; 1 drivers
v00000204675944d0_45 .net/s v00000204675944d0 45, 15 0, v0000020467567e90_0; 1 drivers
v00000204675944d0_46 .net/s v00000204675944d0 46, 15 0, v0000020467567990_0; 1 drivers
v00000204675944d0_47 .net/s v00000204675944d0 47, 15 0, v0000020467568c50_0; 1 drivers
v00000204675944d0_48 .net/s v00000204675944d0 48, 15 0, v000002046756a5f0_0; 1 drivers
v00000204675944d0_49 .net/s v00000204675944d0 49, 15 0, v000002046756b310_0; 1 drivers
v00000204675944d0_50 .net/s v00000204675944d0 50, 15 0, v0000020467573120_0; 1 drivers
v00000204675944d0_51 .net/s v00000204675944d0 51, 15 0, v00000204675725e0_0; 1 drivers
v00000204675944d0_52 .net/s v00000204675944d0 52, 15 0, v0000020467569510_0; 1 drivers
v00000204675944d0_53 .net/s v00000204675944d0 53, 15 0, v000002046756c990_0; 1 drivers
v00000204675944d0_54 .net/s v00000204675944d0 54, 15 0, v0000020467570e20_0; 1 drivers
v00000204675944d0_55 .net/s v00000204675944d0 55, 15 0, v0000020467572680_0; 1 drivers
v00000204675944d0_56 .net/s v00000204675944d0 56, 15 0, v0000020467574980_0; 1 drivers
v00000204675944d0_57 .net/s v00000204675944d0 57, 15 0, v0000020467576c80_0; 1 drivers
v00000204675944d0_58 .net/s v00000204675944d0 58, 15 0, v0000020467578800_0; 1 drivers
v00000204675944d0_59 .net/s v00000204675944d0 59, 15 0, v0000020467582a60_0; 1 drivers
v00000204675944d0_60 .net/s v00000204675944d0 60, 15 0, v0000020467575420_0; 1 drivers
v00000204675944d0_61 .net/s v00000204675944d0 61, 15 0, v0000020467577360_0; 1 drivers
v00000204675944d0_62 .net/s v00000204675944d0 62, 15 0, v00000204675784e0_0; 1 drivers
v00000204675944d0_63 .net/s v00000204675944d0 63, 15 0, v0000020467583320_0; 1 drivers
v00000204675944d0_64 .net/s v00000204675944d0 64, 15 0, v00000204675853a0_0; 1 drivers
v00000204675944d0_65 .net/s v00000204675944d0 65, 15 0, v0000020467580e40_0; 1 drivers
v00000204675944d0_66 .net/s v00000204675944d0 66, 15 0, v000002046757ea00_0; 1 drivers
v00000204675944d0_67 .net/s v00000204675944d0 67, 15 0, v000002046758ecb0_0; 1 drivers
v00000204675944d0_68 .net/s v00000204675944d0 68, 15 0, v0000020467590f10_0; 1 drivers
v00000204675944d0_69 .net/s v00000204675944d0 69, 15 0, v00000204675930d0_0; 1 drivers
v00000204675944d0_70 .net/s v00000204675944d0 70, 15 0, v0000020467593d50_0; 1 drivers
v00000204675944d0_71 .net/s v00000204675944d0 71, 15 0, v00000204675949d0_0; 1 drivers
v00000204675944d0_72 .net/s v00000204675944d0 72, 15 0, v0000020467585120_0; 1 drivers
v00000204675944d0_73 .net/s v00000204675944d0 73, 15 0, v0000020467580d00_0; 1 drivers
v00000204675944d0_74 .net/s v00000204675944d0 74, 15 0, v000002046757f040_0; 1 drivers
v00000204675944d0_75 .net/s v00000204675944d0 75, 15 0, v000002046758e350_0; 1 drivers
v00000204675944d0_76 .net/s v00000204675944d0 76, 15 0, v0000020467590970_0; 1 drivers
v00000204675944d0_77 .net/s v00000204675944d0 77, 15 0, v0000020467592a90_0; 1 drivers
v00000204675944d0_78 .net/s v00000204675944d0 78, 15 0, v0000020467592130_0; 1 drivers
v00000204675944d0_79 .net/s v00000204675944d0 79, 15 0, v00000204675942f0_0; 1 drivers
v0000020467595010_0 .array/port v0000020467595010, 0;
v0000020467595d30 .array "x_im", 15 0;
v0000020467595d30_0 .net/s v0000020467595d30 0, 15 0, v0000020467595010_0; 1 drivers
v0000020467595010_1 .array/port v0000020467595010, 1;
v0000020467595d30_1 .net/s v0000020467595d30 1, 15 0, v0000020467595010_1; 1 drivers
v0000020467595010_2 .array/port v0000020467595010, 2;
v0000020467595d30_2 .net/s v0000020467595d30 2, 15 0, v0000020467595010_2; 1 drivers
v0000020467595010_3 .array/port v0000020467595010, 3;
v0000020467595d30_3 .net/s v0000020467595d30 3, 15 0, v0000020467595010_3; 1 drivers
v0000020467595010_4 .array/port v0000020467595010, 4;
v0000020467595d30_4 .net/s v0000020467595d30 4, 15 0, v0000020467595010_4; 1 drivers
v0000020467595010_5 .array/port v0000020467595010, 5;
v0000020467595d30_5 .net/s v0000020467595d30 5, 15 0, v0000020467595010_5; 1 drivers
v0000020467595010_6 .array/port v0000020467595010, 6;
v0000020467595d30_6 .net/s v0000020467595d30 6, 15 0, v0000020467595010_6; 1 drivers
v0000020467595010_7 .array/port v0000020467595010, 7;
v0000020467595d30_7 .net/s v0000020467595d30 7, 15 0, v0000020467595010_7; 1 drivers
v0000020467595010_8 .array/port v0000020467595010, 8;
v0000020467595d30_8 .net/s v0000020467595d30 8, 15 0, v0000020467595010_8; 1 drivers
v0000020467595010_9 .array/port v0000020467595010, 9;
v0000020467595d30_9 .net/s v0000020467595d30 9, 15 0, v0000020467595010_9; 1 drivers
v0000020467595010_10 .array/port v0000020467595010, 10;
v0000020467595d30_10 .net/s v0000020467595d30 10, 15 0, v0000020467595010_10; 1 drivers
v0000020467595010_11 .array/port v0000020467595010, 11;
v0000020467595d30_11 .net/s v0000020467595d30 11, 15 0, v0000020467595010_11; 1 drivers
v0000020467595010_12 .array/port v0000020467595010, 12;
v0000020467595d30_12 .net/s v0000020467595d30 12, 15 0, v0000020467595010_12; 1 drivers
v0000020467595010_13 .array/port v0000020467595010, 13;
v0000020467595d30_13 .net/s v0000020467595d30 13, 15 0, v0000020467595010_13; 1 drivers
v0000020467595010_14 .array/port v0000020467595010, 14;
v0000020467595d30_14 .net/s v0000020467595d30 14, 15 0, v0000020467595010_14; 1 drivers
v0000020467595010_15 .array/port v0000020467595010, 15;
v0000020467595d30_15 .net/s v0000020467595d30 15, 15 0, v0000020467595010_15; 1 drivers
v0000020467595150_0 .array/port v0000020467595150, 0;
v0000020467594930 .array "x_real", 15 0;
v0000020467594930_0 .net/s v0000020467594930 0, 15 0, v0000020467595150_0; 1 drivers
v0000020467595150_1 .array/port v0000020467595150, 1;
v0000020467594930_1 .net/s v0000020467594930 1, 15 0, v0000020467595150_1; 1 drivers
v0000020467595150_2 .array/port v0000020467595150, 2;
v0000020467594930_2 .net/s v0000020467594930 2, 15 0, v0000020467595150_2; 1 drivers
v0000020467595150_3 .array/port v0000020467595150, 3;
v0000020467594930_3 .net/s v0000020467594930 3, 15 0, v0000020467595150_3; 1 drivers
v0000020467595150_4 .array/port v0000020467595150, 4;
v0000020467594930_4 .net/s v0000020467594930 4, 15 0, v0000020467595150_4; 1 drivers
v0000020467595150_5 .array/port v0000020467595150, 5;
v0000020467594930_5 .net/s v0000020467594930 5, 15 0, v0000020467595150_5; 1 drivers
v0000020467595150_6 .array/port v0000020467595150, 6;
v0000020467594930_6 .net/s v0000020467594930 6, 15 0, v0000020467595150_6; 1 drivers
v0000020467595150_7 .array/port v0000020467595150, 7;
v0000020467594930_7 .net/s v0000020467594930 7, 15 0, v0000020467595150_7; 1 drivers
v0000020467595150_8 .array/port v0000020467595150, 8;
v0000020467594930_8 .net/s v0000020467594930 8, 15 0, v0000020467595150_8; 1 drivers
v0000020467595150_9 .array/port v0000020467595150, 9;
v0000020467594930_9 .net/s v0000020467594930 9, 15 0, v0000020467595150_9; 1 drivers
v0000020467595150_10 .array/port v0000020467595150, 10;
v0000020467594930_10 .net/s v0000020467594930 10, 15 0, v0000020467595150_10; 1 drivers
v0000020467595150_11 .array/port v0000020467595150, 11;
v0000020467594930_11 .net/s v0000020467594930 11, 15 0, v0000020467595150_11; 1 drivers
v0000020467595150_12 .array/port v0000020467595150, 12;
v0000020467594930_12 .net/s v0000020467594930 12, 15 0, v0000020467595150_12; 1 drivers
v0000020467595150_13 .array/port v0000020467595150, 13;
v0000020467594930_13 .net/s v0000020467594930 13, 15 0, v0000020467595150_13; 1 drivers
v0000020467595150_14 .array/port v0000020467595150, 14;
v0000020467594930_14 .net/s v0000020467594930 14, 15 0, v0000020467595150_14; 1 drivers
v0000020467595150_15 .array/port v0000020467595150, 15;
v0000020467594930_15 .net/s v0000020467594930 15, 15 0, v0000020467595150_15; 1 drivers
S_0000020467294fe0 .scope generate, "INPUT_MAP[0]" "INPUT_MAP[0]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cf120 .param/l "REV" 1 3 47, +C4<00000000000000000000000000000000>;
P_00000204672cf158 .param/l "i" 0 3 46, +C4<00>;
L_000002046757ace0 .functor BUFZ 16, v0000020467595150_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757c410 .functor BUFZ 16, v0000020467595010_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467295170 .scope generate, "INPUT_MAP[1]" "INPUT_MAP[1]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cf720 .param/l "REV" 1 3 47, +C4<00000000000000000000000000001000>;
P_00000204672cf758 .param/l "i" 0 3 46, +C4<01>;
L_000002046757aab0 .functor BUFZ 16, v0000020467595150_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757af10 .functor BUFZ 16, v0000020467595010_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000002046722e420 .scope generate, "INPUT_MAP[2]" "INPUT_MAP[2]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cf7a0 .param/l "REV" 1 3 47, +C4<00000000000000000000000000000100>;
P_00000204672cf7d8 .param/l "i" 0 3 46, +C4<010>;
L_000002046757ad50 .functor BUFZ 16, v0000020467595150_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757b3e0 .functor BUFZ 16, v0000020467595010_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000002046722e5b0 .scope generate, "INPUT_MAP[3]" "INPUT_MAP[3]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cfea0 .param/l "REV" 1 3 47, +C4<00000000000000000000000000001100>;
P_00000204672cfed8 .param/l "i" 0 3 46, +C4<011>;
L_000002046757ab20 .functor BUFZ 16, v0000020467595150_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757bd80 .functor BUFZ 16, v0000020467595010_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467242d20 .scope generate, "INPUT_MAP[4]" "INPUT_MAP[4]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cf920 .param/l "REV" 1 3 47, +C4<00000000000000000000000000000010>;
P_00000204672cf958 .param/l "i" 0 3 46, +C4<0100>;
L_000002046757ae30 .functor BUFZ 16, v0000020467595150_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757b6f0 .functor BUFZ 16, v0000020467595010_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467242eb0 .scope generate, "INPUT_MAP[5]" "INPUT_MAP[5]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cfca0 .param/l "REV" 1 3 47, +C4<00000000000000000000000000001010>;
P_00000204672cfcd8 .param/l "i" 0 3 46, +C4<0101>;
L_000002046757b760 .functor BUFZ 16, v0000020467595150_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757ab90 .functor BUFZ 16, v0000020467595010_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000204675261d0 .scope generate, "INPUT_MAP[6]" "INPUT_MAP[6]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cf1a0 .param/l "REV" 1 3 47, +C4<00000000000000000000000000000110>;
P_00000204672cf1d8 .param/l "i" 0 3 46, +C4<0110>;
L_000002046757aea0 .functor BUFZ 16, v0000020467595150_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757b0d0 .functor BUFZ 16, v0000020467595010_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467526360 .scope generate, "INPUT_MAP[7]" "INPUT_MAP[7]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cef20 .param/l "REV" 1 3 47, +C4<00000000000000000000000000001110>;
P_00000204672cef58 .param/l "i" 0 3 46, +C4<0111>;
L_000002046757af80 .functor BUFZ 16, v0000020467595150_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757b7d0 .functor BUFZ 16, v0000020467595010_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000204675264f0 .scope generate, "INPUT_MAP[8]" "INPUT_MAP[8]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cffa0 .param/l "REV" 1 3 47, +C4<00000000000000000000000000000001>;
P_00000204672cffd8 .param/l "i" 0 3 46, +C4<01000>;
L_000002046757b1b0 .functor BUFZ 16, v0000020467595150_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757b290 .functor BUFZ 16, v0000020467595010_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467526680 .scope generate, "INPUT_MAP[9]" "INPUT_MAP[9]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cfd20 .param/l "REV" 1 3 47, +C4<00000000000000000000000000001001>;
P_00000204672cfd58 .param/l "i" 0 3 46, +C4<01001>;
L_000002046757c020 .functor BUFZ 16, v0000020467595150_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757b370 .functor BUFZ 16, v0000020467595010_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467526810 .scope generate, "INPUT_MAP[10]" "INPUT_MAP[10]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cfda0 .param/l "REV" 1 3 47, +C4<00000000000000000000000000000101>;
P_00000204672cfdd8 .param/l "i" 0 3 46, +C4<01010>;
L_000002046757b300 .functor BUFZ 16, v0000020467595150_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757b8b0 .functor BUFZ 16, v0000020467595010_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000204675269a0 .scope generate, "INPUT_MAP[11]" "INPUT_MAP[11]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cf220 .param/l "REV" 1 3 47, +C4<00000000000000000000000000001101>;
P_00000204672cf258 .param/l "i" 0 3 46, +C4<01011>;
L_000002046757bdf0 .functor BUFZ 16, v0000020467595150_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757ba70 .functor BUFZ 16, v0000020467595010_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467526b30 .scope generate, "INPUT_MAP[12]" "INPUT_MAP[12]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672d0020 .param/l "REV" 1 3 47, +C4<00000000000000000000000000000011>;
P_00000204672d0058 .param/l "i" 0 3 46, +C4<01100>;
L_000002046757b450 .functor BUFZ 16, v0000020467595150_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757b990 .functor BUFZ 16, v0000020467595010_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467527670 .scope generate, "INPUT_MAP[13]" "INPUT_MAP[13]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cfe20 .param/l "REV" 1 3 47, +C4<00000000000000000000000000001011>;
P_00000204672cfe58 .param/l "i" 0 3 46, +C4<01101>;
L_000002046757be60 .functor BUFZ 16, v0000020467595150_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757bed0 .functor BUFZ 16, v0000020467595010_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467527b20 .scope generate, "INPUT_MAP[14]" "INPUT_MAP[14]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cff20 .param/l "REV" 1 3 47, +C4<00000000000000000000000000000111>;
P_00000204672cff58 .param/l "i" 0 3 46, +C4<01110>;
L_000002046757c5d0 .functor BUFZ 16, v0000020467595150_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757c800 .functor BUFZ 16, v0000020467595010_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467527030 .scope generate, "INPUT_MAP[15]" "INPUT_MAP[15]" 3 46, 3 46 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672d0620 .param/l "REV" 1 3 47, +C4<00000000000000000000000000001111>;
P_00000204672d0658 .param/l "i" 0 3 46, +C4<01111>;
L_000002046757c870 .functor BUFZ 16, v0000020467595150_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002046757c640 .functor BUFZ 16, v0000020467595010_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467526d10 .scope generate, "OUTPUT_MAP[0]" "OUTPUT_MAP[0]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bd4c0 .param/l "i" 0 3 86, +C4<00>;
L_00000204676218a0 .functor BUFZ 16, v00000204675853a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467621ad0 .functor BUFZ 16, v0000020467583aa0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467526ea0 .scope generate, "OUTPUT_MAP[1]" "OUTPUT_MAP[1]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bd2c0 .param/l "i" 0 3 86, +C4<01>;
L_0000020467621d00 .functor BUFZ 16, v0000020467580e40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000204676216e0 .functor BUFZ 16, v0000020467586840_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000204675271c0 .scope generate, "OUTPUT_MAP[2]" "OUTPUT_MAP[2]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bd0c0 .param/l "i" 0 3 86, +C4<010>;
L_0000020467621750 .functor BUFZ 16, v000002046757ea00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467621d70 .functor BUFZ 16, v0000020467580bc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467527800 .scope generate, "OUTPUT_MAP[3]" "OUTPUT_MAP[3]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bd500 .param/l "i" 0 3 86, +C4<011>;
L_0000020467621910 .functor BUFZ 16, v000002046758ecb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620bf0 .functor BUFZ 16, v000002046758ec10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467527350 .scope generate, "OUTPUT_MAP[4]" "OUTPUT_MAP[4]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bd300 .param/l "i" 0 3 86, +C4<0100>;
L_0000020467621980 .functor BUFZ 16, v0000020467590f10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000204676210c0 .functor BUFZ 16, v0000020467591190_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000204675274e0 .scope generate, "OUTPUT_MAP[5]" "OUTPUT_MAP[5]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bd180 .param/l "i" 0 3 86, +C4<0101>;
L_00000204676219f0 .functor BUFZ 16, v00000204675930d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467621de0 .functor BUFZ 16, v0000020467591050_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467527990 .scope generate, "OUTPUT_MAP[6]" "OUTPUT_MAP[6]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bcdc0 .param/l "i" 0 3 86, +C4<0110>;
L_0000020467621f30 .functor BUFZ 16, v0000020467593d50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467621fa0 .functor BUFZ 16, v0000020467593490_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467528680 .scope generate, "OUTPUT_MAP[7]" "OUTPUT_MAP[7]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bd8c0 .param/l "i" 0 3 86, +C4<0111>;
L_0000020467622010 .functor BUFZ 16, v00000204675949d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620b80 .functor BUFZ 16, v0000020467594e30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000204675297b0 .scope generate, "OUTPUT_MAP[8]" "OUTPUT_MAP[8]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bd540 .param/l "i" 0 3 86, +C4<01000>;
L_0000020467620db0 .functor BUFZ 16, v0000020467585120_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620f00 .functor BUFZ 16, v0000020467584b80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467529940 .scope generate, "OUTPUT_MAP[9]" "OUTPUT_MAP[9]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bd5c0 .param/l "i" 0 3 86, +C4<01001>;
L_0000020467622080 .functor BUFZ 16, v0000020467580d00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000204676220f0 .functor BUFZ 16, v00000204675810c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000204675281d0 .scope generate, "OUTPUT_MAP[10]" "OUTPUT_MAP[10]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bd600 .param/l "i" 0 3 86, +C4<01010>;
L_0000020467622160 .functor BUFZ 16, v000002046757f040_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000204676205d0 .functor BUFZ 16, v0000020467580440_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467528360 .scope generate, "OUTPUT_MAP[11]" "OUTPUT_MAP[11]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bcb40 .param/l "i" 0 3 86, +C4<01011>;
L_00000204676211a0 .functor BUFZ 16, v000002046758e350_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620720 .functor BUFZ 16, v000002046758d6d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000204675284f0 .scope generate, "OUTPUT_MAP[12]" "OUTPUT_MAP[12]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bd800 .param/l "i" 0 3 86, +C4<01100>;
L_0000020467620f70 .functor BUFZ 16, v0000020467590970_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620870 .functor BUFZ 16, v000002046758f250_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467529300 .scope generate, "OUTPUT_MAP[13]" "OUTPUT_MAP[13]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bcb80 .param/l "i" 0 3 86, +C4<01101>;
L_00000204676208e0 .functor BUFZ 16, v0000020467592a90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620950 .functor BUFZ 16, v0000020467593990_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467529620 .scope generate, "OUTPUT_MAP[14]" "OUTPUT_MAP[14]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bcc00 .param/l "i" 0 3 86, +C4<01110>;
L_00000204676209c0 .functor BUFZ 16, v0000020467592130_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620b10 .functor BUFZ 16, v0000020467591c30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467529490 .scope generate, "OUTPUT_MAP[15]" "OUTPUT_MAP[15]" 3 86, 3 86 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204674bcc40 .param/l "i" 0 3 86, +C4<01111>;
L_0000020467620cd0 .functor BUFZ 16, v00000204675942f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020467620d40 .functor BUFZ 16, v00000204675955b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000020467528810 .scope generate, "STAGE_LOOP[0]" "STAGE_LOOP[0]" 3 53, 3 53 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672d06a0 .param/l "GROUP" 1 3 55, +C4<00000000000000000000000000001000>;
P_00000204672d06d8 .param/l "s" 0 3 53, +C4<00>;
S_0000020467529ad0 .scope generate, "GROUP_LOOP[0]" "GROUP_LOOP[0]" 3 57, 3 57 0, S_0000020467528810;
 .timescale 0 0;
P_00000204674bcc80 .param/l "j" 0 3 57, +C4<00>;
S_00000204675289a0 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_0000020467529ad0;
 .timescale 0 0;
P_000002046722e740 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000000>;
P_000002046722e778 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000000001>;
P_000002046722e7b0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_000002046722e7e8 .param/l "b" 0 3 60, +C4<00>;
S_0000020467528b30 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_00000204675289a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674bdfc0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000002046746f210_0 .net/s "A_Im_c", 15 0, v00000204674b0d20_0;  1 drivers
v000002046746ea90_0 .net/s "A_Real_c", 15 0, v00000204674b0dc0_0;  1 drivers
v00000204672e2b50_0 .net/s "B_Im_c", 15 0, v00000204674448d0_0;  1 drivers
v00000204672e2290_0 .net/s "B_Real_c", 15 0, v0000020467444a10_0;  1 drivers
v00000204672e2510_0 .net/s "Data_A_Im", 15 0, L_000002046757c410;  alias, 1 drivers
v000002046752b1d0_0 .net/s "Data_A_Real", 15 0, L_000002046757ace0;  alias, 1 drivers
v000002046752a370_0 .net/s "Data_B_Im", 15 0, L_000002046757b290;  alias, 1 drivers
v000002046752ba90_0 .net/s "Data_B_Real", 15 0, L_000002046757b1b0;  alias, 1 drivers
v000002046752b270_0 .net/s "Inter_Im", 15 0, v00000204673de6f0_0;  1 drivers
v000002046752b310_0 .net/s "Inter_Real", 15 0, v00000204673de150_0;  1 drivers
v000002046752a910_0 .var/s "O_A_Im", 15 0;
v0000020467529fb0_0 .var/s "O_A_Real", 15 0;
v000002046752a5f0_0 .var/s "O_B_Im", 15 0;
v000002046752aa50_0 .var/s "O_B_Real", 15 0;
v000002046752aaf0_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c6958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467529dd0_0 .net *"_ivl_4", 15 0, L_00000204675c6958;  1 drivers
L_00000204675c69a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046752a730_0 .net *"_ivl_8", 15 0, L_00000204675c69a0;  1 drivers
v000002046752b630_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
E_00000204674bdcc0 .event posedge, v000002046752b630_0;
L_0000020467596cd0 .part L_00000204675c7b58, 16, 16;
L_0000020467598df0 .part L_00000204675c7b58, 0, 16;
L_0000020467597950 .arith/sub 16, L_00000204675c6958, v00000204673de150_0;
L_00000204675971d0 .arith/sub 16, L_00000204675c69a0, v00000204673de6f0_0;
S_0000020467528cc0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467528b30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v00000204674b23a0_0 .net/s "A_Im", 15 0, L_000002046757c410;  alias, 1 drivers
v00000204674b1360_0 .net/s "A_Real", 15 0, L_000002046757ace0;  alias, 1 drivers
v00000204674b24e0_0 .net/s "B_Im", 15 0, v00000204673de6f0_0;  alias, 1 drivers
v00000204674b0aa0_0 .net/s "B_Real", 15 0, v00000204673de150_0;  alias, 1 drivers
v00000204674b0d20_0 .var/s "O_Im", 15 0;
v00000204674b0dc0_0 .var/s "O_Real", 15 0;
E_00000204674be240 .event anyedge, v00000204674b1360_0, v00000204674b0aa0_0, v00000204674b23a0_0, v00000204674b24e0_0;
S_0000020467528e50 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467528b30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v00000204674b0f00_0 .net/s "A_Im", 15 0, L_000002046757c410;  alias, 1 drivers
v0000020467444510_0 .net/s "A_Real", 15 0, L_000002046757ace0;  alias, 1 drivers
v0000020467445870_0 .net/s "B_Im", 15 0, L_00000204675971d0;  1 drivers
v0000020467445cd0_0 .net/s "B_Real", 15 0, L_0000020467597950;  1 drivers
v00000204674448d0_0 .var/s "O_Im", 15 0;
v0000020467444a10_0 .var/s "O_Real", 15 0;
E_00000204674be300 .event anyedge, v00000204674b1360_0, v0000020467445cd0_0, v00000204674b23a0_0, v0000020467445870_0;
S_0000020467527d20 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467528b30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674be700 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v00000204673c4490_0 .net/s "A_Im", 15 0, L_0000020467598df0;  1 drivers
v00000204673c40d0_0 .net/s "A_Real", 15 0, L_0000020467596cd0;  1 drivers
v00000204673c5750_0 .net/s "B_Im", 15 0, L_000002046757b290;  alias, 1 drivers
v00000204673c4670_0 .net/s "B_Real", 15 0, L_000002046757b1b0;  alias, 1 drivers
v00000204673de6f0_0 .var/s "O_Im", 15 0;
v00000204673de150_0 .var/s "O_Real", 15 0;
v00000204673df2d0_0 .net/s *"_ivl_0", 31 0, L_00000204675951f0;  1 drivers
v00000204673de830_0 .net/s *"_ivl_12", 31 0, L_0000020467595e70;  1 drivers
v000002046740c040_0 .net/s *"_ivl_14", 31 0, L_0000020467595fb0;  1 drivers
v000002046740c360_0 .net/s *"_ivl_18", 31 0, L_00000204675974f0;  1 drivers
v000002046740c4a0_0 .net/s *"_ivl_2", 31 0, L_0000020467595470;  1 drivers
v000002046740da80_0 .net/s *"_ivl_20", 31 0, L_0000020467597590;  1 drivers
v000002046741d3b0_0 .net/s *"_ivl_6", 31 0, L_0000020467595510;  1 drivers
v000002046741d810_0 .net/s *"_ivl_8", 31 0, L_0000020467595b50;  1 drivers
v000002046741db30_0 .net "temp_i_i", 31 0, L_0000020467595bf0;  1 drivers
v000002046741e210_0 .net "temp_i_r", 31 0, L_00000204675991b0;  1 drivers
v00000204674702f0_0 .net "temp_r_i", 31 0, L_00000204675983f0;  1 drivers
v000002046746e9f0_0 .net "temp_r_r", 31 0, L_0000020467595ab0;  1 drivers
E_00000204674bdd80 .event anyedge, v000002046746e9f0_0, v000002046741db30_0, v00000204674702f0_0, v000002046741e210_0;
L_00000204675951f0 .extend/s 32, L_0000020467596cd0;
L_0000020467595470 .extend/s 32, L_000002046757b1b0;
L_0000020467595ab0 .arith/mult 32, L_00000204675951f0, L_0000020467595470;
L_0000020467595510 .extend/s 32, L_0000020467598df0;
L_0000020467595b50 .extend/s 32, L_000002046757b290;
L_0000020467595bf0 .arith/mult 32, L_0000020467595510, L_0000020467595b50;
L_0000020467595e70 .extend/s 32, L_0000020467596cd0;
L_0000020467595fb0 .extend/s 32, L_000002046757b290;
L_00000204675983f0 .arith/mult 32, L_0000020467595e70, L_0000020467595fb0;
L_00000204675974f0 .extend/s 32, L_0000020467598df0;
L_0000020467597590 .extend/s 32, L_000002046757b1b0;
L_00000204675991b0 .arith/mult 32, L_00000204675974f0, L_0000020467597590;
S_0000020467528fe0 .scope generate, "GROUP_LOOP[1]" "GROUP_LOOP[1]" 3 57, 3 57 0, S_0000020467528810;
 .timescale 0 0;
P_00000204674be040 .param/l "j" 0 3 57, +C4<01>;
S_0000020467527eb0 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_0000020467528fe0;
 .timescale 0 0;
P_0000020467243040 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000010>;
P_0000020467243078 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000000011>;
P_00000204672430b0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_00000204672430e8 .param/l "b" 0 3 60, +C4<00>;
S_0000020467528040 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_0000020467527eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674be3c0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000002046752b810_0 .net/s "A_Im_c", 15 0, v000002046752aeb0_0;  1 drivers
v000002046752a410_0 .net/s "A_Real_c", 15 0, v000002046752ac30_0;  1 drivers
v000002046752a050_0 .net/s "B_Im_c", 15 0, v000002046752ad70_0;  1 drivers
v000002046752a0f0_0 .net/s "B_Real_c", 15 0, v000002046752a4b0_0;  1 drivers
v000002046752a190_0 .net/s "Data_A_Im", 15 0, L_000002046757b6f0;  alias, 1 drivers
v000002046752a230_0 .net/s "Data_A_Real", 15 0, L_000002046757ae30;  alias, 1 drivers
v000002046752a2d0_0 .net/s "Data_B_Im", 15 0, L_000002046757b990;  alias, 1 drivers
v000002046753bbe0_0 .net/s "Data_B_Real", 15 0, L_000002046757b450;  alias, 1 drivers
v000002046753b8c0_0 .net/s "Inter_Im", 15 0, v000002046752aff0_0;  1 drivers
v000002046753b280_0 .net/s "Inter_Real", 15 0, v000002046752bbd0_0;  1 drivers
v000002046753bc80_0 .var/s "O_A_Im", 15 0;
v000002046753c0e0_0 .var/s "O_A_Real", 15 0;
v000002046753bdc0_0 .var/s "O_B_Im", 15 0;
v000002046753be60_0 .var/s "O_B_Real", 15 0;
v000002046753c180_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c69e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046753b6e0_0 .net *"_ivl_4", 15 0, L_00000204675c69e8;  1 drivers
L_00000204675c6a30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046753b500_0 .net *"_ivl_8", 15 0, L_00000204675c6a30;  1 drivers
v000002046753aba0_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467597270 .part L_00000204675c7b58, 16, 16;
L_00000204675979f0 .part L_00000204675c7b58, 0, 16;
L_00000204675985d0 .arith/sub 16, L_00000204675c69e8, v000002046752bbd0_0;
L_00000204675982b0 .arith/sub 16, L_00000204675c6a30, v000002046752aff0_0;
S_0000020467529170 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467528040;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046752b590_0 .net/s "A_Im", 15 0, L_000002046757b6f0;  alias, 1 drivers
v000002046752ab90_0 .net/s "A_Real", 15 0, L_000002046757ae30;  alias, 1 drivers
v000002046752a9b0_0 .net/s "B_Im", 15 0, v000002046752aff0_0;  alias, 1 drivers
v000002046752bb30_0 .net/s "B_Real", 15 0, v000002046752bbd0_0;  alias, 1 drivers
v000002046752aeb0_0 .var/s "O_Im", 15 0;
v000002046752ac30_0 .var/s "O_Real", 15 0;
E_00000204674bdf00 .event anyedge, v000002046752ab90_0, v000002046752bb30_0, v000002046752b590_0, v000002046752a9b0_0;
S_000002046752d7d0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467528040;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046752af50_0 .net/s "A_Im", 15 0, L_000002046757b6f0;  alias, 1 drivers
v000002046752ae10_0 .net/s "A_Real", 15 0, L_000002046757ae30;  alias, 1 drivers
v000002046752b3b0_0 .net/s "B_Im", 15 0, L_00000204675982b0;  1 drivers
v000002046752acd0_0 .net/s "B_Real", 15 0, L_00000204675985d0;  1 drivers
v000002046752ad70_0 .var/s "O_Im", 15 0;
v000002046752a4b0_0 .var/s "O_Real", 15 0;
E_00000204674be400 .event anyedge, v000002046752ab90_0, v000002046752acd0_0, v000002046752b590_0, v000002046752b3b0_0;
S_000002046752ce70 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467528040;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674be100 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046752a7d0_0 .net/s "A_Im", 15 0, L_00000204675979f0;  1 drivers
v000002046752a550_0 .net/s "A_Real", 15 0, L_0000020467597270;  1 drivers
v000002046752b450_0 .net/s "B_Im", 15 0, L_000002046757b990;  alias, 1 drivers
v0000020467529e70_0 .net/s "B_Real", 15 0, L_000002046757b450;  alias, 1 drivers
v000002046752aff0_0 .var/s "O_Im", 15 0;
v000002046752bbd0_0 .var/s "O_Real", 15 0;
v000002046752b950_0 .net/s *"_ivl_0", 31 0, L_0000020467598b70;  1 drivers
v000002046752b9f0_0 .net/s *"_ivl_12", 31 0, L_0000020467598fd0;  1 drivers
v0000020467529d30_0 .net/s *"_ivl_14", 31 0, L_0000020467598d50;  1 drivers
v000002046752a690_0 .net/s *"_ivl_18", 31 0, L_0000020467598990;  1 drivers
v000002046752b090_0 .net/s *"_ivl_2", 31 0, L_0000020467597b30;  1 drivers
v000002046752a870_0 .net/s *"_ivl_20", 31 0, L_0000020467598f30;  1 drivers
v000002046752b8b0_0 .net/s *"_ivl_6", 31 0, L_0000020467597810;  1 drivers
v000002046752b4f0_0 .net/s *"_ivl_8", 31 0, L_0000020467598e90;  1 drivers
v000002046752b130_0 .net "temp_i_i", 31 0, L_0000020467597a90;  1 drivers
v0000020467529f10_0 .net "temp_i_r", 31 0, L_00000204675978b0;  1 drivers
v000002046752b6d0_0 .net "temp_r_i", 31 0, L_0000020467596e10;  1 drivers
v000002046752b770_0 .net "temp_r_r", 31 0, L_0000020467598ad0;  1 drivers
E_00000204674be640 .event anyedge, v000002046752b770_0, v000002046752b130_0, v000002046752b6d0_0, v0000020467529f10_0;
L_0000020467598b70 .extend/s 32, L_0000020467597270;
L_0000020467597b30 .extend/s 32, L_000002046757b450;
L_0000020467598ad0 .arith/mult 32, L_0000020467598b70, L_0000020467597b30;
L_0000020467597810 .extend/s 32, L_00000204675979f0;
L_0000020467598e90 .extend/s 32, L_000002046757b990;
L_0000020467597a90 .arith/mult 32, L_0000020467597810, L_0000020467598e90;
L_0000020467598fd0 .extend/s 32, L_0000020467597270;
L_0000020467598d50 .extend/s 32, L_000002046757b990;
L_0000020467596e10 .arith/mult 32, L_0000020467598fd0, L_0000020467598d50;
L_0000020467598990 .extend/s 32, L_00000204675979f0;
L_0000020467598f30 .extend/s 32, L_000002046757b450;
L_00000204675978b0 .arith/mult 32, L_0000020467598990, L_0000020467598f30;
S_000002046752d000 .scope generate, "GROUP_LOOP[2]" "GROUP_LOOP[2]" 3 57, 3 57 0, S_0000020467528810;
 .timescale 0 0;
P_00000204674bdc80 .param/l "j" 0 3 57, +C4<010>;
S_000002046752c9c0 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_000002046752d000;
 .timescale 0 0;
P_000002046752df20 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000100>;
P_000002046752df58 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000000101>;
P_000002046752df90 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_000002046752dfc8 .param/l "b" 0 3 60, +C4<00>;
S_000002046752c6a0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046752c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674be1c0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000002046753a1a0_0 .net/s "A_Im_c", 15 0, v000002046753b960_0;  1 drivers
v00000204675386c0_0 .net/s "A_Real_c", 15 0, v000002046753bd20_0;  1 drivers
v0000020467539020_0 .net/s "B_Im_c", 15 0, v000002046753b5a0_0;  1 drivers
v0000020467538ee0_0 .net/s "B_Real_c", 15 0, v000002046753b320_0;  1 drivers
v000002046753a240_0 .net/s "Data_A_Im", 15 0, L_000002046757b3e0;  alias, 1 drivers
v000002046753a4c0_0 .net/s "Data_A_Real", 15 0, L_000002046757ad50;  alias, 1 drivers
v000002046753aa60_0 .net/s "Data_B_Im", 15 0, L_000002046757b8b0;  alias, 1 drivers
v00000204675397a0_0 .net/s "Data_B_Real", 15 0, L_000002046757b300;  alias, 1 drivers
v00000204675393e0_0 .net/s "Inter_Im", 15 0, v000002046753ad80_0;  1 drivers
v0000020467539fc0_0 .net/s "Inter_Real", 15 0, v000002046753af60_0;  1 drivers
v000002046753a920_0 .var/s "O_A_Im", 15 0;
v00000204675390c0_0 .var/s "O_A_Real", 15 0;
v00000204675398e0_0 .var/s "O_B_Im", 15 0;
v0000020467539a20_0 .var/s "O_B_Real", 15 0;
v0000020467539de0_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c6a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467539340_0 .net *"_ivl_4", 15 0, L_00000204675c6a78;  1 drivers
L_00000204675c6ac0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467539980_0 .net *"_ivl_8", 15 0, L_00000204675c6ac0;  1 drivers
v0000020467538300_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467596c30 .part L_00000204675c7b58, 16, 16;
L_0000020467597d10 .part L_00000204675c7b58, 0, 16;
L_0000020467598c10 .arith/sub 16, L_00000204675c6a78, v000002046753af60_0;
L_0000020467598030 .arith/sub 16, L_00000204675c6ac0, v000002046753ad80_0;
S_000002046752cb50 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046752c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046753bf00_0 .net/s "A_Im", 15 0, L_000002046757b3e0;  alias, 1 drivers
v000002046753ab00_0 .net/s "A_Real", 15 0, L_000002046757ad50;  alias, 1 drivers
v000002046753ba00_0 .net/s "B_Im", 15 0, v000002046753ad80_0;  alias, 1 drivers
v000002046753ac40_0 .net/s "B_Real", 15 0, v000002046753af60_0;  alias, 1 drivers
v000002046753b960_0 .var/s "O_Im", 15 0;
v000002046753bd20_0 .var/s "O_Real", 15 0;
E_00000204674be9c0 .event anyedge, v000002046753ab00_0, v000002046753ac40_0, v000002046753bf00_0, v000002046753ba00_0;
S_000002046752d190 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046752c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046753bfa0_0 .net/s "A_Im", 15 0, L_000002046757b3e0;  alias, 1 drivers
v000002046753ae20_0 .net/s "A_Real", 15 0, L_000002046757ad50;  alias, 1 drivers
v000002046753ace0_0 .net/s "B_Im", 15 0, L_0000020467598030;  1 drivers
v000002046753c040_0 .net/s "B_Real", 15 0, L_0000020467598c10;  1 drivers
v000002046753b5a0_0 .var/s "O_Im", 15 0;
v000002046753b320_0 .var/s "O_Real", 15 0;
E_00000204674bdf80 .event anyedge, v000002046753ab00_0, v000002046753c040_0, v000002046753bf00_0, v000002046753ace0_0;
S_000002046752d320 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046752c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674be840 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046753b640_0 .net/s "A_Im", 15 0, L_0000020467597d10;  1 drivers
v000002046753b780_0 .net/s "A_Real", 15 0, L_0000020467596c30;  1 drivers
v000002046753aec0_0 .net/s "B_Im", 15 0, L_000002046757b8b0;  alias, 1 drivers
v000002046753b1e0_0 .net/s "B_Real", 15 0, L_000002046757b300;  alias, 1 drivers
v000002046753ad80_0 .var/s "O_Im", 15 0;
v000002046753af60_0 .var/s "O_Real", 15 0;
v000002046753b820_0 .net/s *"_ivl_0", 31 0, L_0000020467596ff0;  1 drivers
v000002046753b000_0 .net/s *"_ivl_12", 31 0, L_0000020467597630;  1 drivers
v000002046753bb40_0 .net/s *"_ivl_14", 31 0, L_0000020467597c70;  1 drivers
v000002046753b0a0_0 .net/s *"_ivl_18", 31 0, L_0000020467598cb0;  1 drivers
v000002046753b140_0 .net/s *"_ivl_2", 31 0, L_00000204675988f0;  1 drivers
v000002046753baa0_0 .net/s *"_ivl_20", 31 0, L_00000204675976d0;  1 drivers
v000002046753b3c0_0 .net/s *"_ivl_6", 31 0, L_0000020467598350;  1 drivers
v000002046753b460_0 .net/s *"_ivl_8", 31 0, L_0000020467598490;  1 drivers
v00000204675392a0_0 .net "temp_i_i", 31 0, L_0000020467598530;  1 drivers
v000002046753a880_0 .net "temp_i_r", 31 0, L_0000020467598a30;  1 drivers
v0000020467539840_0 .net "temp_r_i", 31 0, L_0000020467597bd0;  1 drivers
v000002046753a100_0 .net "temp_r_r", 31 0, L_0000020467597130;  1 drivers
E_00000204674bdd00 .event anyedge, v000002046753a100_0, v00000204675392a0_0, v0000020467539840_0, v000002046753a880_0;
L_0000020467596ff0 .extend/s 32, L_0000020467596c30;
L_00000204675988f0 .extend/s 32, L_000002046757b300;
L_0000020467597130 .arith/mult 32, L_0000020467596ff0, L_00000204675988f0;
L_0000020467598350 .extend/s 32, L_0000020467597d10;
L_0000020467598490 .extend/s 32, L_000002046757b8b0;
L_0000020467598530 .arith/mult 32, L_0000020467598350, L_0000020467598490;
L_0000020467597630 .extend/s 32, L_0000020467596c30;
L_0000020467597c70 .extend/s 32, L_000002046757b8b0;
L_0000020467597bd0 .arith/mult 32, L_0000020467597630, L_0000020467597c70;
L_0000020467598cb0 .extend/s 32, L_0000020467597d10;
L_00000204675976d0 .extend/s 32, L_000002046757b300;
L_0000020467598a30 .arith/mult 32, L_0000020467598cb0, L_00000204675976d0;
S_000002046752c830 .scope generate, "GROUP_LOOP[3]" "GROUP_LOOP[3]" 3 57, 3 57 0, S_0000020467528810;
 .timescale 0 0;
P_00000204674bdc00 .param/l "j" 0 3 57, +C4<011>;
S_000002046752c060 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_000002046752c830;
 .timescale 0 0;
P_000002046752e230 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000110>;
P_000002046752e268 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000000111>;
P_000002046752e2a0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_000002046752e2d8 .param/l "b" 0 3 60, +C4<00>;
S_000002046752d4b0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046752c060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674bdb00 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467539200_0 .net/s "A_Im_c", 15 0, v00000204675389e0_0;  1 drivers
v0000020467538f80_0 .net/s "A_Real_c", 15 0, v00000204675395c0_0;  1 drivers
v0000020467538620_0 .net/s "B_Im_c", 15 0, v0000020467539b60_0;  1 drivers
v0000020467538760_0 .net/s "B_Real_c", 15 0, v0000020467538a80_0;  1 drivers
v000002046753a6a0_0 .net/s "Data_A_Im", 15 0, L_000002046757b0d0;  alias, 1 drivers
v0000020467538d00_0 .net/s "Data_A_Real", 15 0, L_000002046757aea0;  alias, 1 drivers
v0000020467538e40_0 .net/s "Data_B_Im", 15 0, L_000002046757c800;  alias, 1 drivers
v0000020467539ac0_0 .net/s "Data_B_Real", 15 0, L_000002046757c5d0;  alias, 1 drivers
v000002046753a740_0 .net/s "Inter_Im", 15 0, v0000020467538da0_0;  1 drivers
v0000020467539c00_0 .net/s "Inter_Real", 15 0, v0000020467539e80_0;  1 drivers
v000002046753a060_0 .var/s "O_A_Im", 15 0;
v000002046753a7e0_0 .var/s "O_A_Real", 15 0;
v000002046753e610_0 .var/s "O_B_Im", 15 0;
v000002046753c6d0_0 .var/s "O_B_Real", 15 0;
v000002046753e890_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c6b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046753e750_0 .net *"_ivl_4", 15 0, L_00000204675c6b08;  1 drivers
L_00000204675c6b50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046753e6b0_0 .net *"_ivl_8", 15 0, L_00000204675c6b50;  1 drivers
v000002046753e930_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467598170 .part L_00000204675c7b58, 16, 16;
L_0000020467597310 .part L_00000204675c7b58, 0, 16;
L_0000020467597770 .arith/sub 16, L_00000204675c6b08, v0000020467539e80_0;
L_0000020467596d70 .arith/sub 16, L_00000204675c6b50, v0000020467538da0_0;
S_000002046752cce0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046752d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467539480_0 .net/s "A_Im", 15 0, L_000002046757b0d0;  alias, 1 drivers
v0000020467539520_0 .net/s "A_Real", 15 0, L_000002046757aea0;  alias, 1 drivers
v0000020467538b20_0 .net/s "B_Im", 15 0, v0000020467538da0_0;  alias, 1 drivers
v000002046753a2e0_0 .net/s "B_Real", 15 0, v0000020467539e80_0;  alias, 1 drivers
v00000204675389e0_0 .var/s "O_Im", 15 0;
v00000204675395c0_0 .var/s "O_Real", 15 0;
E_00000204674bdec0 .event anyedge, v0000020467539520_0, v000002046753a2e0_0, v0000020467539480_0, v0000020467538b20_0;
S_000002046752d640 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046752d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v00000204675388a0_0 .net/s "A_Im", 15 0, L_000002046757b0d0;  alias, 1 drivers
v0000020467538c60_0 .net/s "A_Real", 15 0, L_000002046757aea0;  alias, 1 drivers
v00000204675383a0_0 .net/s "B_Im", 15 0, L_0000020467596d70;  1 drivers
v000002046753a560_0 .net/s "B_Real", 15 0, L_0000020467597770;  1 drivers
v0000020467539b60_0 .var/s "O_Im", 15 0;
v0000020467538a80_0 .var/s "O_Real", 15 0;
E_00000204674be140 .event anyedge, v0000020467539520_0, v000002046753a560_0, v0000020467539480_0, v00000204675383a0_0;
S_000002046752d960 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046752d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674bdd40 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046753a380_0 .net/s "A_Im", 15 0, L_0000020467597310;  1 drivers
v000002046753a420_0 .net/s "A_Real", 15 0, L_0000020467598170;  1 drivers
v0000020467538580_0 .net/s "B_Im", 15 0, L_000002046757c800;  alias, 1 drivers
v0000020467538bc0_0 .net/s "B_Real", 15 0, L_000002046757c5d0;  alias, 1 drivers
v0000020467538da0_0 .var/s "O_Im", 15 0;
v0000020467539e80_0 .var/s "O_Real", 15 0;
v000002046753a600_0 .net/s *"_ivl_0", 31 0, L_0000020467597db0;  1 drivers
v0000020467539160_0 .net/s *"_ivl_12", 31 0, L_0000020467596a50;  1 drivers
v0000020467538940_0 .net/s *"_ivl_14", 31 0, L_0000020467596af0;  1 drivers
v0000020467539f20_0 .net/s *"_ivl_18", 31 0, L_0000020467597f90;  1 drivers
v0000020467539660_0 .net/s *"_ivl_2", 31 0, L_0000020467598850;  1 drivers
v0000020467539700_0 .net/s *"_ivl_20", 31 0, L_00000204675980d0;  1 drivers
v0000020467539d40_0 .net/s *"_ivl_6", 31 0, L_00000204675973b0;  1 drivers
v0000020467538800_0 .net/s *"_ivl_8", 31 0, L_0000020467597e50;  1 drivers
v0000020467538440_0 .net "temp_i_i", 31 0, L_0000020467599110;  1 drivers
v0000020467539ca0_0 .net "temp_i_r", 31 0, L_0000020467596b90;  1 drivers
v000002046753a9c0_0 .net "temp_r_i", 31 0, L_0000020467597ef0;  1 drivers
v00000204675384e0_0 .net "temp_r_r", 31 0, L_0000020467599070;  1 drivers
E_00000204674be280 .event anyedge, v00000204675384e0_0, v0000020467538440_0, v000002046753a9c0_0, v0000020467539ca0_0;
L_0000020467597db0 .extend/s 32, L_0000020467598170;
L_0000020467598850 .extend/s 32, L_000002046757c5d0;
L_0000020467599070 .arith/mult 32, L_0000020467597db0, L_0000020467598850;
L_00000204675973b0 .extend/s 32, L_0000020467597310;
L_0000020467597e50 .extend/s 32, L_000002046757c800;
L_0000020467599110 .arith/mult 32, L_00000204675973b0, L_0000020467597e50;
L_0000020467596a50 .extend/s 32, L_0000020467598170;
L_0000020467596af0 .extend/s 32, L_000002046757c800;
L_0000020467597ef0 .arith/mult 32, L_0000020467596a50, L_0000020467596af0;
L_0000020467597f90 .extend/s 32, L_0000020467597310;
L_00000204675980d0 .extend/s 32, L_000002046757c5d0;
L_0000020467596b90 .arith/mult 32, L_0000020467597f90, L_00000204675980d0;
S_000002046752daf0 .scope generate, "GROUP_LOOP[4]" "GROUP_LOOP[4]" 3 57, 3 57 0, S_0000020467528810;
 .timescale 0 0;
P_00000204674bde40 .param/l "j" 0 3 57, +C4<0100>;
S_000002046752bd40 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_000002046752daf0;
 .timescale 0 0;
P_000002046752e430 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000001000>;
P_000002046752e468 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001001>;
P_000002046752e4a0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_000002046752e4d8 .param/l "b" 0 3 60, +C4<00>;
S_000002046752bed0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046752bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674be200 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000002046753c9f0_0 .net/s "A_Im_c", 15 0, v000002046753cef0_0;  1 drivers
v000002046753d3f0_0 .net/s "A_Real_c", 15 0, v000002046753c450_0;  1 drivers
v000002046753e110_0 .net/s "B_Im_c", 15 0, v000002046753d490_0;  1 drivers
v000002046753c810_0 .net/s "B_Real_c", 15 0, v000002046753e9d0_0;  1 drivers
v000002046753d030_0 .net/s "Data_A_Im", 15 0, L_000002046757af10;  alias, 1 drivers
v000002046753d170_0 .net/s "Data_A_Real", 15 0, L_000002046757aab0;  alias, 1 drivers
v000002046753c950_0 .net/s "Data_B_Im", 15 0, L_000002046757b370;  alias, 1 drivers
v000002046753e2f0_0 .net/s "Data_B_Real", 15 0, L_000002046757c020;  alias, 1 drivers
v000002046753ddf0_0 .net/s "Inter_Im", 15 0, v000002046753cbd0_0;  1 drivers
v000002046753cd10_0 .net/s "Inter_Real", 15 0, v000002046753c8b0_0;  1 drivers
v000002046753e4d0_0 .var/s "O_A_Im", 15 0;
v000002046753e430_0 .var/s "O_A_Real", 15 0;
v000002046753ca90_0 .var/s "O_B_Im", 15 0;
v000002046753d2b0_0 .var/s "O_B_Real", 15 0;
v000002046753c590_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c6b98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046753de90_0 .net *"_ivl_4", 15 0, L_00000204675c6b98;  1 drivers
L_00000204675c6be0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046753d5d0_0 .net *"_ivl_8", 15 0, L_00000204675c6be0;  1 drivers
v000002046753d670_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046759a3d0 .part L_00000204675c7b58, 16, 16;
L_000002046759a830 .part L_00000204675c7b58, 0, 16;
L_000002046759a510 .arith/sub 16, L_00000204675c6b98, v000002046753c8b0_0;
L_000002046759b410 .arith/sub 16, L_00000204675c6be0, v000002046753cbd0_0;
S_000002046752c1f0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046752bed0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046753d350_0 .net/s "A_Im", 15 0, L_000002046757af10;  alias, 1 drivers
v000002046753cc70_0 .net/s "A_Real", 15 0, L_000002046757aab0;  alias, 1 drivers
v000002046753c3b0_0 .net/s "B_Im", 15 0, v000002046753cbd0_0;  alias, 1 drivers
v000002046753e570_0 .net/s "B_Real", 15 0, v000002046753c8b0_0;  alias, 1 drivers
v000002046753cef0_0 .var/s "O_Im", 15 0;
v000002046753c450_0 .var/s "O_Real", 15 0;
E_00000204674be340 .event anyedge, v000002046753cc70_0, v000002046753e570_0, v000002046753d350_0, v000002046753c3b0_0;
S_000002046752c380 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046752bed0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046753c310_0 .net/s "A_Im", 15 0, L_000002046757af10;  alias, 1 drivers
v000002046753c4f0_0 .net/s "A_Real", 15 0, L_000002046757aab0;  alias, 1 drivers
v000002046753d850_0 .net/s "B_Im", 15 0, L_000002046759b410;  1 drivers
v000002046753d990_0 .net/s "B_Real", 15 0, L_000002046759a510;  1 drivers
v000002046753d490_0 .var/s "O_Im", 15 0;
v000002046753e9d0_0 .var/s "O_Real", 15 0;
E_00000204674bdc40 .event anyedge, v000002046753cc70_0, v000002046753d990_0, v000002046753d350_0, v000002046753d850_0;
S_000002046752c510 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046752bed0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674be4c0 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046753da30_0 .net/s "A_Im", 15 0, L_000002046759a830;  1 drivers
v000002046753d530_0 .net/s "A_Real", 15 0, L_000002046759a3d0;  1 drivers
v000002046753e7f0_0 .net/s "B_Im", 15 0, L_000002046757b370;  alias, 1 drivers
v000002046753dcb0_0 .net/s "B_Real", 15 0, L_000002046757c020;  alias, 1 drivers
v000002046753cbd0_0 .var/s "O_Im", 15 0;
v000002046753c8b0_0 .var/s "O_Real", 15 0;
v000002046753e250_0 .net/s *"_ivl_0", 31 0, L_0000020467598210;  1 drivers
v000002046753d8f0_0 .net/s *"_ivl_12", 31 0, L_0000020467596f50;  1 drivers
v000002046753dad0_0 .net/s *"_ivl_14", 31 0, L_0000020467597090;  1 drivers
v000002046753db70_0 .net/s *"_ivl_18", 31 0, L_000002046759a650;  1 drivers
v000002046753e390_0 .net/s *"_ivl_2", 31 0, L_0000020467598670;  1 drivers
v000002046753dc10_0 .net/s *"_ivl_20", 31 0, L_000002046759a470;  1 drivers
v000002046753d7b0_0 .net/s *"_ivl_6", 31 0, L_0000020467598710;  1 drivers
v000002046753dd50_0 .net/s *"_ivl_8", 31 0, L_0000020467597450;  1 drivers
v000002046753ce50_0 .net "temp_i_i", 31 0, L_00000204675987b0;  1 drivers
v000002046753cf90_0 .net "temp_i_r", 31 0, L_000002046759a330;  1 drivers
v000002046753c770_0 .net "temp_r_i", 31 0, L_0000020467599b10;  1 drivers
v000002046753ea70_0 .net "temp_r_r", 31 0, L_0000020467596eb0;  1 drivers
E_00000204674be740 .event anyedge, v000002046753ea70_0, v000002046753ce50_0, v000002046753c770_0, v000002046753cf90_0;
L_0000020467598210 .extend/s 32, L_000002046759a3d0;
L_0000020467598670 .extend/s 32, L_000002046757c020;
L_0000020467596eb0 .arith/mult 32, L_0000020467598210, L_0000020467598670;
L_0000020467598710 .extend/s 32, L_000002046759a830;
L_0000020467597450 .extend/s 32, L_000002046757b370;
L_00000204675987b0 .arith/mult 32, L_0000020467598710, L_0000020467597450;
L_0000020467596f50 .extend/s 32, L_000002046759a3d0;
L_0000020467597090 .extend/s 32, L_000002046757b370;
L_0000020467599b10 .arith/mult 32, L_0000020467596f50, L_0000020467597090;
L_000002046759a650 .extend/s 32, L_000002046759a830;
L_000002046759a470 .extend/s 32, L_000002046757c020;
L_000002046759a330 .arith/mult 32, L_000002046759a650, L_000002046759a470;
S_0000020467542c20 .scope generate, "GROUP_LOOP[5]" "GROUP_LOOP[5]" 3 57, 3 57 0, S_0000020467528810;
 .timescale 0 0;
P_00000204674be2c0 .param/l "j" 0 3 57, +C4<0101>;
S_0000020467542770 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_0000020467542c20;
 .timescale 0 0;
P_000002046752e520 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000001010>;
P_000002046752e558 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001011>;
P_000002046752e590 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_000002046752e5c8 .param/l "b" 0 3 60, +C4<00>;
S_0000020467542a90 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_0000020467542770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674be500 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467540050_0 .net/s "A_Im_c", 15 0, v000002046753e1b0_0;  1 drivers
v000002046753ebb0_0 .net/s "A_Real_c", 15 0, v000002046753cb30_0;  1 drivers
v000002046753ecf0_0 .net/s "B_Im_c", 15 0, v000002046753fb50_0;  1 drivers
v000002046753fbf0_0 .net/s "B_Real_c", 15 0, v000002046753fab0_0;  1 drivers
v000002046753f330_0 .net/s "Data_A_Im", 15 0, L_000002046757ab90;  alias, 1 drivers
v000002046753f790_0 .net/s "Data_A_Real", 15 0, L_000002046757b760;  alias, 1 drivers
v000002046753f3d0_0 .net/s "Data_B_Im", 15 0, L_000002046757bed0;  alias, 1 drivers
v000002046753ed90_0 .net/s "Data_B_Real", 15 0, L_000002046757be60;  alias, 1 drivers
v000002046753f470_0 .net/s "Inter_Im", 15 0, v000002046753eed0_0;  1 drivers
v000002046753f5b0_0 .net/s "Inter_Real", 15 0, v000002046753fd30_0;  1 drivers
v000002046753ee30_0 .var/s "O_A_Im", 15 0;
v000002046753f650_0 .var/s "O_A_Real", 15 0;
v000002046753f6f0_0 .var/s "O_B_Im", 15 0;
v000002046753f830_0 .var/s "O_B_Real", 15 0;
v000002046753f8d0_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c6c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046753ff10_0 .net *"_ivl_4", 15 0, L_00000204675c6c28;  1 drivers
L_00000204675c6c70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046753ffb0_0 .net *"_ivl_8", 15 0, L_00000204675c6c70;  1 drivers
v0000020467544740_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467599e30 .part L_00000204675c7b58, 16, 16;
L_0000020467599250 .part L_00000204675c7b58, 0, 16;
L_000002046759ab50 .arith/sub 16, L_00000204675c6c28, v000002046753fd30_0;
L_00000204675994d0 .arith/sub 16, L_00000204675c6c70, v000002046753eed0_0;
S_00000204675414b0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467542a90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046753c630_0 .net/s "A_Im", 15 0, L_000002046757ab90;  alias, 1 drivers
v000002046753df30_0 .net/s "A_Real", 15 0, L_000002046757b760;  alias, 1 drivers
v000002046753e070_0 .net/s "B_Im", 15 0, v000002046753eed0_0;  alias, 1 drivers
v000002046753dfd0_0 .net/s "B_Real", 15 0, v000002046753fd30_0;  alias, 1 drivers
v000002046753e1b0_0 .var/s "O_Im", 15 0;
v000002046753cb30_0 .var/s "O_Real", 15 0;
E_00000204674be540 .event anyedge, v000002046753df30_0, v000002046753dfd0_0, v000002046753c630_0, v000002046753e070_0;
S_00000204675422c0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467542a90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046753d710_0 .net/s "A_Im", 15 0, L_000002046757ab90;  alias, 1 drivers
v000002046753cdb0_0 .net/s "A_Real", 15 0, L_000002046757b760;  alias, 1 drivers
v000002046753d0d0_0 .net/s "B_Im", 15 0, L_00000204675994d0;  1 drivers
v000002046753d210_0 .net/s "B_Real", 15 0, L_000002046759ab50;  1 drivers
v000002046753fb50_0 .var/s "O_Im", 15 0;
v000002046753fab0_0 .var/s "O_Real", 15 0;
E_00000204674be580 .event anyedge, v000002046753df30_0, v000002046753d210_0, v000002046753c630_0, v000002046753d0d0_0;
S_0000020467542130 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467542a90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674be780 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046753f290_0 .net/s "A_Im", 15 0, L_0000020467599250;  1 drivers
v000002046753f010_0 .net/s "A_Real", 15 0, L_0000020467599e30;  1 drivers
v000002046753fc90_0 .net/s "B_Im", 15 0, L_000002046757bed0;  alias, 1 drivers
v000002046753fa10_0 .net/s "B_Real", 15 0, L_000002046757be60;  alias, 1 drivers
v000002046753eed0_0 .var/s "O_Im", 15 0;
v000002046753fd30_0 .var/s "O_Real", 15 0;
v000002046753f970_0 .net/s *"_ivl_0", 31 0, L_000002046759a790;  1 drivers
v000002046753f0b0_0 .net/s *"_ivl_12", 31 0, L_000002046759b230;  1 drivers
v00000204675400f0_0 .net/s *"_ivl_14", 31 0, L_000002046759abf0;  1 drivers
v000002046753ef70_0 .net/s *"_ivl_18", 31 0, L_000002046759b190;  1 drivers
v000002046753f510_0 .net/s *"_ivl_2", 31 0, L_000002046759a0b0;  1 drivers
v000002046753f150_0 .net/s *"_ivl_20", 31 0, L_000002046759a6f0;  1 drivers
v000002046753fdd0_0 .net/s *"_ivl_6", 31 0, L_000002046759b4b0;  1 drivers
v000002046753ec50_0 .net/s *"_ivl_8", 31 0, L_000002046759b550;  1 drivers
v0000020467540190_0 .net "temp_i_i", 31 0, L_000002046759b870;  1 drivers
v000002046753f1f0_0 .net "temp_i_r", 31 0, L_000002046759aa10;  1 drivers
v000002046753eb10_0 .net "temp_r_i", 31 0, L_000002046759b7d0;  1 drivers
v000002046753fe70_0 .net "temp_r_r", 31 0, L_000002046759a5b0;  1 drivers
E_00000204674be7c0 .event anyedge, v000002046753fe70_0, v0000020467540190_0, v000002046753eb10_0, v000002046753f1f0_0;
L_000002046759a790 .extend/s 32, L_0000020467599e30;
L_000002046759a0b0 .extend/s 32, L_000002046757be60;
L_000002046759a5b0 .arith/mult 32, L_000002046759a790, L_000002046759a0b0;
L_000002046759b4b0 .extend/s 32, L_0000020467599250;
L_000002046759b550 .extend/s 32, L_000002046757bed0;
L_000002046759b870 .arith/mult 32, L_000002046759b4b0, L_000002046759b550;
L_000002046759b230 .extend/s 32, L_0000020467599e30;
L_000002046759abf0 .extend/s 32, L_000002046757bed0;
L_000002046759b7d0 .arith/mult 32, L_000002046759b230, L_000002046759abf0;
L_000002046759b190 .extend/s 32, L_0000020467599250;
L_000002046759a6f0 .extend/s 32, L_000002046757be60;
L_000002046759aa10 .arith/mult 32, L_000002046759b190, L_000002046759a6f0;
S_0000020467542db0 .scope generate, "GROUP_LOOP[6]" "GROUP_LOOP[6]" 3 57, 3 57 0, S_0000020467528810;
 .timescale 0 0;
P_00000204674be8c0 .param/l "j" 0 3 57, +C4<0110>;
S_0000020467541af0 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_0000020467542db0;
 .timescale 0 0;
P_000002046752e610 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000001100>;
P_000002046752e648 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001101>;
P_000002046752e680 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_000002046752e6b8 .param/l "b" 0 3 60, +C4<00>;
S_0000020467541c80 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_0000020467541af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674be000 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467545780_0 .net/s "A_Im_c", 15 0, v0000020467543e80_0;  1 drivers
v00000204675446a0_0 .net/s "A_Real_c", 15 0, v00000204675453c0_0;  1 drivers
v0000020467543ca0_0 .net/s "B_Im_c", 15 0, v00000204675451e0_0;  1 drivers
v0000020467543a20_0 .net/s "B_Real_c", 15 0, v0000020467543840_0;  1 drivers
v0000020467543ac0_0 .net/s "Data_A_Im", 15 0, L_000002046757bd80;  alias, 1 drivers
v0000020467544ce0_0 .net/s "Data_A_Real", 15 0, L_000002046757ab20;  alias, 1 drivers
v0000020467545960_0 .net/s "Data_B_Im", 15 0, L_000002046757ba70;  alias, 1 drivers
v00000204675433e0_0 .net/s "Data_B_Real", 15 0, L_000002046757bdf0;  alias, 1 drivers
v0000020467543de0_0 .net/s "Inter_Im", 15 0, v00000204675458c0_0;  1 drivers
v0000020467543f20_0 .net/s "Inter_Real", 15 0, v0000020467544100_0;  1 drivers
v0000020467544240_0 .var/s "O_A_Im", 15 0;
v0000020467543520_0 .var/s "O_A_Real", 15 0;
v00000204675449c0_0 .var/s "O_B_Im", 15 0;
v00000204675441a0_0 .var/s "O_B_Real", 15 0;
v0000020467545a00_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c6cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675444c0_0 .net *"_ivl_4", 15 0, L_00000204675c6cb8;  1 drivers
L_00000204675c6d00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675442e0_0 .net *"_ivl_8", 15 0, L_00000204675c6d00;  1 drivers
v0000020467544380_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046759ad30 .part L_00000204675c7b58, 16, 16;
L_0000020467599930 .part L_00000204675c7b58, 0, 16;
L_0000020467599bb0 .arith/sub 16, L_00000204675c6cb8, v0000020467544100_0;
L_0000020467599c50 .arith/sub 16, L_00000204675c6d00, v00000204675458c0_0;
S_0000020467541fa0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467541c80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467543d40_0 .net/s "A_Im", 15 0, L_000002046757bd80;  alias, 1 drivers
v0000020467545280_0 .net/s "A_Real", 15 0, L_000002046757ab20;  alias, 1 drivers
v0000020467545460_0 .net/s "B_Im", 15 0, v00000204675458c0_0;  alias, 1 drivers
v0000020467544920_0 .net/s "B_Real", 15 0, v0000020467544100_0;  alias, 1 drivers
v0000020467543e80_0 .var/s "O_Im", 15 0;
v00000204675453c0_0 .var/s "O_Real", 15 0;
E_00000204674bdb40 .event anyedge, v0000020467545280_0, v0000020467544920_0, v0000020467543d40_0, v0000020467545460_0;
S_0000020467541640 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467541c80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v00000204675437a0_0 .net/s "A_Im", 15 0, L_000002046757bd80;  alias, 1 drivers
v00000204675455a0_0 .net/s "A_Real", 15 0, L_000002046757ab20;  alias, 1 drivers
v0000020467543fc0_0 .net/s "B_Im", 15 0, L_0000020467599c50;  1 drivers
v0000020467545140_0 .net/s "B_Real", 15 0, L_0000020467599bb0;  1 drivers
v00000204675451e0_0 .var/s "O_Im", 15 0;
v0000020467543840_0 .var/s "O_Real", 15 0;
E_00000204674bda40 .event anyedge, v0000020467545280_0, v0000020467545140_0, v0000020467543d40_0, v0000020467543fc0_0;
S_0000020467541e10 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467541c80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674be900 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467545500_0 .net/s "A_Im", 15 0, L_0000020467599930;  1 drivers
v0000020467543700_0 .net/s "A_Real", 15 0, L_000002046759ad30;  1 drivers
v0000020467545640_0 .net/s "B_Im", 15 0, L_000002046757ba70;  alias, 1 drivers
v0000020467543480_0 .net/s "B_Real", 15 0, L_000002046757bdf0;  alias, 1 drivers
v00000204675458c0_0 .var/s "O_Im", 15 0;
v0000020467544100_0 .var/s "O_Real", 15 0;
v00000204675447e0_0 .net/s *"_ivl_0", 31 0, L_000002046759b2d0;  1 drivers
v0000020467544a60_0 .net/s *"_ivl_12", 31 0, L_000002046759a8d0;  1 drivers
v0000020467544e20_0 .net/s *"_ivl_14", 31 0, L_000002046759b370;  1 drivers
v0000020467543c00_0 .net/s *"_ivl_18", 31 0, L_000002046759b5f0;  1 drivers
v0000020467543660_0 .net/s *"_ivl_2", 31 0, L_000002046759ac90;  1 drivers
v0000020467544560_0 .net/s *"_ivl_20", 31 0, L_0000020467599a70;  1 drivers
v0000020467545320_0 .net/s *"_ivl_6", 31 0, L_000002046759a290;  1 drivers
v00000204675456e0_0 .net/s *"_ivl_8", 31 0, L_000002046759add0;  1 drivers
v0000020467544880_0 .net "temp_i_i", 31 0, L_000002046759aab0;  1 drivers
v0000020467544060_0 .net "temp_i_r", 31 0, L_000002046759a970;  1 drivers
v00000204675438e0_0 .net "temp_r_i", 31 0, L_000002046759af10;  1 drivers
v0000020467543980_0 .net "temp_r_r", 31 0, L_000002046759b050;  1 drivers
E_00000204674bdb80 .event anyedge, v0000020467543980_0, v0000020467544880_0, v00000204675438e0_0, v0000020467544060_0;
L_000002046759b2d0 .extend/s 32, L_000002046759ad30;
L_000002046759ac90 .extend/s 32, L_000002046757bdf0;
L_000002046759b050 .arith/mult 32, L_000002046759b2d0, L_000002046759ac90;
L_000002046759a290 .extend/s 32, L_0000020467599930;
L_000002046759add0 .extend/s 32, L_000002046757ba70;
L_000002046759aab0 .arith/mult 32, L_000002046759a290, L_000002046759add0;
L_000002046759a8d0 .extend/s 32, L_000002046759ad30;
L_000002046759b370 .extend/s 32, L_000002046757ba70;
L_000002046759af10 .arith/mult 32, L_000002046759a8d0, L_000002046759b370;
L_000002046759b5f0 .extend/s 32, L_0000020467599930;
L_0000020467599a70 .extend/s 32, L_000002046757bdf0;
L_000002046759a970 .arith/mult 32, L_000002046759b5f0, L_0000020467599a70;
S_0000020467542f40 .scope generate, "GROUP_LOOP[7]" "GROUP_LOOP[7]" 3 57, 3 57 0, S_0000020467528810;
 .timescale 0 0;
P_00000204674bdac0 .param/l "j" 0 3 57, +C4<0111>;
S_00000204675430d0 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_0000020467542f40;
 .timescale 0 0;
P_000002046752e700 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000001110>;
P_000002046752e738 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001111>;
P_000002046752e770 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_000002046752e7a8 .param/l "b" 0 3 60, +C4<00>;
S_0000020467541320 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_00000204675430d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674bf340 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467546400_0 .net/s "A_Im_c", 15 0, v0000020467543b60_0;  1 drivers
v0000020467546d60_0 .net/s "A_Real_c", 15 0, v0000020467544d80_0;  1 drivers
v0000020467546f40_0 .net/s "B_Im_c", 15 0, v0000020467544c40_0;  1 drivers
v0000020467545dc0_0 .net/s "B_Real_c", 15 0, v0000020467544ec0_0;  1 drivers
v0000020467545be0_0 .net/s "Data_A_Im", 15 0, L_000002046757b7d0;  alias, 1 drivers
v0000020467546e00_0 .net/s "Data_A_Real", 15 0, L_000002046757af80;  alias, 1 drivers
v00000204675460e0_0 .net/s "Data_B_Im", 15 0, L_000002046757c640;  alias, 1 drivers
v0000020467546540_0 .net/s "Data_B_Real", 15 0, L_000002046757c870;  alias, 1 drivers
v0000020467545f00_0 .net/s "Inter_Im", 15 0, v0000020467547120_0;  1 drivers
v0000020467546cc0_0 .net/s "Inter_Real", 15 0, v0000020467546900_0;  1 drivers
v00000204675462c0_0 .var/s "O_A_Im", 15 0;
v0000020467546680_0 .var/s "O_A_Real", 15 0;
v00000204675465e0_0 .var/s "O_B_Im", 15 0;
v0000020467545c80_0 .var/s "O_B_Real", 15 0;
v0000020467546860_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c6d48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467546360_0 .net *"_ivl_4", 15 0, L_00000204675c6d48;  1 drivers
L_00000204675c6d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675464a0_0 .net *"_ivl_8", 15 0, L_00000204675c6d90;  1 drivers
v0000020467546a40_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467599570 .part L_00000204675c7b58, 16, 16;
L_0000020467599610 .part L_00000204675c7b58, 0, 16;
L_00000204675996b0 .arith/sub 16, L_00000204675c6d48, v0000020467546900_0;
L_0000020467599ed0 .arith/sub 16, L_00000204675c6d90, v0000020467547120_0;
S_00000204675417d0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467541320;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v00000204675435c0_0 .net/s "A_Im", 15 0, L_000002046757b7d0;  alias, 1 drivers
v0000020467545820_0 .net/s "A_Real", 15 0, L_000002046757af80;  alias, 1 drivers
v0000020467544420_0 .net/s "B_Im", 15 0, v0000020467547120_0;  alias, 1 drivers
v0000020467544600_0 .net/s "B_Real", 15 0, v0000020467546900_0;  alias, 1 drivers
v0000020467543b60_0 .var/s "O_Im", 15 0;
v0000020467544d80_0 .var/s "O_Real", 15 0;
E_00000204674bec40 .event anyedge, v0000020467545820_0, v0000020467544600_0, v00000204675435c0_0, v0000020467544420_0;
S_0000020467542450 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467541320;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467545aa0_0 .net/s "A_Im", 15 0, L_000002046757b7d0;  alias, 1 drivers
v0000020467543340_0 .net/s "A_Real", 15 0, L_000002046757af80;  alias, 1 drivers
v0000020467544b00_0 .net/s "B_Im", 15 0, L_0000020467599ed0;  1 drivers
v0000020467544ba0_0 .net/s "B_Real", 15 0, L_00000204675996b0;  1 drivers
v0000020467544c40_0 .var/s "O_Im", 15 0;
v0000020467544ec0_0 .var/s "O_Real", 15 0;
E_00000204674bf200 .event anyedge, v0000020467545820_0, v0000020467544ba0_0, v00000204675435c0_0, v0000020467544b00_0;
S_00000204675425e0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467541320;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674bec80 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467544f60_0 .net/s "A_Im", 15 0, L_0000020467599610;  1 drivers
v0000020467545000_0 .net/s "A_Real", 15 0, L_0000020467599570;  1 drivers
v00000204675450a0_0 .net/s "B_Im", 15 0, L_000002046757c640;  alias, 1 drivers
v0000020467546180_0 .net/s "B_Real", 15 0, L_000002046757c870;  alias, 1 drivers
v0000020467547120_0 .var/s "O_Im", 15 0;
v0000020467546900_0 .var/s "O_Real", 15 0;
v0000020467546720_0 .net/s *"_ivl_0", 31 0, L_000002046759ae70;  1 drivers
v00000204675467c0_0 .net/s *"_ivl_12", 31 0, L_000002046759b690;  1 drivers
v0000020467546220_0 .net/s *"_ivl_14", 31 0, L_000002046759b730;  1 drivers
v0000020467545fa0_0 .net/s *"_ivl_18", 31 0, L_00000204675992f0;  1 drivers
v0000020467545b40_0 .net/s *"_ivl_2", 31 0, L_000002046759afb0;  1 drivers
v0000020467546fe0_0 .net/s *"_ivl_20", 31 0, L_0000020467599390;  1 drivers
v0000020467546040_0 .net/s *"_ivl_6", 31 0, L_000002046759a1f0;  1 drivers
v00000204675469a0_0 .net/s *"_ivl_8", 31 0, L_0000020467599d90;  1 drivers
v0000020467547080_0 .net "temp_i_i", 31 0, L_000002046759b0f0;  1 drivers
v0000020467545d20_0 .net "temp_i_r", 31 0, L_0000020467599430;  1 drivers
v0000020467545e60_0 .net "temp_r_i", 31 0, L_000002046759b9b0;  1 drivers
v00000204675471c0_0 .net "temp_r_r", 31 0, L_000002046759b910;  1 drivers
E_00000204674bee00 .event anyedge, v00000204675471c0_0, v0000020467547080_0, v0000020467545e60_0, v0000020467545d20_0;
L_000002046759ae70 .extend/s 32, L_0000020467599570;
L_000002046759afb0 .extend/s 32, L_000002046757c870;
L_000002046759b910 .arith/mult 32, L_000002046759ae70, L_000002046759afb0;
L_000002046759a1f0 .extend/s 32, L_0000020467599610;
L_0000020467599d90 .extend/s 32, L_000002046757c640;
L_000002046759b0f0 .arith/mult 32, L_000002046759a1f0, L_0000020467599d90;
L_000002046759b690 .extend/s 32, L_0000020467599570;
L_000002046759b730 .extend/s 32, L_000002046757c640;
L_000002046759b9b0 .arith/mult 32, L_000002046759b690, L_000002046759b730;
L_00000204675992f0 .extend/s 32, L_0000020467599610;
L_0000020467599390 .extend/s 32, L_000002046757c870;
L_0000020467599430 .arith/mult 32, L_00000204675992f0, L_0000020467599390;
S_0000020467542900 .scope generate, "STAGE_LOOP[1]" "STAGE_LOOP[1]" 3 53, 3 53 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672d0720 .param/l "GROUP" 1 3 55, +C4<00000000000000000000000000000100>;
P_00000204672d0758 .param/l "s" 0 3 53, +C4<01>;
S_0000020467541960 .scope generate, "GROUP_LOOP[0]" "GROUP_LOOP[0]" 3 57, 3 57 0, S_0000020467542900;
 .timescale 0 0;
P_00000204674bedc0 .param/l "j" 0 3 57, +C4<00>;
S_000002046754ffd0 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_0000020467541960;
 .timescale 0 0;
P_000002046752e7f0 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000000>;
P_000002046752e828 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000000010>;
P_000002046752e860 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_000002046752e898 .param/l "b" 0 3 60, +C4<00>;
S_0000020467550de0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046754ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674beec0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467552590_0 .net/s "A_Im_c", 15 0, v0000020467551b90_0;  1 drivers
v00000204675529f0_0 .net/s "A_Real_c", 15 0, v0000020467552ef0_0;  1 drivers
v0000020467552630_0 .net/s "B_Im_c", 15 0, v0000020467552310_0;  1 drivers
v0000020467552090_0 .net/s "B_Real_c", 15 0, v00000204675523b0_0;  1 drivers
v0000020467552770_0 .net/s "Data_A_Im", 15 0, v000002046752a910_0;  alias, 1 drivers
v0000020467551410_0 .net/s "Data_A_Real", 15 0, v0000020467529fb0_0;  alias, 1 drivers
v0000020467551a50_0 .net/s "Data_B_Im", 15 0, v000002046753bc80_0;  alias, 1 drivers
v0000020467552270_0 .net/s "Data_B_Real", 15 0, v000002046753c0e0_0;  alias, 1 drivers
v00000204675519b0_0 .net/s "Inter_Im", 15 0, v00000204675526d0_0;  1 drivers
v0000020467553030_0 .net/s "Inter_Real", 15 0, v00000204675521d0_0;  1 drivers
v00000204675528b0_0 .var/s "O_A_Im", 15 0;
v0000020467552a90_0 .var/s "O_A_Real", 15 0;
v0000020467553990_0 .var/s "O_B_Im", 15 0;
v0000020467552b30_0 .var/s "O_B_Real", 15 0;
v0000020467551e10_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c6dd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467552d10_0 .net *"_ivl_4", 15 0, L_00000204675c6dd8;  1 drivers
L_00000204675c6e20 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467553a30_0 .net *"_ivl_8", 15 0, L_00000204675c6e20;  1 drivers
v0000020467553530_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046759c450 .part L_00000204675c7b58, 16, 16;
L_000002046759c590 .part L_00000204675c7b58, 0, 16;
L_000002046759bcd0 .arith/sub 16, L_00000204675c6dd8, v00000204675521d0_0;
L_000002046759c630 .arith/sub 16, L_00000204675c6e20, v00000204675526d0_0;
S_0000020467550f70 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467550de0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467546ae0_0 .net/s "A_Im", 15 0, v000002046752a910_0;  alias, 1 drivers
v0000020467546b80_0 .net/s "A_Real", 15 0, v0000020467529fb0_0;  alias, 1 drivers
v0000020467546c20_0 .net/s "B_Im", 15 0, v00000204675526d0_0;  alias, 1 drivers
v0000020467546ea0_0 .net/s "B_Real", 15 0, v00000204675521d0_0;  alias, 1 drivers
v0000020467551b90_0 .var/s "O_Im", 15 0;
v0000020467552ef0_0 .var/s "O_Real", 15 0;
E_00000204674bed80 .event anyedge, v0000020467529fb0_0, v0000020467546ea0_0, v000002046752a910_0, v0000020467546c20_0;
S_000002046754fb20 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467550de0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467553490_0 .net/s "A_Im", 15 0, v000002046752a910_0;  alias, 1 drivers
v0000020467552950_0 .net/s "A_Real", 15 0, v0000020467529fb0_0;  alias, 1 drivers
v0000020467552bd0_0 .net/s "B_Im", 15 0, L_000002046759c630;  1 drivers
v0000020467552db0_0 .net/s "B_Real", 15 0, L_000002046759bcd0;  1 drivers
v0000020467552310_0 .var/s "O_Im", 15 0;
v00000204675523b0_0 .var/s "O_Real", 15 0;
E_00000204674bed40 .event anyedge, v0000020467529fb0_0, v0000020467552db0_0, v000002046752a910_0, v0000020467552bd0_0;
S_000002046754f670 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467550de0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674bf040 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467553170_0 .net/s "A_Im", 15 0, L_000002046759c590;  1 drivers
v0000020467551550_0 .net/s "A_Real", 15 0, L_000002046759c450;  1 drivers
v00000204675537b0_0 .net/s "B_Im", 15 0, v000002046753bc80_0;  alias, 1 drivers
v0000020467552450_0 .net/s "B_Real", 15 0, v000002046753c0e0_0;  alias, 1 drivers
v00000204675526d0_0 .var/s "O_Im", 15 0;
v00000204675521d0_0 .var/s "O_Real", 15 0;
v0000020467551f50_0 .net/s *"_ivl_0", 31 0, L_0000020467599cf0;  1 drivers
v0000020467553210_0 .net/s *"_ivl_12", 31 0, L_000002046759a010;  1 drivers
v0000020467551cd0_0 .net/s *"_ivl_14", 31 0, L_000002046759a150;  1 drivers
v0000020467553ad0_0 .net/s *"_ivl_18", 31 0, L_000002046759c810;  1 drivers
v0000020467552810_0 .net/s *"_ivl_2", 31 0, L_0000020467599750;  1 drivers
v00000204675524f0_0 .net/s *"_ivl_20", 31 0, L_000002046759c770;  1 drivers
v00000204675514b0_0 .net/s *"_ivl_6", 31 0, L_0000020467599890;  1 drivers
v00000204675538f0_0 .net/s *"_ivl_8", 31 0, L_00000204675999d0;  1 drivers
v0000020467552c70_0 .net "temp_i_i", 31 0, L_0000020467599f70;  1 drivers
v0000020467552130_0 .net "temp_i_r", 31 0, L_000002046759c4f0;  1 drivers
v0000020467552f90_0 .net "temp_r_i", 31 0, L_000002046759c270;  1 drivers
v0000020467552e50_0 .net "temp_r_r", 31 0, L_00000204675997f0;  1 drivers
E_00000204674bf280 .event anyedge, v0000020467552e50_0, v0000020467552c70_0, v0000020467552f90_0, v0000020467552130_0;
L_0000020467599cf0 .extend/s 32, L_000002046759c450;
L_0000020467599750 .extend/s 32, v000002046753c0e0_0;
L_00000204675997f0 .arith/mult 32, L_0000020467599cf0, L_0000020467599750;
L_0000020467599890 .extend/s 32, L_000002046759c590;
L_00000204675999d0 .extend/s 32, v000002046753bc80_0;
L_0000020467599f70 .arith/mult 32, L_0000020467599890, L_00000204675999d0;
L_000002046759a010 .extend/s 32, L_000002046759c450;
L_000002046759a150 .extend/s 32, v000002046753bc80_0;
L_000002046759c270 .arith/mult 32, L_000002046759a010, L_000002046759a150;
L_000002046759c810 .extend/s 32, L_000002046759c590;
L_000002046759c770 .extend/s 32, v000002046753c0e0_0;
L_000002046759c4f0 .arith/mult 32, L_000002046759c810, L_000002046759c770;
S_000002046754fcb0 .scope generate, "BF[1]" "BF[1]" 3 60, 3 60 0, S_0000020467541960;
 .timescale 0 0;
P_000002046752ece0 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000001>;
P_000002046752ed18 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000000011>;
P_000002046752ed50 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000100>;
P_000002046752ed88 .param/l "b" 0 3 60, +C4<01>;
S_0000020467550610 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046754fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674bea80 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467554a70_0 .net/s "A_Im_c", 15 0, v0000020467551ff0_0;  1 drivers
v00000204675551f0_0 .net/s "A_Real_c", 15 0, v00000204675515f0_0;  1 drivers
v0000020467553cb0_0 .net/s "B_Im_c", 15 0, v0000020467553670_0;  1 drivers
v0000020467554750_0 .net/s "B_Real_c", 15 0, v0000020467553850_0;  1 drivers
v0000020467554930_0 .net/s "Data_A_Im", 15 0, v000002046752a5f0_0;  alias, 1 drivers
v0000020467554890_0 .net/s "Data_A_Real", 15 0, v000002046752aa50_0;  alias, 1 drivers
v00000204675542f0_0 .net/s "Data_B_Im", 15 0, v000002046753bdc0_0;  alias, 1 drivers
v00000204675547f0_0 .net/s "Data_B_Real", 15 0, v000002046753be60_0;  alias, 1 drivers
v0000020467554c50_0 .net/s "Inter_Im", 15 0, v0000020467551870_0;  1 drivers
v0000020467554570_0 .net/s "Inter_Real", 15 0, v0000020467551910_0;  1 drivers
v0000020467554430_0 .var/s "O_A_Im", 15 0;
v0000020467554ed0_0 .var/s "O_A_Real", 15 0;
v0000020467553b70_0 .var/s "O_B_Im", 15 0;
v0000020467554110_0 .var/s "O_B_Real", 15 0;
v00000204675550b0_0 .net/s "Win", 31 0, L_00000204675c7c78;  alias, 1 drivers
L_00000204675c6e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467553d50_0 .net *"_ivl_4", 15 0, L_00000204675c6e68;  1 drivers
L_00000204675c6eb0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467555150_0 .net *"_ivl_8", 15 0, L_00000204675c6eb0;  1 drivers
v0000020467553c10_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046759bb90 .part L_00000204675c7c78, 16, 16;
L_000002046759bd70 .part L_00000204675c7c78, 0, 16;
L_000002046759be10 .arith/sub 16, L_00000204675c6e68, v0000020467551910_0;
L_000002046759bf50 .arith/sub 16, L_00000204675c6eb0, v0000020467551870_0;
S_0000020467551100 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467550610;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v00000204675533f0_0 .net/s "A_Im", 15 0, v000002046752a5f0_0;  alias, 1 drivers
v00000204675530d0_0 .net/s "A_Real", 15 0, v000002046752aa50_0;  alias, 1 drivers
v00000204675532b0_0 .net/s "B_Im", 15 0, v0000020467551870_0;  alias, 1 drivers
v0000020467551eb0_0 .net/s "B_Real", 15 0, v0000020467551910_0;  alias, 1 drivers
v0000020467551ff0_0 .var/s "O_Im", 15 0;
v00000204675515f0_0 .var/s "O_Real", 15 0;
E_00000204674bf3c0 .event anyedge, v000002046752aa50_0, v0000020467551eb0_0, v000002046752a5f0_0, v00000204675532b0_0;
S_0000020467550c50 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467550610;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v00000204675517d0_0 .net/s "A_Im", 15 0, v000002046752a5f0_0;  alias, 1 drivers
v0000020467553710_0 .net/s "A_Real", 15 0, v000002046752aa50_0;  alias, 1 drivers
v0000020467553350_0 .net/s "B_Im", 15 0, L_000002046759bf50;  1 drivers
v00000204675535d0_0 .net/s "B_Real", 15 0, L_000002046759be10;  1 drivers
v0000020467553670_0 .var/s "O_Im", 15 0;
v0000020467553850_0 .var/s "O_Real", 15 0;
E_00000204674beac0 .event anyedge, v000002046752aa50_0, v00000204675535d0_0, v000002046752a5f0_0, v0000020467553350_0;
S_000002046754f350 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467550610;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674bf400 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467551370_0 .net/s "A_Im", 15 0, L_000002046759bd70;  1 drivers
v0000020467551690_0 .net/s "A_Real", 15 0, L_000002046759bb90;  1 drivers
v0000020467551af0_0 .net/s "B_Im", 15 0, v000002046753bdc0_0;  alias, 1 drivers
v0000020467551730_0 .net/s "B_Real", 15 0, v000002046753be60_0;  alias, 1 drivers
v0000020467551870_0 .var/s "O_Im", 15 0;
v0000020467551910_0 .var/s "O_Real", 15 0;
v0000020467551c30_0 .net/s *"_ivl_0", 31 0, L_000002046759beb0;  1 drivers
v0000020467551d70_0 .net/s *"_ivl_12", 31 0, L_000002046759c1d0;  1 drivers
v00000204675546b0_0 .net/s *"_ivl_14", 31 0, L_000002046759c130;  1 drivers
v0000020467554b10_0 .net/s *"_ivl_18", 31 0, L_000002046759c310;  1 drivers
v0000020467554f70_0 .net/s *"_ivl_2", 31 0, L_000002046759c6d0;  1 drivers
v0000020467555010_0 .net/s *"_ivl_20", 31 0, L_000002046759baf0;  1 drivers
v0000020467554bb0_0 .net/s *"_ivl_6", 31 0, L_000002046759c090;  1 drivers
v0000020467554250_0 .net/s *"_ivl_8", 31 0, L_000002046759c8b0;  1 drivers
v0000020467554cf0_0 .net "temp_i_i", 31 0, L_000002046759c3b0;  1 drivers
v0000020467554d90_0 .net "temp_i_r", 31 0, L_000002046759bc30;  1 drivers
v00000204675549d0_0 .net "temp_r_i", 31 0, L_000002046759ba50;  1 drivers
v0000020467554e30_0 .net "temp_r_r", 31 0, L_000002046759bff0;  1 drivers
E_00000204674bf940 .event anyedge, v0000020467554e30_0, v0000020467554cf0_0, v00000204675549d0_0, v0000020467554d90_0;
L_000002046759beb0 .extend/s 32, L_000002046759bb90;
L_000002046759c6d0 .extend/s 32, v000002046753be60_0;
L_000002046759bff0 .arith/mult 32, L_000002046759beb0, L_000002046759c6d0;
L_000002046759c090 .extend/s 32, L_000002046759bd70;
L_000002046759c8b0 .extend/s 32, v000002046753bdc0_0;
L_000002046759c3b0 .arith/mult 32, L_000002046759c090, L_000002046759c8b0;
L_000002046759c1d0 .extend/s 32, L_000002046759bb90;
L_000002046759c130 .extend/s 32, v000002046753bdc0_0;
L_000002046759ba50 .arith/mult 32, L_000002046759c1d0, L_000002046759c130;
L_000002046759c310 .extend/s 32, L_000002046759bd70;
L_000002046759baf0 .extend/s 32, v000002046753be60_0;
L_000002046759bc30 .arith/mult 32, L_000002046759c310, L_000002046759baf0;
S_000002046754f4e0 .scope generate, "GROUP_LOOP[1]" "GROUP_LOOP[1]" 3 57, 3 57 0, S_0000020467542900;
 .timescale 0 0;
P_00000204674bea00 .param/l "j" 0 3 57, +C4<01>;
S_0000020467550930 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_000002046754f4e0;
 .timescale 0 0;
P_000002046752edd0 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000100>;
P_000002046752ee08 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000000110>;
P_000002046752ee40 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_000002046752ee78 .param/l "b" 0 3 60, +C4<00>;
S_0000020467550160 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_0000020467550930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674becc0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000002046755c110_0 .net/s "A_Im_c", 15 0, v0000020467553fd0_0;  1 drivers
v000002046755b990_0 .net/s "A_Real_c", 15 0, v0000020467554070_0;  1 drivers
v000002046755c1b0_0 .net/s "B_Im_c", 15 0, v000002046755aef0_0;  1 drivers
v000002046755be90_0 .net/s "B_Real_c", 15 0, v000002046755af90_0;  1 drivers
v000002046755ae50_0 .net/s "Data_A_Im", 15 0, v000002046753a920_0;  alias, 1 drivers
v0000020467559e10_0 .net/s "Data_A_Real", 15 0, v00000204675390c0_0;  alias, 1 drivers
v000002046755b2b0_0 .net/s "Data_B_Im", 15 0, v000002046753a060_0;  alias, 1 drivers
v000002046755abd0_0 .net/s "Data_B_Real", 15 0, v000002046753a7e0_0;  alias, 1 drivers
v000002046755b710_0 .net/s "Inter_Im", 15 0, v000002046755c2f0_0;  1 drivers
v000002046755a130_0 .net/s "Inter_Real", 15 0, v0000020467559d70_0;  1 drivers
v0000020467559eb0_0 .var/s "O_A_Im", 15 0;
v000002046755a810_0 .var/s "O_A_Real", 15 0;
v000002046755a1d0_0 .var/s "O_B_Im", 15 0;
v000002046755bb70_0 .var/s "O_B_Real", 15 0;
v000002046755b0d0_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c6ef8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046755b7b0_0 .net *"_ivl_4", 15 0, L_00000204675c6ef8;  1 drivers
L_00000204675c6f40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046755a3b0_0 .net *"_ivl_8", 15 0, L_00000204675c6f40;  1 drivers
v0000020467559f50_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467629170 .part L_00000204675c7b58, 16, 16;
L_0000020467628f90 .part L_00000204675c7b58, 0, 16;
L_0000020467627f50 .arith/sub 16, L_00000204675c6ef8, v0000020467559d70_0;
L_0000020467628e50 .arith/sub 16, L_00000204675c6f40, v000002046755c2f0_0;
S_00000204675507a0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467550160;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467553df0_0 .net/s "A_Im", 15 0, v000002046753a920_0;  alias, 1 drivers
v0000020467553e90_0 .net/s "A_Real", 15 0, v00000204675390c0_0;  alias, 1 drivers
v00000204675541b0_0 .net/s "B_Im", 15 0, v000002046755c2f0_0;  alias, 1 drivers
v0000020467553f30_0 .net/s "B_Real", 15 0, v0000020467559d70_0;  alias, 1 drivers
v0000020467553fd0_0 .var/s "O_Im", 15 0;
v0000020467554070_0 .var/s "O_Real", 15 0;
E_00000204674bee80 .event anyedge, v00000204675390c0_0, v0000020467553f30_0, v000002046753a920_0, v00000204675541b0_0;
S_0000020467550ac0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467550160;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467554390_0 .net/s "A_Im", 15 0, v000002046753a920_0;  alias, 1 drivers
v00000204675544d0_0 .net/s "A_Real", 15 0, v00000204675390c0_0;  alias, 1 drivers
v0000020467554610_0 .net/s "B_Im", 15 0, L_0000020467628e50;  1 drivers
v000002046755adb0_0 .net/s "B_Real", 15 0, L_0000020467627f50;  1 drivers
v000002046755aef0_0 .var/s "O_Im", 15 0;
v000002046755af90_0 .var/s "O_Real", 15 0;
E_00000204674bf140 .event anyedge, v00000204675390c0_0, v000002046755adb0_0, v000002046753a920_0, v0000020467554610_0;
S_00000204675502f0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467550160;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674bf680 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046755a4f0_0 .net/s "A_Im", 15 0, L_0000020467628f90;  1 drivers
v000002046755a450_0 .net/s "A_Real", 15 0, L_0000020467629170;  1 drivers
v000002046755a630_0 .net/s "B_Im", 15 0, v000002046753a060_0;  alias, 1 drivers
v000002046755a6d0_0 .net/s "B_Real", 15 0, v000002046753a7e0_0;  alias, 1 drivers
v000002046755c2f0_0 .var/s "O_Im", 15 0;
v0000020467559d70_0 .var/s "O_Real", 15 0;
v000002046755c250_0 .net/s *"_ivl_0", 31 0, L_0000020467629030;  1 drivers
v000002046755a590_0 .net/s *"_ivl_12", 31 0, L_0000020467628db0;  1 drivers
v0000020467559c30_0 .net/s *"_ivl_14", 31 0, L_0000020467629990;  1 drivers
v000002046755bad0_0 .net/s *"_ivl_18", 31 0, L_0000020467629850;  1 drivers
v0000020467559b90_0 .net/s *"_ivl_2", 31 0, L_0000020467628090;  1 drivers
v000002046755b670_0 .net/s *"_ivl_20", 31 0, L_0000020467629d50;  1 drivers
v000002046755ad10_0 .net/s *"_ivl_6", 31 0, L_000002046762a430;  1 drivers
v000002046755aa90_0 .net/s *"_ivl_8", 31 0, L_0000020467629e90;  1 drivers
v000002046755b530_0 .net "temp_i_i", 31 0, L_0000020467629df0;  1 drivers
v0000020467559cd0_0 .net "temp_i_r", 31 0, L_0000020467629cb0;  1 drivers
v000002046755a770_0 .net "temp_r_i", 31 0, L_00000204676286d0;  1 drivers
v000002046755c070_0 .net "temp_r_r", 31 0, L_00000204676290d0;  1 drivers
E_00000204674bf480 .event anyedge, v000002046755c070_0, v000002046755b530_0, v000002046755a770_0, v0000020467559cd0_0;
L_0000020467629030 .extend/s 32, L_0000020467629170;
L_0000020467628090 .extend/s 32, v000002046753a7e0_0;
L_00000204676290d0 .arith/mult 32, L_0000020467629030, L_0000020467628090;
L_000002046762a430 .extend/s 32, L_0000020467628f90;
L_0000020467629e90 .extend/s 32, v000002046753a060_0;
L_0000020467629df0 .arith/mult 32, L_000002046762a430, L_0000020467629e90;
L_0000020467628db0 .extend/s 32, L_0000020467629170;
L_0000020467629990 .extend/s 32, v000002046753a060_0;
L_00000204676286d0 .arith/mult 32, L_0000020467628db0, L_0000020467629990;
L_0000020467629850 .extend/s 32, L_0000020467628f90;
L_0000020467629d50 .extend/s 32, v000002046753a7e0_0;
L_0000020467629cb0 .arith/mult 32, L_0000020467629850, L_0000020467629d50;
S_000002046754f990 .scope generate, "BF[1]" "BF[1]" 3 60, 3 60 0, S_000002046754f4e0;
 .timescale 0 0;
P_000002046752eec0 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000101>;
P_000002046752eef8 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000000111>;
P_000002046752ef30 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000100>;
P_000002046752ef68 .param/l "b" 0 3 60, +C4<01>;
S_000002046754f800 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046754f990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674bf600 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000002046755cbb0_0 .net/s "A_Im_c", 15 0, v000002046755b170_0;  1 drivers
v000002046755cb10_0 .net/s "A_Real_c", 15 0, v000002046755b030_0;  1 drivers
v000002046755c930_0 .net/s "B_Im_c", 15 0, v000002046755a9f0_0;  1 drivers
v000002046755e2d0_0 .net/s "B_Real_c", 15 0, v000002046755ab30_0;  1 drivers
v000002046755d790_0 .net/s "Data_A_Im", 15 0, v00000204675398e0_0;  alias, 1 drivers
v000002046755dbf0_0 .net/s "Data_A_Real", 15 0, v0000020467539a20_0;  alias, 1 drivers
v000002046755ced0_0 .net/s "Data_B_Im", 15 0, v000002046753e610_0;  alias, 1 drivers
v000002046755e9b0_0 .net/s "Data_B_Real", 15 0, v000002046753c6d0_0;  alias, 1 drivers
v000002046755d5b0_0 .net/s "Inter_Im", 15 0, v000002046755b3f0_0;  1 drivers
v000002046755d830_0 .net/s "Inter_Real", 15 0, v000002046755b490_0;  1 drivers
v000002046755d8d0_0 .var/s "O_A_Im", 15 0;
v000002046755cf70_0 .var/s "O_A_Real", 15 0;
v000002046755d010_0 .var/s "O_B_Im", 15 0;
v000002046755c7f0_0 .var/s "O_B_Real", 15 0;
v000002046755d330_0 .net/s "Win", 31 0, L_00000204675c7c78;  alias, 1 drivers
L_00000204675c6f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046755ea50_0 .net *"_ivl_4", 15 0, L_00000204675c6f88;  1 drivers
L_00000204675c6fd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046755d970_0 .net *"_ivl_8", 15 0, L_00000204675c6fd0;  1 drivers
v000002046755e690_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467629fd0 .part L_00000204675c7c78, 16, 16;
L_000002046762a2f0 .part L_00000204675c7c78, 0, 16;
L_0000020467629a30 .arith/sub 16, L_00000204675c6f88, v000002046755b490_0;
L_0000020467628310 .arith/sub 16, L_00000204675c6fd0, v000002046755b3f0_0;
S_000002046754fe40 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046754f800;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467559ff0_0 .net/s "A_Im", 15 0, v00000204675398e0_0;  alias, 1 drivers
v000002046755a8b0_0 .net/s "A_Real", 15 0, v0000020467539a20_0;  alias, 1 drivers
v000002046755a950_0 .net/s "B_Im", 15 0, v000002046755b3f0_0;  alias, 1 drivers
v000002046755a090_0 .net/s "B_Real", 15 0, v000002046755b490_0;  alias, 1 drivers
v000002046755b170_0 .var/s "O_Im", 15 0;
v000002046755b030_0 .var/s "O_Real", 15 0;
E_00000204674bf840 .event anyedge, v0000020467539a20_0, v000002046755a090_0, v00000204675398e0_0, v000002046755a950_0;
S_0000020467550480 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046754f800;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046755a270_0 .net/s "A_Im", 15 0, v00000204675398e0_0;  alias, 1 drivers
v000002046755b850_0 .net/s "A_Real", 15 0, v0000020467539a20_0;  alias, 1 drivers
v000002046755b5d0_0 .net/s "B_Im", 15 0, L_0000020467628310;  1 drivers
v000002046755bc10_0 .net/s "B_Real", 15 0, L_0000020467629a30;  1 drivers
v000002046755a9f0_0 .var/s "O_Im", 15 0;
v000002046755ab30_0 .var/s "O_Real", 15 0;
E_00000204674bef40 .event anyedge, v0000020467539a20_0, v000002046755bc10_0, v00000204675398e0_0, v000002046755b5d0_0;
S_0000020467560b00 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046754f800;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674bf880 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046755ac70_0 .net/s "A_Im", 15 0, L_000002046762a2f0;  1 drivers
v000002046755a310_0 .net/s "A_Real", 15 0, L_0000020467629fd0;  1 drivers
v000002046755b210_0 .net/s "B_Im", 15 0, v000002046753e610_0;  alias, 1 drivers
v000002046755b350_0 .net/s "B_Real", 15 0, v000002046753c6d0_0;  alias, 1 drivers
v000002046755b3f0_0 .var/s "O_Im", 15 0;
v000002046755b490_0 .var/s "O_Real", 15 0;
v000002046755b8f0_0 .net/s *"_ivl_0", 31 0, L_0000020467628c70;  1 drivers
v000002046755bfd0_0 .net/s *"_ivl_12", 31 0, L_00000204676298f0;  1 drivers
v000002046755ba30_0 .net/s *"_ivl_14", 31 0, L_0000020467628810;  1 drivers
v000002046755bcb0_0 .net/s *"_ivl_18", 31 0, L_0000020467628b30;  1 drivers
v000002046755bd50_0 .net/s *"_ivl_2", 31 0, L_0000020467628130;  1 drivers
v000002046755bf30_0 .net/s *"_ivl_20", 31 0, L_0000020467628d10;  1 drivers
v000002046755bdf0_0 .net/s *"_ivl_6", 31 0, L_000002046762a070;  1 drivers
v000002046755e910_0 .net/s *"_ivl_8", 31 0, L_0000020467628a90;  1 drivers
v000002046755de70_0 .net "temp_i_i", 31 0, L_0000020467629c10;  1 drivers
v000002046755e230_0 .net "temp_i_r", 31 0, L_00000204676283b0;  1 drivers
v000002046755e410_0 .net "temp_r_i", 31 0, L_0000020467629f30;  1 drivers
v000002046755e370_0 .net "temp_r_r", 31 0, L_0000020467629210;  1 drivers
E_00000204674bec00 .event anyedge, v000002046755e370_0, v000002046755de70_0, v000002046755e410_0, v000002046755e230_0;
L_0000020467628c70 .extend/s 32, L_0000020467629fd0;
L_0000020467628130 .extend/s 32, v000002046753c6d0_0;
L_0000020467629210 .arith/mult 32, L_0000020467628c70, L_0000020467628130;
L_000002046762a070 .extend/s 32, L_000002046762a2f0;
L_0000020467628a90 .extend/s 32, v000002046753e610_0;
L_0000020467629c10 .arith/mult 32, L_000002046762a070, L_0000020467628a90;
L_00000204676298f0 .extend/s 32, L_0000020467629fd0;
L_0000020467628810 .extend/s 32, v000002046753e610_0;
L_0000020467629f30 .arith/mult 32, L_00000204676298f0, L_0000020467628810;
L_0000020467628b30 .extend/s 32, L_000002046762a2f0;
L_0000020467628d10 .extend/s 32, v000002046753c6d0_0;
L_00000204676283b0 .arith/mult 32, L_0000020467628b30, L_0000020467628d10;
S_0000020467560650 .scope generate, "GROUP_LOOP[2]" "GROUP_LOOP[2]" 3 57, 3 57 0, S_0000020467542900;
 .timescale 0 0;
P_00000204674bef80 .param/l "j" 0 3 57, +C4<010>;
S_000002046755fe80 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_0000020467560650;
 .timescale 0 0;
P_0000020467561350 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000001000>;
P_0000020467561388 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001010>;
P_00000204675613c0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_00000204675613f8 .param/l "b" 0 3 60, +C4<00>;
S_0000020467560e20 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046755fe80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674bf6c0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000002046755c570_0 .net/s "A_Im_c", 15 0, v000002046755e730_0;  1 drivers
v000002046755c610_0 .net/s "A_Real_c", 15 0, v000002046755ca70_0;  1 drivers
v000002046755d1f0_0 .net/s "B_Im_c", 15 0, v000002046755dc90_0;  1 drivers
v000002046755e050_0 .net/s "B_Real_c", 15 0, v000002046755cd90_0;  1 drivers
v000002046755d3d0_0 .net/s "Data_A_Im", 15 0, v000002046753e4d0_0;  alias, 1 drivers
v000002046755ce30_0 .net/s "Data_A_Real", 15 0, v000002046753e430_0;  alias, 1 drivers
v000002046755d510_0 .net/s "Data_B_Im", 15 0, v000002046753ee30_0;  alias, 1 drivers
v000002046755c6b0_0 .net/s "Data_B_Real", 15 0, v000002046753f650_0;  alias, 1 drivers
v000002046755d290_0 .net/s "Inter_Im", 15 0, v000002046755c890_0;  1 drivers
v000002046755d650_0 .net/s "Inter_Real", 15 0, v000002046755e5f0_0;  1 drivers
v000002046755d6f0_0 .var/s "O_A_Im", 15 0;
v000002046755ecd0_0 .var/s "O_A_Real", 15 0;
v000002046755f1d0_0 .var/s "O_B_Im", 15 0;
v000002046755eeb0_0 .var/s "O_B_Real", 15 0;
v000002046755eb90_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c7018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046755ed70_0 .net *"_ivl_4", 15 0, L_00000204675c7018;  1 drivers
L_00000204675c7060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046755ee10_0 .net *"_ivl_8", 15 0, L_00000204675c7060;  1 drivers
v000002046755ef50_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046762a1b0 .part L_00000204675c7b58, 16, 16;
L_0000020467628590 .part L_00000204675c7b58, 0, 16;
L_0000020467627e10 .arith/sub 16, L_00000204675c7018, v000002046755e5f0_0;
L_00000204676292b0 .arith/sub 16, L_00000204675c7060, v000002046755c890_0;
S_0000020467560010 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467560e20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046755dab0_0 .net/s "A_Im", 15 0, v000002046753e4d0_0;  alias, 1 drivers
v000002046755c9d0_0 .net/s "A_Real", 15 0, v000002046753e430_0;  alias, 1 drivers
v000002046755d470_0 .net/s "B_Im", 15 0, v000002046755c890_0;  alias, 1 drivers
v000002046755eaf0_0 .net/s "B_Real", 15 0, v000002046755e5f0_0;  alias, 1 drivers
v000002046755e730_0 .var/s "O_Im", 15 0;
v000002046755ca70_0 .var/s "O_Real", 15 0;
E_00000204674bf2c0 .event anyedge, v000002046753e430_0, v000002046755eaf0_0, v000002046753e4d0_0, v000002046755d470_0;
S_0000020467560fb0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467560e20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046755e4b0_0 .net/s "A_Im", 15 0, v000002046753e4d0_0;  alias, 1 drivers
v000002046755e550_0 .net/s "A_Real", 15 0, v000002046753e430_0;  alias, 1 drivers
v000002046755da10_0 .net/s "B_Im", 15 0, L_00000204676292b0;  1 drivers
v000002046755db50_0 .net/s "B_Real", 15 0, L_0000020467627e10;  1 drivers
v000002046755dc90_0 .var/s "O_Im", 15 0;
v000002046755cd90_0 .var/s "O_Real", 15 0;
E_00000204674bf640 .event anyedge, v000002046753e430_0, v000002046755db50_0, v000002046753e4d0_0, v000002046755da10_0;
S_0000020467560330 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467560e20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674bf500 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046755dd30_0 .net/s "A_Im", 15 0, L_0000020467628590;  1 drivers
v000002046755e190_0 .net/s "A_Real", 15 0, L_000002046762a1b0;  1 drivers
v000002046755c750_0 .net/s "B_Im", 15 0, v000002046753ee30_0;  alias, 1 drivers
v000002046755d0b0_0 .net/s "B_Real", 15 0, v000002046753f650_0;  alias, 1 drivers
v000002046755c890_0 .var/s "O_Im", 15 0;
v000002046755e5f0_0 .var/s "O_Real", 15 0;
v000002046755cc50_0 .net/s *"_ivl_0", 31 0, L_000002046762a110;  1 drivers
v000002046755ddd0_0 .net/s *"_ivl_12", 31 0, L_00000204676288b0;  1 drivers
v000002046755e7d0_0 .net/s *"_ivl_14", 31 0, L_0000020467628950;  1 drivers
v000002046755df10_0 .net/s *"_ivl_18", 31 0, L_00000204676281d0;  1 drivers
v000002046755e870_0 .net/s *"_ivl_2", 31 0, L_0000020467628630;  1 drivers
v000002046755c390_0 .net/s *"_ivl_20", 31 0, L_00000204676293f0;  1 drivers
v000002046755ccf0_0 .net/s *"_ivl_6", 31 0, L_00000204676297b0;  1 drivers
v000002046755d150_0 .net/s *"_ivl_8", 31 0, L_0000020467628270;  1 drivers
v000002046755e0f0_0 .net "temp_i_i", 31 0, L_0000020467629ad0;  1 drivers
v000002046755c430_0 .net "temp_i_r", 31 0, L_0000020467628ef0;  1 drivers
v000002046755c4d0_0 .net "temp_r_i", 31 0, L_000002046762a570;  1 drivers
v000002046755dfb0_0 .net "temp_r_r", 31 0, L_000002046762a4d0;  1 drivers
E_00000204674bf700 .event anyedge, v000002046755dfb0_0, v000002046755e0f0_0, v000002046755c4d0_0, v000002046755c430_0;
L_000002046762a110 .extend/s 32, L_000002046762a1b0;
L_0000020467628630 .extend/s 32, v000002046753f650_0;
L_000002046762a4d0 .arith/mult 32, L_000002046762a110, L_0000020467628630;
L_00000204676297b0 .extend/s 32, L_0000020467628590;
L_0000020467628270 .extend/s 32, v000002046753ee30_0;
L_0000020467629ad0 .arith/mult 32, L_00000204676297b0, L_0000020467628270;
L_00000204676288b0 .extend/s 32, L_000002046762a1b0;
L_0000020467628950 .extend/s 32, v000002046753ee30_0;
L_000002046762a570 .arith/mult 32, L_00000204676288b0, L_0000020467628950;
L_00000204676281d0 .extend/s 32, L_0000020467628590;
L_00000204676293f0 .extend/s 32, v000002046753f650_0;
L_0000020467628ef0 .arith/mult 32, L_00000204676281d0, L_00000204676293f0;
S_00000204675607e0 .scope generate, "BF[1]" "BF[1]" 3 60, 3 60 0, S_0000020467560650;
 .timescale 0 0;
P_0000020467565450 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000001001>;
P_0000020467565488 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001011>;
P_00000204675654c0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000100>;
P_00000204675654f8 .param/l "b" 0 3 60, +C4<01>;
S_0000020467560c90 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_00000204675607e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674bf8c0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v00000204675583d0_0 .net/s "A_Im_c", 15 0, v000002046755ec30_0;  1 drivers
v0000020467558470_0 .net/s "A_Real_c", 15 0, v0000020467559190_0;  1 drivers
v0000020467557ed0_0 .net/s "B_Im_c", 15 0, v00000204675588d0_0;  1 drivers
v0000020467557bb0_0 .net/s "B_Real_c", 15 0, v0000020467558e70_0;  1 drivers
v00000204675574d0_0 .net/s "Data_A_Im", 15 0, v000002046753ca90_0;  alias, 1 drivers
v00000204675595f0_0 .net/s "Data_A_Real", 15 0, v000002046753d2b0_0;  alias, 1 drivers
v0000020467559910_0 .net/s "Data_B_Im", 15 0, v000002046753f6f0_0;  alias, 1 drivers
v0000020467558a10_0 .net/s "Data_B_Real", 15 0, v000002046753f830_0;  alias, 1 drivers
v00000204675594b0_0 .net/s "Inter_Im", 15 0, v0000020467557cf0_0;  1 drivers
v0000020467557570_0 .net/s "Inter_Real", 15 0, v0000020467558f10_0;  1 drivers
v00000204675577f0_0 .var/s "O_A_Im", 15 0;
v0000020467559550_0 .var/s "O_A_Real", 15 0;
v0000020467558c90_0 .var/s "O_B_Im", 15 0;
v0000020467558dd0_0 .var/s "O_B_Real", 15 0;
v00000204675581f0_0 .net/s "Win", 31 0, L_00000204675c7c78;  alias, 1 drivers
L_00000204675c70a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467557f70_0 .net *"_ivl_4", 15 0, L_00000204675c70a8;  1 drivers
L_00000204675c70f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467559690_0 .net *"_ivl_8", 15 0, L_00000204675c70f0;  1 drivers
v00000204675597d0_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_00000204676289f0 .part L_00000204675c7c78, 16, 16;
L_00000204676295d0 .part L_00000204675c7c78, 0, 16;
L_0000020467629670 .arith/sub 16, L_00000204675c70a8, v0000020467558f10_0;
L_0000020467629710 .arith/sub 16, L_00000204675c70f0, v0000020467557cf0_0;
S_000002046755f390 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467560c90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046755eff0_0 .net/s "A_Im", 15 0, v000002046753ca90_0;  alias, 1 drivers
v000002046755f090_0 .net/s "A_Real", 15 0, v000002046753d2b0_0;  alias, 1 drivers
v000002046755f130_0 .net/s "B_Im", 15 0, v0000020467557cf0_0;  alias, 1 drivers
v000002046755f270_0 .net/s "B_Real", 15 0, v0000020467558f10_0;  alias, 1 drivers
v000002046755ec30_0 .var/s "O_Im", 15 0;
v0000020467559190_0 .var/s "O_Real", 15 0;
E_00000204674bf300 .event anyedge, v000002046753d2b0_0, v000002046755f270_0, v000002046753ca90_0, v000002046755f130_0;
S_00000204675601a0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467560c90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467558d30_0 .net/s "A_Im", 15 0, v000002046753ca90_0;  alias, 1 drivers
v0000020467559730_0 .net/s "A_Real", 15 0, v000002046753d2b0_0;  alias, 1 drivers
v0000020467558b50_0 .net/s "B_Im", 15 0, L_0000020467629710;  1 drivers
v0000020467557430_0 .net/s "B_Real", 15 0, L_0000020467629670;  1 drivers
v00000204675588d0_0 .var/s "O_Im", 15 0;
v0000020467558e70_0 .var/s "O_Real", 15 0;
E_00000204674bf9c0 .event anyedge, v000002046753d2b0_0, v0000020467557430_0, v000002046753ca90_0, v0000020467558b50_0;
S_0000020467560970 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467560c90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674befc0 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467559a50_0 .net/s "A_Im", 15 0, L_00000204676295d0;  1 drivers
v00000204675590f0_0 .net/s "A_Real", 15 0, L_00000204676289f0;  1 drivers
v0000020467559870_0 .net/s "B_Im", 15 0, v000002046753f6f0_0;  alias, 1 drivers
v0000020467559230_0 .net/s "B_Real", 15 0, v000002046753f830_0;  alias, 1 drivers
v0000020467557cf0_0 .var/s "O_Im", 15 0;
v0000020467558f10_0 .var/s "O_Real", 15 0;
v00000204675592d0_0 .net/s *"_ivl_0", 31 0, L_000002046762a250;  1 drivers
v0000020467559410_0 .net/s *"_ivl_12", 31 0, L_0000020467629490;  1 drivers
v0000020467558ab0_0 .net/s *"_ivl_14", 31 0, L_0000020467627ff0;  1 drivers
v0000020467558330_0 .net/s *"_ivl_18", 31 0, L_0000020467628770;  1 drivers
v00000204675576b0_0 .net/s *"_ivl_2", 31 0, L_0000020467628bd0;  1 drivers
v0000020467557930_0 .net/s *"_ivl_20", 31 0, L_0000020467629530;  1 drivers
v0000020467557750_0 .net/s *"_ivl_6", 31 0, L_0000020467627eb0;  1 drivers
v0000020467557d90_0 .net/s *"_ivl_8", 31 0, L_0000020467629350;  1 drivers
v00000204675579d0_0 .net "temp_i_i", 31 0, L_0000020467628450;  1 drivers
v0000020467559370_0 .net "temp_i_r", 31 0, L_0000020467629b70;  1 drivers
v0000020467558970_0 .net "temp_r_i", 31 0, L_00000204676284f0;  1 drivers
v0000020467558bf0_0 .net "temp_r_r", 31 0, L_000002046762a390;  1 drivers
E_00000204674bf980 .event anyedge, v0000020467558bf0_0, v00000204675579d0_0, v0000020467558970_0, v0000020467559370_0;
L_000002046762a250 .extend/s 32, L_00000204676289f0;
L_0000020467628bd0 .extend/s 32, v000002046753f830_0;
L_000002046762a390 .arith/mult 32, L_000002046762a250, L_0000020467628bd0;
L_0000020467627eb0 .extend/s 32, L_00000204676295d0;
L_0000020467629350 .extend/s 32, v000002046753f6f0_0;
L_0000020467628450 .arith/mult 32, L_0000020467627eb0, L_0000020467629350;
L_0000020467629490 .extend/s 32, L_00000204676289f0;
L_0000020467627ff0 .extend/s 32, v000002046753f6f0_0;
L_00000204676284f0 .arith/mult 32, L_0000020467629490, L_0000020467627ff0;
L_0000020467628770 .extend/s 32, L_00000204676295d0;
L_0000020467629530 .extend/s 32, v000002046753f830_0;
L_0000020467629b70 .arith/mult 32, L_0000020467628770, L_0000020467629530;
S_000002046755f520 .scope generate, "GROUP_LOOP[3]" "GROUP_LOOP[3]" 3 57, 3 57 0, S_0000020467542900;
 .timescale 0 0;
P_00000204674bf000 .param/l "j" 0 3 57, +C4<011>;
S_00000204675604c0 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_000002046755f520;
 .timescale 0 0;
P_0000020467565540 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000001100>;
P_0000020467565578 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001110>;
P_00000204675655b0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_00000204675655e8 .param/l "b" 0 3 60, +C4<00>;
S_000002046755f840 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_00000204675604c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674bf180 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v00000204675677b0_0 .net/s "A_Im_c", 15 0, v00000204675599b0_0;  1 drivers
v0000020467566c70_0 .net/s "A_Real_c", 15 0, v00000204675586f0_0;  1 drivers
v0000020467566ef0_0 .net/s "B_Im_c", 15 0, v0000020467557a70_0;  1 drivers
v00000204675670d0_0 .net/s "B_Real_c", 15 0, v0000020467558650_0;  1 drivers
v00000204675666d0_0 .net/s "Data_A_Im", 15 0, v0000020467544240_0;  alias, 1 drivers
v0000020467567490_0 .net/s "Data_A_Real", 15 0, v0000020467543520_0;  alias, 1 drivers
v0000020467566bd0_0 .net/s "Data_B_Im", 15 0, v00000204675462c0_0;  alias, 1 drivers
v00000204675661d0_0 .net/s "Data_B_Real", 15 0, v0000020467546680_0;  alias, 1 drivers
v00000204675663b0_0 .net/s "Inter_Im", 15 0, v0000020467558010_0;  1 drivers
v00000204675657d0_0 .net/s "Inter_Real", 15 0, v00000204675580b0_0;  1 drivers
v00000204675678f0_0 .var/s "O_A_Im", 15 0;
v0000020467565eb0_0 .var/s "O_A_Real", 15 0;
v0000020467566d10_0 .var/s "O_B_Im", 15 0;
v0000020467567990_0 .var/s "O_B_Real", 15 0;
v0000020467565870_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c7138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467566770_0 .net *"_ivl_4", 15 0, L_00000204675c7138;  1 drivers
L_00000204675c7180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675673f0_0 .net *"_ivl_8", 15 0, L_00000204675c7180;  1 drivers
v0000020467566f90_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046762c4b0 .part L_00000204675c7b58, 16, 16;
L_000002046762af70 .part L_00000204675c7b58, 0, 16;
L_000002046762b330 .arith/sub 16, L_00000204675c7138, v00000204675580b0_0;
L_000002046762ccd0 .arith/sub 16, L_00000204675c7180, v0000020467558010_0;
S_0000020467561140 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046755f840;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467558fb0_0 .net/s "A_Im", 15 0, v0000020467544240_0;  alias, 1 drivers
v0000020467557610_0 .net/s "A_Real", 15 0, v0000020467543520_0;  alias, 1 drivers
v0000020467558290_0 .net/s "B_Im", 15 0, v0000020467558010_0;  alias, 1 drivers
v0000020467558510_0 .net/s "B_Real", 15 0, v00000204675580b0_0;  alias, 1 drivers
v00000204675599b0_0 .var/s "O_Im", 15 0;
v00000204675586f0_0 .var/s "O_Real", 15 0;
E_00000204674bf5c0 .event anyedge, v0000020467543520_0, v0000020467558510_0, v0000020467544240_0, v0000020467558290_0;
S_000002046755f6b0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046755f840;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467559af0_0 .net/s "A_Im", 15 0, v0000020467544240_0;  alias, 1 drivers
v0000020467557390_0 .net/s "A_Real", 15 0, v0000020467543520_0;  alias, 1 drivers
v00000204675585b0_0 .net/s "B_Im", 15 0, L_000002046762ccd0;  1 drivers
v0000020467557890_0 .net/s "B_Real", 15 0, L_000002046762b330;  1 drivers
v0000020467557a70_0 .var/s "O_Im", 15 0;
v0000020467558650_0 .var/s "O_Real", 15 0;
E_00000204674c0040 .event anyedge, v0000020467543520_0, v0000020467557890_0, v0000020467544240_0, v00000204675585b0_0;
S_000002046755f9d0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046755f840;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674bf540 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467557b10_0 .net/s "A_Im", 15 0, L_000002046762af70;  1 drivers
v0000020467559050_0 .net/s "A_Real", 15 0, L_000002046762c4b0;  1 drivers
v0000020467557c50_0 .net/s "B_Im", 15 0, v00000204675462c0_0;  alias, 1 drivers
v0000020467557e30_0 .net/s "B_Real", 15 0, v0000020467546680_0;  alias, 1 drivers
v0000020467558010_0 .var/s "O_Im", 15 0;
v00000204675580b0_0 .var/s "O_Real", 15 0;
v0000020467558150_0 .net/s *"_ivl_0", 31 0, L_000002046762acf0;  1 drivers
v0000020467558790_0 .net/s *"_ivl_12", 31 0, L_000002046762aa70;  1 drivers
v0000020467558830_0 .net/s *"_ivl_14", 31 0, L_000002046762c870;  1 drivers
v0000020467566310_0 .net/s *"_ivl_18", 31 0, L_000002046762c410;  1 drivers
v0000020467565730_0 .net/s *"_ivl_2", 31 0, L_000002046762a610;  1 drivers
v0000020467566950_0 .net/s *"_ivl_20", 31 0, L_000002046762a7f0;  1 drivers
v0000020467567c10_0 .net/s *"_ivl_6", 31 0, L_000002046762c0f0;  1 drivers
v0000020467567670_0 .net/s *"_ivl_8", 31 0, L_000002046762b470;  1 drivers
v0000020467566630_0 .net "temp_i_i", 31 0, L_000002046762a890;  1 drivers
v00000204675659b0_0 .net "temp_i_r", 31 0, L_000002046762ab10;  1 drivers
v0000020467565c30_0 .net "temp_r_i", 31 0, L_000002046762ae30;  1 drivers
v0000020467565910_0 .net "temp_r_r", 31 0, L_000002046762c690;  1 drivers
E_00000204674c0080 .event anyedge, v0000020467565910_0, v0000020467566630_0, v0000020467565c30_0, v00000204675659b0_0;
L_000002046762acf0 .extend/s 32, L_000002046762c4b0;
L_000002046762a610 .extend/s 32, v0000020467546680_0;
L_000002046762c690 .arith/mult 32, L_000002046762acf0, L_000002046762a610;
L_000002046762c0f0 .extend/s 32, L_000002046762af70;
L_000002046762b470 .extend/s 32, v00000204675462c0_0;
L_000002046762a890 .arith/mult 32, L_000002046762c0f0, L_000002046762b470;
L_000002046762aa70 .extend/s 32, L_000002046762c4b0;
L_000002046762c870 .extend/s 32, v00000204675462c0_0;
L_000002046762ae30 .arith/mult 32, L_000002046762aa70, L_000002046762c870;
L_000002046762c410 .extend/s 32, L_000002046762af70;
L_000002046762a7f0 .extend/s 32, v0000020467546680_0;
L_000002046762ab10 .arith/mult 32, L_000002046762c410, L_000002046762a7f0;
S_000002046755fb60 .scope generate, "BF[1]" "BF[1]" 3 60, 3 60 0, S_000002046755f520;
 .timescale 0 0;
P_000002046756d640 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000001101>;
P_000002046756d678 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001111>;
P_000002046756d6b0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000100>;
P_000002046756d6e8 .param/l "b" 0 3 60, +C4<01>;
S_000002046755fcf0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046755fb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c0900 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467565d70_0 .net/s "A_Im_c", 15 0, v0000020467567df0_0;  1 drivers
v0000020467565e10_0 .net/s "A_Real_c", 15 0, v0000020467566a90_0;  1 drivers
v0000020467565f50_0 .net/s "B_Im_c", 15 0, v00000204675664f0_0;  1 drivers
v0000020467566090_0 .net/s "B_Real_c", 15 0, v00000204675675d0_0;  1 drivers
v0000020467566130_0 .net/s "Data_A_Im", 15 0, v00000204675449c0_0;  alias, 1 drivers
v0000020467566270_0 .net/s "Data_A_Real", 15 0, v00000204675441a0_0;  alias, 1 drivers
v0000020467566590_0 .net/s "Data_B_Im", 15 0, v00000204675465e0_0;  alias, 1 drivers
v00000204675693d0_0 .net/s "Data_B_Real", 15 0, v0000020467545c80_0;  alias, 1 drivers
v0000020467568b10_0 .net/s "Inter_Im", 15 0, v0000020467567210_0;  1 drivers
v0000020467568ed0_0 .net/s "Inter_Real", 15 0, v0000020467565690_0;  1 drivers
v0000020467568390_0 .var/s "O_A_Im", 15 0;
v0000020467567e90_0 .var/s "O_A_Real", 15 0;
v0000020467568890_0 .var/s "O_B_Im", 15 0;
v0000020467568c50_0 .var/s "O_B_Real", 15 0;
v0000020467569c90_0 .net/s "Win", 31 0, L_00000204675c7c78;  alias, 1 drivers
L_00000204675c71c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046756a370_0 .net *"_ivl_4", 15 0, L_00000204675c71c8;  1 drivers
L_00000204675c7210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675681b0_0 .net *"_ivl_8", 15 0, L_00000204675c7210;  1 drivers
v000002046756a190_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046762ba10 .part L_00000204675c7c78, 16, 16;
L_000002046762c190 .part L_00000204675c7c78, 0, 16;
L_000002046762b5b0 .arith/sub 16, L_00000204675c71c8, v0000020467565690_0;
L_000002046762b1f0 .arith/sub 16, L_00000204675c7210, v0000020467567210_0;
S_000002046756f3a0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046755fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v00000204675668b0_0 .net/s "A_Im", 15 0, v00000204675449c0_0;  alias, 1 drivers
v0000020467566b30_0 .net/s "A_Real", 15 0, v00000204675441a0_0;  alias, 1 drivers
v00000204675669f0_0 .net/s "B_Im", 15 0, v0000020467567210_0;  alias, 1 drivers
v0000020467566db0_0 .net/s "B_Real", 15 0, v0000020467565690_0;  alias, 1 drivers
v0000020467567df0_0 .var/s "O_Im", 15 0;
v0000020467566a90_0 .var/s "O_Real", 15 0;
E_00000204674c0980 .event anyedge, v00000204675441a0_0, v0000020467566db0_0, v00000204675449c0_0, v00000204675669f0_0;
S_000002046756f080 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046755fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467566810_0 .net/s "A_Im", 15 0, v00000204675449c0_0;  alias, 1 drivers
v0000020467567530_0 .net/s "A_Real", 15 0, v00000204675441a0_0;  alias, 1 drivers
v0000020467565a50_0 .net/s "B_Im", 15 0, L_000002046762b1f0;  1 drivers
v0000020467566450_0 .net/s "B_Real", 15 0, L_000002046762b5b0;  1 drivers
v00000204675664f0_0 .var/s "O_Im", 15 0;
v00000204675675d0_0 .var/s "O_Real", 15 0;
E_00000204674c00c0 .event anyedge, v00000204675441a0_0, v0000020467566450_0, v00000204675449c0_0, v0000020467565a50_0;
S_000002046756e720 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046755fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c0100 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467567030_0 .net/s "A_Im", 15 0, L_000002046762c190;  1 drivers
v0000020467567cb0_0 .net/s "A_Real", 15 0, L_000002046762ba10;  1 drivers
v0000020467566e50_0 .net/s "B_Im", 15 0, v00000204675465e0_0;  alias, 1 drivers
v0000020467567170_0 .net/s "B_Real", 15 0, v0000020467545c80_0;  alias, 1 drivers
v0000020467567210_0 .var/s "O_Im", 15 0;
v0000020467565690_0 .var/s "O_Real", 15 0;
v0000020467567710_0 .net/s *"_ivl_0", 31 0, L_000002046762b010;  1 drivers
v0000020467565af0_0 .net/s *"_ivl_12", 31 0, L_000002046762bab0;  1 drivers
v00000204675672b0_0 .net/s *"_ivl_14", 31 0, L_000002046762ac50;  1 drivers
v0000020467567a30_0 .net/s *"_ivl_18", 31 0, L_000002046762b150;  1 drivers
v0000020467567350_0 .net/s *"_ivl_2", 31 0, L_000002046762cd70;  1 drivers
v0000020467565b90_0 .net/s *"_ivl_20", 31 0, L_000002046762bbf0;  1 drivers
v0000020467567850_0 .net/s *"_ivl_6", 31 0, L_000002046762c730;  1 drivers
v0000020467567ad0_0 .net/s *"_ivl_8", 31 0, L_000002046762be70;  1 drivers
v0000020467567d50_0 .net "temp_i_i", 31 0, L_000002046762c550;  1 drivers
v0000020467567b70_0 .net "temp_i_r", 31 0, L_000002046762b0b0;  1 drivers
v0000020467565cd0_0 .net "temp_r_i", 31 0, L_000002046762aed0;  1 drivers
v0000020467565ff0_0 .net "temp_r_r", 31 0, L_000002046762c910;  1 drivers
E_00000204674c0940 .event anyedge, v0000020467565ff0_0, v0000020467567d50_0, v0000020467565cd0_0, v0000020467567b70_0;
L_000002046762b010 .extend/s 32, L_000002046762ba10;
L_000002046762cd70 .extend/s 32, v0000020467545c80_0;
L_000002046762c910 .arith/mult 32, L_000002046762b010, L_000002046762cd70;
L_000002046762c730 .extend/s 32, L_000002046762c190;
L_000002046762be70 .extend/s 32, v00000204675465e0_0;
L_000002046762c550 .arith/mult 32, L_000002046762c730, L_000002046762be70;
L_000002046762bab0 .extend/s 32, L_000002046762ba10;
L_000002046762ac50 .extend/s 32, v00000204675465e0_0;
L_000002046762aed0 .arith/mult 32, L_000002046762bab0, L_000002046762ac50;
L_000002046762b150 .extend/s 32, L_000002046762c190;
L_000002046762bbf0 .extend/s 32, v0000020467545c80_0;
L_000002046762b0b0 .arith/mult 32, L_000002046762b150, L_000002046762bbf0;
S_000002046756e0e0 .scope generate, "STAGE_LOOP[2]" "STAGE_LOOP[2]" 3 53, 3 53 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672cec20 .param/l "GROUP" 1 3 55, +C4<00000000000000000000000000000010>;
P_00000204672cec58 .param/l "s" 0 3 53, +C4<010>;
S_000002046756e8b0 .scope generate, "GROUP_LOOP[0]" "GROUP_LOOP[0]" 3 57, 3 57 0, S_000002046756e0e0;
 .timescale 0 0;
P_00000204674c0140 .param/l "j" 0 3 57, +C4<00>;
S_000002046756d910 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_000002046756e8b0;
 .timescale 0 0;
P_000002046756fa60 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000000>;
P_000002046756fa98 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000000100>;
P_000002046756fad0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_000002046756fb08 .param/l "b" 0 3 60, +C4<00>;
S_000002046756ea40 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046756d910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c0340 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467569150_0 .net/s "A_Im_c", 15 0, v000002046756a0f0_0;  1 drivers
v0000020467569dd0_0 .net/s "A_Real_c", 15 0, v0000020467568cf0_0;  1 drivers
v0000020467569e70_0 .net/s "B_Im_c", 15 0, v00000204675682f0_0;  1 drivers
v000002046756a4b0_0 .net/s "B_Real_c", 15 0, v0000020467569fb0_0;  1 drivers
v000002046756a050_0 .net/s "Data_A_Im", 15 0, v00000204675528b0_0;  alias, 1 drivers
v00000204675690b0_0 .net/s "Data_A_Real", 15 0, v0000020467552a90_0;  alias, 1 drivers
v0000020467569b50_0 .net/s "Data_B_Im", 15 0, v0000020467559eb0_0;  alias, 1 drivers
v0000020467569290_0 .net/s "Data_B_Real", 15 0, v000002046755a810_0;  alias, 1 drivers
v0000020467568930_0 .net/s "Inter_Im", 15 0, v0000020467568e30_0;  1 drivers
v00000204675691f0_0 .net/s "Inter_Real", 15 0, v0000020467568750_0;  1 drivers
v00000204675684d0_0 .var/s "O_A_Im", 15 0;
v000002046756a5f0_0 .var/s "O_A_Real", 15 0;
v0000020467569470_0 .var/s "O_B_Im", 15 0;
v0000020467569510_0 .var/s "O_B_Real", 15 0;
v00000204675689d0_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c7258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467568110_0 .net *"_ivl_4", 15 0, L_00000204675c7258;  1 drivers
L_00000204675c72a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467568570_0 .net *"_ivl_8", 15 0, L_00000204675c72a0;  1 drivers
v0000020467568610_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046762cc30 .part L_00000204675c7b58, 16, 16;
L_000002046762c5f0 .part L_00000204675c7b58, 0, 16;
L_000002046762c9b0 .arith/sub 16, L_00000204675c7258, v0000020467568750_0;
L_000002046762a750 .arith/sub 16, L_00000204675c72a0, v0000020467568e30_0;
S_000002046756f530 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046756ea40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467569d30_0 .net/s "A_Im", 15 0, v00000204675528b0_0;  alias, 1 drivers
v0000020467568250_0 .net/s "A_Real", 15 0, v0000020467552a90_0;  alias, 1 drivers
v0000020467568bb0_0 .net/s "B_Im", 15 0, v0000020467568e30_0;  alias, 1 drivers
v0000020467567f30_0 .net/s "B_Real", 15 0, v0000020467568750_0;  alias, 1 drivers
v000002046756a0f0_0 .var/s "O_Im", 15 0;
v0000020467568cf0_0 .var/s "O_Real", 15 0;
E_00000204674c01c0 .event anyedge, v0000020467552a90_0, v0000020467567f30_0, v00000204675528b0_0, v0000020467568bb0_0;
S_000002046756ddc0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046756ea40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467569f10_0 .net/s "A_Im", 15 0, v00000204675528b0_0;  alias, 1 drivers
v0000020467569a10_0 .net/s "A_Real", 15 0, v0000020467552a90_0;  alias, 1 drivers
v0000020467568430_0 .net/s "B_Im", 15 0, L_000002046762a750;  1 drivers
v0000020467569830_0 .net/s "B_Real", 15 0, L_000002046762c9b0;  1 drivers
v00000204675682f0_0 .var/s "O_Im", 15 0;
v0000020467569fb0_0 .var/s "O_Real", 15 0;
E_00000204674c09c0 .event anyedge, v0000020467552a90_0, v0000020467569830_0, v00000204675528b0_0, v0000020467568430_0;
S_000002046756eef0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046756ea40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c04c0 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046756a230_0 .net/s "A_Im", 15 0, L_000002046762c5f0;  1 drivers
v0000020467568f70_0 .net/s "A_Real", 15 0, L_000002046762cc30;  1 drivers
v000002046756a410_0 .net/s "B_Im", 15 0, v0000020467559eb0_0;  alias, 1 drivers
v00000204675698d0_0 .net/s "B_Real", 15 0, v000002046755a810_0;  alias, 1 drivers
v0000020467568e30_0 .var/s "O_Im", 15 0;
v0000020467568750_0 .var/s "O_Real", 15 0;
v0000020467567fd0_0 .net/s *"_ivl_0", 31 0, L_000002046762caf0;  1 drivers
v0000020467568a70_0 .net/s *"_ivl_12", 31 0, L_000002046762a6b0;  1 drivers
v0000020467569330_0 .net/s *"_ivl_14", 31 0, L_000002046762b3d0;  1 drivers
v0000020467569970_0 .net/s *"_ivl_18", 31 0, L_000002046762b650;  1 drivers
v0000020467569010_0 .net/s *"_ivl_2", 31 0, L_000002046762c230;  1 drivers
v0000020467568d90_0 .net/s *"_ivl_20", 31 0, L_000002046762b6f0;  1 drivers
v0000020467569ab0_0 .net/s *"_ivl_6", 31 0, L_000002046762c050;  1 drivers
v0000020467568070_0 .net/s *"_ivl_8", 31 0, L_000002046762bf10;  1 drivers
v00000204675687f0_0 .net "temp_i_i", 31 0, L_000002046762b290;  1 drivers
v000002046756a2d0_0 .net "temp_i_r", 31 0, L_000002046762b510;  1 drivers
v000002046756a550_0 .net "temp_r_i", 31 0, L_000002046762abb0;  1 drivers
v0000020467569bf0_0 .net "temp_r_r", 31 0, L_000002046762c2d0;  1 drivers
E_00000204674c0500 .event anyedge, v0000020467569bf0_0, v00000204675687f0_0, v000002046756a550_0, v000002046756a2d0_0;
L_000002046762caf0 .extend/s 32, L_000002046762cc30;
L_000002046762c230 .extend/s 32, v000002046755a810_0;
L_000002046762c2d0 .arith/mult 32, L_000002046762caf0, L_000002046762c230;
L_000002046762c050 .extend/s 32, L_000002046762c5f0;
L_000002046762bf10 .extend/s 32, v0000020467559eb0_0;
L_000002046762b290 .arith/mult 32, L_000002046762c050, L_000002046762bf10;
L_000002046762a6b0 .extend/s 32, L_000002046762cc30;
L_000002046762b3d0 .extend/s 32, v0000020467559eb0_0;
L_000002046762abb0 .arith/mult 32, L_000002046762a6b0, L_000002046762b3d0;
L_000002046762b650 .extend/s 32, L_000002046762c5f0;
L_000002046762b6f0 .extend/s 32, v000002046755a810_0;
L_000002046762b510 .arith/mult 32, L_000002046762b650, L_000002046762b6f0;
S_000002046756e400 .scope generate, "BF[1]" "BF[1]" 3 60, 3 60 0, S_000002046756e8b0;
 .timescale 0 0;
P_000002046756fd30 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000001>;
P_000002046756fd68 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000000101>;
P_000002046756fda0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000010>;
P_000002046756fdd8 .param/l "b" 0 3 60, +C4<01>;
S_000002046756daa0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046756e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674bfbc0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000002046756bb30_0 .net/s "A_Im_c", 15 0, v0000020467569790_0;  1 drivers
v000002046756ae10_0 .net/s "A_Real_c", 15 0, v000002046756c5d0_0;  1 drivers
v000002046756b950_0 .net/s "B_Im_c", 15 0, v000002046756ba90_0;  1 drivers
v000002046756cdf0_0 .net/s "B_Real_c", 15 0, v000002046756aeb0_0;  1 drivers
v000002046756c8f0_0 .net/s "Data_A_Im", 15 0, v0000020467554430_0;  alias, 1 drivers
v000002046756aaf0_0 .net/s "Data_A_Real", 15 0, v0000020467554ed0_0;  alias, 1 drivers
v000002046756a690_0 .net/s "Data_B_Im", 15 0, v000002046755d8d0_0;  alias, 1 drivers
v000002046756b130_0 .net/s "Data_B_Real", 15 0, v000002046755cf70_0;  alias, 1 drivers
v000002046756bbd0_0 .net/s "Inter_Im", 15 0, v000002046756ad70_0;  1 drivers
v000002046756aa50_0 .net/s "Inter_Real", 15 0, v000002046756b770_0;  1 drivers
v000002046756b1d0_0 .var/s "O_A_Im", 15 0;
v000002046756b310_0 .var/s "O_A_Real", 15 0;
v000002046756bc70_0 .var/s "O_B_Im", 15 0;
v000002046756c990_0 .var/s "O_B_Real", 15 0;
v000002046756bd10_0 .net/s "Win", 31 0, L_00000204675c7be8;  alias, 1 drivers
L_00000204675c72e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046756c170_0 .net *"_ivl_4", 15 0, L_00000204675c72e8;  1 drivers
L_00000204675c7330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046756ca30_0 .net *"_ivl_8", 15 0, L_00000204675c7330;  1 drivers
v000002046756b6d0_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046762b8d0 .part L_00000204675c7be8, 16, 16;
L_000002046762b970 .part L_00000204675c7be8, 0, 16;
L_000002046762bdd0 .arith/sub 16, L_00000204675c72e8, v000002046756b770_0;
L_000002046762bfb0 .arith/sub 16, L_00000204675c7330, v000002046756ad70_0;
S_000002046756ebd0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046756daa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v00000204675695b0_0 .net/s "A_Im", 15 0, v0000020467554430_0;  alias, 1 drivers
v00000204675686b0_0 .net/s "A_Real", 15 0, v0000020467554ed0_0;  alias, 1 drivers
v0000020467569650_0 .net/s "B_Im", 15 0, v000002046756ad70_0;  alias, 1 drivers
v00000204675696f0_0 .net/s "B_Real", 15 0, v000002046756b770_0;  alias, 1 drivers
v0000020467569790_0 .var/s "O_Im", 15 0;
v000002046756c5d0_0 .var/s "O_Real", 15 0;
E_00000204674bff40 .event anyedge, v0000020467554ed0_0, v00000204675696f0_0, v0000020467554430_0, v0000020467569650_0;
S_000002046756df50 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046756daa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046756acd0_0 .net/s "A_Im", 15 0, v0000020467554430_0;  alias, 1 drivers
v000002046756ccb0_0 .net/s "A_Real", 15 0, v0000020467554ed0_0;  alias, 1 drivers
v000002046756ac30_0 .net/s "B_Im", 15 0, L_000002046762bfb0;  1 drivers
v000002046756c530_0 .net/s "B_Real", 15 0, L_000002046762bdd0;  1 drivers
v000002046756ba90_0 .var/s "O_Im", 15 0;
v000002046756aeb0_0 .var/s "O_Real", 15 0;
E_00000204674c0200 .event anyedge, v0000020467554ed0_0, v000002046756c530_0, v0000020467554430_0, v000002046756ac30_0;
S_000002046756ed60 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046756daa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c0180 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046756b810_0 .net/s "A_Im", 15 0, L_000002046762b970;  1 drivers
v000002046756b630_0 .net/s "A_Real", 15 0, L_000002046762b8d0;  1 drivers
v000002046756af50_0 .net/s "B_Im", 15 0, v000002046755d8d0_0;  alias, 1 drivers
v000002046756c670_0 .net/s "B_Real", 15 0, v000002046755cf70_0;  alias, 1 drivers
v000002046756ad70_0 .var/s "O_Im", 15 0;
v000002046756b770_0 .var/s "O_Real", 15 0;
v000002046756c3f0_0 .net/s *"_ivl_0", 31 0, L_000002046762a930;  1 drivers
v000002046756b8b0_0 .net/s *"_ivl_12", 31 0, L_000002046762bc90;  1 drivers
v000002046756b9f0_0 .net/s *"_ivl_14", 31 0, L_000002046762bd30;  1 drivers
v000002046756b4f0_0 .net/s *"_ivl_18", 31 0, L_000002046762c7d0;  1 drivers
v000002046756b270_0 .net/s *"_ivl_2", 31 0, L_000002046762a9d0;  1 drivers
v000002046756c490_0 .net/s *"_ivl_20", 31 0, L_000002046762cb90;  1 drivers
v000002046756aff0_0 .net/s *"_ivl_6", 31 0, L_000002046762c370;  1 drivers
v000002046756c710_0 .net/s *"_ivl_8", 31 0, L_000002046762ad90;  1 drivers
v000002046756b090_0 .net "temp_i_i", 31 0, L_000002046762bb50;  1 drivers
v000002046756c850_0 .net "temp_i_r", 31 0, L_000002046762b830;  1 drivers
v000002046756c7b0_0 .net "temp_r_i", 31 0, L_000002046762b790;  1 drivers
v000002046756cc10_0 .net "temp_r_r", 31 0, L_000002046762ca50;  1 drivers
E_00000204674bfec0 .event anyedge, v000002046756cc10_0, v000002046756b090_0, v000002046756c7b0_0, v000002046756c850_0;
L_000002046762a930 .extend/s 32, L_000002046762b8d0;
L_000002046762a9d0 .extend/s 32, v000002046755cf70_0;
L_000002046762ca50 .arith/mult 32, L_000002046762a930, L_000002046762a9d0;
L_000002046762c370 .extend/s 32, L_000002046762b970;
L_000002046762ad90 .extend/s 32, v000002046755d8d0_0;
L_000002046762bb50 .arith/mult 32, L_000002046762c370, L_000002046762ad90;
L_000002046762bc90 .extend/s 32, L_000002046762b8d0;
L_000002046762bd30 .extend/s 32, v000002046755d8d0_0;
L_000002046762b790 .arith/mult 32, L_000002046762bc90, L_000002046762bd30;
L_000002046762c7d0 .extend/s 32, L_000002046762b970;
L_000002046762cb90 .extend/s 32, v000002046755cf70_0;
L_000002046762b830 .arith/mult 32, L_000002046762c7d0, L_000002046762cb90;
S_000002046756d780 .scope generate, "BF[2]" "BF[2]" 3 60, 3 60 0, S_000002046756e8b0;
 .timescale 0 0;
P_000002046756fe20 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000010>;
P_000002046756fe58 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000000110>;
P_000002046756fe90 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000100>;
P_000002046756fec8 .param/l "b" 0 3 60, +C4<010>;
S_000002046756f210 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046756d780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c0540 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000002046756cfd0_0 .net/s "A_Im_c", 15 0, v000002046756b3b0_0;  1 drivers
v000002046756d110_0 .net/s "A_Real_c", 15 0, v000002046756b450_0;  1 drivers
v000002046756d070_0 .net/s "B_Im_c", 15 0, v000002046756a7d0_0;  1 drivers
v0000020467571d20_0 .net/s "B_Real_c", 15 0, v000002046756bef0_0;  1 drivers
v0000020467570d80_0 .net/s "Data_A_Im", 15 0, v0000020467553990_0;  alias, 1 drivers
v00000204675710a0_0 .net/s "Data_A_Real", 15 0, v0000020467552b30_0;  alias, 1 drivers
v0000020467571280_0 .net/s "Data_B_Im", 15 0, v000002046755a1d0_0;  alias, 1 drivers
v0000020467572860_0 .net/s "Data_B_Real", 15 0, v000002046755bb70_0;  alias, 1 drivers
v0000020467573080_0 .net/s "Inter_Im", 15 0, v000002046756a910_0;  1 drivers
v0000020467571960_0 .net/s "Inter_Real", 15 0, v000002046756ab90_0;  1 drivers
v0000020467571e60_0 .var/s "O_A_Im", 15 0;
v0000020467573120_0 .var/s "O_A_Real", 15 0;
v0000020467572a40_0 .var/s "O_B_Im", 15 0;
v0000020467570e20_0 .var/s "O_B_Real", 15 0;
v0000020467571be0_0 .net/s "Win", 31 0, L_00000204675c7c78;  alias, 1 drivers
L_00000204675c7378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467571dc0_0 .net *"_ivl_4", 15 0, L_00000204675c7378;  1 drivers
L_00000204675c73c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467572360_0 .net *"_ivl_8", 15 0, L_00000204675c73c0;  1 drivers
v0000020467570a60_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046762e490 .part L_00000204675c7c78, 16, 16;
L_000002046762ec10 .part L_00000204675c7c78, 0, 16;
L_000002046762ecb0 .arith/sub 16, L_00000204675c7378, v000002046756ab90_0;
L_000002046762d810 .arith/sub 16, L_00000204675c73c0, v000002046756a910_0;
S_000002046756e270 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046756f210;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046756c0d0_0 .net/s "A_Im", 15 0, v0000020467553990_0;  alias, 1 drivers
v000002046756cad0_0 .net/s "A_Real", 15 0, v0000020467552b30_0;  alias, 1 drivers
v000002046756cd50_0 .net/s "B_Im", 15 0, v000002046756a910_0;  alias, 1 drivers
v000002046756cb70_0 .net/s "B_Real", 15 0, v000002046756ab90_0;  alias, 1 drivers
v000002046756b3b0_0 .var/s "O_Im", 15 0;
v000002046756b450_0 .var/s "O_Real", 15 0;
E_00000204674bfe00 .event anyedge, v0000020467552b30_0, v000002046756cb70_0, v0000020467553990_0, v000002046756cd50_0;
S_000002046756dc30 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046756f210;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046756a730_0 .net/s "A_Im", 15 0, v0000020467553990_0;  alias, 1 drivers
v000002046756bdb0_0 .net/s "A_Real", 15 0, v0000020467552b30_0;  alias, 1 drivers
v000002046756be50_0 .net/s "B_Im", 15 0, L_000002046762d810;  1 drivers
v000002046756b590_0 .net/s "B_Real", 15 0, L_000002046762ecb0;  1 drivers
v000002046756a7d0_0 .var/s "O_Im", 15 0;
v000002046756bef0_0 .var/s "O_Real", 15 0;
E_00000204674bfa80 .event anyedge, v0000020467552b30_0, v000002046756b590_0, v0000020467553990_0, v000002046756be50_0;
S_000002046756e590 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046756f210;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c0280 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046756c210_0 .net/s "A_Im", 15 0, L_000002046762ec10;  1 drivers
v000002046756bf90_0 .net/s "A_Real", 15 0, L_000002046762e490;  1 drivers
v000002046756a870_0 .net/s "B_Im", 15 0, v000002046755a1d0_0;  alias, 1 drivers
v000002046756c030_0 .net/s "B_Real", 15 0, v000002046755bb70_0;  alias, 1 drivers
v000002046756a910_0 .var/s "O_Im", 15 0;
v000002046756ab90_0 .var/s "O_Real", 15 0;
v000002046756c2b0_0 .net/s *"_ivl_0", 31 0, L_000002046762f2f0;  1 drivers
v000002046756c350_0 .net/s *"_ivl_12", 31 0, L_000002046762ddb0;  1 drivers
v000002046756a9b0_0 .net/s *"_ivl_14", 31 0, L_000002046762d950;  1 drivers
v000002046756d570_0 .net/s *"_ivl_18", 31 0, L_000002046762d6d0;  1 drivers
v000002046756d250_0 .net/s *"_ivl_2", 31 0, L_000002046762ef30;  1 drivers
v000002046756d430_0 .net/s *"_ivl_20", 31 0, L_000002046762e030;  1 drivers
v000002046756d4d0_0 .net/s *"_ivl_6", 31 0, L_000002046762e8f0;  1 drivers
v000002046756d1b0_0 .net/s *"_ivl_8", 31 0, L_000002046762df90;  1 drivers
v000002046756d390_0 .net "temp_i_i", 31 0, L_000002046762f430;  1 drivers
v000002046756d2f0_0 .net "temp_i_r", 31 0, L_000002046762ceb0;  1 drivers
v000002046756ce90_0 .net "temp_r_i", 31 0, L_000002046762e670;  1 drivers
v000002046756cf30_0 .net "temp_r_r", 31 0, L_000002046762d630;  1 drivers
E_00000204674c0740 .event anyedge, v000002046756cf30_0, v000002046756d390_0, v000002046756ce90_0, v000002046756d2f0_0;
L_000002046762f2f0 .extend/s 32, L_000002046762e490;
L_000002046762ef30 .extend/s 32, v000002046755bb70_0;
L_000002046762d630 .arith/mult 32, L_000002046762f2f0, L_000002046762ef30;
L_000002046762e8f0 .extend/s 32, L_000002046762ec10;
L_000002046762df90 .extend/s 32, v000002046755a1d0_0;
L_000002046762f430 .arith/mult 32, L_000002046762e8f0, L_000002046762df90;
L_000002046762ddb0 .extend/s 32, L_000002046762e490;
L_000002046762d950 .extend/s 32, v000002046755a1d0_0;
L_000002046762e670 .arith/mult 32, L_000002046762ddb0, L_000002046762d950;
L_000002046762d6d0 .extend/s 32, L_000002046762ec10;
L_000002046762e030 .extend/s 32, v000002046755bb70_0;
L_000002046762ceb0 .arith/mult 32, L_000002046762d6d0, L_000002046762e030;
S_000002046757a450 .scope generate, "BF[3]" "BF[3]" 3 60, 3 60 0, S_000002046756e8b0;
 .timescale 0 0;
P_000002046756fb50 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000011>;
P_000002046756fb88 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000000111>;
P_000002046756fbc0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000110>;
P_000002046756fbf8 .param/l "b" 0 3 60, +C4<011>;
S_0000020467579640 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046757a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674bfe40 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467571fa0_0 .net/s "A_Im_c", 15 0, v0000020467572d60_0;  1 drivers
v0000020467571b40_0 .net/s "A_Real_c", 15 0, v0000020467570ba0_0;  1 drivers
v0000020467571780_0 .net/s "B_Im_c", 15 0, v0000020467570c40_0;  1 drivers
v0000020467571820_0 .net/s "B_Real_c", 15 0, v0000020467570ce0_0;  1 drivers
v00000204675724a0_0 .net/s "Data_A_Im", 15 0, v0000020467553b70_0;  alias, 1 drivers
v0000020467572040_0 .net/s "Data_A_Real", 15 0, v0000020467554110_0;  alias, 1 drivers
v00000204675720e0_0 .net/s "Data_B_Im", 15 0, v000002046755d010_0;  alias, 1 drivers
v0000020467572220_0 .net/s "Data_B_Real", 15 0, v000002046755c7f0_0;  alias, 1 drivers
v00000204675722c0_0 .net/s "Inter_Im", 15 0, v0000020467571c80_0;  1 drivers
v0000020467572540_0 .net/s "Inter_Real", 15 0, v0000020467572e00_0;  1 drivers
v0000020467572f40_0 .var/s "O_A_Im", 15 0;
v00000204675725e0_0 .var/s "O_A_Real", 15 0;
v0000020467572fe0_0 .var/s "O_B_Im", 15 0;
v0000020467572680_0 .var/s "O_B_Real", 15 0;
v0000020467572720_0 .net/s "Win", 31 0, L_00000204675c7d08;  alias, 1 drivers
L_00000204675c7408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675727c0_0 .net *"_ivl_4", 15 0, L_00000204675c7408;  1 drivers
L_00000204675c7450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467572900_0 .net *"_ivl_8", 15 0, L_00000204675c7450;  1 drivers
v00000204675729a0_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046762def0 .part L_00000204675c7d08, 16, 16;
L_000002046762e3f0 .part L_00000204675c7d08, 0, 16;
L_000002046762dd10 .arith/sub 16, L_00000204675c7408, v0000020467572e00_0;
L_000002046762ce10 .arith/sub 16, L_00000204675c7450, v0000020467571c80_0;
S_000002046757a130 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467579640;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v00000204675718c0_0 .net/s "A_Im", 15 0, v0000020467553b70_0;  alias, 1 drivers
v00000204675715a0_0 .net/s "A_Real", 15 0, v0000020467554110_0;  alias, 1 drivers
v00000204675709c0_0 .net/s "B_Im", 15 0, v0000020467571c80_0;  alias, 1 drivers
v0000020467570b00_0 .net/s "B_Real", 15 0, v0000020467572e00_0;  alias, 1 drivers
v0000020467572d60_0 .var/s "O_Im", 15 0;
v0000020467570ba0_0 .var/s "O_Real", 15 0;
E_00000204674c0380 .event anyedge, v0000020467554110_0, v0000020467570b00_0, v0000020467553b70_0, v00000204675709c0_0;
S_000002046757a5e0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467579640;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467572cc0_0 .net/s "A_Im", 15 0, v0000020467553b70_0;  alias, 1 drivers
v0000020467572180_0 .net/s "A_Real", 15 0, v0000020467554110_0;  alias, 1 drivers
v0000020467570ec0_0 .net/s "B_Im", 15 0, L_000002046762ce10;  1 drivers
v0000020467571640_0 .net/s "B_Real", 15 0, L_000002046762dd10;  1 drivers
v0000020467570c40_0 .var/s "O_Im", 15 0;
v0000020467570ce0_0 .var/s "O_Real", 15 0;
E_00000204674bfac0 .event anyedge, v0000020467554110_0, v0000020467571640_0, v0000020467553b70_0, v0000020467570ec0_0;
S_0000020467578e70 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467579640;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674bfa40 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467571a00_0 .net/s "A_Im", 15 0, L_000002046762e3f0;  1 drivers
v0000020467570f60_0 .net/s "A_Real", 15 0, L_000002046762def0;  1 drivers
v0000020467571000_0 .net/s "B_Im", 15 0, v000002046755d010_0;  alias, 1 drivers
v0000020467571140_0 .net/s "B_Real", 15 0, v000002046755c7f0_0;  alias, 1 drivers
v0000020467571c80_0 .var/s "O_Im", 15 0;
v0000020467572e00_0 .var/s "O_Real", 15 0;
v0000020467571f00_0 .net/s *"_ivl_0", 31 0, L_000002046762d770;  1 drivers
v00000204675711e0_0 .net/s *"_ivl_12", 31 0, L_000002046762edf0;  1 drivers
v0000020467572ae0_0 .net/s *"_ivl_14", 31 0, L_000002046762ee90;  1 drivers
v0000020467571320_0 .net/s *"_ivl_18", 31 0, L_000002046762de50;  1 drivers
v0000020467571500_0 .net/s *"_ivl_2", 31 0, L_000002046762db30;  1 drivers
v0000020467572c20_0 .net/s *"_ivl_20", 31 0, L_000002046762d8b0;  1 drivers
v00000204675716e0_0 .net/s *"_ivl_6", 31 0, L_000002046762ed50;  1 drivers
v00000204675713c0_0 .net/s *"_ivl_8", 31 0, L_000002046762eb70;  1 drivers
v0000020467572400_0 .net "temp_i_i", 31 0, L_000002046762e2b0;  1 drivers
v0000020467572ea0_0 .net "temp_i_r", 31 0, L_000002046762f070;  1 drivers
v0000020467571aa0_0 .net "temp_r_i", 31 0, L_000002046762efd0;  1 drivers
v0000020467571460_0 .net "temp_r_r", 31 0, L_000002046762d9f0;  1 drivers
E_00000204674c0600 .event anyedge, v0000020467571460_0, v0000020467572400_0, v0000020467571aa0_0, v0000020467572ea0_0;
L_000002046762d770 .extend/s 32, L_000002046762def0;
L_000002046762db30 .extend/s 32, v000002046755c7f0_0;
L_000002046762d9f0 .arith/mult 32, L_000002046762d770, L_000002046762db30;
L_000002046762ed50 .extend/s 32, L_000002046762e3f0;
L_000002046762eb70 .extend/s 32, v000002046755d010_0;
L_000002046762e2b0 .arith/mult 32, L_000002046762ed50, L_000002046762eb70;
L_000002046762edf0 .extend/s 32, L_000002046762def0;
L_000002046762ee90 .extend/s 32, v000002046755d010_0;
L_000002046762efd0 .arith/mult 32, L_000002046762edf0, L_000002046762ee90;
L_000002046762de50 .extend/s 32, L_000002046762e3f0;
L_000002046762d8b0 .extend/s 32, v000002046755c7f0_0;
L_000002046762f070 .arith/mult 32, L_000002046762de50, L_000002046762d8b0;
S_00000204675797d0 .scope generate, "GROUP_LOOP[1]" "GROUP_LOOP[1]" 3 57, 3 57 0, S_000002046756e0e0;
 .timescale 0 0;
P_00000204674bfb40 .param/l "j" 0 3 57, +C4<01>;
S_0000020467579960 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_00000204675797d0;
 .timescale 0 0;
P_00000204675705a0 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000001000>;
P_00000204675705d8 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001100>;
P_0000020467570610 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_0000020467570648 .param/l "b" 0 3 60, +C4<00>;
S_0000020467579af0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_0000020467579960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674bff80 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v00000204675754c0_0 .net/s "A_Im_c", 15 0, v0000020467573ee0_0;  1 drivers
v0000020467574480_0 .net/s "A_Real_c", 15 0, v0000020467574fc0_0;  1 drivers
v0000020467575100_0 .net/s "B_Im_c", 15 0, v0000020467573580_0;  1 drivers
v00000204675751a0_0 .net/s "B_Real_c", 15 0, v0000020467575380_0;  1 drivers
v0000020467575240_0 .net/s "Data_A_Im", 15 0, v000002046755d6f0_0;  alias, 1 drivers
v00000204675748e0_0 .net/s "Data_A_Real", 15 0, v000002046755ecd0_0;  alias, 1 drivers
v00000204675739e0_0 .net/s "Data_B_Im", 15 0, v00000204675678f0_0;  alias, 1 drivers
v0000020467574840_0 .net/s "Data_B_Real", 15 0, v0000020467565eb0_0;  alias, 1 drivers
v0000020467574d40_0 .net/s "Inter_Im", 15 0, v0000020467575880_0;  1 drivers
v0000020467573b20_0 .net/s "Inter_Real", 15 0, v0000020467574160_0;  1 drivers
v0000020467573440_0 .var/s "O_A_Im", 15 0;
v0000020467574980_0 .var/s "O_A_Real", 15 0;
v0000020467573a80_0 .var/s "O_B_Im", 15 0;
v0000020467575420_0 .var/s "O_B_Real", 15 0;
v0000020467574de0_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c7498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467574a20_0 .net *"_ivl_4", 15 0, L_00000204675c7498;  1 drivers
L_00000204675c74e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467574ac0_0 .net *"_ivl_8", 15 0, L_00000204675c74e0;  1 drivers
v0000020467574c00_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046762cff0 .part L_00000204675c7b58, 16, 16;
L_000002046762e350 .part L_00000204675c7b58, 0, 16;
L_000002046762ea30 .arith/sub 16, L_00000204675c7498, v0000020467574160_0;
L_000002046762d4f0 .arith/sub 16, L_00000204675c74e0, v0000020467575880_0;
S_0000020467579c80 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467579af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467572b80_0 .net/s "A_Im", 15 0, v000002046755d6f0_0;  alias, 1 drivers
v0000020467573e40_0 .net/s "A_Real", 15 0, v000002046755ecd0_0;  alias, 1 drivers
v0000020467573260_0 .net/s "B_Im", 15 0, v0000020467575880_0;  alias, 1 drivers
v0000020467573300_0 .net/s "B_Real", 15 0, v0000020467574160_0;  alias, 1 drivers
v0000020467573ee0_0 .var/s "O_Im", 15 0;
v0000020467574fc0_0 .var/s "O_Real", 15 0;
E_00000204674bffc0 .event anyedge, v000002046755ecd0_0, v0000020467573300_0, v000002046755d6f0_0, v0000020467573260_0;
S_000002046757a2c0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467579af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467573f80_0 .net/s "A_Im", 15 0, v000002046755d6f0_0;  alias, 1 drivers
v0000020467573da0_0 .net/s "A_Real", 15 0, v000002046755ecd0_0;  alias, 1 drivers
v00000204675752e0_0 .net/s "B_Im", 15 0, L_000002046762d4f0;  1 drivers
v0000020467574700_0 .net/s "B_Real", 15 0, L_000002046762ea30;  1 drivers
v0000020467573580_0 .var/s "O_Im", 15 0;
v0000020467575380_0 .var/s "O_Real", 15 0;
E_00000204674c0780 .event anyedge, v000002046755ecd0_0, v0000020467574700_0, v000002046755d6f0_0, v00000204675752e0_0;
S_000002046757a770 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467579af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674bfb00 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v00000204675757e0_0 .net/s "A_Im", 15 0, L_000002046762e350;  1 drivers
v0000020467575560_0 .net/s "A_Real", 15 0, L_000002046762cff0;  1 drivers
v00000204675742a0_0 .net/s "B_Im", 15 0, v00000204675678f0_0;  alias, 1 drivers
v0000020467575740_0 .net/s "B_Real", 15 0, v0000020467565eb0_0;  alias, 1 drivers
v0000020467575880_0 .var/s "O_Im", 15 0;
v0000020467574160_0 .var/s "O_Real", 15 0;
v00000204675747a0_0 .net/s *"_ivl_0", 31 0, L_000002046762cf50;  1 drivers
v00000204675740c0_0 .net/s *"_ivl_12", 31 0, L_000002046762e990;  1 drivers
v00000204675733a0_0 .net/s *"_ivl_14", 31 0, L_000002046762e0d0;  1 drivers
v0000020467574660_0 .net/s *"_ivl_18", 31 0, L_000002046762da90;  1 drivers
v0000020467574ca0_0 .net/s *"_ivl_2", 31 0, L_000002046762d090;  1 drivers
v0000020467574200_0 .net/s *"_ivl_20", 31 0, L_000002046762ead0;  1 drivers
v00000204675736c0_0 .net/s *"_ivl_6", 31 0, L_000002046762e850;  1 drivers
v00000204675731c0_0 .net/s *"_ivl_8", 31 0, L_000002046762f1b0;  1 drivers
v0000020467573bc0_0 .net "temp_i_i", 31 0, L_000002046762e210;  1 drivers
v0000020467574020_0 .net "temp_i_r", 31 0, L_000002046762e170;  1 drivers
v0000020467575060_0 .net "temp_r_i", 31 0, L_000002046762f250;  1 drivers
v0000020467575920_0 .net "temp_r_r", 31 0, L_000002046762f110;  1 drivers
E_00000204674bfc00 .event anyedge, v0000020467575920_0, v0000020467573bc0_0, v0000020467575060_0, v0000020467574020_0;
L_000002046762cf50 .extend/s 32, L_000002046762cff0;
L_000002046762d090 .extend/s 32, v0000020467565eb0_0;
L_000002046762f110 .arith/mult 32, L_000002046762cf50, L_000002046762d090;
L_000002046762e850 .extend/s 32, L_000002046762e350;
L_000002046762f1b0 .extend/s 32, v00000204675678f0_0;
L_000002046762e210 .arith/mult 32, L_000002046762e850, L_000002046762f1b0;
L_000002046762e990 .extend/s 32, L_000002046762cff0;
L_000002046762e0d0 .extend/s 32, v00000204675678f0_0;
L_000002046762f250 .arith/mult 32, L_000002046762e990, L_000002046762e0d0;
L_000002046762da90 .extend/s 32, L_000002046762e350;
L_000002046762ead0 .extend/s 32, v0000020467565eb0_0;
L_000002046762e170 .arith/mult 32, L_000002046762da90, L_000002046762ead0;
S_0000020467578b50 .scope generate, "BF[1]" "BF[1]" 3 60, 3 60 0, S_00000204675797d0;
 .timescale 0 0;
P_000002046756ff10 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000001001>;
P_000002046756ff48 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001101>;
P_000002046756ff80 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000010>;
P_000002046756ffb8 .param/l "b" 0 3 60, +C4<01>;
S_00000204675789c0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_0000020467578b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c0840 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v00000204675772c0_0 .net/s "A_Im_c", 15 0, v00000204675734e0_0;  1 drivers
v0000020467575ec0_0 .net/s "A_Real_c", 15 0, v0000020467573620_0;  1 drivers
v0000020467577040_0 .net/s "B_Im_c", 15 0, v00000204675738a0_0;  1 drivers
v0000020467577fe0_0 .net/s "B_Real_c", 15 0, v0000020467574e80_0;  1 drivers
v0000020467576e60_0 .net/s "Data_A_Im", 15 0, v00000204675577f0_0;  alias, 1 drivers
v00000204675774a0_0 .net/s "Data_A_Real", 15 0, v0000020467559550_0;  alias, 1 drivers
v0000020467576be0_0 .net/s "Data_B_Im", 15 0, v0000020467568390_0;  alias, 1 drivers
v0000020467576aa0_0 .net/s "Data_B_Real", 15 0, v0000020467567e90_0;  alias, 1 drivers
v0000020467577a40_0 .net/s "Inter_Im", 15 0, v0000020467573d00_0;  1 drivers
v0000020467577ae0_0 .net/s "Inter_Real", 15 0, v0000020467576960_0;  1 drivers
v0000020467575f60_0 .var/s "O_A_Im", 15 0;
v0000020467576c80_0 .var/s "O_A_Real", 15 0;
v0000020467576d20_0 .var/s "O_B_Im", 15 0;
v0000020467577360_0 .var/s "O_B_Real", 15 0;
v0000020467575d80_0 .net/s "Win", 31 0, L_00000204675c7be8;  alias, 1 drivers
L_00000204675c7528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675760a0_0 .net *"_ivl_4", 15 0, L_00000204675c7528;  1 drivers
L_00000204675c7570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675761e0_0 .net *"_ivl_8", 15 0, L_00000204675c7570;  1 drivers
v0000020467578080_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_000002046762d590 .part L_00000204675c7be8, 16, 16;
L_000002046762d310 .part L_00000204675c7be8, 0, 16;
L_000002046762d3b0 .arith/sub 16, L_00000204675c7528, v0000020467576960_0;
L_000002046762d450 .arith/sub 16, L_00000204675c7570, v0000020467573d00_0;
S_0000020467578ce0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_00000204675789c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467574340_0 .net/s "A_Im", 15 0, v00000204675577f0_0;  alias, 1 drivers
v00000204675743e0_0 .net/s "A_Real", 15 0, v0000020467559550_0;  alias, 1 drivers
v0000020467575600_0 .net/s "B_Im", 15 0, v0000020467573d00_0;  alias, 1 drivers
v00000204675756a0_0 .net/s "B_Real", 15 0, v0000020467576960_0;  alias, 1 drivers
v00000204675734e0_0 .var/s "O_Im", 15 0;
v0000020467573620_0 .var/s "O_Real", 15 0;
E_00000204674bfb80 .event anyedge, v0000020467559550_0, v00000204675756a0_0, v00000204675577f0_0, v0000020467575600_0;
S_0000020467579e10 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_00000204675789c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467574b60_0 .net/s "A_Im", 15 0, v00000204675577f0_0;  alias, 1 drivers
v0000020467573800_0 .net/s "A_Real", 15 0, v0000020467559550_0;  alias, 1 drivers
v0000020467574520_0 .net/s "B_Im", 15 0, L_000002046762d450;  1 drivers
v0000020467573760_0 .net/s "B_Real", 15 0, L_000002046762d3b0;  1 drivers
v00000204675738a0_0 .var/s "O_Im", 15 0;
v0000020467574e80_0 .var/s "O_Real", 15 0;
E_00000204674bfc80 .event anyedge, v0000020467559550_0, v0000020467573760_0, v00000204675577f0_0, v0000020467574520_0;
S_0000020467579000 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_00000204675789c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c08c0 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v00000204675745c0_0 .net/s "A_Im", 15 0, L_000002046762d310;  1 drivers
v0000020467574f20_0 .net/s "A_Real", 15 0, L_000002046762d590;  1 drivers
v0000020467573940_0 .net/s "B_Im", 15 0, v0000020467568390_0;  alias, 1 drivers
v0000020467573c60_0 .net/s "B_Real", 15 0, v0000020467567e90_0;  alias, 1 drivers
v0000020467573d00_0 .var/s "O_Im", 15 0;
v0000020467576960_0 .var/s "O_Real", 15 0;
v0000020467577f40_0 .net/s *"_ivl_0", 31 0, L_000002046762f390;  1 drivers
v0000020467576f00_0 .net/s *"_ivl_12", 31 0, L_000002046762dc70;  1 drivers
v00000204675777c0_0 .net/s *"_ivl_14", 31 0, L_000002046762e7b0;  1 drivers
v0000020467575ba0_0 .net/s *"_ivl_18", 31 0, L_000002046762d130;  1 drivers
v0000020467575e20_0 .net/s *"_ivl_2", 31 0, L_000002046762dbd0;  1 drivers
v0000020467577860_0 .net/s *"_ivl_20", 31 0, L_000002046762d1d0;  1 drivers
v0000020467577220_0 .net/s *"_ivl_6", 31 0, L_000002046762e5d0;  1 drivers
v0000020467576fa0_0 .net/s *"_ivl_8", 31 0, L_000002046762f4d0;  1 drivers
v0000020467576820_0 .net "temp_i_i", 31 0, L_000002046762e710;  1 drivers
v00000204675765a0_0 .net "temp_i_r", 31 0, L_000002046762d270;  1 drivers
v0000020467577900_0 .net "temp_r_i", 31 0, L_000002046762f570;  1 drivers
v0000020467577b80_0 .net "temp_r_r", 31 0, L_000002046762e530;  1 drivers
E_00000204674bfd00 .event anyedge, v0000020467577b80_0, v0000020467576820_0, v0000020467577900_0, v00000204675765a0_0;
L_000002046762f390 .extend/s 32, L_000002046762d590;
L_000002046762dbd0 .extend/s 32, v0000020467567e90_0;
L_000002046762e530 .arith/mult 32, L_000002046762f390, L_000002046762dbd0;
L_000002046762e5d0 .extend/s 32, L_000002046762d310;
L_000002046762f4d0 .extend/s 32, v0000020467568390_0;
L_000002046762e710 .arith/mult 32, L_000002046762e5d0, L_000002046762f4d0;
L_000002046762dc70 .extend/s 32, L_000002046762d590;
L_000002046762e7b0 .extend/s 32, v0000020467568390_0;
L_000002046762f570 .arith/mult 32, L_000002046762dc70, L_000002046762e7b0;
L_000002046762d130 .extend/s 32, L_000002046762d310;
L_000002046762d1d0 .extend/s 32, v0000020467567e90_0;
L_000002046762d270 .arith/mult 32, L_000002046762d130, L_000002046762d1d0;
S_0000020467579190 .scope generate, "BF[2]" "BF[2]" 3 60, 3 60 0, S_00000204675797d0;
 .timescale 0 0;
P_00000204675704b0 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000001010>;
P_00000204675704e8 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001110>;
P_0000020467570520 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000100>;
P_0000020467570558 .param/l "b" 0 3 60, +C4<010>;
S_0000020467579320 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_0000020467579190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674bfd80 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v00000204675763c0_0 .net/s "A_Im_c", 15 0, v0000020467577400_0;  1 drivers
v0000020467576460_0 .net/s "A_Real_c", 15 0, v00000204675779a0_0;  1 drivers
v0000020467576500_0 .net/s "B_Im_c", 15 0, v0000020467577d60_0;  1 drivers
v0000020467578260_0 .net/s "B_Real_c", 15 0, v00000204675770e0_0;  1 drivers
v0000020467578440_0 .net/s "Data_A_Im", 15 0, v000002046755f1d0_0;  alias, 1 drivers
v0000020467578760_0 .net/s "Data_A_Real", 15 0, v000002046755eeb0_0;  alias, 1 drivers
v00000204675788a0_0 .net/s "Data_B_Im", 15 0, v0000020467566d10_0;  alias, 1 drivers
v0000020467578580_0 .net/s "Data_B_Real", 15 0, v0000020467567990_0;  alias, 1 drivers
v00000204675786c0_0 .net/s "Inter_Im", 15 0, v0000020467576b40_0;  1 drivers
v0000020467578300_0 .net/s "Inter_Real", 15 0, v0000020467575c40_0;  1 drivers
v00000204675781c0_0 .var/s "O_A_Im", 15 0;
v0000020467578800_0 .var/s "O_A_Real", 15 0;
v00000204675783a0_0 .var/s "O_B_Im", 15 0;
v00000204675784e0_0 .var/s "O_B_Real", 15 0;
v0000020467578620_0 .net/s "Win", 31 0, L_00000204675c7c78;  alias, 1 drivers
L_00000204675c75b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467581980_0 .net *"_ivl_4", 15 0, L_00000204675c75b8;  1 drivers
L_00000204675c7600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467582560_0 .net *"_ivl_8", 15 0, L_00000204675c7600;  1 drivers
v0000020467583640_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467630790 .part L_00000204675c7c78, 16, 16;
L_0000020467630bf0 .part L_00000204675c7c78, 0, 16;
L_0000020467630830 .arith/sub 16, L_00000204675c75b8, v0000020467575c40_0;
L_0000020467631230 .arith/sub 16, L_00000204675c7600, v0000020467576b40_0;
S_00000204675794b0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_0000020467579320;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467576640_0 .net/s "A_Im", 15 0, v000002046755f1d0_0;  alias, 1 drivers
v0000020467576a00_0 .net/s "A_Real", 15 0, v000002046755eeb0_0;  alias, 1 drivers
v00000204675768c0_0 .net/s "B_Im", 15 0, v0000020467576b40_0;  alias, 1 drivers
v0000020467576320_0 .net/s "B_Real", 15 0, v0000020467575c40_0;  alias, 1 drivers
v0000020467577400_0 .var/s "O_Im", 15 0;
v00000204675779a0_0 .var/s "O_Real", 15 0;
E_00000204674c1280 .event anyedge, v000002046755eeb0_0, v0000020467576320_0, v000002046755f1d0_0, v00000204675768c0_0;
S_0000020467579fa0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_0000020467579320;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467576dc0_0 .net/s "A_Im", 15 0, v000002046755f1d0_0;  alias, 1 drivers
v0000020467577c20_0 .net/s "A_Real", 15 0, v000002046755eeb0_0;  alias, 1 drivers
v0000020467577cc0_0 .net/s "B_Im", 15 0, L_0000020467631230;  1 drivers
v0000020467578120_0 .net/s "B_Real", 15 0, L_0000020467630830;  1 drivers
v0000020467577d60_0 .var/s "O_Im", 15 0;
v00000204675770e0_0 .var/s "O_Real", 15 0;
E_00000204674c0d80 .event anyedge, v000002046755eeb0_0, v0000020467578120_0, v000002046755f1d0_0, v0000020467577cc0_0;
S_000002046757de30 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_0000020467579320;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c05c0 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467577180_0 .net/s "A_Im", 15 0, L_0000020467630bf0;  1 drivers
v00000204675759c0_0 .net/s "A_Real", 15 0, L_0000020467630790;  1 drivers
v0000020467577540_0 .net/s "B_Im", 15 0, v0000020467566d10_0;  alias, 1 drivers
v00000204675775e0_0 .net/s "B_Real", 15 0, v0000020467567990_0;  alias, 1 drivers
v0000020467576b40_0 .var/s "O_Im", 15 0;
v0000020467575c40_0 .var/s "O_Real", 15 0;
v0000020467576280_0 .net/s *"_ivl_0", 31 0, L_0000020467630330;  1 drivers
v0000020467575a60_0 .net/s *"_ivl_12", 31 0, L_00000204676315f0;  1 drivers
v0000020467577e00_0 .net/s *"_ivl_14", 31 0, L_000002046762fc50;  1 drivers
v00000204675766e0_0 .net/s *"_ivl_18", 31 0, L_0000020467631cd0;  1 drivers
v0000020467577ea0_0 .net/s *"_ivl_2", 31 0, L_00000204676301f0;  1 drivers
v0000020467576140_0 .net/s *"_ivl_20", 31 0, L_00000204676305b0;  1 drivers
v0000020467577680_0 .net/s *"_ivl_6", 31 0, L_0000020467631370;  1 drivers
v0000020467575b00_0 .net/s *"_ivl_8", 31 0, L_0000020467630ab0;  1 drivers
v0000020467575ce0_0 .net "temp_i_i", 31 0, L_0000020467630e70;  1 drivers
v0000020467576000_0 .net "temp_i_r", 31 0, L_0000020467630b50;  1 drivers
v0000020467576780_0 .net "temp_r_i", 31 0, L_0000020467631b90;  1 drivers
v0000020467577720_0 .net "temp_r_r", 31 0, L_0000020467631730;  1 drivers
E_00000204674c12c0 .event anyedge, v0000020467577720_0, v0000020467575ce0_0, v0000020467576780_0, v0000020467576000_0;
L_0000020467630330 .extend/s 32, L_0000020467630790;
L_00000204676301f0 .extend/s 32, v0000020467567990_0;
L_0000020467631730 .arith/mult 32, L_0000020467630330, L_00000204676301f0;
L_0000020467631370 .extend/s 32, L_0000020467630bf0;
L_0000020467630ab0 .extend/s 32, v0000020467566d10_0;
L_0000020467630e70 .arith/mult 32, L_0000020467631370, L_0000020467630ab0;
L_00000204676315f0 .extend/s 32, L_0000020467630790;
L_000002046762fc50 .extend/s 32, v0000020467566d10_0;
L_0000020467631b90 .arith/mult 32, L_00000204676315f0, L_000002046762fc50;
L_0000020467631cd0 .extend/s 32, L_0000020467630bf0;
L_00000204676305b0 .extend/s 32, v0000020467567990_0;
L_0000020467630b50 .arith/mult 32, L_0000020467631cd0, L_00000204676305b0;
S_000002046757e470 .scope generate, "BF[3]" "BF[3]" 3 60, 3 60 0, S_00000204675797d0;
 .timescale 0 0;
P_000002046756fc40 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000001011>;
P_000002046756fc78 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001111>;
P_000002046756fcb0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000110>;
P_000002046756fce8 .param/l "b" 0 3 60, +C4<011>;
S_000002046757d660 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046757e470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c0dc0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v00000204675836e0_0 .net/s "A_Im_c", 15 0, v00000204675835a0_0;  1 drivers
v00000204675824c0_0 .net/s "A_Real_c", 15 0, v0000020467581200_0;  1 drivers
v00000204675831e0_0 .net/s "B_Im_c", 15 0, v00000204675812a0_0;  1 drivers
v00000204675830a0_0 .net/s "B_Real_c", 15 0, v0000020467581340_0;  1 drivers
v0000020467583280_0 .net/s "Data_A_Im", 15 0, v0000020467558c90_0;  alias, 1 drivers
v0000020467582920_0 .net/s "Data_A_Real", 15 0, v0000020467558dd0_0;  alias, 1 drivers
v0000020467581ac0_0 .net/s "Data_B_Im", 15 0, v0000020467568890_0;  alias, 1 drivers
v0000020467582880_0 .net/s "Data_B_Real", 15 0, v0000020467568c50_0;  alias, 1 drivers
v0000020467582d80_0 .net/s "Inter_Im", 15 0, v0000020467583820_0;  1 drivers
v00000204675818e0_0 .net/s "Inter_Real", 15 0, v00000204675821a0_0;  1 drivers
v0000020467581b60_0 .var/s "O_A_Im", 15 0;
v0000020467582a60_0 .var/s "O_A_Real", 15 0;
v0000020467581ca0_0 .var/s "O_B_Im", 15 0;
v0000020467583320_0 .var/s "O_B_Real", 15 0;
v0000020467582e20_0 .net/s "Win", 31 0, L_00000204675c7d08;  alias, 1 drivers
L_00000204675c7648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467581d40_0 .net *"_ivl_4", 15 0, L_00000204675c7648;  1 drivers
L_00000204675c7690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467581660_0 .net *"_ivl_8", 15 0, L_00000204675c7690;  1 drivers
v0000020467582420_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_00000204676308d0 .part L_00000204675c7d08, 16, 16;
L_000002046762ff70 .part L_00000204675c7d08, 0, 16;
L_000002046762f930 .arith/sub 16, L_00000204675c7648, v00000204675821a0_0;
L_0000020467630dd0 .arith/sub 16, L_00000204675c7690, v0000020467583820_0;
S_000002046757e150 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046757d660;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467582100_0 .net/s "A_Im", 15 0, v0000020467558c90_0;  alias, 1 drivers
v0000020467581de0_0 .net/s "A_Real", 15 0, v0000020467558dd0_0;  alias, 1 drivers
v00000204675838c0_0 .net/s "B_Im", 15 0, v0000020467583820_0;  alias, 1 drivers
v0000020467583960_0 .net/s "B_Real", 15 0, v00000204675821a0_0;  alias, 1 drivers
v00000204675835a0_0 .var/s "O_Im", 15 0;
v0000020467581200_0 .var/s "O_Real", 15 0;
E_00000204674c1300 .event anyedge, v0000020467558dd0_0, v0000020467583960_0, v0000020467558c90_0, v00000204675838c0_0;
S_000002046757e600 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046757d660;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467583500_0 .net/s "A_Im", 15 0, v0000020467558c90_0;  alias, 1 drivers
v00000204675829c0_0 .net/s "A_Real", 15 0, v0000020467558dd0_0;  alias, 1 drivers
v00000204675815c0_0 .net/s "B_Im", 15 0, L_0000020467630dd0;  1 drivers
v0000020467581e80_0 .net/s "B_Real", 15 0, L_000002046762f930;  1 drivers
v00000204675812a0_0 .var/s "O_Im", 15 0;
v0000020467581340_0 .var/s "O_Real", 15 0;
E_00000204674c0a40 .event anyedge, v0000020467558dd0_0, v0000020467581e80_0, v0000020467558c90_0, v00000204675815c0_0;
S_000002046757dfc0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046757d660;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c1200 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v00000204675826a0_0 .net/s "A_Im", 15 0, L_000002046762ff70;  1 drivers
v0000020467583140_0 .net/s "A_Real", 15 0, L_00000204676308d0;  1 drivers
v0000020467582600_0 .net/s "B_Im", 15 0, v0000020467568890_0;  alias, 1 drivers
v0000020467581a20_0 .net/s "B_Real", 15 0, v0000020467568c50_0;  alias, 1 drivers
v0000020467583820_0 .var/s "O_Im", 15 0;
v00000204675821a0_0 .var/s "O_Real", 15 0;
v00000204675827e0_0 .net/s *"_ivl_0", 31 0, L_0000020467631050;  1 drivers
v0000020467582240_0 .net/s *"_ivl_12", 31 0, L_0000020467630c90;  1 drivers
v00000204675813e0_0 .net/s *"_ivl_14", 31 0, L_0000020467630fb0;  1 drivers
v0000020467582740_0 .net/s *"_ivl_18", 31 0, L_0000020467631410;  1 drivers
v0000020467582ce0_0 .net/s *"_ivl_2", 31 0, L_0000020467630f10;  1 drivers
v00000204675822e0_0 .net/s *"_ivl_20", 31 0, L_0000020467631c30;  1 drivers
v0000020467581700_0 .net/s *"_ivl_6", 31 0, L_000002046762f610;  1 drivers
v0000020467581480_0 .net/s *"_ivl_8", 31 0, L_0000020467630290;  1 drivers
v0000020467581c00_0 .net "temp_i_i", 31 0, L_0000020467631550;  1 drivers
v0000020467581fc0_0 .net "temp_i_r", 31 0, L_0000020467630d30;  1 drivers
v0000020467583000_0 .net "temp_r_i", 31 0, L_0000020467631af0;  1 drivers
v0000020467581520_0 .net "temp_r_r", 31 0, L_000002046762fed0;  1 drivers
E_00000204674c0e40 .event anyedge, v0000020467581520_0, v0000020467581c00_0, v0000020467583000_0, v0000020467581fc0_0;
L_0000020467631050 .extend/s 32, L_00000204676308d0;
L_0000020467630f10 .extend/s 32, v0000020467568c50_0;
L_000002046762fed0 .arith/mult 32, L_0000020467631050, L_0000020467630f10;
L_000002046762f610 .extend/s 32, L_000002046762ff70;
L_0000020467630290 .extend/s 32, v0000020467568890_0;
L_0000020467631550 .arith/mult 32, L_000002046762f610, L_0000020467630290;
L_0000020467630c90 .extend/s 32, L_00000204676308d0;
L_0000020467630fb0 .extend/s 32, v0000020467568890_0;
L_0000020467631af0 .arith/mult 32, L_0000020467630c90, L_0000020467630fb0;
L_0000020467631410 .extend/s 32, L_000002046762ff70;
L_0000020467631c30 .extend/s 32, v0000020467568c50_0;
L_0000020467630d30 .arith/mult 32, L_0000020467631410, L_0000020467631c30;
S_000002046757d7f0 .scope generate, "STAGE_LOOP[3]" "STAGE_LOOP[3]" 3 53, 3 53 0, S_0000020467280e50;
 .timescale 0 0;
P_00000204672d07a0 .param/l "GROUP" 1 3 55, +C4<00000000000000000000000000000001>;
P_00000204672d07d8 .param/l "s" 0 3 53, +C4<011>;
S_000002046757e790 .scope generate, "GROUP_LOOP[0]" "GROUP_LOOP[0]" 3 57, 3 57 0, S_000002046757d7f0;
 .timescale 0 0;
P_00000204674c1380 .param/l "j" 0 3 57, +C4<00>;
S_000002046757ce90 .scope generate, "BF[0]" "BF[0]" 3 60, 3 60 0, S_000002046757e790;
 .timescale 0 0;
P_0000020467570000 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000000>;
P_0000020467570038 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001000>;
P_0000020467570070 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000000>;
P_00000204675700a8 .param/l "b" 0 3 60, +C4<00>;
S_000002046757d4d0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046757ce90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c0ec0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467585e40_0 .net/s "A_Im_c", 15 0, v0000020467583780_0;  1 drivers
v0000020467584220_0 .net/s "A_Real_c", 15 0, v0000020467582b00_0;  1 drivers
v00000204675860c0_0 .net/s "B_Im_c", 15 0, v0000020467582380_0;  1 drivers
v0000020467585c60_0 .net/s "B_Real_c", 15 0, v0000020467582ec0_0;  1 drivers
v0000020467584680_0 .net/s "Data_A_Im", 15 0, v00000204675684d0_0;  alias, 1 drivers
v0000020467583f00_0 .net/s "Data_A_Real", 15 0, v000002046756a5f0_0;  alias, 1 drivers
v0000020467583a00_0 .net/s "Data_B_Im", 15 0, v0000020467573440_0;  alias, 1 drivers
v0000020467584a40_0 .net/s "Data_B_Real", 15 0, v0000020467574980_0;  alias, 1 drivers
v00000204675844a0_0 .net/s "Inter_Im", 15 0, v0000020467584360_0;  1 drivers
v0000020467584540_0 .net/s "Inter_Real", 15 0, v0000020467584ae0_0;  1 drivers
v0000020467583aa0_0 .var/s "O_A_Im", 15 0;
v00000204675853a0_0 .var/s "O_A_Real", 15 0;
v0000020467584b80_0 .var/s "O_B_Im", 15 0;
v0000020467585120_0 .var/s "O_B_Real", 15 0;
v0000020467584900_0 .net/s "Win", 31 0, L_00000204675c7b58;  alias, 1 drivers
L_00000204675c76d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675851c0_0 .net *"_ivl_4", 15 0, L_00000204675c76d8;  1 drivers
L_00000204675c7720 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675859e0_0 .net *"_ivl_8", 15 0, L_00000204675c7720;  1 drivers
v0000020467583b40_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_00000204676306f0 .part L_00000204675c7b58, 16, 16;
L_00000204676314b0 .part L_00000204675c7b58, 0, 16;
L_0000020467631910 .arith/sub 16, L_00000204675c76d8, v0000020467584ae0_0;
L_00000204676319b0 .arith/sub 16, L_00000204675c7720, v0000020467584360_0;
S_000002046757d020 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046757d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467583460_0 .net/s "A_Im", 15 0, v00000204675684d0_0;  alias, 1 drivers
v00000204675833c0_0 .net/s "A_Real", 15 0, v000002046756a5f0_0;  alias, 1 drivers
v0000020467582c40_0 .net/s "B_Im", 15 0, v0000020467584360_0;  alias, 1 drivers
v0000020467581f20_0 .net/s "B_Real", 15 0, v0000020467584ae0_0;  alias, 1 drivers
v0000020467583780_0 .var/s "O_Im", 15 0;
v0000020467582b00_0 .var/s "O_Real", 15 0;
E_00000204674c0b80 .event anyedge, v000002046756a5f0_0, v0000020467581f20_0, v00000204675684d0_0, v0000020467582c40_0;
S_000002046757e2e0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046757d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467582060_0 .net/s "A_Im", 15 0, v00000204675684d0_0;  alias, 1 drivers
v00000204675817a0_0 .net/s "A_Real", 15 0, v000002046756a5f0_0;  alias, 1 drivers
v0000020467582ba0_0 .net/s "B_Im", 15 0, L_00000204676319b0;  1 drivers
v0000020467581840_0 .net/s "B_Real", 15 0, L_0000020467631910;  1 drivers
v0000020467582380_0 .var/s "O_Im", 15 0;
v0000020467582ec0_0 .var/s "O_Real", 15 0;
E_00000204674c1640 .event anyedge, v000002046756a5f0_0, v0000020467581840_0, v00000204675684d0_0, v0000020467582ba0_0;
S_000002046757c9e0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046757d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c1680 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467582f60_0 .net/s "A_Im", 15 0, L_00000204676314b0;  1 drivers
v0000020467585f80_0 .net/s "A_Real", 15 0, L_00000204676306f0;  1 drivers
v0000020467585940_0 .net/s "B_Im", 15 0, v0000020467573440_0;  alias, 1 drivers
v0000020467585760_0 .net/s "B_Real", 15 0, v0000020467574980_0;  alias, 1 drivers
v0000020467584360_0 .var/s "O_Im", 15 0;
v0000020467584ae0_0 .var/s "O_Real", 15 0;
v0000020467584f40_0 .net/s *"_ivl_0", 31 0, L_00000204676310f0;  1 drivers
v0000020467585440_0 .net/s *"_ivl_12", 31 0, L_00000204676303d0;  1 drivers
v0000020467584fe0_0 .net/s *"_ivl_14", 31 0, L_00000204676317d0;  1 drivers
v0000020467586020_0 .net/s *"_ivl_18", 31 0, L_0000020467630650;  1 drivers
v0000020467584ea0_0 .net/s *"_ivl_2", 31 0, L_00000204676312d0;  1 drivers
v00000204675854e0_0 .net/s *"_ivl_20", 31 0, L_0000020467630150;  1 drivers
v00000204675849a0_0 .net/s *"_ivl_6", 31 0, L_0000020467631190;  1 drivers
v0000020467585080_0 .net/s *"_ivl_8", 31 0, L_0000020467630010;  1 drivers
v0000020467586160_0 .net "temp_i_i", 31 0, L_0000020467631690;  1 drivers
v0000020467585a80_0 .net "temp_i_r", 31 0, L_0000020467631870;  1 drivers
v0000020467583e60_0 .net "temp_r_i", 31 0, L_00000204676300b0;  1 drivers
v00000204675845e0_0 .net "temp_r_r", 31 0, L_000002046762f750;  1 drivers
E_00000204674c16c0 .event anyedge, v00000204675845e0_0, v0000020467586160_0, v0000020467583e60_0, v0000020467585a80_0;
L_00000204676310f0 .extend/s 32, L_00000204676306f0;
L_00000204676312d0 .extend/s 32, v0000020467574980_0;
L_000002046762f750 .arith/mult 32, L_00000204676310f0, L_00000204676312d0;
L_0000020467631190 .extend/s 32, L_00000204676314b0;
L_0000020467630010 .extend/s 32, v0000020467573440_0;
L_0000020467631690 .arith/mult 32, L_0000020467631190, L_0000020467630010;
L_00000204676303d0 .extend/s 32, L_00000204676306f0;
L_00000204676317d0 .extend/s 32, v0000020467573440_0;
L_00000204676300b0 .arith/mult 32, L_00000204676303d0, L_00000204676317d0;
L_0000020467630650 .extend/s 32, L_00000204676314b0;
L_0000020467630150 .extend/s 32, v0000020467574980_0;
L_0000020467631870 .arith/mult 32, L_0000020467630650, L_0000020467630150;
S_000002046757d340 .scope generate, "BF[1]" "BF[1]" 3 60, 3 60 0, S_000002046757e790;
 .timescale 0 0;
P_00000204675700f0 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000001>;
P_0000020467570128 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001001>;
P_0000020467570160 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000001>;
P_0000020467570198 .param/l "b" 0 3 60, +C4<01>;
S_000002046757d1b0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046757d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c1840 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467586200_0 .net/s "A_Im_c", 15 0, v00000204675842c0_0;  1 drivers
v0000020467586660_0 .net/s "A_Real_c", 15 0, v0000020467584400_0;  1 drivers
v00000204675862a0_0 .net/s "B_Im_c", 15 0, v0000020467583d20_0;  1 drivers
v00000204675868e0_0 .net/s "B_Real_c", 15 0, v0000020467584d60_0;  1 drivers
v00000204675865c0_0 .net/s "Data_A_Im", 15 0, v000002046756b1d0_0;  alias, 1 drivers
v0000020467586340_0 .net/s "Data_A_Real", 15 0, v000002046756b310_0;  alias, 1 drivers
v00000204675863e0_0 .net/s "Data_B_Im", 15 0, v0000020467575f60_0;  alias, 1 drivers
v0000020467586700_0 .net/s "Data_B_Real", 15 0, v0000020467576c80_0;  alias, 1 drivers
v0000020467586480_0 .net/s "Inter_Im", 15 0, v0000020467583fa0_0;  1 drivers
v00000204675867a0_0 .net/s "Inter_Real", 15 0, v0000020467584e00_0;  1 drivers
v0000020467586840_0 .var/s "O_A_Im", 15 0;
v0000020467580e40_0 .var/s "O_A_Real", 15 0;
v00000204675810c0_0 .var/s "O_B_Im", 15 0;
v0000020467580d00_0 .var/s "O_B_Real", 15 0;
v0000020467580f80_0 .net/s "Win", 31 0, L_00000204675c7ba0;  alias, 1 drivers
L_00000204675c7768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675801c0_0 .net *"_ivl_4", 15 0, L_00000204675c7768;  1 drivers
L_00000204675c77b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467580800_0 .net *"_ivl_8", 15 0, L_00000204675c77b0;  1 drivers
v00000204675806c0_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467630470 .part L_00000204675c7ba0, 16, 16;
L_0000020467630970 .part L_00000204675c7ba0, 0, 16;
L_0000020467630510 .arith/sub 16, L_00000204675c7768, v0000020467584e00_0;
L_0000020467630a10 .arith/sub 16, L_00000204675c77b0, v0000020467583fa0_0;
S_000002046757cb70 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046757d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467583be0_0 .net/s "A_Im", 15 0, v000002046756b1d0_0;  alias, 1 drivers
v0000020467585260_0 .net/s "A_Real", 15 0, v000002046756b310_0;  alias, 1 drivers
v0000020467584c20_0 .net/s "B_Im", 15 0, v0000020467583fa0_0;  alias, 1 drivers
v0000020467585580_0 .net/s "B_Real", 15 0, v0000020467584e00_0;  alias, 1 drivers
v00000204675842c0_0 .var/s "O_Im", 15 0;
v0000020467584400_0 .var/s "O_Real", 15 0;
E_00000204674c1580 .event anyedge, v000002046756b310_0, v0000020467585580_0, v000002046756b1d0_0, v0000020467584c20_0;
S_000002046757dca0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046757d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467583c80_0 .net/s "A_Im", 15 0, v000002046756b1d0_0;  alias, 1 drivers
v0000020467584cc0_0 .net/s "A_Real", 15 0, v000002046756b310_0;  alias, 1 drivers
v0000020467585300_0 .net/s "B_Im", 15 0, L_0000020467630a10;  1 drivers
v0000020467584720_0 .net/s "B_Real", 15 0, L_0000020467630510;  1 drivers
v0000020467583d20_0 .var/s "O_Im", 15 0;
v0000020467584d60_0 .var/s "O_Real", 15 0;
E_00000204674c0d40 .event anyedge, v000002046756b310_0, v0000020467584720_0, v000002046756b1d0_0, v0000020467585300_0;
S_000002046757cd00 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046757d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c1600 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467585800_0 .net/s "A_Im", 15 0, L_0000020467630970;  1 drivers
v0000020467585620_0 .net/s "A_Real", 15 0, L_0000020467630470;  1 drivers
v00000204675847c0_0 .net/s "B_Im", 15 0, v0000020467575f60_0;  alias, 1 drivers
v0000020467584860_0 .net/s "B_Real", 15 0, v0000020467576c80_0;  alias, 1 drivers
v0000020467583fa0_0 .var/s "O_Im", 15 0;
v0000020467584e00_0 .var/s "O_Real", 15 0;
v0000020467584180_0 .net/s *"_ivl_0", 31 0, L_000002046762f6b0;  1 drivers
v00000204675856c0_0 .net/s *"_ivl_12", 31 0, L_000002046762f9d0;  1 drivers
v0000020467583dc0_0 .net/s *"_ivl_14", 31 0, L_000002046762fb10;  1 drivers
v00000204675858a0_0 .net/s *"_ivl_18", 31 0, L_000002046762fcf0;  1 drivers
v0000020467585b20_0 .net/s *"_ivl_2", 31 0, L_0000020467631a50;  1 drivers
v0000020467585bc0_0 .net/s *"_ivl_20", 31 0, L_000002046762fd90;  1 drivers
v0000020467585d00_0 .net/s *"_ivl_6", 31 0, L_000002046762f7f0;  1 drivers
v0000020467585da0_0 .net/s *"_ivl_8", 31 0, L_000002046762f890;  1 drivers
v0000020467584040_0 .net "temp_i_i", 31 0, L_000002046762fa70;  1 drivers
v0000020467585ee0_0 .net "temp_i_r", 31 0, L_000002046762fe30;  1 drivers
v00000204675840e0_0 .net "temp_r_i", 31 0, L_000002046762fbb0;  1 drivers
v0000020467586520_0 .net "temp_r_r", 31 0, L_0000020467631d70;  1 drivers
E_00000204674c10c0 .event anyedge, v0000020467586520_0, v0000020467584040_0, v00000204675840e0_0, v0000020467585ee0_0;
L_000002046762f6b0 .extend/s 32, L_0000020467630470;
L_0000020467631a50 .extend/s 32, v0000020467576c80_0;
L_0000020467631d70 .arith/mult 32, L_000002046762f6b0, L_0000020467631a50;
L_000002046762f7f0 .extend/s 32, L_0000020467630970;
L_000002046762f890 .extend/s 32, v0000020467575f60_0;
L_000002046762fa70 .arith/mult 32, L_000002046762f7f0, L_000002046762f890;
L_000002046762f9d0 .extend/s 32, L_0000020467630470;
L_000002046762fb10 .extend/s 32, v0000020467575f60_0;
L_000002046762fbb0 .arith/mult 32, L_000002046762f9d0, L_000002046762fb10;
L_000002046762fcf0 .extend/s 32, L_0000020467630970;
L_000002046762fd90 .extend/s 32, v0000020467576c80_0;
L_000002046762fe30 .arith/mult 32, L_000002046762fcf0, L_000002046762fd90;
S_000002046757d980 .scope generate, "BF[2]" "BF[2]" 3 60, 3 60 0, S_000002046757e790;
 .timescale 0 0;
P_00000204675701e0 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000010>;
P_0000020467570218 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001010>;
P_0000020467570250 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000010>;
P_0000020467570288 .param/l "b" 0 3 60, +C4<010>;
S_000002046757db10 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046757d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c1700 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467580120_0 .net/s "A_Im_c", 15 0, v000002046757f680_0;  1 drivers
v0000020467580760_0 .net/s "A_Real_c", 15 0, v000002046757eaa0_0;  1 drivers
v000002046757efa0_0 .net/s "B_Im_c", 15 0, v000002046757f5e0_0;  1 drivers
v000002046757f360_0 .net/s "B_Real_c", 15 0, v0000020467580b20_0;  1 drivers
v0000020467580940_0 .net/s "Data_A_Im", 15 0, v0000020467571e60_0;  alias, 1 drivers
v000002046757f400_0 .net/s "Data_A_Real", 15 0, v0000020467573120_0;  alias, 1 drivers
v0000020467580c60_0 .net/s "Data_B_Im", 15 0, v00000204675781c0_0;  alias, 1 drivers
v0000020467580300_0 .net/s "Data_B_Real", 15 0, v0000020467578800_0;  alias, 1 drivers
v00000204675803a0_0 .net/s "Inter_Im", 15 0, v000002046757fea0_0;  1 drivers
v000002046757f900_0 .net/s "Inter_Real", 15 0, v000002046757fc20_0;  1 drivers
v0000020467580bc0_0 .var/s "O_A_Im", 15 0;
v000002046757ea00_0 .var/s "O_A_Real", 15 0;
v0000020467580440_0 .var/s "O_B_Im", 15 0;
v000002046757f040_0 .var/s "O_B_Real", 15 0;
v000002046757f2c0_0 .net/s "Win", 31 0, L_00000204675c7be8;  alias, 1 drivers
L_00000204675c77f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046757ed20_0 .net *"_ivl_4", 15 0, L_00000204675c77f8;  1 drivers
L_00000204675c7840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675804e0_0 .net *"_ivl_8", 15 0, L_00000204675c7840;  1 drivers
v0000020467580580_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467632090 .part L_00000204675c7be8, 16, 16;
L_0000020467632810 .part L_00000204675c7be8, 0, 16;
L_0000020467632b30 .arith/sub 16, L_00000204675c77f8, v000002046757fc20_0;
L_0000020467632310 .arith/sub 16, L_00000204675c7840, v000002046757fea0_0;
S_0000020467589500 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046757db10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467580a80_0 .net/s "A_Im", 15 0, v0000020467571e60_0;  alias, 1 drivers
v000002046757f9a0_0 .net/s "A_Real", 15 0, v0000020467573120_0;  alias, 1 drivers
v000002046757f540_0 .net/s "B_Im", 15 0, v000002046757fea0_0;  alias, 1 drivers
v000002046757fe00_0 .net/s "B_Real", 15 0, v000002046757fc20_0;  alias, 1 drivers
v000002046757f680_0 .var/s "O_Im", 15 0;
v000002046757eaa0_0 .var/s "O_Real", 15 0;
E_00000204674c13c0 .event anyedge, v0000020467573120_0, v000002046757fe00_0, v0000020467571e60_0, v000002046757f540_0;
S_000002046758bc10 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046757db10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046757ee60_0 .net/s "A_Im", 15 0, v0000020467571e60_0;  alias, 1 drivers
v0000020467580da0_0 .net/s "A_Real", 15 0, v0000020467573120_0;  alias, 1 drivers
v000002046757fd60_0 .net/s "B_Im", 15 0, L_0000020467632310;  1 drivers
v000002046757f860_0 .net/s "B_Real", 15 0, L_0000020467632b30;  1 drivers
v000002046757f5e0_0 .var/s "O_Im", 15 0;
v0000020467580b20_0 .var/s "O_Real", 15 0;
E_00000204674c0ac0 .event anyedge, v0000020467573120_0, v000002046757f860_0, v0000020467571e60_0, v000002046757fd60_0;
S_000002046758bf30 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046757db10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c1400 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046757f0e0_0 .net/s "A_Im", 15 0, L_0000020467632810;  1 drivers
v0000020467581020_0 .net/s "A_Real", 15 0, L_0000020467632090;  1 drivers
v0000020467581160_0 .net/s "B_Im", 15 0, v00000204675781c0_0;  alias, 1 drivers
v000002046757fa40_0 .net/s "B_Real", 15 0, v0000020467578800_0;  alias, 1 drivers
v000002046757fea0_0 .var/s "O_Im", 15 0;
v000002046757fc20_0 .var/s "O_Real", 15 0;
v00000204675808a0_0 .net/s *"_ivl_0", 31 0, L_00000204676329f0;  1 drivers
v000002046757fae0_0 .net/s *"_ivl_12", 31 0, L_00000204676321d0;  1 drivers
v000002046757fb80_0 .net/s *"_ivl_14", 31 0, L_0000020467632630;  1 drivers
v0000020467580260_0 .net/s *"_ivl_18", 31 0, L_00000204676324f0;  1 drivers
v000002046757fcc0_0 .net/s *"_ivl_2", 31 0, L_0000020467632130;  1 drivers
v000002046757ff40_0 .net/s *"_ivl_20", 31 0, L_0000020467632bd0;  1 drivers
v000002046757ffe0_0 .net/s *"_ivl_6", 31 0, L_0000020467632450;  1 drivers
v000002046757eb40_0 .net/s *"_ivl_8", 31 0, L_0000020467632c70;  1 drivers
v000002046757f720_0 .net "temp_i_i", 31 0, L_00000204676326d0;  1 drivers
v00000204675809e0_0 .net "temp_i_r", 31 0, L_0000020467632770;  1 drivers
v000002046757f180_0 .net "temp_r_i", 31 0, L_0000020467632270;  1 drivers
v0000020467580080_0 .net "temp_r_r", 31 0, L_0000020467632590;  1 drivers
E_00000204674c0c00 .event anyedge, v0000020467580080_0, v000002046757f720_0, v000002046757f180_0, v00000204675809e0_0;
L_00000204676329f0 .extend/s 32, L_0000020467632090;
L_0000020467632130 .extend/s 32, v0000020467578800_0;
L_0000020467632590 .arith/mult 32, L_00000204676329f0, L_0000020467632130;
L_0000020467632450 .extend/s 32, L_0000020467632810;
L_0000020467632c70 .extend/s 32, v00000204675781c0_0;
L_00000204676326d0 .arith/mult 32, L_0000020467632450, L_0000020467632c70;
L_00000204676321d0 .extend/s 32, L_0000020467632090;
L_0000020467632630 .extend/s 32, v00000204675781c0_0;
L_0000020467632270 .arith/mult 32, L_00000204676321d0, L_0000020467632630;
L_00000204676324f0 .extend/s 32, L_0000020467632810;
L_0000020467632bd0 .extend/s 32, v0000020467578800_0;
L_0000020467632770 .arith/mult 32, L_00000204676324f0, L_0000020467632bd0;
S_000002046758c0c0 .scope generate, "BF[3]" "BF[3]" 3 60, 3 60 0, S_000002046757e790;
 .timescale 0 0;
P_000002046756f790 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000011>;
P_000002046756f7c8 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001011>;
P_000002046756f800 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000011>;
P_000002046756f838 .param/l "b" 0 3 60, +C4<011>;
S_000002046758b120 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046758c0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c18c0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000002046758e990_0 .net/s "A_Im_c", 15 0, v000002046757ebe0_0;  1 drivers
v000002046758ea30_0 .net/s "A_Real_c", 15 0, v000002046757edc0_0;  1 drivers
v000002046758f070_0 .net/s "B_Im_c", 15 0, v000002046758efd0_0;  1 drivers
v000002046758d270_0 .net/s "B_Real_c", 15 0, v000002046758ed50_0;  1 drivers
v000002046758e030_0 .net/s "Data_A_Im", 15 0, v0000020467572f40_0;  alias, 1 drivers
v000002046758e850_0 .net/s "Data_A_Real", 15 0, v00000204675725e0_0;  alias, 1 drivers
v000002046758e3f0_0 .net/s "Data_B_Im", 15 0, v0000020467581b60_0;  alias, 1 drivers
v000002046758f110_0 .net/s "Data_B_Real", 15 0, v0000020467582a60_0;  alias, 1 drivers
v000002046758ead0_0 .net/s "Inter_Im", 15 0, v000002046758cff0_0;  1 drivers
v000002046758eb70_0 .net/s "Inter_Real", 15 0, v000002046758e8f0_0;  1 drivers
v000002046758ec10_0 .var/s "O_A_Im", 15 0;
v000002046758ecb0_0 .var/s "O_A_Real", 15 0;
v000002046758d6d0_0 .var/s "O_B_Im", 15 0;
v000002046758e350_0 .var/s "O_B_Real", 15 0;
v000002046758f1b0_0 .net/s "Win", 31 0, L_00000204675c7c30;  alias, 1 drivers
L_00000204675c7888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046758ca50_0 .net *"_ivl_4", 15 0, L_00000204675c7888;  1 drivers
L_00000204675c78d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046758e0d0_0 .net *"_ivl_8", 15 0, L_00000204675c78d0;  1 drivers
v000002046758d770_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467622e10 .part L_00000204675c7c30, 16, 16;
L_0000020467623090 .part L_00000204675c7c30, 0, 16;
L_0000020467624a30 .arith/sub 16, L_00000204675c7888, v000002046758e8f0_0;
L_0000020467625430 .arith/sub 16, L_00000204675c78d0, v000002046758cff0_0;
S_0000020467589820 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046758b120;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046757f7c0_0 .net/s "A_Im", 15 0, v0000020467572f40_0;  alias, 1 drivers
v0000020467580ee0_0 .net/s "A_Real", 15 0, v00000204675725e0_0;  alias, 1 drivers
v000002046757ec80_0 .net/s "B_Im", 15 0, v000002046758cff0_0;  alias, 1 drivers
v0000020467580620_0 .net/s "B_Real", 15 0, v000002046758e8f0_0;  alias, 1 drivers
v000002046757ebe0_0 .var/s "O_Im", 15 0;
v000002046757edc0_0 .var/s "O_Real", 15 0;
E_00000204674c1080 .event anyedge, v00000204675725e0_0, v0000020467580620_0, v0000020467572f40_0, v000002046757ec80_0;
S_000002046758a4a0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046758b120;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046757f4a0_0 .net/s "A_Im", 15 0, v0000020467572f40_0;  alias, 1 drivers
v000002046757ef00_0 .net/s "A_Real", 15 0, v00000204675725e0_0;  alias, 1 drivers
v000002046757f220_0 .net/s "B_Im", 15 0, L_0000020467625430;  1 drivers
v000002046758edf0_0 .net/s "B_Real", 15 0, L_0000020467624a30;  1 drivers
v000002046758efd0_0 .var/s "O_Im", 15 0;
v000002046758ed50_0 .var/s "O_Real", 15 0;
E_00000204674c0a00 .event anyedge, v00000204675725e0_0, v000002046758edf0_0, v0000020467572f40_0, v000002046757f220_0;
S_0000020467588a10 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046758b120;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c1180 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046758d9f0_0 .net/s "A_Im", 15 0, L_0000020467623090;  1 drivers
v000002046758e5d0_0 .net/s "A_Real", 15 0, L_0000020467622e10;  1 drivers
v000002046758d130_0 .net/s "B_Im", 15 0, v0000020467581b60_0;  alias, 1 drivers
v000002046758e490_0 .net/s "B_Real", 15 0, v0000020467582a60_0;  alias, 1 drivers
v000002046758cff0_0 .var/s "O_Im", 15 0;
v000002046758e8f0_0 .var/s "O_Real", 15 0;
v000002046758e530_0 .net/s *"_ivl_0", 31 0, L_00000204676323b0;  1 drivers
v000002046758d630_0 .net/s *"_ivl_12", 31 0, L_0000020467632950;  1 drivers
v000002046758e2b0_0 .net/s *"_ivl_14", 31 0, L_00000204676328b0;  1 drivers
v000002046758e670_0 .net/s *"_ivl_18", 31 0, L_0000020467624350;  1 drivers
v000002046758ee90_0 .net/s *"_ivl_2", 31 0, L_0000020467631e10;  1 drivers
v000002046758d3b0_0 .net/s *"_ivl_20", 31 0, L_0000020467623270;  1 drivers
v000002046758e710_0 .net/s *"_ivl_6", 31 0, L_0000020467631eb0;  1 drivers
v000002046758df90_0 .net/s *"_ivl_8", 31 0, L_0000020467631f50;  1 drivers
v000002046758e7b0_0 .net "temp_i_i", 31 0, L_0000020467631ff0;  1 drivers
v000002046758da90_0 .net "temp_i_r", 31 0, L_00000204676254d0;  1 drivers
v000002046758def0_0 .net "temp_r_i", 31 0, L_0000020467623810;  1 drivers
v000002046758ef30_0 .net "temp_r_r", 31 0, L_0000020467632a90;  1 drivers
E_00000204674c1740 .event anyedge, v000002046758ef30_0, v000002046758e7b0_0, v000002046758def0_0, v000002046758da90_0;
L_00000204676323b0 .extend/s 32, L_0000020467622e10;
L_0000020467631e10 .extend/s 32, v0000020467582a60_0;
L_0000020467632a90 .arith/mult 32, L_00000204676323b0, L_0000020467631e10;
L_0000020467631eb0 .extend/s 32, L_0000020467623090;
L_0000020467631f50 .extend/s 32, v0000020467581b60_0;
L_0000020467631ff0 .arith/mult 32, L_0000020467631eb0, L_0000020467631f50;
L_0000020467632950 .extend/s 32, L_0000020467622e10;
L_00000204676328b0 .extend/s 32, v0000020467581b60_0;
L_0000020467623810 .arith/mult 32, L_0000020467632950, L_00000204676328b0;
L_0000020467624350 .extend/s 32, L_0000020467623090;
L_0000020467623270 .extend/s 32, v0000020467582a60_0;
L_00000204676254d0 .arith/mult 32, L_0000020467624350, L_0000020467623270;
S_000002046758c250 .scope generate, "BF[4]" "BF[4]" 3 60, 3 60 0, S_000002046757e790;
 .timescale 0 0;
P_00000204675702d0 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000100>;
P_0000020467570308 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001100>;
P_0000020467570340 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000100>;
P_0000020467570378 .param/l "b" 0 3 60, +C4<0100>;
S_000002046758b8f0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046758c250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c1140 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467590290_0 .net/s "A_Im_c", 15 0, v000002046758ddb0_0;  1 drivers
v000002046758fbb0_0 .net/s "A_Real_c", 15 0, v000002046758d8b0_0;  1 drivers
v0000020467590010_0 .net/s "B_Im_c", 15 0, v000002046758d1d0_0;  1 drivers
v0000020467591690_0 .net/s "B_Real_c", 15 0, v000002046758ccd0_0;  1 drivers
v0000020467590650_0 .net/s "Data_A_Im", 15 0, v0000020467569470_0;  alias, 1 drivers
v00000204675915f0_0 .net/s "Data_A_Real", 15 0, v0000020467569510_0;  alias, 1 drivers
v0000020467590dd0_0 .net/s "Data_B_Im", 15 0, v0000020467573a80_0;  alias, 1 drivers
v0000020467591730_0 .net/s "Data_B_Real", 15 0, v0000020467575420_0;  alias, 1 drivers
v000002046758fb10_0 .net/s "Inter_Im", 15 0, v000002046758d090_0;  1 drivers
v0000020467590330_0 .net/s "Inter_Real", 15 0, v000002046758d310_0;  1 drivers
v0000020467591190_0 .var/s "O_A_Im", 15 0;
v0000020467590f10_0 .var/s "O_A_Real", 15 0;
v000002046758f250_0 .var/s "O_B_Im", 15 0;
v0000020467590970_0 .var/s "O_B_Real", 15 0;
v000002046758fa70_0 .net/s "Win", 31 0, L_00000204675c7c78;  alias, 1 drivers
L_00000204675c7918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675903d0_0 .net *"_ivl_4", 15 0, L_00000204675c7918;  1 drivers
L_00000204675c7960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002046758f570_0 .net *"_ivl_8", 15 0, L_00000204675c7960;  1 drivers
v000002046758fc50_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467624710 .part L_00000204675c7c78, 16, 16;
L_0000020467623130 .part L_00000204675c7c78, 0, 16;
L_0000020467623630 .arith/sub 16, L_00000204675c7918, v000002046758d310_0;
L_0000020467625070 .arith/sub 16, L_00000204675c7960, v000002046758d090_0;
S_000002046758a180 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046758b8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046758caf0_0 .net/s "A_Im", 15 0, v0000020467569470_0;  alias, 1 drivers
v000002046758cb90_0 .net/s "A_Real", 15 0, v0000020467569510_0;  alias, 1 drivers
v000002046758e170_0 .net/s "B_Im", 15 0, v000002046758d090_0;  alias, 1 drivers
v000002046758cc30_0 .net/s "B_Real", 15 0, v000002046758d310_0;  alias, 1 drivers
v000002046758ddb0_0 .var/s "O_Im", 15 0;
v000002046758d8b0_0 .var/s "O_Real", 15 0;
E_00000204674c0cc0 .event anyedge, v0000020467569510_0, v000002046758cc30_0, v0000020467569470_0, v000002046758e170_0;
S_000002046758c700 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046758b8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046758cd70_0 .net/s "A_Im", 15 0, v0000020467569470_0;  alias, 1 drivers
v000002046758cf50_0 .net/s "A_Real", 15 0, v0000020467569510_0;  alias, 1 drivers
v000002046758ceb0_0 .net/s "B_Im", 15 0, L_0000020467625070;  1 drivers
v000002046758d810_0 .net/s "B_Real", 15 0, L_0000020467623630;  1 drivers
v000002046758d1d0_0 .var/s "O_Im", 15 0;
v000002046758ccd0_0 .var/s "O_Real", 15 0;
E_00000204674c0fc0 .event anyedge, v0000020467569510_0, v000002046758d810_0, v0000020467569470_0, v000002046758ceb0_0;
S_000002046758a630 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046758b8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c1980 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v000002046758ce10_0 .net/s "A_Im", 15 0, L_0000020467623130;  1 drivers
v000002046758db30_0 .net/s "A_Real", 15 0, L_0000020467624710;  1 drivers
v000002046758dbd0_0 .net/s "B_Im", 15 0, v0000020467573a80_0;  alias, 1 drivers
v000002046758d450_0 .net/s "B_Real", 15 0, v0000020467575420_0;  alias, 1 drivers
v000002046758d090_0 .var/s "O_Im", 15 0;
v000002046758d310_0 .var/s "O_Real", 15 0;
v000002046758e210_0 .net/s *"_ivl_0", 31 0, L_0000020467623f90;  1 drivers
v000002046758d4f0_0 .net/s *"_ivl_12", 31 0, L_0000020467624d50;  1 drivers
v000002046758d590_0 .net/s *"_ivl_14", 31 0, L_00000204676248f0;  1 drivers
v000002046758d950_0 .net/s *"_ivl_18", 31 0, L_0000020467625570;  1 drivers
v000002046758dc70_0 .net/s *"_ivl_2", 31 0, L_00000204676247b0;  1 drivers
v000002046758dd10_0 .net/s *"_ivl_20", 31 0, L_0000020467624670;  1 drivers
v000002046758de50_0 .net/s *"_ivl_6", 31 0, L_0000020467624210;  1 drivers
v00000204675901f0_0 .net/s *"_ivl_8", 31 0, L_00000204676252f0;  1 drivers
v0000020467590830_0 .net "temp_i_i", 31 0, L_0000020467624f30;  1 drivers
v0000020467590150_0 .net "temp_i_r", 31 0, L_00000204676242b0;  1 drivers
v000002046758f2f0_0 .net "temp_r_i", 31 0, L_00000204676239f0;  1 drivers
v000002046758f9d0_0 .net "temp_r_r", 31 0, L_0000020467623db0;  1 drivers
E_00000204674c19c0 .event anyedge, v000002046758f9d0_0, v0000020467590830_0, v000002046758f2f0_0, v0000020467590150_0;
L_0000020467623f90 .extend/s 32, L_0000020467624710;
L_00000204676247b0 .extend/s 32, v0000020467575420_0;
L_0000020467623db0 .arith/mult 32, L_0000020467623f90, L_00000204676247b0;
L_0000020467624210 .extend/s 32, L_0000020467623130;
L_00000204676252f0 .extend/s 32, v0000020467573a80_0;
L_0000020467624f30 .arith/mult 32, L_0000020467624210, L_00000204676252f0;
L_0000020467624d50 .extend/s 32, L_0000020467624710;
L_00000204676248f0 .extend/s 32, v0000020467573a80_0;
L_00000204676239f0 .arith/mult 32, L_0000020467624d50, L_00000204676248f0;
L_0000020467625570 .extend/s 32, L_0000020467623130;
L_0000020467624670 .extend/s 32, v0000020467575420_0;
L_00000204676242b0 .arith/mult 32, L_0000020467625570, L_0000020467624670;
S_000002046758ba80 .scope generate, "BF[5]" "BF[5]" 3 60, 3 60 0, S_000002046757e790;
 .timescale 0 0;
P_00000204675703c0 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000101>;
P_00000204675703f8 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001101>;
P_0000020467570430 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000101>;
P_0000020467570468 .param/l "b" 0 3 60, +C4<0101>;
S_000002046758a310 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_000002046758ba80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c11c0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000002046758f7f0_0 .net/s "A_Im_c", 15 0, v0000020467590510_0;  1 drivers
v00000204675900b0_0 .net/s "A_Real_c", 15 0, v00000204675912d0_0;  1 drivers
v000002046758f890_0 .net/s "B_Im_c", 15 0, v000002046758f6b0_0;  1 drivers
v00000204675906f0_0 .net/s "B_Real_c", 15 0, v00000204675908d0_0;  1 drivers
v0000020467590790_0 .net/s "Data_A_Im", 15 0, v000002046756bc70_0;  alias, 1 drivers
v0000020467590e70_0 .net/s "Data_A_Real", 15 0, v000002046756c990_0;  alias, 1 drivers
v0000020467590a10_0 .net/s "Data_B_Im", 15 0, v0000020467576d20_0;  alias, 1 drivers
v0000020467590ab0_0 .net/s "Data_B_Real", 15 0, v0000020467577360_0;  alias, 1 drivers
v0000020467590b50_0 .net/s "Inter_Im", 15 0, v000002046758f610_0;  1 drivers
v0000020467590fb0_0 .net/s "Inter_Real", 15 0, v00000204675917d0_0;  1 drivers
v0000020467591050_0 .var/s "O_A_Im", 15 0;
v00000204675930d0_0 .var/s "O_A_Real", 15 0;
v0000020467593990_0 .var/s "O_B_Im", 15 0;
v0000020467592a90_0 .var/s "O_B_Real", 15 0;
v0000020467591a50_0 .net/s "Win", 31 0, L_00000204675c7cc0;  alias, 1 drivers
L_00000204675c79a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467592bd0_0 .net *"_ivl_4", 15 0, L_00000204675c79a8;  1 drivers
L_00000204675c79f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467593ad0_0 .net *"_ivl_8", 15 0, L_00000204675c79f0;  1 drivers
v0000020467592450_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467624c10 .part L_00000204675c7cc0, 16, 16;
L_00000204676236d0 .part L_00000204675c7cc0, 0, 16;
L_0000020467624e90 .arith/sub 16, L_00000204675c79a8, v00000204675917d0_0;
L_0000020467624030 .arith/sub 16, L_00000204675c79f0, v000002046758f610_0;
S_0000020467588ec0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046758a310;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467590470_0 .net/s "A_Im", 15 0, v000002046756bc70_0;  alias, 1 drivers
v000002046758fcf0_0 .net/s "A_Real", 15 0, v000002046756c990_0;  alias, 1 drivers
v0000020467591230_0 .net/s "B_Im", 15 0, v000002046758f610_0;  alias, 1 drivers
v00000204675910f0_0 .net/s "B_Real", 15 0, v00000204675917d0_0;  alias, 1 drivers
v0000020467590510_0 .var/s "O_Im", 15 0;
v00000204675912d0_0 .var/s "O_Real", 15 0;
E_00000204674c1040 .event anyedge, v000002046756c990_0, v00000204675910f0_0, v000002046756bc70_0, v0000020467591230_0;
S_000002046758bda0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046758a310;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000002046758fd90_0 .net/s "A_Im", 15 0, v000002046756bc70_0;  alias, 1 drivers
v00000204675919b0_0 .net/s "A_Real", 15 0, v000002046756c990_0;  alias, 1 drivers
v00000204675914b0_0 .net/s "B_Im", 15 0, L_0000020467624030;  1 drivers
v0000020467591370_0 .net/s "B_Real", 15 0, L_0000020467624e90;  1 drivers
v000002046758f6b0_0 .var/s "O_Im", 15 0;
v00000204675908d0_0 .var/s "O_Real", 15 0;
E_00000204674c0b40 .event anyedge, v000002046756c990_0, v0000020467591370_0, v000002046756bc70_0, v00000204675914b0_0;
S_000002046758b5d0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046758a310;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c1480 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467591410_0 .net/s "A_Im", 15 0, L_00000204676236d0;  1 drivers
v000002046758fe30_0 .net/s "A_Real", 15 0, L_0000020467624c10;  1 drivers
v0000020467591550_0 .net/s "B_Im", 15 0, v0000020467576d20_0;  alias, 1 drivers
v0000020467590bf0_0 .net/s "B_Real", 15 0, v0000020467577360_0;  alias, 1 drivers
v000002046758f610_0 .var/s "O_Im", 15 0;
v00000204675917d0_0 .var/s "O_Real", 15 0;
v0000020467591870_0 .net/s *"_ivl_0", 31 0, L_00000204676243f0;  1 drivers
v0000020467591910_0 .net/s *"_ivl_12", 31 0, L_0000020467622eb0;  1 drivers
v000002046758f390_0 .net/s *"_ivl_14", 31 0, L_0000020467624df0;  1 drivers
v000002046758fed0_0 .net/s *"_ivl_18", 31 0, L_0000020467624530;  1 drivers
v000002046758f750_0 .net/s *"_ivl_2", 31 0, L_0000020467625110;  1 drivers
v0000020467590c90_0 .net/s *"_ivl_20", 31 0, L_0000020467624990;  1 drivers
v000002046758f430_0 .net/s *"_ivl_6", 31 0, L_0000020467624cb0;  1 drivers
v00000204675905b0_0 .net/s *"_ivl_8", 31 0, L_0000020467623770;  1 drivers
v000002046758ff70_0 .net "temp_i_i", 31 0, L_0000020467623b30;  1 drivers
v000002046758f4d0_0 .net "temp_i_r", 31 0, L_0000020467625390;  1 drivers
v0000020467590d30_0 .net "temp_r_i", 31 0, L_0000020467624490;  1 drivers
v000002046758f930_0 .net "temp_r_r", 31 0, L_0000020467624850;  1 drivers
E_00000204674c0b00 .event anyedge, v000002046758f930_0, v000002046758ff70_0, v0000020467590d30_0, v000002046758f4d0_0;
L_00000204676243f0 .extend/s 32, L_0000020467624c10;
L_0000020467625110 .extend/s 32, v0000020467577360_0;
L_0000020467624850 .arith/mult 32, L_00000204676243f0, L_0000020467625110;
L_0000020467624cb0 .extend/s 32, L_00000204676236d0;
L_0000020467623770 .extend/s 32, v0000020467576d20_0;
L_0000020467623b30 .arith/mult 32, L_0000020467624cb0, L_0000020467623770;
L_0000020467622eb0 .extend/s 32, L_0000020467624c10;
L_0000020467624df0 .extend/s 32, v0000020467576d20_0;
L_0000020467624490 .arith/mult 32, L_0000020467622eb0, L_0000020467624df0;
L_0000020467624530 .extend/s 32, L_00000204676236d0;
L_0000020467624990 .extend/s 32, v0000020467577360_0;
L_0000020467625390 .arith/mult 32, L_0000020467624530, L_0000020467624990;
S_0000020467588ba0 .scope generate, "BF[6]" "BF[6]" 3 60, 3 60 0, S_000002046757e790;
 .timescale 0 0;
P_000002046756f880 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000110>;
P_000002046756f8b8 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001110>;
P_000002046756f8f0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000110>;
P_000002046756f928 .param/l "b" 0 3 60, +C4<0110>;
S_000002046758c3e0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_0000020467588ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c14c0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v0000020467592e50_0 .net/s "A_Im_c", 15 0, v0000020467593a30_0;  1 drivers
v0000020467594070_0 .net/s "A_Real_c", 15 0, v0000020467593530_0;  1 drivers
v0000020467593350_0 .net/s "B_Im_c", 15 0, v0000020467593fd0_0;  1 drivers
v0000020467592f90_0 .net/s "B_Real_c", 15 0, v0000020467593170_0;  1 drivers
v0000020467592630_0 .net/s "Data_A_Im", 15 0, v0000020467572a40_0;  alias, 1 drivers
v0000020467591e10_0 .net/s "Data_A_Real", 15 0, v0000020467570e20_0;  alias, 1 drivers
v00000204675926d0_0 .net/s "Data_B_Im", 15 0, v00000204675783a0_0;  alias, 1 drivers
v0000020467591eb0_0 .net/s "Data_B_Real", 15 0, v00000204675784e0_0;  alias, 1 drivers
v00000204675933f0_0 .net/s "Inter_Im", 15 0, v0000020467592ef0_0;  1 drivers
v0000020467592270_0 .net/s "Inter_Real", 15 0, v00000204675932b0_0;  1 drivers
v0000020467593490_0 .var/s "O_A_Im", 15 0;
v0000020467593d50_0 .var/s "O_A_Real", 15 0;
v0000020467591c30_0 .var/s "O_B_Im", 15 0;
v0000020467592130_0 .var/s "O_B_Real", 15 0;
v0000020467593cb0_0 .net/s "Win", 31 0, L_00000204675c7d08;  alias, 1 drivers
L_00000204675c7a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204675935d0_0 .net *"_ivl_4", 15 0, L_00000204675c7a38;  1 drivers
L_00000204675c7a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467593670_0 .net *"_ivl_8", 15 0, L_00000204675c7a80;  1 drivers
v0000020467593850_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467623ef0 .part L_00000204675c7d08, 16, 16;
L_0000020467623950 .part L_00000204675c7d08, 0, 16;
L_0000020467625250 .arith/sub 16, L_00000204675c7a38, v00000204675932b0_0;
L_00000204676234f0 .arith/sub 16, L_00000204675c7a80, v0000020467592ef0_0;
S_000002046758b2b0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000002046758c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467591d70_0 .net/s "A_Im", 15 0, v0000020467572a40_0;  alias, 1 drivers
v0000020467592310_0 .net/s "A_Real", 15 0, v0000020467570e20_0;  alias, 1 drivers
v00000204675923b0_0 .net/s "B_Im", 15 0, v0000020467592ef0_0;  alias, 1 drivers
v0000020467591ff0_0 .net/s "B_Real", 15 0, v00000204675932b0_0;  alias, 1 drivers
v0000020467593a30_0 .var/s "O_Im", 15 0;
v0000020467593530_0 .var/s "O_Real", 15 0;
E_00000204674c2040 .event anyedge, v0000020467570e20_0, v0000020467591ff0_0, v0000020467572a40_0, v00000204675923b0_0;
S_000002046758b760 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000002046758c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v00000204675928b0_0 .net/s "A_Im", 15 0, v0000020467572a40_0;  alias, 1 drivers
v0000020467591cd0_0 .net/s "A_Real", 15 0, v0000020467570e20_0;  alias, 1 drivers
v0000020467592c70_0 .net/s "B_Im", 15 0, L_00000204676234f0;  1 drivers
v00000204675929f0_0 .net/s "B_Real", 15 0, L_0000020467625250;  1 drivers
v0000020467593fd0_0 .var/s "O_Im", 15 0;
v0000020467593170_0 .var/s "O_Real", 15 0;
E_00000204674c2240 .event anyedge, v0000020467570e20_0, v00000204675929f0_0, v0000020467572a40_0, v0000020467592c70_0;
S_000002046758c570 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000002046758c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c22c0 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v00000204675937b0_0 .net/s "A_Im", 15 0, L_0000020467623950;  1 drivers
v0000020467592090_0 .net/s "A_Real", 15 0, L_0000020467623ef0;  1 drivers
v00000204675924f0_0 .net/s "B_Im", 15 0, v00000204675783a0_0;  alias, 1 drivers
v00000204675941b0_0 .net/s "B_Real", 15 0, v00000204675784e0_0;  alias, 1 drivers
v0000020467592ef0_0 .var/s "O_Im", 15 0;
v00000204675932b0_0 .var/s "O_Real", 15 0;
v0000020467593210_0 .net/s *"_ivl_0", 31 0, L_00000204676231d0;  1 drivers
v0000020467592d10_0 .net/s *"_ivl_12", 31 0, L_00000204676238b0;  1 drivers
v00000204675938f0_0 .net/s *"_ivl_14", 31 0, L_0000020467622ff0;  1 drivers
v0000020467593b70_0 .net/s *"_ivl_18", 31 0, L_00000204676251b0;  1 drivers
v0000020467594110_0 .net/s *"_ivl_2", 31 0, L_00000204676240d0;  1 drivers
v0000020467592db0_0 .net/s *"_ivl_20", 31 0, L_0000020467623450;  1 drivers
v0000020467592b30_0 .net/s *"_ivl_6", 31 0, L_0000020467624fd0;  1 drivers
v0000020467593c10_0 .net/s *"_ivl_8", 31 0, L_0000020467623310;  1 drivers
v0000020467591f50_0 .net "temp_i_i", 31 0, L_00000204676245d0;  1 drivers
v0000020467593030_0 .net "temp_i_r", 31 0, L_0000020467623e50;  1 drivers
v0000020467593df0_0 .net "temp_r_i", 31 0, L_00000204676233b0;  1 drivers
v0000020467592590_0 .net "temp_r_r", 31 0, L_0000020467622f50;  1 drivers
E_00000204674c1f40 .event anyedge, v0000020467592590_0, v0000020467591f50_0, v0000020467593df0_0, v0000020467593030_0;
L_00000204676231d0 .extend/s 32, L_0000020467623ef0;
L_00000204676240d0 .extend/s 32, v00000204675784e0_0;
L_0000020467622f50 .arith/mult 32, L_00000204676231d0, L_00000204676240d0;
L_0000020467624fd0 .extend/s 32, L_0000020467623950;
L_0000020467623310 .extend/s 32, v00000204675783a0_0;
L_00000204676245d0 .arith/mult 32, L_0000020467624fd0, L_0000020467623310;
L_00000204676238b0 .extend/s 32, L_0000020467623ef0;
L_0000020467622ff0 .extend/s 32, v00000204675783a0_0;
L_00000204676233b0 .arith/mult 32, L_00000204676238b0, L_0000020467622ff0;
L_00000204676251b0 .extend/s 32, L_0000020467623950;
L_0000020467623450 .extend/s 32, v00000204675784e0_0;
L_0000020467623e50 .arith/mult 32, L_00000204676251b0, L_0000020467623450;
S_0000020467588d30 .scope generate, "BF[7]" "BF[7]" 3 60, 3 60 0, S_000002046757e790;
 .timescale 0 0;
P_000002046756f970 .param/l "IDX_A" 1 3 62, +C4<00000000000000000000000000000111>;
P_000002046756f9a8 .param/l "IDX_B" 1 3 63, +C4<00000000000000000000000000001111>;
P_000002046756f9e0 .param/l "KVAL" 1 3 64, +C4<00000000000000000000000000000111>;
P_000002046756fa18 .param/l "b" 0 3 60, +C4<0111>;
S_00000204675899b0 .scope module, "bf" "butterfly" 3 66, 5 1 0, S_0000020467588d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_00000204674c2900 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v00000204675947f0_0 .net/s "A_Im_c", 15 0, v0000020467593710_0;  1 drivers
v00000204675960f0_0 .net/s "A_Real_c", 15 0, v00000204675921d0_0;  1 drivers
v00000204675967d0_0 .net/s "B_Im_c", 15 0, v0000020467594bb0_0;  1 drivers
v0000020467595830_0 .net/s "B_Real_c", 15 0, v0000020467596870_0;  1 drivers
v0000020467594890_0 .net/s "Data_A_Im", 15 0, v0000020467572fe0_0;  alias, 1 drivers
v0000020467594b10_0 .net/s "Data_A_Real", 15 0, v0000020467572680_0;  alias, 1 drivers
v00000204675958d0_0 .net/s "Data_B_Im", 15 0, v0000020467581ca0_0;  alias, 1 drivers
v00000204675969b0_0 .net/s "Data_B_Real", 15 0, v0000020467583320_0;  alias, 1 drivers
v0000020467596410_0 .net/s "Inter_Im", 15 0, v0000020467595790_0;  1 drivers
v0000020467594c50_0 .net/s "Inter_Real", 15 0, v00000204675946b0_0;  1 drivers
v0000020467594e30_0 .var/s "O_A_Im", 15 0;
v00000204675949d0_0 .var/s "O_A_Real", 15 0;
v00000204675955b0_0 .var/s "O_B_Im", 15 0;
v00000204675942f0_0 .var/s "O_B_Real", 15 0;
v00000204675964b0_0 .net/s "Win", 31 0, L_00000204675c7d50;  alias, 1 drivers
L_00000204675c7ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467596230_0 .net *"_ivl_4", 15 0, L_00000204675c7ac8;  1 drivers
L_00000204675c7b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020467594390_0 .net *"_ivl_8", 15 0, L_00000204675c7b10;  1 drivers
v0000020467596550_0 .net "clk", 0 0, v0000020467594750_0;  alias, 1 drivers
L_0000020467626c90 .part L_00000204675c7d50, 16, 16;
L_0000020467627910 .part L_00000204675c7d50, 0, 16;
L_00000204676257f0 .arith/sub 16, L_00000204675c7ac8, v00000204675946b0_0;
L_00000204676274b0 .arith/sub 16, L_00000204675c7b10, v0000020467595790_0;
S_0000020467589050 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_00000204675899b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467593e90_0 .net/s "A_Im", 15 0, v0000020467572fe0_0;  alias, 1 drivers
v0000020467593f30_0 .net/s "A_Real", 15 0, v0000020467572680_0;  alias, 1 drivers
v0000020467592770_0 .net/s "B_Im", 15 0, v0000020467595790_0;  alias, 1 drivers
v0000020467591af0_0 .net/s "B_Real", 15 0, v00000204675946b0_0;  alias, 1 drivers
v0000020467593710_0 .var/s "O_Im", 15 0;
v00000204675921d0_0 .var/s "O_Real", 15 0;
E_00000204674c20c0 .event anyedge, v0000020467572680_0, v0000020467591af0_0, v0000020467572fe0_0, v0000020467592770_0;
S_00000204675891e0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_00000204675899b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v0000020467591b90_0 .net/s "A_Im", 15 0, v0000020467572fe0_0;  alias, 1 drivers
v0000020467592810_0 .net/s "A_Real", 15 0, v0000020467572680_0;  alias, 1 drivers
v0000020467592950_0 .net/s "B_Im", 15 0, L_00000204676274b0;  1 drivers
v0000020467595330_0 .net/s "B_Real", 15 0, L_00000204676257f0;  1 drivers
v0000020467594bb0_0 .var/s "O_Im", 15 0;
v0000020467596870_0 .var/s "O_Real", 15 0;
E_00000204674c2440 .event anyedge, v0000020467572680_0, v0000020467595330_0, v0000020467572fe0_0, v0000020467592950_0;
S_000002046758aae0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_00000204675899b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_00000204674c1a40 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001000>;
v0000020467596370_0 .net/s "A_Im", 15 0, L_0000020467627910;  1 drivers
v00000204675953d0_0 .net/s "A_Real", 15 0, L_0000020467626c90;  1 drivers
v00000204675962d0_0 .net/s "B_Im", 15 0, v0000020467581ca0_0;  alias, 1 drivers
v0000020467595c90_0 .net/s "B_Real", 15 0, v0000020467583320_0;  alias, 1 drivers
v0000020467595790_0 .var/s "O_Im", 15 0;
v00000204675946b0_0 .var/s "O_Real", 15 0;
v0000020467596910_0 .net/s *"_ivl_0", 31 0, L_0000020467623d10;  1 drivers
v0000020467595dd0_0 .net/s *"_ivl_12", 31 0, L_0000020467624b70;  1 drivers
v0000020467596730_0 .net/s *"_ivl_14", 31 0, L_0000020467623c70;  1 drivers
v0000020467596050_0 .net/s *"_ivl_18", 31 0, L_0000020467625e30;  1 drivers
v0000020467595290_0 .net/s *"_ivl_2", 31 0, L_0000020467623a90;  1 drivers
v0000020467596190_0 .net/s *"_ivl_20", 31 0, L_0000020467626790;  1 drivers
v0000020467595f10_0 .net/s *"_ivl_6", 31 0, L_0000020467624ad0;  1 drivers
v0000020467594250_0 .net/s *"_ivl_8", 31 0, L_0000020467624170;  1 drivers
v0000020467595970_0 .net "temp_i_i", 31 0, L_0000020467623590;  1 drivers
v0000020467594a70_0 .net "temp_i_r", 31 0, L_00000204676256b0;  1 drivers
v00000204675956f0_0 .net "temp_r_i", 31 0, L_0000020467626e70;  1 drivers
v0000020467595650_0 .net "temp_r_r", 31 0, L_0000020467623bd0;  1 drivers
E_00000204674c2400 .event anyedge, v0000020467595650_0, v0000020467595970_0, v00000204675956f0_0, v0000020467594a70_0;
L_0000020467623d10 .extend/s 32, L_0000020467626c90;
L_0000020467623a90 .extend/s 32, v0000020467583320_0;
L_0000020467623bd0 .arith/mult 32, L_0000020467623d10, L_0000020467623a90;
L_0000020467624ad0 .extend/s 32, L_0000020467627910;
L_0000020467624170 .extend/s 32, v0000020467581ca0_0;
L_0000020467623590 .arith/mult 32, L_0000020467624ad0, L_0000020467624170;
L_0000020467624b70 .extend/s 32, L_0000020467626c90;
L_0000020467623c70 .extend/s 32, v0000020467581ca0_0;
L_0000020467626e70 .arith/mult 32, L_0000020467624b70, L_0000020467623c70;
L_0000020467625e30 .extend/s 32, L_0000020467627910;
L_0000020467626790 .extend/s 32, v0000020467583320_0;
L_00000204676256b0 .arith/mult 32, L_0000020467625e30, L_0000020467626790;
    .scope S_0000020467527d20;
T_1 ;
    %wait E_00000204674bdd80;
    %load/vec4 v000002046746e9f0_0;
    %load/vec4 v000002046741db30_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v00000204673de150_0, 0;
    %load/vec4 v00000204674702f0_0;
    %load/vec4 v000002046741e210_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v00000204673de6f0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020467528cc0;
T_2 ;
    %wait E_00000204674be240;
    %load/vec4 v00000204674b1360_0;
    %load/vec4 v00000204674b0aa0_0;
    %add;
    %assign/vec4 v00000204674b0dc0_0, 0;
    %load/vec4 v00000204674b23a0_0;
    %load/vec4 v00000204674b24e0_0;
    %add;
    %assign/vec4 v00000204674b0d20_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020467528e50;
T_3 ;
    %wait E_00000204674be300;
    %load/vec4 v0000020467444510_0;
    %load/vec4 v0000020467445cd0_0;
    %add;
    %assign/vec4 v0000020467444a10_0, 0;
    %load/vec4 v00000204674b0f00_0;
    %load/vec4 v0000020467445870_0;
    %add;
    %assign/vec4 v00000204674448d0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020467528b30;
T_4 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v000002046746ea90_0;
    %assign/vec4 v0000020467529fb0_0, 0;
    %load/vec4 v000002046746f210_0;
    %assign/vec4 v000002046752a910_0, 0;
    %load/vec4 v00000204672e2290_0;
    %assign/vec4 v000002046752aa50_0, 0;
    %load/vec4 v00000204672e2b50_0;
    %assign/vec4 v000002046752a5f0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000002046752ce70;
T_5 ;
    %wait E_00000204674be640;
    %load/vec4 v000002046752b770_0;
    %load/vec4 v000002046752b130_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046752bbd0_0, 0;
    %load/vec4 v000002046752b6d0_0;
    %load/vec4 v0000020467529f10_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046752aff0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020467529170;
T_6 ;
    %wait E_00000204674bdf00;
    %load/vec4 v000002046752ab90_0;
    %load/vec4 v000002046752bb30_0;
    %add;
    %assign/vec4 v000002046752ac30_0, 0;
    %load/vec4 v000002046752b590_0;
    %load/vec4 v000002046752a9b0_0;
    %add;
    %assign/vec4 v000002046752aeb0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002046752d7d0;
T_7 ;
    %wait E_00000204674be400;
    %load/vec4 v000002046752ae10_0;
    %load/vec4 v000002046752acd0_0;
    %add;
    %assign/vec4 v000002046752a4b0_0, 0;
    %load/vec4 v000002046752af50_0;
    %load/vec4 v000002046752b3b0_0;
    %add;
    %assign/vec4 v000002046752ad70_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020467528040;
T_8 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v000002046752a410_0;
    %assign/vec4 v000002046753c0e0_0, 0;
    %load/vec4 v000002046752b810_0;
    %assign/vec4 v000002046753bc80_0, 0;
    %load/vec4 v000002046752a0f0_0;
    %assign/vec4 v000002046753be60_0, 0;
    %load/vec4 v000002046752a050_0;
    %assign/vec4 v000002046753bdc0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_000002046752d320;
T_9 ;
    %wait E_00000204674bdd00;
    %load/vec4 v000002046753a100_0;
    %load/vec4 v00000204675392a0_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046753af60_0, 0;
    %load/vec4 v0000020467539840_0;
    %load/vec4 v000002046753a880_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046753ad80_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002046752cb50;
T_10 ;
    %wait E_00000204674be9c0;
    %load/vec4 v000002046753ab00_0;
    %load/vec4 v000002046753ac40_0;
    %add;
    %assign/vec4 v000002046753bd20_0, 0;
    %load/vec4 v000002046753bf00_0;
    %load/vec4 v000002046753ba00_0;
    %add;
    %assign/vec4 v000002046753b960_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002046752d190;
T_11 ;
    %wait E_00000204674bdf80;
    %load/vec4 v000002046753ae20_0;
    %load/vec4 v000002046753c040_0;
    %add;
    %assign/vec4 v000002046753b320_0, 0;
    %load/vec4 v000002046753bfa0_0;
    %load/vec4 v000002046753ace0_0;
    %add;
    %assign/vec4 v000002046753b5a0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002046752c6a0;
T_12 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v00000204675386c0_0;
    %assign/vec4 v00000204675390c0_0, 0;
    %load/vec4 v000002046753a1a0_0;
    %assign/vec4 v000002046753a920_0, 0;
    %load/vec4 v0000020467538ee0_0;
    %assign/vec4 v0000020467539a20_0, 0;
    %load/vec4 v0000020467539020_0;
    %assign/vec4 v00000204675398e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002046752d960;
T_13 ;
    %wait E_00000204674be280;
    %load/vec4 v00000204675384e0_0;
    %load/vec4 v0000020467538440_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467539e80_0, 0;
    %load/vec4 v000002046753a9c0_0;
    %load/vec4 v0000020467539ca0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467538da0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002046752cce0;
T_14 ;
    %wait E_00000204674bdec0;
    %load/vec4 v0000020467539520_0;
    %load/vec4 v000002046753a2e0_0;
    %add;
    %assign/vec4 v00000204675395c0_0, 0;
    %load/vec4 v0000020467539480_0;
    %load/vec4 v0000020467538b20_0;
    %add;
    %assign/vec4 v00000204675389e0_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002046752d640;
T_15 ;
    %wait E_00000204674be140;
    %load/vec4 v0000020467538c60_0;
    %load/vec4 v000002046753a560_0;
    %add;
    %assign/vec4 v0000020467538a80_0, 0;
    %load/vec4 v00000204675388a0_0;
    %load/vec4 v00000204675383a0_0;
    %add;
    %assign/vec4 v0000020467539b60_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002046752d4b0;
T_16 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467538f80_0;
    %assign/vec4 v000002046753a7e0_0, 0;
    %load/vec4 v0000020467539200_0;
    %assign/vec4 v000002046753a060_0, 0;
    %load/vec4 v0000020467538760_0;
    %assign/vec4 v000002046753c6d0_0, 0;
    %load/vec4 v0000020467538620_0;
    %assign/vec4 v000002046753e610_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000002046752c510;
T_17 ;
    %wait E_00000204674be740;
    %load/vec4 v000002046753ea70_0;
    %load/vec4 v000002046753ce50_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046753c8b0_0, 0;
    %load/vec4 v000002046753c770_0;
    %load/vec4 v000002046753cf90_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046753cbd0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002046752c1f0;
T_18 ;
    %wait E_00000204674be340;
    %load/vec4 v000002046753cc70_0;
    %load/vec4 v000002046753e570_0;
    %add;
    %assign/vec4 v000002046753c450_0, 0;
    %load/vec4 v000002046753d350_0;
    %load/vec4 v000002046753c3b0_0;
    %add;
    %assign/vec4 v000002046753cef0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002046752c380;
T_19 ;
    %wait E_00000204674bdc40;
    %load/vec4 v000002046753c4f0_0;
    %load/vec4 v000002046753d990_0;
    %add;
    %assign/vec4 v000002046753e9d0_0, 0;
    %load/vec4 v000002046753c310_0;
    %load/vec4 v000002046753d850_0;
    %add;
    %assign/vec4 v000002046753d490_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000002046752bed0;
T_20 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v000002046753d3f0_0;
    %assign/vec4 v000002046753e430_0, 0;
    %load/vec4 v000002046753c9f0_0;
    %assign/vec4 v000002046753e4d0_0, 0;
    %load/vec4 v000002046753c810_0;
    %assign/vec4 v000002046753d2b0_0, 0;
    %load/vec4 v000002046753e110_0;
    %assign/vec4 v000002046753ca90_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0000020467542130;
T_21 ;
    %wait E_00000204674be7c0;
    %load/vec4 v000002046753fe70_0;
    %load/vec4 v0000020467540190_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046753fd30_0, 0;
    %load/vec4 v000002046753eb10_0;
    %load/vec4 v000002046753f1f0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046753eed0_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000204675414b0;
T_22 ;
    %wait E_00000204674be540;
    %load/vec4 v000002046753df30_0;
    %load/vec4 v000002046753dfd0_0;
    %add;
    %assign/vec4 v000002046753cb30_0, 0;
    %load/vec4 v000002046753c630_0;
    %load/vec4 v000002046753e070_0;
    %add;
    %assign/vec4 v000002046753e1b0_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000204675422c0;
T_23 ;
    %wait E_00000204674be580;
    %load/vec4 v000002046753cdb0_0;
    %load/vec4 v000002046753d210_0;
    %add;
    %assign/vec4 v000002046753fab0_0, 0;
    %load/vec4 v000002046753d710_0;
    %load/vec4 v000002046753d0d0_0;
    %add;
    %assign/vec4 v000002046753fb50_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000020467542a90;
T_24 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v000002046753ebb0_0;
    %assign/vec4 v000002046753f650_0, 0;
    %load/vec4 v0000020467540050_0;
    %assign/vec4 v000002046753ee30_0, 0;
    %load/vec4 v000002046753fbf0_0;
    %assign/vec4 v000002046753f830_0, 0;
    %load/vec4 v000002046753ecf0_0;
    %assign/vec4 v000002046753f6f0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0000020467541e10;
T_25 ;
    %wait E_00000204674bdb80;
    %load/vec4 v0000020467543980_0;
    %load/vec4 v0000020467544880_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467544100_0, 0;
    %load/vec4 v00000204675438e0_0;
    %load/vec4 v0000020467544060_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v00000204675458c0_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000020467541fa0;
T_26 ;
    %wait E_00000204674bdb40;
    %load/vec4 v0000020467545280_0;
    %load/vec4 v0000020467544920_0;
    %add;
    %assign/vec4 v00000204675453c0_0, 0;
    %load/vec4 v0000020467543d40_0;
    %load/vec4 v0000020467545460_0;
    %add;
    %assign/vec4 v0000020467543e80_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000020467541640;
T_27 ;
    %wait E_00000204674bda40;
    %load/vec4 v00000204675455a0_0;
    %load/vec4 v0000020467545140_0;
    %add;
    %assign/vec4 v0000020467543840_0, 0;
    %load/vec4 v00000204675437a0_0;
    %load/vec4 v0000020467543fc0_0;
    %add;
    %assign/vec4 v00000204675451e0_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000020467541c80;
T_28 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v00000204675446a0_0;
    %assign/vec4 v0000020467543520_0, 0;
    %load/vec4 v0000020467545780_0;
    %assign/vec4 v0000020467544240_0, 0;
    %load/vec4 v0000020467543a20_0;
    %assign/vec4 v00000204675441a0_0, 0;
    %load/vec4 v0000020467543ca0_0;
    %assign/vec4 v00000204675449c0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_00000204675425e0;
T_29 ;
    %wait E_00000204674bee00;
    %load/vec4 v00000204675471c0_0;
    %load/vec4 v0000020467547080_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467546900_0, 0;
    %load/vec4 v0000020467545e60_0;
    %load/vec4 v0000020467545d20_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467547120_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000204675417d0;
T_30 ;
    %wait E_00000204674bec40;
    %load/vec4 v0000020467545820_0;
    %load/vec4 v0000020467544600_0;
    %add;
    %assign/vec4 v0000020467544d80_0, 0;
    %load/vec4 v00000204675435c0_0;
    %load/vec4 v0000020467544420_0;
    %add;
    %assign/vec4 v0000020467543b60_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000020467542450;
T_31 ;
    %wait E_00000204674bf200;
    %load/vec4 v0000020467543340_0;
    %load/vec4 v0000020467544ba0_0;
    %add;
    %assign/vec4 v0000020467544ec0_0, 0;
    %load/vec4 v0000020467545aa0_0;
    %load/vec4 v0000020467544b00_0;
    %add;
    %assign/vec4 v0000020467544c40_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000020467541320;
T_32 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467546d60_0;
    %assign/vec4 v0000020467546680_0, 0;
    %load/vec4 v0000020467546400_0;
    %assign/vec4 v00000204675462c0_0, 0;
    %load/vec4 v0000020467545dc0_0;
    %assign/vec4 v0000020467545c80_0, 0;
    %load/vec4 v0000020467546f40_0;
    %assign/vec4 v00000204675465e0_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_000002046754f670;
T_33 ;
    %wait E_00000204674bf280;
    %load/vec4 v0000020467552e50_0;
    %load/vec4 v0000020467552c70_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v00000204675521d0_0, 0;
    %load/vec4 v0000020467552f90_0;
    %load/vec4 v0000020467552130_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v00000204675526d0_0, 0;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000020467550f70;
T_34 ;
    %wait E_00000204674bed80;
    %load/vec4 v0000020467546b80_0;
    %load/vec4 v0000020467546ea0_0;
    %add;
    %assign/vec4 v0000020467552ef0_0, 0;
    %load/vec4 v0000020467546ae0_0;
    %load/vec4 v0000020467546c20_0;
    %add;
    %assign/vec4 v0000020467551b90_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000002046754fb20;
T_35 ;
    %wait E_00000204674bed40;
    %load/vec4 v0000020467552950_0;
    %load/vec4 v0000020467552db0_0;
    %add;
    %assign/vec4 v00000204675523b0_0, 0;
    %load/vec4 v0000020467553490_0;
    %load/vec4 v0000020467552bd0_0;
    %add;
    %assign/vec4 v0000020467552310_0, 0;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000020467550de0;
T_36 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v00000204675529f0_0;
    %assign/vec4 v0000020467552a90_0, 0;
    %load/vec4 v0000020467552590_0;
    %assign/vec4 v00000204675528b0_0, 0;
    %load/vec4 v0000020467552090_0;
    %assign/vec4 v0000020467552b30_0, 0;
    %load/vec4 v0000020467552630_0;
    %assign/vec4 v0000020467553990_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_000002046754f350;
T_37 ;
    %wait E_00000204674bf940;
    %load/vec4 v0000020467554e30_0;
    %load/vec4 v0000020467554cf0_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467551910_0, 0;
    %load/vec4 v00000204675549d0_0;
    %load/vec4 v0000020467554d90_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467551870_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000020467551100;
T_38 ;
    %wait E_00000204674bf3c0;
    %load/vec4 v00000204675530d0_0;
    %load/vec4 v0000020467551eb0_0;
    %add;
    %assign/vec4 v00000204675515f0_0, 0;
    %load/vec4 v00000204675533f0_0;
    %load/vec4 v00000204675532b0_0;
    %add;
    %assign/vec4 v0000020467551ff0_0, 0;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000020467550c50;
T_39 ;
    %wait E_00000204674beac0;
    %load/vec4 v0000020467553710_0;
    %load/vec4 v00000204675535d0_0;
    %add;
    %assign/vec4 v0000020467553850_0, 0;
    %load/vec4 v00000204675517d0_0;
    %load/vec4 v0000020467553350_0;
    %add;
    %assign/vec4 v0000020467553670_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000020467550610;
T_40 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v00000204675551f0_0;
    %assign/vec4 v0000020467554ed0_0, 0;
    %load/vec4 v0000020467554a70_0;
    %assign/vec4 v0000020467554430_0, 0;
    %load/vec4 v0000020467554750_0;
    %assign/vec4 v0000020467554110_0, 0;
    %load/vec4 v0000020467553cb0_0;
    %assign/vec4 v0000020467553b70_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_00000204675502f0;
T_41 ;
    %wait E_00000204674bf480;
    %load/vec4 v000002046755c070_0;
    %load/vec4 v000002046755b530_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467559d70_0, 0;
    %load/vec4 v000002046755a770_0;
    %load/vec4 v0000020467559cd0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046755c2f0_0, 0;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_00000204675507a0;
T_42 ;
    %wait E_00000204674bee80;
    %load/vec4 v0000020467553e90_0;
    %load/vec4 v0000020467553f30_0;
    %add;
    %assign/vec4 v0000020467554070_0, 0;
    %load/vec4 v0000020467553df0_0;
    %load/vec4 v00000204675541b0_0;
    %add;
    %assign/vec4 v0000020467553fd0_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000020467550ac0;
T_43 ;
    %wait E_00000204674bf140;
    %load/vec4 v00000204675544d0_0;
    %load/vec4 v000002046755adb0_0;
    %add;
    %assign/vec4 v000002046755af90_0, 0;
    %load/vec4 v0000020467554390_0;
    %load/vec4 v0000020467554610_0;
    %add;
    %assign/vec4 v000002046755aef0_0, 0;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000020467550160;
T_44 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v000002046755b990_0;
    %assign/vec4 v000002046755a810_0, 0;
    %load/vec4 v000002046755c110_0;
    %assign/vec4 v0000020467559eb0_0, 0;
    %load/vec4 v000002046755be90_0;
    %assign/vec4 v000002046755bb70_0, 0;
    %load/vec4 v000002046755c1b0_0;
    %assign/vec4 v000002046755a1d0_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0000020467560b00;
T_45 ;
    %wait E_00000204674bec00;
    %load/vec4 v000002046755e370_0;
    %load/vec4 v000002046755de70_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046755b490_0, 0;
    %load/vec4 v000002046755e410_0;
    %load/vec4 v000002046755e230_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046755b3f0_0, 0;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000002046754fe40;
T_46 ;
    %wait E_00000204674bf840;
    %load/vec4 v000002046755a8b0_0;
    %load/vec4 v000002046755a090_0;
    %add;
    %assign/vec4 v000002046755b030_0, 0;
    %load/vec4 v0000020467559ff0_0;
    %load/vec4 v000002046755a950_0;
    %add;
    %assign/vec4 v000002046755b170_0, 0;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000020467550480;
T_47 ;
    %wait E_00000204674bef40;
    %load/vec4 v000002046755b850_0;
    %load/vec4 v000002046755bc10_0;
    %add;
    %assign/vec4 v000002046755ab30_0, 0;
    %load/vec4 v000002046755a270_0;
    %load/vec4 v000002046755b5d0_0;
    %add;
    %assign/vec4 v000002046755a9f0_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_000002046754f800;
T_48 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v000002046755cb10_0;
    %assign/vec4 v000002046755cf70_0, 0;
    %load/vec4 v000002046755cbb0_0;
    %assign/vec4 v000002046755d8d0_0, 0;
    %load/vec4 v000002046755e2d0_0;
    %assign/vec4 v000002046755c7f0_0, 0;
    %load/vec4 v000002046755c930_0;
    %assign/vec4 v000002046755d010_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_0000020467560330;
T_49 ;
    %wait E_00000204674bf700;
    %load/vec4 v000002046755dfb0_0;
    %load/vec4 v000002046755e0f0_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046755e5f0_0, 0;
    %load/vec4 v000002046755c4d0_0;
    %load/vec4 v000002046755c430_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046755c890_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000020467560010;
T_50 ;
    %wait E_00000204674bf2c0;
    %load/vec4 v000002046755c9d0_0;
    %load/vec4 v000002046755eaf0_0;
    %add;
    %assign/vec4 v000002046755ca70_0, 0;
    %load/vec4 v000002046755dab0_0;
    %load/vec4 v000002046755d470_0;
    %add;
    %assign/vec4 v000002046755e730_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000020467560fb0;
T_51 ;
    %wait E_00000204674bf640;
    %load/vec4 v000002046755e550_0;
    %load/vec4 v000002046755db50_0;
    %add;
    %assign/vec4 v000002046755cd90_0, 0;
    %load/vec4 v000002046755e4b0_0;
    %load/vec4 v000002046755da10_0;
    %add;
    %assign/vec4 v000002046755dc90_0, 0;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000020467560e20;
T_52 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v000002046755c610_0;
    %assign/vec4 v000002046755ecd0_0, 0;
    %load/vec4 v000002046755c570_0;
    %assign/vec4 v000002046755d6f0_0, 0;
    %load/vec4 v000002046755e050_0;
    %assign/vec4 v000002046755eeb0_0, 0;
    %load/vec4 v000002046755d1f0_0;
    %assign/vec4 v000002046755f1d0_0, 0;
    %jmp T_52;
    .thread T_52;
    .scope S_0000020467560970;
T_53 ;
    %wait E_00000204674bf980;
    %load/vec4 v0000020467558bf0_0;
    %load/vec4 v00000204675579d0_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467558f10_0, 0;
    %load/vec4 v0000020467558970_0;
    %load/vec4 v0000020467559370_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467557cf0_0, 0;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000002046755f390;
T_54 ;
    %wait E_00000204674bf300;
    %load/vec4 v000002046755f090_0;
    %load/vec4 v000002046755f270_0;
    %add;
    %assign/vec4 v0000020467559190_0, 0;
    %load/vec4 v000002046755eff0_0;
    %load/vec4 v000002046755f130_0;
    %add;
    %assign/vec4 v000002046755ec30_0, 0;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_00000204675601a0;
T_55 ;
    %wait E_00000204674bf9c0;
    %load/vec4 v0000020467559730_0;
    %load/vec4 v0000020467557430_0;
    %add;
    %assign/vec4 v0000020467558e70_0, 0;
    %load/vec4 v0000020467558d30_0;
    %load/vec4 v0000020467558b50_0;
    %add;
    %assign/vec4 v00000204675588d0_0, 0;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000020467560c90;
T_56 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467558470_0;
    %assign/vec4 v0000020467559550_0, 0;
    %load/vec4 v00000204675583d0_0;
    %assign/vec4 v00000204675577f0_0, 0;
    %load/vec4 v0000020467557bb0_0;
    %assign/vec4 v0000020467558dd0_0, 0;
    %load/vec4 v0000020467557ed0_0;
    %assign/vec4 v0000020467558c90_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_000002046755f9d0;
T_57 ;
    %wait E_00000204674c0080;
    %load/vec4 v0000020467565910_0;
    %load/vec4 v0000020467566630_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v00000204675580b0_0, 0;
    %load/vec4 v0000020467565c30_0;
    %load/vec4 v00000204675659b0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467558010_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000020467561140;
T_58 ;
    %wait E_00000204674bf5c0;
    %load/vec4 v0000020467557610_0;
    %load/vec4 v0000020467558510_0;
    %add;
    %assign/vec4 v00000204675586f0_0, 0;
    %load/vec4 v0000020467558fb0_0;
    %load/vec4 v0000020467558290_0;
    %add;
    %assign/vec4 v00000204675599b0_0, 0;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_000002046755f6b0;
T_59 ;
    %wait E_00000204674c0040;
    %load/vec4 v0000020467557390_0;
    %load/vec4 v0000020467557890_0;
    %add;
    %assign/vec4 v0000020467558650_0, 0;
    %load/vec4 v0000020467559af0_0;
    %load/vec4 v00000204675585b0_0;
    %add;
    %assign/vec4 v0000020467557a70_0, 0;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_000002046755f840;
T_60 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467566c70_0;
    %assign/vec4 v0000020467565eb0_0, 0;
    %load/vec4 v00000204675677b0_0;
    %assign/vec4 v00000204675678f0_0, 0;
    %load/vec4 v00000204675670d0_0;
    %assign/vec4 v0000020467567990_0, 0;
    %load/vec4 v0000020467566ef0_0;
    %assign/vec4 v0000020467566d10_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_000002046756e720;
T_61 ;
    %wait E_00000204674c0940;
    %load/vec4 v0000020467565ff0_0;
    %load/vec4 v0000020467567d50_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467565690_0, 0;
    %load/vec4 v0000020467565cd0_0;
    %load/vec4 v0000020467567b70_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467567210_0, 0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_000002046756f3a0;
T_62 ;
    %wait E_00000204674c0980;
    %load/vec4 v0000020467566b30_0;
    %load/vec4 v0000020467566db0_0;
    %add;
    %assign/vec4 v0000020467566a90_0, 0;
    %load/vec4 v00000204675668b0_0;
    %load/vec4 v00000204675669f0_0;
    %add;
    %assign/vec4 v0000020467567df0_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_000002046756f080;
T_63 ;
    %wait E_00000204674c00c0;
    %load/vec4 v0000020467567530_0;
    %load/vec4 v0000020467566450_0;
    %add;
    %assign/vec4 v00000204675675d0_0, 0;
    %load/vec4 v0000020467566810_0;
    %load/vec4 v0000020467565a50_0;
    %add;
    %assign/vec4 v00000204675664f0_0, 0;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_000002046755fcf0;
T_64 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467565e10_0;
    %assign/vec4 v0000020467567e90_0, 0;
    %load/vec4 v0000020467565d70_0;
    %assign/vec4 v0000020467568390_0, 0;
    %load/vec4 v0000020467566090_0;
    %assign/vec4 v0000020467568c50_0, 0;
    %load/vec4 v0000020467565f50_0;
    %assign/vec4 v0000020467568890_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_000002046756eef0;
T_65 ;
    %wait E_00000204674c0500;
    %load/vec4 v0000020467569bf0_0;
    %load/vec4 v00000204675687f0_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467568750_0, 0;
    %load/vec4 v000002046756a550_0;
    %load/vec4 v000002046756a2d0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467568e30_0, 0;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_000002046756f530;
T_66 ;
    %wait E_00000204674c01c0;
    %load/vec4 v0000020467568250_0;
    %load/vec4 v0000020467567f30_0;
    %add;
    %assign/vec4 v0000020467568cf0_0, 0;
    %load/vec4 v0000020467569d30_0;
    %load/vec4 v0000020467568bb0_0;
    %add;
    %assign/vec4 v000002046756a0f0_0, 0;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_000002046756ddc0;
T_67 ;
    %wait E_00000204674c09c0;
    %load/vec4 v0000020467569a10_0;
    %load/vec4 v0000020467569830_0;
    %add;
    %assign/vec4 v0000020467569fb0_0, 0;
    %load/vec4 v0000020467569f10_0;
    %load/vec4 v0000020467568430_0;
    %add;
    %assign/vec4 v00000204675682f0_0, 0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_000002046756ea40;
T_68 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467569dd0_0;
    %assign/vec4 v000002046756a5f0_0, 0;
    %load/vec4 v0000020467569150_0;
    %assign/vec4 v00000204675684d0_0, 0;
    %load/vec4 v000002046756a4b0_0;
    %assign/vec4 v0000020467569510_0, 0;
    %load/vec4 v0000020467569e70_0;
    %assign/vec4 v0000020467569470_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_000002046756ed60;
T_69 ;
    %wait E_00000204674bfec0;
    %load/vec4 v000002046756cc10_0;
    %load/vec4 v000002046756b090_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046756b770_0, 0;
    %load/vec4 v000002046756c7b0_0;
    %load/vec4 v000002046756c850_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046756ad70_0, 0;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000002046756ebd0;
T_70 ;
    %wait E_00000204674bff40;
    %load/vec4 v00000204675686b0_0;
    %load/vec4 v00000204675696f0_0;
    %add;
    %assign/vec4 v000002046756c5d0_0, 0;
    %load/vec4 v00000204675695b0_0;
    %load/vec4 v0000020467569650_0;
    %add;
    %assign/vec4 v0000020467569790_0, 0;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000002046756df50;
T_71 ;
    %wait E_00000204674c0200;
    %load/vec4 v000002046756ccb0_0;
    %load/vec4 v000002046756c530_0;
    %add;
    %assign/vec4 v000002046756aeb0_0, 0;
    %load/vec4 v000002046756acd0_0;
    %load/vec4 v000002046756ac30_0;
    %add;
    %assign/vec4 v000002046756ba90_0, 0;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_000002046756daa0;
T_72 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v000002046756ae10_0;
    %assign/vec4 v000002046756b310_0, 0;
    %load/vec4 v000002046756bb30_0;
    %assign/vec4 v000002046756b1d0_0, 0;
    %load/vec4 v000002046756cdf0_0;
    %assign/vec4 v000002046756c990_0, 0;
    %load/vec4 v000002046756b950_0;
    %assign/vec4 v000002046756bc70_0, 0;
    %jmp T_72;
    .thread T_72;
    .scope S_000002046756e590;
T_73 ;
    %wait E_00000204674c0740;
    %load/vec4 v000002046756cf30_0;
    %load/vec4 v000002046756d390_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046756ab90_0, 0;
    %load/vec4 v000002046756ce90_0;
    %load/vec4 v000002046756d2f0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046756a910_0, 0;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_000002046756e270;
T_74 ;
    %wait E_00000204674bfe00;
    %load/vec4 v000002046756cad0_0;
    %load/vec4 v000002046756cb70_0;
    %add;
    %assign/vec4 v000002046756b450_0, 0;
    %load/vec4 v000002046756c0d0_0;
    %load/vec4 v000002046756cd50_0;
    %add;
    %assign/vec4 v000002046756b3b0_0, 0;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_000002046756dc30;
T_75 ;
    %wait E_00000204674bfa80;
    %load/vec4 v000002046756bdb0_0;
    %load/vec4 v000002046756b590_0;
    %add;
    %assign/vec4 v000002046756bef0_0, 0;
    %load/vec4 v000002046756a730_0;
    %load/vec4 v000002046756be50_0;
    %add;
    %assign/vec4 v000002046756a7d0_0, 0;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_000002046756f210;
T_76 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v000002046756d110_0;
    %assign/vec4 v0000020467573120_0, 0;
    %load/vec4 v000002046756cfd0_0;
    %assign/vec4 v0000020467571e60_0, 0;
    %load/vec4 v0000020467571d20_0;
    %assign/vec4 v0000020467570e20_0, 0;
    %load/vec4 v000002046756d070_0;
    %assign/vec4 v0000020467572a40_0, 0;
    %jmp T_76;
    .thread T_76;
    .scope S_0000020467578e70;
T_77 ;
    %wait E_00000204674c0600;
    %load/vec4 v0000020467571460_0;
    %load/vec4 v0000020467572400_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467572e00_0, 0;
    %load/vec4 v0000020467571aa0_0;
    %load/vec4 v0000020467572ea0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467571c80_0, 0;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_000002046757a130;
T_78 ;
    %wait E_00000204674c0380;
    %load/vec4 v00000204675715a0_0;
    %load/vec4 v0000020467570b00_0;
    %add;
    %assign/vec4 v0000020467570ba0_0, 0;
    %load/vec4 v00000204675718c0_0;
    %load/vec4 v00000204675709c0_0;
    %add;
    %assign/vec4 v0000020467572d60_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_000002046757a5e0;
T_79 ;
    %wait E_00000204674bfac0;
    %load/vec4 v0000020467572180_0;
    %load/vec4 v0000020467571640_0;
    %add;
    %assign/vec4 v0000020467570ce0_0, 0;
    %load/vec4 v0000020467572cc0_0;
    %load/vec4 v0000020467570ec0_0;
    %add;
    %assign/vec4 v0000020467570c40_0, 0;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0000020467579640;
T_80 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467571b40_0;
    %assign/vec4 v00000204675725e0_0, 0;
    %load/vec4 v0000020467571fa0_0;
    %assign/vec4 v0000020467572f40_0, 0;
    %load/vec4 v0000020467571820_0;
    %assign/vec4 v0000020467572680_0, 0;
    %load/vec4 v0000020467571780_0;
    %assign/vec4 v0000020467572fe0_0, 0;
    %jmp T_80;
    .thread T_80;
    .scope S_000002046757a770;
T_81 ;
    %wait E_00000204674bfc00;
    %load/vec4 v0000020467575920_0;
    %load/vec4 v0000020467573bc0_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467574160_0, 0;
    %load/vec4 v0000020467575060_0;
    %load/vec4 v0000020467574020_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467575880_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0000020467579c80;
T_82 ;
    %wait E_00000204674bffc0;
    %load/vec4 v0000020467573e40_0;
    %load/vec4 v0000020467573300_0;
    %add;
    %assign/vec4 v0000020467574fc0_0, 0;
    %load/vec4 v0000020467572b80_0;
    %load/vec4 v0000020467573260_0;
    %add;
    %assign/vec4 v0000020467573ee0_0, 0;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_000002046757a2c0;
T_83 ;
    %wait E_00000204674c0780;
    %load/vec4 v0000020467573da0_0;
    %load/vec4 v0000020467574700_0;
    %add;
    %assign/vec4 v0000020467575380_0, 0;
    %load/vec4 v0000020467573f80_0;
    %load/vec4 v00000204675752e0_0;
    %add;
    %assign/vec4 v0000020467573580_0, 0;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0000020467579af0;
T_84 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467574480_0;
    %assign/vec4 v0000020467574980_0, 0;
    %load/vec4 v00000204675754c0_0;
    %assign/vec4 v0000020467573440_0, 0;
    %load/vec4 v00000204675751a0_0;
    %assign/vec4 v0000020467575420_0, 0;
    %load/vec4 v0000020467575100_0;
    %assign/vec4 v0000020467573a80_0, 0;
    %jmp T_84;
    .thread T_84;
    .scope S_0000020467579000;
T_85 ;
    %wait E_00000204674bfd00;
    %load/vec4 v0000020467577b80_0;
    %load/vec4 v0000020467576820_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467576960_0, 0;
    %load/vec4 v0000020467577900_0;
    %load/vec4 v00000204675765a0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467573d00_0, 0;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0000020467578ce0;
T_86 ;
    %wait E_00000204674bfb80;
    %load/vec4 v00000204675743e0_0;
    %load/vec4 v00000204675756a0_0;
    %add;
    %assign/vec4 v0000020467573620_0, 0;
    %load/vec4 v0000020467574340_0;
    %load/vec4 v0000020467575600_0;
    %add;
    %assign/vec4 v00000204675734e0_0, 0;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0000020467579e10;
T_87 ;
    %wait E_00000204674bfc80;
    %load/vec4 v0000020467573800_0;
    %load/vec4 v0000020467573760_0;
    %add;
    %assign/vec4 v0000020467574e80_0, 0;
    %load/vec4 v0000020467574b60_0;
    %load/vec4 v0000020467574520_0;
    %add;
    %assign/vec4 v00000204675738a0_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_00000204675789c0;
T_88 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467575ec0_0;
    %assign/vec4 v0000020467576c80_0, 0;
    %load/vec4 v00000204675772c0_0;
    %assign/vec4 v0000020467575f60_0, 0;
    %load/vec4 v0000020467577fe0_0;
    %assign/vec4 v0000020467577360_0, 0;
    %load/vec4 v0000020467577040_0;
    %assign/vec4 v0000020467576d20_0, 0;
    %jmp T_88;
    .thread T_88;
    .scope S_000002046757de30;
T_89 ;
    %wait E_00000204674c12c0;
    %load/vec4 v0000020467577720_0;
    %load/vec4 v0000020467575ce0_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467575c40_0, 0;
    %load/vec4 v0000020467576780_0;
    %load/vec4 v0000020467576000_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467576b40_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_00000204675794b0;
T_90 ;
    %wait E_00000204674c1280;
    %load/vec4 v0000020467576a00_0;
    %load/vec4 v0000020467576320_0;
    %add;
    %assign/vec4 v00000204675779a0_0, 0;
    %load/vec4 v0000020467576640_0;
    %load/vec4 v00000204675768c0_0;
    %add;
    %assign/vec4 v0000020467577400_0, 0;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0000020467579fa0;
T_91 ;
    %wait E_00000204674c0d80;
    %load/vec4 v0000020467577c20_0;
    %load/vec4 v0000020467578120_0;
    %add;
    %assign/vec4 v00000204675770e0_0, 0;
    %load/vec4 v0000020467576dc0_0;
    %load/vec4 v0000020467577cc0_0;
    %add;
    %assign/vec4 v0000020467577d60_0, 0;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0000020467579320;
T_92 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467576460_0;
    %assign/vec4 v0000020467578800_0, 0;
    %load/vec4 v00000204675763c0_0;
    %assign/vec4 v00000204675781c0_0, 0;
    %load/vec4 v0000020467578260_0;
    %assign/vec4 v00000204675784e0_0, 0;
    %load/vec4 v0000020467576500_0;
    %assign/vec4 v00000204675783a0_0, 0;
    %jmp T_92;
    .thread T_92;
    .scope S_000002046757dfc0;
T_93 ;
    %wait E_00000204674c0e40;
    %load/vec4 v0000020467581520_0;
    %load/vec4 v0000020467581c00_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v00000204675821a0_0, 0;
    %load/vec4 v0000020467583000_0;
    %load/vec4 v0000020467581fc0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467583820_0, 0;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_000002046757e150;
T_94 ;
    %wait E_00000204674c1300;
    %load/vec4 v0000020467581de0_0;
    %load/vec4 v0000020467583960_0;
    %add;
    %assign/vec4 v0000020467581200_0, 0;
    %load/vec4 v0000020467582100_0;
    %load/vec4 v00000204675838c0_0;
    %add;
    %assign/vec4 v00000204675835a0_0, 0;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_000002046757e600;
T_95 ;
    %wait E_00000204674c0a40;
    %load/vec4 v00000204675829c0_0;
    %load/vec4 v0000020467581e80_0;
    %add;
    %assign/vec4 v0000020467581340_0, 0;
    %load/vec4 v0000020467583500_0;
    %load/vec4 v00000204675815c0_0;
    %add;
    %assign/vec4 v00000204675812a0_0, 0;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_000002046757d660;
T_96 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v00000204675824c0_0;
    %assign/vec4 v0000020467582a60_0, 0;
    %load/vec4 v00000204675836e0_0;
    %assign/vec4 v0000020467581b60_0, 0;
    %load/vec4 v00000204675830a0_0;
    %assign/vec4 v0000020467583320_0, 0;
    %load/vec4 v00000204675831e0_0;
    %assign/vec4 v0000020467581ca0_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_000002046757c9e0;
T_97 ;
    %wait E_00000204674c16c0;
    %load/vec4 v00000204675845e0_0;
    %load/vec4 v0000020467586160_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467584ae0_0, 0;
    %load/vec4 v0000020467583e60_0;
    %load/vec4 v0000020467585a80_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467584360_0, 0;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_000002046757d020;
T_98 ;
    %wait E_00000204674c0b80;
    %load/vec4 v00000204675833c0_0;
    %load/vec4 v0000020467581f20_0;
    %add;
    %assign/vec4 v0000020467582b00_0, 0;
    %load/vec4 v0000020467583460_0;
    %load/vec4 v0000020467582c40_0;
    %add;
    %assign/vec4 v0000020467583780_0, 0;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_000002046757e2e0;
T_99 ;
    %wait E_00000204674c1640;
    %load/vec4 v00000204675817a0_0;
    %load/vec4 v0000020467581840_0;
    %add;
    %assign/vec4 v0000020467582ec0_0, 0;
    %load/vec4 v0000020467582060_0;
    %load/vec4 v0000020467582ba0_0;
    %add;
    %assign/vec4 v0000020467582380_0, 0;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_000002046757d4d0;
T_100 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467584220_0;
    %assign/vec4 v00000204675853a0_0, 0;
    %load/vec4 v0000020467585e40_0;
    %assign/vec4 v0000020467583aa0_0, 0;
    %load/vec4 v0000020467585c60_0;
    %assign/vec4 v0000020467585120_0, 0;
    %load/vec4 v00000204675860c0_0;
    %assign/vec4 v0000020467584b80_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_000002046757cd00;
T_101 ;
    %wait E_00000204674c10c0;
    %load/vec4 v0000020467586520_0;
    %load/vec4 v0000020467584040_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467584e00_0, 0;
    %load/vec4 v00000204675840e0_0;
    %load/vec4 v0000020467585ee0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467583fa0_0, 0;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_000002046757cb70;
T_102 ;
    %wait E_00000204674c1580;
    %load/vec4 v0000020467585260_0;
    %load/vec4 v0000020467585580_0;
    %add;
    %assign/vec4 v0000020467584400_0, 0;
    %load/vec4 v0000020467583be0_0;
    %load/vec4 v0000020467584c20_0;
    %add;
    %assign/vec4 v00000204675842c0_0, 0;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_000002046757dca0;
T_103 ;
    %wait E_00000204674c0d40;
    %load/vec4 v0000020467584cc0_0;
    %load/vec4 v0000020467584720_0;
    %add;
    %assign/vec4 v0000020467584d60_0, 0;
    %load/vec4 v0000020467583c80_0;
    %load/vec4 v0000020467585300_0;
    %add;
    %assign/vec4 v0000020467583d20_0, 0;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_000002046757d1b0;
T_104 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467586660_0;
    %assign/vec4 v0000020467580e40_0, 0;
    %load/vec4 v0000020467586200_0;
    %assign/vec4 v0000020467586840_0, 0;
    %load/vec4 v00000204675868e0_0;
    %assign/vec4 v0000020467580d00_0, 0;
    %load/vec4 v00000204675862a0_0;
    %assign/vec4 v00000204675810c0_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_000002046758bf30;
T_105 ;
    %wait E_00000204674c0c00;
    %load/vec4 v0000020467580080_0;
    %load/vec4 v000002046757f720_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046757fc20_0, 0;
    %load/vec4 v000002046757f180_0;
    %load/vec4 v00000204675809e0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046757fea0_0, 0;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0000020467589500;
T_106 ;
    %wait E_00000204674c13c0;
    %load/vec4 v000002046757f9a0_0;
    %load/vec4 v000002046757fe00_0;
    %add;
    %assign/vec4 v000002046757eaa0_0, 0;
    %load/vec4 v0000020467580a80_0;
    %load/vec4 v000002046757f540_0;
    %add;
    %assign/vec4 v000002046757f680_0, 0;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_000002046758bc10;
T_107 ;
    %wait E_00000204674c0ac0;
    %load/vec4 v0000020467580da0_0;
    %load/vec4 v000002046757f860_0;
    %add;
    %assign/vec4 v0000020467580b20_0, 0;
    %load/vec4 v000002046757ee60_0;
    %load/vec4 v000002046757fd60_0;
    %add;
    %assign/vec4 v000002046757f5e0_0, 0;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_000002046757db10;
T_108 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467580760_0;
    %assign/vec4 v000002046757ea00_0, 0;
    %load/vec4 v0000020467580120_0;
    %assign/vec4 v0000020467580bc0_0, 0;
    %load/vec4 v000002046757f360_0;
    %assign/vec4 v000002046757f040_0, 0;
    %load/vec4 v000002046757efa0_0;
    %assign/vec4 v0000020467580440_0, 0;
    %jmp T_108;
    .thread T_108;
    .scope S_0000020467588a10;
T_109 ;
    %wait E_00000204674c1740;
    %load/vec4 v000002046758ef30_0;
    %load/vec4 v000002046758e7b0_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046758e8f0_0, 0;
    %load/vec4 v000002046758def0_0;
    %load/vec4 v000002046758da90_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046758cff0_0, 0;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0000020467589820;
T_110 ;
    %wait E_00000204674c1080;
    %load/vec4 v0000020467580ee0_0;
    %load/vec4 v0000020467580620_0;
    %add;
    %assign/vec4 v000002046757edc0_0, 0;
    %load/vec4 v000002046757f7c0_0;
    %load/vec4 v000002046757ec80_0;
    %add;
    %assign/vec4 v000002046757ebe0_0, 0;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_000002046758a4a0;
T_111 ;
    %wait E_00000204674c0a00;
    %load/vec4 v000002046757ef00_0;
    %load/vec4 v000002046758edf0_0;
    %add;
    %assign/vec4 v000002046758ed50_0, 0;
    %load/vec4 v000002046757f4a0_0;
    %load/vec4 v000002046757f220_0;
    %add;
    %assign/vec4 v000002046758efd0_0, 0;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_000002046758b120;
T_112 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v000002046758ea30_0;
    %assign/vec4 v000002046758ecb0_0, 0;
    %load/vec4 v000002046758e990_0;
    %assign/vec4 v000002046758ec10_0, 0;
    %load/vec4 v000002046758d270_0;
    %assign/vec4 v000002046758e350_0, 0;
    %load/vec4 v000002046758f070_0;
    %assign/vec4 v000002046758d6d0_0, 0;
    %jmp T_112;
    .thread T_112;
    .scope S_000002046758a630;
T_113 ;
    %wait E_00000204674c19c0;
    %load/vec4 v000002046758f9d0_0;
    %load/vec4 v0000020467590830_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046758d310_0, 0;
    %load/vec4 v000002046758f2f0_0;
    %load/vec4 v0000020467590150_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046758d090_0, 0;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_000002046758a180;
T_114 ;
    %wait E_00000204674c0cc0;
    %load/vec4 v000002046758cb90_0;
    %load/vec4 v000002046758cc30_0;
    %add;
    %assign/vec4 v000002046758d8b0_0, 0;
    %load/vec4 v000002046758caf0_0;
    %load/vec4 v000002046758e170_0;
    %add;
    %assign/vec4 v000002046758ddb0_0, 0;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_000002046758c700;
T_115 ;
    %wait E_00000204674c0fc0;
    %load/vec4 v000002046758cf50_0;
    %load/vec4 v000002046758d810_0;
    %add;
    %assign/vec4 v000002046758ccd0_0, 0;
    %load/vec4 v000002046758cd70_0;
    %load/vec4 v000002046758ceb0_0;
    %add;
    %assign/vec4 v000002046758d1d0_0, 0;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_000002046758b8f0;
T_116 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v000002046758fbb0_0;
    %assign/vec4 v0000020467590f10_0, 0;
    %load/vec4 v0000020467590290_0;
    %assign/vec4 v0000020467591190_0, 0;
    %load/vec4 v0000020467591690_0;
    %assign/vec4 v0000020467590970_0, 0;
    %load/vec4 v0000020467590010_0;
    %assign/vec4 v000002046758f250_0, 0;
    %jmp T_116;
    .thread T_116;
    .scope S_000002046758b5d0;
T_117 ;
    %wait E_00000204674c0b00;
    %load/vec4 v000002046758f930_0;
    %load/vec4 v000002046758ff70_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v00000204675917d0_0, 0;
    %load/vec4 v0000020467590d30_0;
    %load/vec4 v000002046758f4d0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000002046758f610_0, 0;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0000020467588ec0;
T_118 ;
    %wait E_00000204674c1040;
    %load/vec4 v000002046758fcf0_0;
    %load/vec4 v00000204675910f0_0;
    %add;
    %assign/vec4 v00000204675912d0_0, 0;
    %load/vec4 v0000020467590470_0;
    %load/vec4 v0000020467591230_0;
    %add;
    %assign/vec4 v0000020467590510_0, 0;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_000002046758bda0;
T_119 ;
    %wait E_00000204674c0b40;
    %load/vec4 v00000204675919b0_0;
    %load/vec4 v0000020467591370_0;
    %add;
    %assign/vec4 v00000204675908d0_0, 0;
    %load/vec4 v000002046758fd90_0;
    %load/vec4 v00000204675914b0_0;
    %add;
    %assign/vec4 v000002046758f6b0_0, 0;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_000002046758a310;
T_120 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v00000204675900b0_0;
    %assign/vec4 v00000204675930d0_0, 0;
    %load/vec4 v000002046758f7f0_0;
    %assign/vec4 v0000020467591050_0, 0;
    %load/vec4 v00000204675906f0_0;
    %assign/vec4 v0000020467592a90_0, 0;
    %load/vec4 v000002046758f890_0;
    %assign/vec4 v0000020467593990_0, 0;
    %jmp T_120;
    .thread T_120;
    .scope S_000002046758c570;
T_121 ;
    %wait E_00000204674c1f40;
    %load/vec4 v0000020467592590_0;
    %load/vec4 v0000020467591f50_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v00000204675932b0_0, 0;
    %load/vec4 v0000020467593df0_0;
    %load/vec4 v0000020467593030_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467592ef0_0, 0;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_000002046758b2b0;
T_122 ;
    %wait E_00000204674c2040;
    %load/vec4 v0000020467592310_0;
    %load/vec4 v0000020467591ff0_0;
    %add;
    %assign/vec4 v0000020467593530_0, 0;
    %load/vec4 v0000020467591d70_0;
    %load/vec4 v00000204675923b0_0;
    %add;
    %assign/vec4 v0000020467593a30_0, 0;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_000002046758b760;
T_123 ;
    %wait E_00000204674c2240;
    %load/vec4 v0000020467591cd0_0;
    %load/vec4 v00000204675929f0_0;
    %add;
    %assign/vec4 v0000020467593170_0, 0;
    %load/vec4 v00000204675928b0_0;
    %load/vec4 v0000020467592c70_0;
    %add;
    %assign/vec4 v0000020467593fd0_0, 0;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_000002046758c3e0;
T_124 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v0000020467594070_0;
    %assign/vec4 v0000020467593d50_0, 0;
    %load/vec4 v0000020467592e50_0;
    %assign/vec4 v0000020467593490_0, 0;
    %load/vec4 v0000020467592f90_0;
    %assign/vec4 v0000020467592130_0, 0;
    %load/vec4 v0000020467593350_0;
    %assign/vec4 v0000020467591c30_0, 0;
    %jmp T_124;
    .thread T_124;
    .scope S_000002046758aae0;
T_125 ;
    %wait E_00000204674c2400;
    %load/vec4 v0000020467595650_0;
    %load/vec4 v0000020467595970_0;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v00000204675946b0_0, 0;
    %load/vec4 v00000204675956f0_0;
    %load/vec4 v0000020467594a70_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0000020467595790_0, 0;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0000020467589050;
T_126 ;
    %wait E_00000204674c20c0;
    %load/vec4 v0000020467593f30_0;
    %load/vec4 v0000020467591af0_0;
    %add;
    %assign/vec4 v00000204675921d0_0, 0;
    %load/vec4 v0000020467593e90_0;
    %load/vec4 v0000020467592770_0;
    %add;
    %assign/vec4 v0000020467593710_0, 0;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_00000204675891e0;
T_127 ;
    %wait E_00000204674c2440;
    %load/vec4 v0000020467592810_0;
    %load/vec4 v0000020467595330_0;
    %add;
    %assign/vec4 v0000020467596870_0, 0;
    %load/vec4 v0000020467591b90_0;
    %load/vec4 v0000020467592950_0;
    %add;
    %assign/vec4 v0000020467594bb0_0, 0;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_00000204675899b0;
T_128 ;
    %wait E_00000204674bdcc0;
    %load/vec4 v00000204675960f0_0;
    %assign/vec4 v00000204675949d0_0, 0;
    %load/vec4 v00000204675947f0_0;
    %assign/vec4 v0000020467594e30_0, 0;
    %load/vec4 v0000020467595830_0;
    %assign/vec4 v00000204675942f0_0, 0;
    %load/vec4 v00000204675967d0_0;
    %assign/vec4 v00000204675955b0_0, 0;
    %jmp T_128;
    .thread T_128;
    .scope S_00000204674db880;
T_129 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020467594750_0, 0, 1;
    %end;
    .thread T_129, $init;
    .scope S_00000204674db880;
T_130 ;
    %delay 5, 0;
    %load/vec4 v0000020467594750_0;
    %inv;
    %store/vec4 v0000020467594750_0, 0, 1;
    %jmp T_130;
    .thread T_130;
    .scope S_00000204674db880;
T_131 ;
    %vpi_call/w 4 46 "$dumpfile", "Outputs/Waveforms.vcd" {0 0 0};
    %vpi_call/w 4 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000204674db880 {0 0 0};
    %vpi_func 4 50 "$fopen" 32, "Signal.txt", "r" {0 0 0};
    %store/vec4 v0000020467594f70_0, 0, 32;
    %load/vec4 v0000020467594f70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_131.0, 4;
    %vpi_call/w 4 52 "$display", "ERROR: Could not open Signal.txt" {0 0 0};
    %vpi_call/w 4 53 "$finish" {0 0 0};
T_131.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020467594d90_0, 0, 32;
T_131.2 ;
    %load/vec4 v0000020467594d90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_131.3, 5;
    %vpi_call/w 4 58 "$fscanf", v0000020467594f70_0, "%s", v00000204675950b0_0 {0 0 0};
    %vpi_call/w 4 59 "$sscanf", v00000204675950b0_0, "%f", v0000020467594ed0_0 {0 0 0};
    %load/real v0000020467594ed0_0;
    %pushi/vec4 256, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %cvt/vr 16;
    %ix/getv/s 4, v0000020467594d90_0;
    %store/vec4a v0000020467595150, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000020467594d90_0;
    %store/vec4a v0000020467595010, 4, 0;
    %load/vec4 v0000020467594d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020467594d90_0, 0, 32;
    %jmp T_131.2;
T_131.3 ;
    %vpi_call/w 4 63 "$fclose", v0000020467594f70_0 {0 0 0};
    %delay 200, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020467594d90_0, 0, 32;
T_131.4 ;
    %load/vec4 v0000020467594d90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_131.5, 5;
    %ix/getv/s 4, v0000020467594d90_0;
    %load/vec4a v0000020467594610, 4;
    %cvt/rv/s;
    %pushi/real 1073741824, 4058; load=0.00390625
    %mul/wr;
    %ix/getv/s 4, v0000020467594d90_0;
    %load/vec4a v0000020467594570, 4;
    %cvt/rv/s;
    %pushi/real 1073741824, 4058; load=0.00390625
    %mul/wr;
    %vpi_call/w 4 70 "$display", "X[%0d] = %f + j%f", v0000020467594d90_0, W<1,r>, W<0,r> {0 2 0};
    %load/vec4 v0000020467594d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020467594d90_0, 0, 32;
    %jmp T_131.4;
T_131.5 ;
    %vpi_call/w 4 78 "$finish" {0 0 0};
    %end;
    .thread T_131;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "./parametrized_fft.sv";
    "testbench.sv";
    "./butterfly.sv";
    "./ComplexAdd.sv";
    "./ComplexMul.sv";
