`timescale 1ns/1ns
module TestBench();
reg clk, rst;
wire [3:0] out0, out1, out2, out3;

Synchronous_Counter SC0 (.input_clk(clk), .rst(rst), .out0(out0), .out1(out1), .out2(out2), .out3(out3));

initial
begin
clk = 0;
forever #5 clk = ~clk;
end

initial
begin
rst = 0;
#721; rst = 1;
end

endmodule
