##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyMASTER_CLK
		4.4::Critical Path Report for UART1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART1_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (UART1_IntClock:R vs. Clock_1:R)
		5.5::Critical Path Report for (UART1_IntClock:R vs. UART1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                    | Frequency: 23.92 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 31.67 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | Frequency: 23.92 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART1_IntClock             | Frequency: 23.92 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1         Clock_1         83333.3          67438       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       Clock_1         41666.7          10088       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       UART1_IntClock  41666.7          25113       N/A              N/A         N/A              N/A         N/A              N/A         
UART1_IntClock  Clock_1         41666.7          -135        N/A              N/A         N/A              N/A         N/A              N/A         
UART1_IntClock  UART1_IntClock  1.08333e+006     1054579     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
LED(0)_PAD   25262         CyBUS_CLK:R       
Tx_1(0)_PAD  31079         UART1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 23.92 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -135p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (period of common ancestor clock between UART1_IntClock Clock_1)   41667
- Setup time                                                                      -6190
-------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                    35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35612
-------------------------------------   ----- 
End-of-path arrival time (ps)           35612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART1:BUART:reset_reg\/q                            macrocell14     1250   1250   -135  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/reset                 datapathcell3   3973   5223   -135  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb      datapathcell3   8110  13333   -135  RISE       1
\UART1:BUART:rx_status_5\/main_0                     macrocell8      2836  16169   -135  RISE       1
\UART1:BUART:rx_status_5\/q                          macrocell8      3350  19519   -135  RISE       1
\UART1:BUART:sRX:RxSts\/status_5                     statusicell2    4201  23720   -135  RISE       1
\UART1:BUART:sRX:RxSts\/interrupt                    statusicell2    2460  26180   -135  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0         macrocell12     3793  29973   -135  RISE       1
\ByteCounter:CounterUDB:count_enable\/q              macrocell12     3350  33323   -135  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2289  35612   -135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 31.67 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 10088p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25389
-------------------------------------   ----- 
End-of-path arrival time (ps)           25389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/busclk                       datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART1:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb      datapathcell3   3110   3110  10088  RISE       1
\UART1:BUART:rx_status_5\/main_0                     macrocell8      2836   5946  10088  RISE       1
\UART1:BUART:rx_status_5\/q                          macrocell8      3350   9296  10088  RISE       1
\UART1:BUART:sRX:RxSts\/status_5                     statusicell2    4201  13497  10088  RISE       1
\UART1:BUART:sRX:RxSts\/interrupt                    statusicell2    2460  15957  10088  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0         macrocell12     3793  19750  10088  RISE       1
\ByteCounter:CounterUDB:count_enable\/q              macrocell12     3350  23100  10088  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2289  25389  10088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 23.92 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -135p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (period of common ancestor clock between UART1_IntClock Clock_1)   41667
- Setup time                                                                      -6190
-------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                    35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35612
-------------------------------------   ----- 
End-of-path arrival time (ps)           35612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART1:BUART:reset_reg\/q                            macrocell14     1250   1250   -135  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/reset                 datapathcell3   3973   5223   -135  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb      datapathcell3   8110  13333   -135  RISE       1
\UART1:BUART:rx_status_5\/main_0                     macrocell8      2836  16169   -135  RISE       1
\UART1:BUART:rx_status_5\/q                          macrocell8      3350  19519   -135  RISE       1
\UART1:BUART:sRX:RxSts\/status_5                     statusicell2    4201  23720   -135  RISE       1
\UART1:BUART:sRX:RxSts\/interrupt                    statusicell2    2460  26180   -135  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0         macrocell12     3793  29973   -135  RISE       1
\ByteCounter:CounterUDB:count_enable\/q              macrocell12     3350  33323   -135  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2289  35612   -135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART1_IntClock
********************************************
Clock: UART1_IntClock
Frequency: 23.92 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -135p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (period of common ancestor clock between UART1_IntClock Clock_1)   41667
- Setup time                                                                      -6190
-------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                    35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35612
-------------------------------------   ----- 
End-of-path arrival time (ps)           35612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART1:BUART:reset_reg\/q                            macrocell14     1250   1250   -135  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/reset                 datapathcell3   3973   5223   -135  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb      datapathcell3   8110  13333   -135  RISE       1
\UART1:BUART:rx_status_5\/main_0                     macrocell8      2836  16169   -135  RISE       1
\UART1:BUART:rx_status_5\/q                          macrocell8      3350  19519   -135  RISE       1
\UART1:BUART:sRX:RxSts\/status_5                     statusicell2    4201  23720   -135  RISE       1
\UART1:BUART:sRX:RxSts\/interrupt                    statusicell2    2460  26180   -135  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0         macrocell12     3793  29973   -135  RISE       1
\ByteCounter:CounterUDB:count_enable\/q              macrocell12     3350  33323   -135  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2289  35612   -135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 10088p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25389
-------------------------------------   ----- 
End-of-path arrival time (ps)           25389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/busclk                       datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART1:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb      datapathcell3   3110   3110  10088  RISE       1
\UART1:BUART:rx_status_5\/main_0                     macrocell8      2836   5946  10088  RISE       1
\UART1:BUART:rx_status_5\/q                          macrocell8      3350   9296  10088  RISE       1
\UART1:BUART:sRX:RxSts\/status_5                     statusicell2    4201  13497  10088  RISE       1
\UART1:BUART:sRX:RxSts\/interrupt                    statusicell2    2460  15957  10088  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0         macrocell12     3793  19750  10088  RISE       1
\ByteCounter:CounterUDB:count_enable\/q              macrocell12     3350  23100  10088  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2289  25389  10088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART1_IntClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25113p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART1_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13084
-------------------------------------   ----- 
End-of-path arrival time (ps)           13084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1         2009   2009  25113  RISE       1
\UART1:BUART:rx_postpoll\/main_1         macrocell6      5469   7478  25113  RISE       1
\UART1:BUART:rx_postpoll\/q              macrocell6      3350  10828  25113  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2256  13084  25113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:prevCompare\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 67438p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9705
-------------------------------------   ---- 
End-of-path arrival time (ps)           9705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:prevCompare\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:prevCompare\/q               macrocell34     1250   1250  67438  RISE       1
\ByteCounter:CounterUDB:reload\/main_1               macrocell9      2238   3488  67438  RISE       1
\ByteCounter:CounterUDB:reload\/q                    macrocell9      3350   6838  67438  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   2866   9705  67438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (UART1_IntClock:R vs. Clock_1:R)
**************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -135p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (period of common ancestor clock between UART1_IntClock Clock_1)   41667
- Setup time                                                                      -6190
-------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                    35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35612
-------------------------------------   ----- 
End-of-path arrival time (ps)           35612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART1:BUART:reset_reg\/q                            macrocell14     1250   1250   -135  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/reset                 datapathcell3   3973   5223   -135  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb      datapathcell3   8110  13333   -135  RISE       1
\UART1:BUART:rx_status_5\/main_0                     macrocell8      2836  16169   -135  RISE       1
\UART1:BUART:rx_status_5\/q                          macrocell8      3350  19519   -135  RISE       1
\UART1:BUART:sRX:RxSts\/status_5                     statusicell2    4201  23720   -135  RISE       1
\UART1:BUART:sRX:RxSts\/interrupt                    statusicell2    2460  26180   -135  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0         macrocell12     3793  29973   -135  RISE       1
\ByteCounter:CounterUDB:count_enable\/q              macrocell12     3350  33323   -135  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2289  35612   -135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (UART1_IntClock:R vs. UART1_IntClock:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART1:BUART:sTX:TxSts\/clock
Path slack     : 1054579p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28255
-------------------------------------   ----- 
End-of-path arrival time (ps)           28255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                        macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/reset             datapathcell1   7990   9240  1054579  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  17820  1054579  RISE       1
\UART1:BUART:tx_status_0\/main_3                 macrocell3      4147  21967  1054579  RISE       1
\UART1:BUART:tx_status_0\/q                      macrocell3      3350  25317  1054579  RISE       1
\UART1:BUART:sTX:TxSts\/status_0                 statusicell1    2938  28255  1054579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxSts\/clock                              statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -135p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (period of common ancestor clock between UART1_IntClock Clock_1)   41667
- Setup time                                                                      -6190
-------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                    35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35612
-------------------------------------   ----- 
End-of-path arrival time (ps)           35612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART1:BUART:reset_reg\/q                            macrocell14     1250   1250   -135  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/reset                 datapathcell3   3973   5223   -135  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb      datapathcell3   8110  13333   -135  RISE       1
\UART1:BUART:rx_status_5\/main_0                     macrocell8      2836  16169   -135  RISE       1
\UART1:BUART:rx_status_5\/q                          macrocell8      3350  19519   -135  RISE       1
\UART1:BUART:sRX:RxSts\/status_5                     statusicell2    4201  23720   -135  RISE       1
\UART1:BUART:sRX:RxSts\/interrupt                    statusicell2    2460  26180   -135  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0         macrocell12     3793  29973   -135  RISE       1
\ByteCounter:CounterUDB:count_enable\/q              macrocell12     3350  33323   -135  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2289  35612   -135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \ByteCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 8184p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (period of common ancestor clock between UART1_IntClock Clock_1)   41667
- Setup time                                                                      -3510
-------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29973
-------------------------------------   ----- 
End-of-path arrival time (ps)           29973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART1:BUART:reset_reg\/q                        macrocell14     1250   1250   -135  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3973   5223   -135  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  13333   -135  RISE       1
\UART1:BUART:rx_status_5\/main_0                 macrocell8      2836  16169   -135  RISE       1
\UART1:BUART:rx_status_5\/q                      macrocell8      3350  19519   -135  RISE       1
\UART1:BUART:sRX:RxSts\/status_5                 statusicell2    4201  23720   -135  RISE       1
\UART1:BUART:sRX:RxSts\/interrupt                statusicell2    2460  26180   -135  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/main_0   macrocell35     3793  29973   8184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/clock_0            macrocell35         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCountReset:Sync:ctrl_reg\/control_0
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 23687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11790
-------------------------------------   ----- 
End-of-path arrival time (ps)           11790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteCountReset:Sync:ctrl_reg\/busclk                       controlcell4        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCountReset:Sync:ctrl_reg\/control_0             controlcell4    2050   2050  23687  RISE       1
\ByteCounter:CounterUDB:reload\/main_0               macrocell9      3524   5574  23687  RISE       1
\ByteCounter:CounterUDB:reload\/q                    macrocell9      3350   8924  23687  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   2866  11790  23687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25113p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART1_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13084
-------------------------------------   ----- 
End-of-path arrival time (ps)           13084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1         2009   2009  25113  RISE       1
\UART1:BUART:rx_postpoll\/main_1         macrocell6      5469   7478  25113  RISE       1
\UART1:BUART:rx_postpoll\/q              macrocell6      3350  10828  25113  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2256  13084  25113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:rx_state_0\/main_10
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 29037p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2009   2009  25113  RISE       1
\UART1:BUART:rx_state_0\/main_10  macrocell22   7111   9120  29037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:pollcount_1\/main_4
Capture Clock  : \UART1:BUART:pollcount_1\/clock_0
Path slack     : 29946p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2009   2009  25113  RISE       1
\UART1:BUART:pollcount_1\/main_4  macrocell28   6202   8211  29946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:pollcount_0\/main_3
Capture Clock  : \UART1:BUART:pollcount_0\/clock_0
Path slack     : 29946p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2009   2009  25113  RISE       1
\UART1:BUART:pollcount_0\/main_3  macrocell29   6202   8211  29946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:rx_status_3\/main_7
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 29946p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2009   2009  25113  RISE       1
\UART1:BUART:rx_status_3\/main_7  macrocell30   6202   8211  29946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:rx_state_2\/main_9
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 30674p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2009   2009  25113  RISE       1
\UART1:BUART:rx_state_2\/main_9  macrocell25   5473   7482  30674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART1:BUART:rx_last\/main_1
Capture Clock  : \UART1:BUART:rx_last\/clock_0
Path slack     : 30674p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell1       2009   2009  25113  RISE       1
\UART1:BUART:rx_last\/main_1  macrocell32   5473   7482  30674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_last\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTReset:Sync:ctrl_reg\/control_0
Path End       : \UART1:BUART:reset_reg\/main_0
Capture Clock  : \UART1:BUART:reset_reg\/clock_0
Path slack     : 33845p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UARTReset:Sync:ctrl_reg\/busclk                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\UARTReset:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  33845  RISE       1
\UART1:BUART:reset_reg\/main_0       macrocell14    2262   4312  33845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCountReset:Sync:ctrl_reg\/control_0
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 35530p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteCountReset:Sync:ctrl_reg\/busclk                       controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ByteCountReset:Sync:ctrl_reg\/control_0       controlcell4   2050   2050  23687  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   4086   6136  35530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71913p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10920
-------------------------------------   ----- 
End-of-path arrival time (ps)           10920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  71913  RISE       1
\ByteCounter:CounterUDB:status_0\/main_0            macrocell10     2888   5318  71913  RISE       1
\ByteCounter:CounterUDB:status_0\/q                 macrocell10     3350   8668  71913  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2252  10920  71913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10811
-------------------------------------   ----- 
End-of-path arrival time (ps)           10811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  72022  RISE       1
\ByteCounter:CounterUDB:status_2\/main_0            macrocell11     2902   5202  72022  RISE       1
\ByteCounter:CounterUDB:status_2\/q                 macrocell11     3350   8552  72022  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2260  10811  72022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ByteCounter:CounterUDB:prevCompare\/main_0
Capture Clock  : \ByteCounter:CounterUDB:prevCompare\/clock_0
Path slack     : 74505p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  71913  RISE       1
\ByteCounter:CounterUDB:prevCompare\/main_0         macrocell34     2888   5318  74505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:prevCompare\/clock_0               macrocell34         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \ByteCounter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \ByteCounter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 74622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  72022  RISE       1
\ByteCounter:CounterUDB:overflow_reg_i\/main_0      macrocell33     2902   5202  74622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:overflow_reg_i\/clock_0            macrocell33         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74740p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   2290   2290  74740  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    5803   8093  74740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART1:BUART:sTX:TxSts\/clock
Path slack     : 1054579p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28255
-------------------------------------   ----- 
End-of-path arrival time (ps)           28255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                        macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/reset             datapathcell1   7990   9240  1054579  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  17820  1054579  RISE       1
\UART1:BUART:tx_status_0\/main_3                 macrocell3      4147  21967  1054579  RISE       1
\UART1:BUART:tx_status_0\/q                      macrocell3      3350  25317  1054579  RISE       1
\UART1:BUART:sTX:TxSts\/status_0                 statusicell1    2938  28255  1054579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1055421p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21723
-------------------------------------   ----- 
End-of-path arrival time (ps)           21723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                       macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   6144   7394  1055421  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  12584  1055421  RISE       1
\UART1:BUART:counter_load_not\/main_2           macrocell2      3495  16078  1055421  RISE       1
\UART1:BUART:counter_load_not\/q                macrocell2      3350  19428  1055421  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  21723  1055421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:tx_state_0\/main_4
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 1057856p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21967
-------------------------------------   ----- 
End-of-path arrival time (ps)           21967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                        macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/reset             datapathcell1   7990   9240  1054579  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  17820  1054579  RISE       1
\UART1:BUART:tx_state_0\/main_4                  macrocell17     4147  21967  1057856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART1:BUART:sRX:RxSts\/clock
Path slack     : 1058665p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24168
-------------------------------------   ----- 
End-of-path arrival time (ps)           24168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                        macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3973   5223  1058665  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  13803  1058665  RISE       1
\UART1:BUART:rx_status_4\/main_1                 macrocell7      2843  16645  1058665  RISE       1
\UART1:BUART:rx_status_4\/q                      macrocell7      3350  19995  1058665  RISE       1
\UART1:BUART:sRX:RxSts\/status_4                 statusicell2    4173  24168  1058665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:txn\/main_4
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 1058898p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20926
-------------------------------------   ----- 
End-of-path arrival time (ps)           20926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q               macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/reset    datapathcell1   7990   9240  1054579  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   9370  18610  1058898  RISE       1
\UART1:BUART:txn\/main_4                macrocell15     2316  20926  1058898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1060358p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16966
-------------------------------------   ----- 
End-of-path arrival time (ps)           16966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                     macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6144   7394  1055421  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  12584  1055421  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4382  16966  1060358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:tx_state_1\/main_3
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 1062184p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17640
-------------------------------------   ----- 
End-of-path arrival time (ps)           17640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                     macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6144   7394  1055421  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  12584  1055421  RISE       1
\UART1:BUART:tx_state_1\/main_3               macrocell16     5056  17640  1062184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART1:BUART:tx_bitclk\/clock_0
Path slack     : 1062184p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17640
-------------------------------------   ----- 
End-of-path arrival time (ps)           17640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                     macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6144   7394  1055421  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  12584  1055421  RISE       1
\UART1:BUART:tx_bitclk\/main_2                macrocell19     5056  17640  1062184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:txn\/main_6
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 1062484p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17340
-------------------------------------   ----- 
End-of-path arrival time (ps)           17340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                     macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6144   7394  1055421  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  12584  1062484  RISE       1
\UART1:BUART:txn\/main_6                      macrocell15     4756  17340  1062484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:tx_state_0\/main_3
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 1063745p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16078
-------------------------------------   ----- 
End-of-path arrival time (ps)           16078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                     macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6144   7394  1055421  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  12584  1055421  RISE       1
\UART1:BUART:tx_state_0\/main_3               macrocell17     3495  16078  1063745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:tx_state_2\/main_3
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 1063754p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16069
-------------------------------------   ----- 
End-of-path arrival time (ps)           16069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                     macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6144   7394  1055421  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  12584  1055421  RISE       1
\UART1:BUART:tx_state_2\/main_3               macrocell18     3486  16069  1063754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:tx_state_1\/main_5
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 1064056p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15767
-------------------------------------   ----- 
End-of-path arrival time (ps)           15767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                     macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6144   7394  1055421  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  12584  1062484  RISE       1
\UART1:BUART:tx_state_1\/main_5               macrocell16     3183  15767  1064056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:tx_state_2\/main_5
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 1064942p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14882
-------------------------------------   ----- 
End-of-path arrival time (ps)           14882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                     macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6144   7394  1055421  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  12584  1062484  RISE       1
\UART1:BUART:tx_state_2\/main_5               macrocell18     2298  14882  1064942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:sTX:TxShifter:u0\/reset
Capture Clock  : \UART1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1065473p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -8620
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1074713

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9240
-------------------------------------   ---- 
End-of-path arrival time (ps)           9240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q             macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/reset  datapathcell1   7990   9240  1065473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART1:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065948p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12026
-------------------------------------   ----- 
End-of-path arrival time (ps)           12026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_2\/q            macrocell25   1250   1250  1065948  RISE       1
\UART1:BUART:rx_counter_load\/main_3  macrocell5    5112   6362  1065948  RISE       1
\UART1:BUART:rx_counter_load\/q       macrocell5    3350   9712  1065948  RISE       1
\UART1:BUART:sRX:RxBitCounter\/load   count7cell    2314  12026  1065948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/reset
Capture Clock  : \UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1067070p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -8870
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1074463

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7394
-------------------------------------   ---- 
End-of-path arrival time (ps)           7394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                   macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/reset  datapathcell2   6144   7394  1067070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:sRX:RxShifter:u0\/reset
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069290p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -8820
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1074513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q             macrocell14     1250   1250  1054579  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/reset  datapathcell3   3973   5223  1069290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_1\/q
Path End       : \UART1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069355p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_1\/q                macrocell21     1250   1250  1067568  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6718   7968  1069355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_1\/q
Path End       : \UART1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069806p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7518
-------------------------------------   ---- 
End-of-path arrival time (ps)           7518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_1\/q                macrocell16     1250   1250  1066274  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   6268   7518  1069806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:rx_state_1\/main_0
Capture Clock  : \UART1:BUART:rx_state_1\/clock_0
Path slack     : 1070001p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9822
-------------------------------------   ---- 
End-of-path arrival time (ps)           9822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q        macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:rx_state_1\/main_0  macrocell21   8572   9822  1070001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_1\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:rx_state_0\/main_0
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 1070001p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9822
-------------------------------------   ---- 
End-of-path arrival time (ps)           9822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q        macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:rx_state_0\/main_0  macrocell22   8572   9822  1070001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070610p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_0\/q                macrocell22     1250   1250  1068270  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5463   6713  1070610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 1071065p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q          macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:rx_load_fifo\/main_0  macrocell23   7508   8758  1071065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:rx_state_3\/main_0
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 1071065p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q        macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:rx_state_3\/main_0  macrocell24   7508   8758  1071065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:txn\/main_0
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 1071126p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q  macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:txn\/main_0   macrocell15   7447   8697  1071126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell15         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:rx_address_detected\/main_0
Capture Clock  : \UART1:BUART:rx_address_detected\/clock_0
Path slack     : 1071126p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q                 macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:rx_address_detected\/main_0  macrocell31   7447   8697  1071126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_address_detected\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_bitclk_enable\/q
Path End       : \UART1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071139p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:rx_bitclk_enable\/q          macrocell26     1250   1250  1071139  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4935   6185  1071139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_1\/q
Path End       : \UART1:BUART:rx_state_2\/main_1
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 1071337p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8486
-------------------------------------   ---- 
End-of-path arrival time (ps)           8486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_1\/q       macrocell21   1250   1250  1067568  RISE       1
\UART1:BUART:rx_state_2\/main_1  macrocell25   7236   8486  1071337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:pollcount_1\/main_0
Capture Clock  : \UART1:BUART:pollcount_1\/clock_0
Path slack     : 1071700p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q         macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:pollcount_1\/main_0  macrocell28   6873   8123  1071700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:pollcount_0\/main_0
Capture Clock  : \UART1:BUART:pollcount_0\/clock_0
Path slack     : 1071700p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q         macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:pollcount_0\/main_0  macrocell29   6873   8123  1071700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:rx_status_3\/main_0
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 1071700p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q         macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:rx_status_3\/main_0  macrocell30   6873   8123  1071700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:tx_state_2\/main_0
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 1071711p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8112
-------------------------------------   ---- 
End-of-path arrival time (ps)           8112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q        macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:tx_state_2\/main_0  macrocell18   6862   8112  1071711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071881p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_0\/q                macrocell17     1250   1250  1067668  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4193   5443  1071881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:pollcount_0\/q
Path End       : \UART1:BUART:rx_state_0\/main_11
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 1072087p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7737
-------------------------------------   ---- 
End-of-path arrival time (ps)           7737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:pollcount_0\/q       macrocell29   1250   1250  1068018  RISE       1
\UART1:BUART:rx_state_0\/main_11  macrocell22   6487   7737  1072087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_1\/q
Path End       : \UART1:BUART:tx_state_1\/main_1
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 1072365p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_1\/q       macrocell16   1250   1250  1066274  RISE       1
\UART1:BUART:tx_state_1\/main_1  macrocell16   6208   7458  1072365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_1\/q
Path End       : \UART1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART1:BUART:tx_bitclk\/clock_0
Path slack     : 1072365p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_1\/q      macrocell16   1250   1250  1066274  RISE       1
\UART1:BUART:tx_bitclk\/main_0  macrocell19   6208   7458  1072365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:rx_state_2\/main_2
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 1072589p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_0\/q       macrocell22   1250   1250  1068270  RISE       1
\UART1:BUART:rx_state_2\/main_2  macrocell25   5985   7235  1072589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_3\/q
Path End       : \UART1:BUART:rx_state_2\/main_4
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 1072601p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_3\/q       macrocell24   1250   1250  1067439  RISE       1
\UART1:BUART:rx_state_2\/main_4  macrocell25   5973   7223  1072601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_bitclk\/q
Path End       : \UART1:BUART:txn\/main_7
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 1072880p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_bitclk\/q  macrocell19   1250   1250  1072880  RISE       1
\UART1:BUART:txn\/main_7   macrocell15   5694   6944  1072880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell15         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 1072899p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_2\/q         macrocell25   1250   1250  1065948  RISE       1
\UART1:BUART:rx_load_fifo\/main_5  macrocell23   5675   6925  1072899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:rx_state_3\/main_5
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 1072899p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_2\/q       macrocell25   1250   1250  1065948  RISE       1
\UART1:BUART:rx_state_3\/main_5  macrocell24   5675   6925  1072899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:pollcount_0\/q
Path End       : \UART1:BUART:pollcount_1\/main_5
Capture Clock  : \UART1:BUART:pollcount_1\/clock_0
Path slack     : 1072924p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6899
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:pollcount_0\/q       macrocell29   1250   1250  1068018  RISE       1
\UART1:BUART:pollcount_1\/main_5  macrocell28   5649   6899  1072924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:pollcount_0\/q
Path End       : \UART1:BUART:pollcount_0\/main_4
Capture Clock  : \UART1:BUART:pollcount_0\/clock_0
Path slack     : 1072924p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6899
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:pollcount_0\/q       macrocell29   1250   1250  1068018  RISE       1
\UART1:BUART:pollcount_0\/main_4  macrocell29   5649   6899  1072924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:pollcount_0\/q
Path End       : \UART1:BUART:rx_status_3\/main_8
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 1072924p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6899
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:pollcount_0\/q       macrocell29   1250   1250  1068018  RISE       1
\UART1:BUART:rx_status_3\/main_8  macrocell30   5649   6899  1072924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:tx_state_0\/main_0
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 1073122p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q        macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:tx_state_0\/main_0  macrocell17   5452   6702  1073122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_1\/q
Path End       : \UART1:BUART:tx_state_2\/main_1
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 1073230p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_1\/q       macrocell16   1250   1250  1066274  RISE       1
\UART1:BUART:tx_state_2\/main_1  macrocell18   5343   6593  1073230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART1:BUART:rx_state_2\/main_8
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 1073255p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073255  RISE       1
\UART1:BUART:rx_state_2\/main_8         macrocell25   4629   6569  1073255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART1:BUART:rx_state_2\/main_6
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 1073269p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073269  RISE       1
\UART1:BUART:rx_state_2\/main_6         macrocell25   4615   6555  1073269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:txn\/main_3
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 1073394p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_0\/q  macrocell17   1250   1250  1067668  RISE       1
\UART1:BUART:txn\/main_3    macrocell15   5180   6430  1073394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell15         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:rx_state_0\/main_5
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 1073461p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_2\/q       macrocell25   1250   1250  1065948  RISE       1
\UART1:BUART:rx_state_0\/main_5  macrocell22   5112   6362  1073461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073461p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_2\/q               macrocell25   1250   1250  1065948  RISE       1
\UART1:BUART:rx_state_stop1_reg\/main_3  macrocell27   5112   6362  1073461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_stop1_reg\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_3\/q
Path End       : \UART1:BUART:rx_status_3\/main_4
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 1073483p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_3\/q        macrocell24   1250   1250  1067439  RISE       1
\UART1:BUART:rx_status_3\/main_4  macrocell30   5091   6341  1073483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART1:BUART:rx_state_2\/main_7
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 1073593p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073593  RISE       1
\UART1:BUART:rx_state_2\/main_7         macrocell25   4291   6231  1073593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_1\/q
Path End       : \UART1:BUART:txn\/main_2
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 1073689p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_1\/q  macrocell16   1250   1250  1066274  RISE       1
\UART1:BUART:txn\/main_2    macrocell15   4884   6134  1073689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell15         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_bitclk\/q
Path End       : \UART1:BUART:tx_state_0\/main_6
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 1073764p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_bitclk\/q        macrocell19   1250   1250  1072880  RISE       1
\UART1:BUART:tx_state_0\/main_6  macrocell17   4809   6059  1073764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:rx_state_2\/main_0
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 1074048p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q        macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:rx_state_2\/main_0  macrocell25   4525   5775  1074048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:rx_last\/main_0
Capture Clock  : \UART1:BUART:rx_last\/clock_0
Path slack     : 1074048p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q     macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:rx_last\/main_0  macrocell32   4525   5775  1074048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_last\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:pollcount_1\/q
Path End       : \UART1:BUART:rx_state_0\/main_9
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 1074057p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:pollcount_1\/q      macrocell28   1250   1250  1069195  RISE       1
\UART1:BUART:rx_state_0\/main_9  macrocell22   4517   5767  1074057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:sTX:TxSts\/reset
Capture Clock  : \UART1:BUART:sTX:TxSts\/clock
Path slack     : 1074093p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9240
-------------------------------------   ---- 
End-of-path arrival time (ps)           9240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q      macrocell14    1250   1250  1054579  RISE       1
\UART1:BUART:sTX:TxSts\/reset  statusicell1   7990   9240  1074093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sTX:TxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_1\/q
Path End       : \UART1:BUART:rx_status_3\/main_1
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 1074156p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_1\/q        macrocell21   1250   1250  1067568  RISE       1
\UART1:BUART:rx_status_3\/main_1  macrocell30   4417   5667  1074156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_bitclk_enable\/q
Path End       : \UART1:BUART:rx_state_2\/main_3
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 1074318p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  1071139  RISE       1
\UART1:BUART:rx_state_2\/main_3   macrocell25   4255   5505  1074318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_bitclk\/q
Path End       : \UART1:BUART:tx_state_2\/main_6
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 1074339p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_bitclk\/q        macrocell19   1250   1250  1072880  RISE       1
\UART1:BUART:tx_state_2\/main_6  macrocell18   4234   5484  1074339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_bitclk_enable\/q
Path End       : \UART1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074375p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_bitclk_enable\/q   macrocell26   1250   1250  1071139  RISE       1
\UART1:BUART:rx_load_fifo\/main_3  macrocell23   4198   5448  1074375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_bitclk_enable\/q
Path End       : \UART1:BUART:rx_state_3\/main_3
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 1074375p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  1071139  RISE       1
\UART1:BUART:rx_state_3\/main_3   macrocell24   4198   5448  1074375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_3\/q
Path End       : \UART1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074395p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_3\/q         macrocell24   1250   1250  1067439  RISE       1
\UART1:BUART:rx_load_fifo\/main_4  macrocell23   4178   5428  1074395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_3\/q
Path End       : \UART1:BUART:rx_state_3\/main_4
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 1074395p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_3\/q       macrocell24   1250   1250  1067439  RISE       1
\UART1:BUART:rx_state_3\/main_4  macrocell24   4178   5428  1074395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_bitclk_enable\/q
Path End       : \UART1:BUART:rx_state_0\/main_3
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 1074396p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  1071139  RISE       1
\UART1:BUART:rx_state_0\/main_3   macrocell22   4177   5427  1074396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:sRX:RxBitCounter\/reset
Capture Clock  : \UART1:BUART:sRX:RxBitCounter\/clock
Path slack     : 1074512p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8822
-------------------------------------   ---- 
End-of-path arrival time (ps)           8822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q             macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:sRX:RxBitCounter\/reset  count7cell    7572   8822  1074512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_1\/q
Path End       : \UART1:BUART:tx_state_0\/main_1
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 1074598p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_1\/q       macrocell16   1250   1250  1066274  RISE       1
\UART1:BUART:tx_state_0\/main_1  macrocell17   3975   5225  1074598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART1:BUART:rx_state_0\/main_8
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 1074739p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073255  RISE       1
\UART1:BUART:rx_state_0\/main_8         macrocell22   3144   5084  1074739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART1:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074753p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073255  RISE       1
\UART1:BUART:rx_load_fifo\/main_8       macrocell23   3131   5071  1074753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART1:BUART:rx_state_3\/main_8
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 1074753p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073255  RISE       1
\UART1:BUART:rx_state_3\/main_8         macrocell24   3131   5071  1074753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074767p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073269  RISE       1
\UART1:BUART:rx_load_fifo\/main_6       macrocell23   3117   5057  1074767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART1:BUART:rx_state_3\/main_6
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 1074767p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073269  RISE       1
\UART1:BUART:rx_state_3\/main_6         macrocell24   3117   5057  1074767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART1:BUART:rx_state_0\/main_6
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 1074769p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073269  RISE       1
\UART1:BUART:rx_state_0\/main_6         macrocell22   3114   5054  1074769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:rx_status_3\/main_2
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 1074857p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_0\/q        macrocell22   1250   1250  1068270  RISE       1
\UART1:BUART:rx_status_3\/main_2  macrocell30   3716   4966  1074857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_2\/q
Path End       : \UART1:BUART:tx_state_1\/main_4
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 1074910p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_2\/q       macrocell18   1250   1250  1067481  RISE       1
\UART1:BUART:tx_state_1\/main_4  macrocell16   3663   4913  1074910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_2\/q
Path End       : \UART1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART1:BUART:tx_bitclk\/clock_0
Path slack     : 1074910p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_2\/q      macrocell18   1250   1250  1067481  RISE       1
\UART1:BUART:tx_bitclk\/main_3  macrocell19   3663   4913  1074910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_2\/q
Path End       : \UART1:BUART:txn\/main_5
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 1074915p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_2\/q  macrocell18   1250   1250  1067481  RISE       1
\UART1:BUART:txn\/main_5    macrocell15   3658   4908  1074915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell15         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART1:BUART:rx_state_0\/main_7
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 1074941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073593  RISE       1
\UART1:BUART:rx_state_0\/main_7         macrocell22   2942   4882  1074941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074944p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074944  RISE       1
\UART1:BUART:rx_bitclk_enable\/main_2   macrocell26   2939   4879  1074944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074950p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073593  RISE       1
\UART1:BUART:rx_load_fifo\/main_7       macrocell23   2933   4873  1074950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART1:BUART:rx_state_3\/main_7
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 1074950p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073593  RISE       1
\UART1:BUART:rx_state_3\/main_7         macrocell24   2933   4873  1074950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_3\/q
Path End       : \UART1:BUART:rx_state_0\/main_4
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_3\/q       macrocell24   1250   1250  1067439  RISE       1
\UART1:BUART:rx_state_0\/main_4  macrocell22   3621   4871  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_3\/q
Path End       : \UART1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_3\/q               macrocell24   1250   1250  1067439  RISE       1
\UART1:BUART:rx_state_stop1_reg\/main_2  macrocell27   3621   4871  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_stop1_reg\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074953  RISE       1
\UART1:BUART:rx_bitclk_enable\/main_1   macrocell26   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART1:BUART:pollcount_1\/main_2
Capture Clock  : \UART1:BUART:pollcount_1\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074953  RISE       1
\UART1:BUART:pollcount_1\/main_2        macrocell28   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART1:BUART:pollcount_0\/main_2
Capture Clock  : \UART1:BUART:pollcount_0\/clock_0
Path slack     : 1074953p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074953  RISE       1
\UART1:BUART:pollcount_0\/main_2        macrocell29   2930   4870  1074953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074955p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074955  RISE       1
\UART1:BUART:rx_bitclk_enable\/main_0   macrocell26   2928   4868  1074955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART1:BUART:pollcount_1\/main_1
Capture Clock  : \UART1:BUART:pollcount_1\/clock_0
Path slack     : 1074955p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074955  RISE       1
\UART1:BUART:pollcount_1\/main_1        macrocell28   2928   4868  1074955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART1:BUART:pollcount_0\/main_1
Capture Clock  : \UART1:BUART:pollcount_0\/clock_0
Path slack     : 1074955p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074955  RISE       1
\UART1:BUART:pollcount_0\/main_1        macrocell29   2928   4868  1074955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_1\/q
Path End       : \UART1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075058p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_1\/q         macrocell21   1250   1250  1067568  RISE       1
\UART1:BUART:rx_load_fifo\/main_1  macrocell23   3516   4766  1075058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_1\/q
Path End       : \UART1:BUART:rx_state_3\/main_1
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 1075058p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_1\/q       macrocell21   1250   1250  1067568  RISE       1
\UART1:BUART:rx_state_3\/main_1  macrocell24   3516   4766  1075058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_1\/q
Path End       : \UART1:BUART:rx_state_1\/main_1
Capture Clock  : \UART1:BUART:rx_state_1\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_1\/q       macrocell21   1250   1250  1067568  RISE       1
\UART1:BUART:rx_state_1\/main_1  macrocell21   3491   4741  1075082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_1\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_1\/q
Path End       : \UART1:BUART:rx_state_0\/main_1
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_1\/q       macrocell21   1250   1250  1067568  RISE       1
\UART1:BUART:rx_state_0\/main_1  macrocell22   3491   4741  1075082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_1\/q
Path End       : \UART1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_1\/q               macrocell21   1250   1250  1067568  RISE       1
\UART1:BUART:rx_state_stop1_reg\/main_0  macrocell27   3491   4741  1075082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_stop1_reg\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:tx_state_1\/main_2
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 1075114p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_0\/q       macrocell17   1250   1250  1067668  RISE       1
\UART1:BUART:tx_state_1\/main_2  macrocell16   3459   4709  1075114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART1:BUART:tx_bitclk\/clock_0
Path slack     : 1075114p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_0\/q      macrocell17   1250   1250  1067668  RISE       1
\UART1:BUART:tx_bitclk\/main_1  macrocell19   3459   4709  1075114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_load_fifo\/q
Path End       : \UART1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075163p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART1:BUART:rx_load_fifo\/q            macrocell23     1250   1250  1071147  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3791   5041  1075163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:rx_status_3\/main_5
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 1075271p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_2\/q        macrocell25   1250   1250  1065948  RISE       1
\UART1:BUART:rx_status_3\/main_5  macrocell30   3302   4552  1075271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:pollcount_1\/q
Path End       : \UART1:BUART:pollcount_1\/main_3
Capture Clock  : \UART1:BUART:pollcount_1\/clock_0
Path slack     : 1075373p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:pollcount_1\/q       macrocell28   1250   1250  1069195  RISE       1
\UART1:BUART:pollcount_1\/main_3  macrocell28   3201   4451  1075373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:pollcount_1\/q
Path End       : \UART1:BUART:rx_status_3\/main_6
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 1075373p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:pollcount_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:pollcount_1\/q       macrocell28   1250   1250  1069195  RISE       1
\UART1:BUART:rx_status_3\/main_6  macrocell30   3201   4451  1075373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:tx_state_1\/main_0
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 1075442p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q        macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:tx_state_1\/main_0  macrocell16   3131   4381  1075442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:tx_mark\/main_0
Capture Clock  : \UART1:BUART:tx_mark\/clock_0
Path slack     : 1075442p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q     macrocell14   1250   1250  1054579  RISE       1
\UART1:BUART:tx_mark\/main_0  macrocell20   3131   4381  1075442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_mark\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_bitclk_enable\/q
Path End       : \UART1:BUART:rx_status_3\/main_3
Capture Clock  : \UART1:BUART:rx_status_3\/clock_0
Path slack     : 1075456p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_bitclk_enable\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  1071139  RISE       1
\UART1:BUART:rx_status_3\/main_3  macrocell30   3117   4367  1075456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:rx_state_0\/main_2
Capture Clock  : \UART1:BUART:rx_state_0\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_0\/q       macrocell22   1250   1250  1068270  RISE       1
\UART1:BUART:rx_state_0\/main_2  macrocell22   2790   4040  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_0\/q               macrocell22   1250   1250  1068270  RISE       1
\UART1:BUART:rx_state_stop1_reg\/main_1  macrocell27   2790   4040  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_stop1_reg\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_2\/q
Path End       : \UART1:BUART:tx_state_2\/main_4
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_2\/q       macrocell18   1250   1250  1067481  RISE       1
\UART1:BUART:tx_state_2\/main_4  macrocell18   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_0\/q         macrocell22   1250   1250  1068270  RISE       1
\UART1:BUART:rx_load_fifo\/main_2  macrocell23   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_load_fifo\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_0\/q
Path End       : \UART1:BUART:rx_state_3\/main_2
Capture Clock  : \UART1:BUART:rx_state_3\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_0\/q       macrocell22   1250   1250  1068270  RISE       1
\UART1:BUART:rx_state_3\/main_2  macrocell24   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_2\/q
Path End       : \UART1:BUART:tx_state_0\/main_5
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 1075806p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_2\/q       macrocell18   1250   1250  1067481  RISE       1
\UART1:BUART:tx_state_0\/main_5  macrocell17   2768   4018  1075806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:tx_state_2\/main_2
Capture Clock  : \UART1:BUART:tx_state_2\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_0\/q       macrocell17   1250   1250  1067668  RISE       1
\UART1:BUART:tx_state_2\/main_2  macrocell18   2588   3838  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_state_0\/q
Path End       : \UART1:BUART:tx_state_0\/main_2
Capture Clock  : \UART1:BUART:tx_state_0\/clock_0
Path slack     : 1075992p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_state_0\/q       macrocell17   1250   1250  1067668  RISE       1
\UART1:BUART:tx_state_0\/main_2  macrocell17   2581   3831  1075992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_0\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_bitclk\/q
Path End       : \UART1:BUART:tx_state_1\/main_6
Capture Clock  : \UART1:BUART:tx_state_1\/clock_0
Path slack     : 1076035p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_bitclk\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_bitclk\/q        macrocell19   1250   1250  1072880  RISE       1
\UART1:BUART:tx_state_1\/main_6  macrocell16   2538   3788  1076035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_state_1\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_state_2\/q
Path End       : \UART1:BUART:rx_state_2\/main_5
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 1076040p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_state_2\/q       macrocell25   1250   1250  1065948  RISE       1
\UART1:BUART:rx_state_2\/main_5  macrocell25   2533   3783  1076040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:txn\/q
Path End       : \UART1:BUART:txn\/main_1
Capture Clock  : \UART1:BUART:txn\/clock_0
Path slack     : 1076266p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell15         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:txn\/q       macrocell15   1250   1250  1076266  RISE       1
\UART1:BUART:txn\/main_1  macrocell15   2308   3558  1076266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:txn\/clock_0                                  macrocell15         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_address_detected\/q
Path End       : \UART1:BUART:rx_address_detected\/main_1
Capture Clock  : \UART1:BUART:rx_address_detected\/clock_0
Path slack     : 1076275p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_address_detected\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_address_detected\/q       macrocell31   1250   1250  1076275  RISE       1
\UART1:BUART:rx_address_detected\/main_1  macrocell31   2299   3549  1076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_address_detected\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_last\/q
Path End       : \UART1:BUART:rx_state_2\/main_10
Capture Clock  : \UART1:BUART:rx_state_2\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_last\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:rx_last\/q           macrocell32   1250   1250  1076338  RISE       1
\UART1:BUART:rx_state_2\/main_10  macrocell25   2236   3486  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:tx_mark\/q
Path End       : \UART1:BUART:tx_mark\/main_1
Capture Clock  : \UART1:BUART:tx_mark\/clock_0
Path slack     : 1076343p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_mark\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART1:BUART:tx_mark\/q       macrocell20   1250   1250  1076343  RISE       1
\UART1:BUART:tx_mark\/main_1  macrocell20   2230   3480  1076343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:tx_mark\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:reset_reg\/q
Path End       : \UART1:BUART:sRX:RxSts\/reset
Capture Clock  : \UART1:BUART:sRX:RxSts\/clock
Path slack     : 1076496p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:reset_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART1:BUART:reset_reg\/q      macrocell14    1250   1250  1054579  RISE       1
\UART1:BUART:sRX:RxSts\/reset  statusicell2   5587   6837  1076496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART1:BUART:rx_status_3\/q
Path End       : \UART1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART1:BUART:sRX:RxSts\/clock
Path slack     : 1079266p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (UART1_IntClock:R#1 vs. UART1_IntClock:R#2)   1083333
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:rx_status_3\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART1:BUART:rx_status_3\/q       macrocell30    1250   1250  1079266  RISE       1
\UART1:BUART:sRX:RxSts\/status_3  statusicell2   2317   3567  1079266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART1:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

