#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2085ea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2086030 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x20b05d0 .functor NOT 1, L_0x20c1ae0, C4<0>, C4<0>, C4<0>;
L_0x20c17f0 .functor XOR 1, L_0x20c1620, L_0x20c1750, C4<0>, C4<0>;
L_0x20c19d0 .functor XOR 1, L_0x20c17f0, L_0x20c1900, C4<0>, C4<0>;
v0x20afab0_0 .net *"_ivl_10", 0 0, L_0x20c1900;  1 drivers
v0x20afbb0_0 .net *"_ivl_12", 0 0, L_0x20c19d0;  1 drivers
v0x20afc90_0 .net *"_ivl_2", 0 0, L_0x20c1580;  1 drivers
v0x20afd50_0 .net *"_ivl_4", 0 0, L_0x20c1620;  1 drivers
v0x20afe30_0 .net *"_ivl_6", 0 0, L_0x20c1750;  1 drivers
v0x20aff60_0 .net *"_ivl_8", 0 0, L_0x20c17f0;  1 drivers
v0x20b0040_0 .var "clk", 0 0;
v0x20b00e0_0 .net "reset", 0 0, v0x20af190_0;  1 drivers
v0x20b0180_0 .net "shift_ena_dut", 0 0, v0x20af790_0;  1 drivers
v0x20b0220_0 .net "shift_ena_ref", 0 0, L_0x20c1420;  1 drivers
v0x20b02f0_0 .var/2u "stats1", 159 0;
v0x20b0390_0 .var/2u "strobe", 0 0;
v0x20b0450_0 .net "tb_match", 0 0, L_0x20c1ae0;  1 drivers
v0x20b0510_0 .net "tb_mismatch", 0 0, L_0x20b05d0;  1 drivers
E_0x2081530/0 .event negedge, v0x20aea30_0;
E_0x2081530/1 .event posedge, v0x20aea30_0;
E_0x2081530 .event/or E_0x2081530/0, E_0x2081530/1;
L_0x20c1580 .concat [ 1 0 0 0], L_0x20c1420;
L_0x20c1620 .concat [ 1 0 0 0], L_0x20c1420;
L_0x20c1750 .concat [ 1 0 0 0], v0x20af790_0;
L_0x20c1900 .concat [ 1 0 0 0], L_0x20c1420;
L_0x20c1ae0 .cmp/eeq 1, L_0x20c1580, L_0x20c19d0;
S_0x20861c0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x2086030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x2056a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x2056a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x2056ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x2056b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x2056b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x20c0c80 .functor OR 1, L_0x20c0830, L_0x20c0ae0, C4<0>, C4<0>;
L_0x20c1050 .functor OR 1, L_0x20c0c80, L_0x20c0ed0, C4<0>, C4<0>;
L_0x20c1420 .functor OR 1, L_0x20c1050, L_0x20c1290, C4<0>, C4<0>;
v0x2058210_0 .net *"_ivl_0", 31 0, L_0x20b06c0;  1 drivers
L_0x7fa04cc900a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2084d20_0 .net *"_ivl_11", 28 0, L_0x7fa04cc900a8;  1 drivers
L_0x7fa04cc900f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x20880e0_0 .net/2u *"_ivl_12", 31 0, L_0x7fa04cc900f0;  1 drivers
v0x20add80_0 .net *"_ivl_14", 0 0, L_0x20c0ae0;  1 drivers
v0x20ade40_0 .net *"_ivl_17", 0 0, L_0x20c0c80;  1 drivers
v0x20adf50_0 .net *"_ivl_18", 31 0, L_0x20c0d90;  1 drivers
L_0x7fa04cc90138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20ae030_0 .net *"_ivl_21", 28 0, L_0x7fa04cc90138;  1 drivers
L_0x7fa04cc90180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x20ae110_0 .net/2u *"_ivl_22", 31 0, L_0x7fa04cc90180;  1 drivers
v0x20ae1f0_0 .net *"_ivl_24", 0 0, L_0x20c0ed0;  1 drivers
v0x20ae2b0_0 .net *"_ivl_27", 0 0, L_0x20c1050;  1 drivers
v0x20ae370_0 .net *"_ivl_28", 31 0, L_0x20c1160;  1 drivers
L_0x7fa04cc90018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20ae450_0 .net *"_ivl_3", 28 0, L_0x7fa04cc90018;  1 drivers
L_0x7fa04cc901c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20ae530_0 .net *"_ivl_31", 28 0, L_0x7fa04cc901c8;  1 drivers
L_0x7fa04cc90210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x20ae610_0 .net/2u *"_ivl_32", 31 0, L_0x7fa04cc90210;  1 drivers
v0x20ae6f0_0 .net *"_ivl_34", 0 0, L_0x20c1290;  1 drivers
L_0x7fa04cc90060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20ae7b0_0 .net/2u *"_ivl_4", 31 0, L_0x7fa04cc90060;  1 drivers
v0x20ae890_0 .net *"_ivl_6", 0 0, L_0x20c0830;  1 drivers
v0x20ae950_0 .net *"_ivl_8", 31 0, L_0x20c09a0;  1 drivers
v0x20aea30_0 .net "clk", 0 0, v0x20b0040_0;  1 drivers
v0x20aeaf0_0 .var "next", 2 0;
v0x20aebd0_0 .net "reset", 0 0, v0x20af190_0;  alias, 1 drivers
v0x20aec90_0 .net "shift_ena", 0 0, L_0x20c1420;  alias, 1 drivers
v0x20aed50_0 .var "state", 2 0;
E_0x2081780 .event posedge, v0x20aea30_0;
E_0x2082290 .event anyedge, v0x20aed50_0;
L_0x20b06c0 .concat [ 3 29 0 0], v0x20aed50_0, L_0x7fa04cc90018;
L_0x20c0830 .cmp/eq 32, L_0x20b06c0, L_0x7fa04cc90060;
L_0x20c09a0 .concat [ 3 29 0 0], v0x20aed50_0, L_0x7fa04cc900a8;
L_0x20c0ae0 .cmp/eq 32, L_0x20c09a0, L_0x7fa04cc900f0;
L_0x20c0d90 .concat [ 3 29 0 0], v0x20aed50_0, L_0x7fa04cc90138;
L_0x20c0ed0 .cmp/eq 32, L_0x20c0d90, L_0x7fa04cc90180;
L_0x20c1160 .concat [ 3 29 0 0], v0x20aed50_0, L_0x7fa04cc901c8;
L_0x20c1290 .cmp/eq 32, L_0x20c1160, L_0x7fa04cc90210;
S_0x20aeeb0 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x2086030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x20af0d0_0 .net "clk", 0 0, v0x20b0040_0;  alias, 1 drivers
v0x20af190_0 .var "reset", 0 0;
E_0x206b9f0 .event negedge, v0x20aea30_0;
S_0x20af280 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x2086030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
v0x20af4b0_0 .net "clk", 0 0, v0x20b0040_0;  alias, 1 drivers
v0x20af5c0_0 .var "counter", 3 0;
v0x20af6a0_0 .net "reset", 0 0, v0x20af190_0;  alias, 1 drivers
v0x20af790_0 .var "shift_ena", 0 0;
E_0x208ed50 .event posedge, v0x20aebd0_0, v0x20aea30_0;
S_0x20af8b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x2086030;
 .timescale -12 -12;
E_0x208f070 .event anyedge, v0x20b0390_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20b0390_0;
    %nor/r;
    %assign/vec4 v0x20b0390_0, 0;
    %wait E_0x208f070;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20aeeb0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x206b9f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x20af190_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x20861c0;
T_2 ;
Ewait_0 .event/or E_0x2082290, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x20aed50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x20aeaf0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x20aeaf0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x20aeaf0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x20aeaf0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x20aeaf0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x20861c0;
T_3 ;
    %wait E_0x2081780;
    %load/vec4 v0x20aebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x20aed50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x20aeaf0_0;
    %assign/vec4 v0x20aed50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x20af280;
T_4 ;
    %wait E_0x208ed50;
    %load/vec4 v0x20af6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x20af5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20af790_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x20af5c0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20af790_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x20af5c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x20af5c0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2086030;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b0040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b0390_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x2086030;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x20b0040_0;
    %inv;
    %store/vec4 v0x20b0040_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x2086030;
T_7 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20af0d0_0, v0x20b0510_0, v0x20b0040_0, v0x20b00e0_0, v0x20b0220_0, v0x20b0180_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x2086030;
T_8 ;
    %load/vec4 v0x20b02f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x20b02f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20b02f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.1 ;
    %load/vec4 v0x20b02f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20b02f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20b02f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20b02f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x2086030;
T_9 ;
    %wait E_0x2081530;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b02f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b02f0_0, 4, 32;
    %load/vec4 v0x20b0450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x20b02f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b02f0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b02f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b02f0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x20b0220_0;
    %load/vec4 v0x20b0220_0;
    %load/vec4 v0x20b0180_0;
    %xor;
    %load/vec4 v0x20b0220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x20b02f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b02f0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x20b02f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b02f0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/review2015_fsmshift/iter0/response0/top_module.sv";
