==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'svm_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.844 ; gain = 45.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.844 ; gain = 45.738
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'svm_top.cpp' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'svm_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.016 ; gain = 46.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.016 ; gain = 46.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 110.727 ; gain = 55.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 117.484 ; gain = 61.891
INFO: [XFORM 203-101] Partitioning array 'x0' (svm_top.cpp:11) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'x1' (svm_top.cpp:12) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 145.188 ; gain = 89.594
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 145.949 ; gain = 90.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.416 seconds; current allocated memory: 105.268 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 106.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 106.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 106.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'svm_top_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_top_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_top_fsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_top_fmul_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fpext_32ns_64_1_1' to 'svm_top_fpext_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_top_dadd_64nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_top_dmul_64nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dcmp_64ns_64ns_1_1_1' to 'svm_top_dcmp_64nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_top_dexp_64nsibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 108.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_top'.
INFO: [HLS 200-111]  Elapsed time: 1.129 seconds; current allocated memory: 108.948 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 166.301 ; gain = 110.707
INFO: [SYSC 207-301] Generating SystemC RTL for svm_top.
INFO: [VHDL 208-304] Generating VHDL RTL for svm_top.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_top.
INFO: [HLS 200-112] Total elapsed time: 27.664 seconds; peak allocated memory: 108.948 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.957 ; gain = 46.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.957 ; gain = 46.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 110.980 ; gain = 55.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 118.016 ; gain = 62.148
INFO: [XFORM 203-101] Partitioning array 'x1' (svm_top.cpp:12) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'x0' (svm_top.cpp:11) in dimension 1 with a cyclic factor 9.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[0]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[1]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[2]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[3]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[4]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[5]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[6]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[7]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[8]' has read operations in process function 'svm'.
INFO: [XFORM 203-712] Applying dataflow to function 'svm_top', detected/extracted 2 process function(s): 
	 'svm5'
	 'svm'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 145.395 ; gain = 89.527
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 156.570 ; gain = 100.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.448 seconds; current allocated memory: 115.685 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 116.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 117.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 118.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 118.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 118.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'svm_top_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_top_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_top_fsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_top_fmul_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fpext_32ns_64_1_1' to 'svm_top_fpext_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_top_dadd_64nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_top_dmul_64nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dcmp_64ns_64ns_1_1_1' to 'svm_top_dcmp_64nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_top_dexp_64nsibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm5'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 120.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.204 seconds; current allocated memory: 121.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_top'.
INFO: [HLS 200-111]  Elapsed time: 1.219 seconds; current allocated memory: 122.467 MB.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 185.375 ; gain = 129.508
INFO: [SYSC 207-301] Generating SystemC RTL for svm_top.
INFO: [VHDL 208-304] Generating VHDL RTL for svm_top.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_top.
INFO: [HLS 200-112] Total elapsed time: 32.252 seconds; peak allocated memory: 122.467 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.027 ; gain = 46.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.027 ; gain = 46.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 110.586 ; gain = 54.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 117.625 ; gain = 61.871
INFO: [XFORM 203-101] Partitioning array 'x1' (svm_top.cpp:12) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'x0' (svm_top.cpp:11) in dimension 1 with a cyclic factor 9.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[0]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[1]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[2]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[3]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[4]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[5]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[6]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[7]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[8]' has read operations in process function 'svm'.
INFO: [XFORM 203-712] Applying dataflow to function 'svm_top', detected/extracted 2 process function(s): 
	 'svm5'
	 'svm'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 145.570 ; gain = 89.816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 156.371 ; gain = 100.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.519 seconds; current allocated memory: 115.575 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 116.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 117.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 117.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 118.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 118.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'svm_top_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_top_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_top_fsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_top_fmul_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fpext_32ns_64_1_1' to 'svm_top_fpext_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_top_dadd_64nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_top_dmul_64nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dcmp_64ns_64ns_1_1_1' to 'svm_top_dcmp_64nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_top_dexp_64nsibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm5'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 119.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.213 seconds; current allocated memory: 121.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_top'.
INFO: [HLS 200-111]  Elapsed time: 1.154 seconds; current allocated memory: 122.389 MB.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 184.965 ; gain = 129.211
INFO: [SYSC 207-301] Generating SystemC RTL for svm_top.
INFO: [VHDL 208-304] Generating VHDL RTL for svm_top.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_top.
INFO: [HLS 200-112] Total elapsed time: 34.982 seconds; peak allocated memory: 122.389 MB.
