{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401378790902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401378790903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 16:53:10 2014 " "Processing started: Thu May 29 16:53:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401378790903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401378790903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401378790903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1401378791623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/uc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378791697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD1 rd1 microc.v(13) " "Verilog HDL Declaration information at microc.v(13): object \"RD1\" differs only in case from object \"rd1\" in the same scope" {  } { { "microc.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1401378791701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD2 rd2 microc.v(14) " "Verilog HDL Declaration information at microc.v(14): object \"RD2\" differs only in case from object \"rd2\" in the same scope" {  } { { "microc.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1401378791701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microc.v 1 1 " "Found 1 design units, including 1 entities, in source file microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "microc.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378791702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "memprog.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378791706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378791709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 clonador " "Found entity 1: clonador" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791713 ""} { "Info" "ISGN_ENTITY_NAME" "2 regzero " "Found entity 2: regzero" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791713 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu " "Found entity 3: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378791713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.v 7 7 " "Found 7 design units, including 7 entities, in source file componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791718 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791718 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791718 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2 " "Found entity 4: mux2" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791718 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Found entity 5: decoder" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791718 ""} { "Info" "ISGN_ENTITY_NAME" "6 read_reg " "Found entity 6: read_reg" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791718 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux4 " "Found entity 7: mux4" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378791718 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(16) " "Verilog HDL warning at alu.v(16): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/alu.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1401378791722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378791722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378791722 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e4 microc.v(32) " "Verilog HDL Implicit Net warning at microc.v(32): created implicit net for \"e4\"" {  } { { "microc.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401378791723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1401378791771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regzero regzero:regzero0 " "Elaborating entity \"regzero\" for hierarchy \"regzero:regzero0\"" {  } { { "cpu.v" "regzero0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791775 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "we cpu.v(41) " "Verilog HDL Always Construct warning at cpu.v(41): variable \"we\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1401378791776 "|cpu|regzero:regzero0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero cpu.v(39) " "Verilog HDL Always Construct warning at cpu.v(39): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1401378791776 "|cpu|regzero:regzero0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero cpu.v(41) " "Inferred latch for \"zero\" at cpu.v(41)" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401378791776 "|cpu|regzero:regzero0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clonador clonador:clon " "Elaborating entity \"clonador\" for hierarchy \"clonador:clon\"" {  } { { "cpu.v" "clon" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc microc:microc0 " "Elaborating entity \"microc\" for hierarchy \"microc:microc0\"" {  } { { "cpu.v" "microc0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:microc0\|mux2:mux0 " "Elaborating entity \"mux2\" for hierarchy \"microc:microc0\|mux2:mux0\"" {  } { { "microc.v" "mux0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum microc:microc0\|sum:sum0 " "Elaborating entity \"sum\" for hierarchy \"microc:microc0\|sum:sum0\"" {  } { { "microc.v" "sum0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:microc0\|registro:PC " "Elaborating entity \"registro\" for hierarchy \"microc:microc0\|registro:PC\"" {  } { { "microc.v" "PC" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog microc:microc0\|memprog:meminstrucciones " "Elaborating entity \"memprog\" for hierarchy \"microc:microc0\|memprog:meminstrucciones\"" {  } { { "microc.v" "meminstrucciones" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791796 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "107 0 1023 memprog.v(9) " "Verilog HDL warning at memprog.v(9): number of words (107) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memprog.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/memprog.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1401378791802 "|cpu|microc:microc0|memprog:meminstrucciones"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(5) " "Net \"mem.data_a\" at memprog.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/memprog.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1401378791836 "|cpu|microc:microc0|memprog:meminstrucciones"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(5) " "Net \"mem.waddr_a\" at memprog.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/memprog.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1401378791837 "|cpu|microc:microc0|memprog:meminstrucciones"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(5) " "Net \"mem.we_a\" at memprog.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/memprog.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1401378791837 "|cpu|microc:microc0|memprog:meminstrucciones"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile microc:microc0\|regfile:bancoreg " "Elaborating entity \"regfile\" for hierarchy \"microc:microc0\|regfile:bancoreg\"" {  } { { "microc.v" "bancoreg" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(22) " "Verilog HDL assignment warning at componentes.v(22): truncated value with size 32 to match size of target (8)" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1401378791861 "|cpu|microc:microc0|regfile:bancoreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(23) " "Verilog HDL assignment warning at componentes.v(23): truncated value with size 32 to match size of target (8)" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1401378791861 "|cpu|microc:microc0|regfile:bancoreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu microc:microc0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"microc:microc0\|alu:alu0\"" {  } { { "microc.v" "alu0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(16) " "Verilog HDL assignment warning at alu.v(16): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/alu.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1401378791864 "|cpu|microc:microc0|alu:alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:microc0\|mux2:mux1 " "Elaborating entity \"mux2\" for hierarchy \"microc:microc0\|mux2:mux1\"" {  } { { "microc.v" "mux1" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder microc:microc0\|decoder:decod0 " "Elaborating entity \"decoder\" for hierarchy \"microc:microc0\|decoder:decod0\"" {  } { { "microc.v" "decod0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_reg microc:microc0\|read_reg:rd1 " "Elaborating entity \"read_reg\" for hierarchy \"microc:microc0\|read_reg:rd1\"" {  } { { "microc.v" "rd1" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:microc0\|registro:wp1 " "Elaborating entity \"registro\" for hierarchy \"microc:microc0\|registro:wp1\"" {  } { { "microc.v" "wp1" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 microc:microc0\|mux4:mux3 " "Elaborating entity \"mux4\" for hierarchy \"microc:microc0\|mux4:mux3\"" {  } { { "microc.v" "mux3" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:uc0 " "Elaborating entity \"uc\" for hierarchy \"uc:uc0\"" {  } { { "cpu.v" "uc0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378791897 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uc.v(300) " "Verilog HDL Case Statement warning at uc.v(300): incomplete case statement has no default case item" {  } { { "uc.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/uc.v" 300 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1401378791898 "|cpu|uc:uc0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "microc:microc0\|regfile:bancoreg\|regb " "RAM logic \"microc:microc0\|regfile:bancoreg\|regb\" is uninferred due to asynchronous read logic" {  } { { "componentes.v" "regb" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1401378792206 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1401378792206 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/db/CPU.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/db/CPU.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1401378792261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regzero:regzero0\|zero " "Latch regzero:regzero0\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc0\|registro:PC\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc0\|registro:PC\|q\[9\]" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1401378793721 ""}  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1401378793721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1401378798726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1401378798912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1401378798912 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[0\] " "No output dependent on input pin \"ent2\[0\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[1\] " "No output dependent on input pin \"ent2\[1\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[2\] " "No output dependent on input pin \"ent2\[2\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[3\] " "No output dependent on input pin \"ent2\[3\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[4\] " "No output dependent on input pin \"ent2\[4\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[5\] " "No output dependent on input pin \"ent2\[5\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[6\] " "No output dependent on input pin \"ent2\[6\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[0\] " "No output dependent on input pin \"ent3\[0\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[1\] " "No output dependent on input pin \"ent3\[1\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[2\] " "No output dependent on input pin \"ent3\[2\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[3\] " "No output dependent on input pin \"ent3\[3\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[4\] " "No output dependent on input pin \"ent3\[4\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[5\] " "No output dependent on input pin \"ent3\[5\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[6\] " "No output dependent on input pin \"ent3\[6\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378799057 "|cpu|ent3[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1401378799057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "793 " "Implemented 793 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1401378799060 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1401378799060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "717 " "Implemented 717 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1401378799060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1401378799060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401378799223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 16:53:19 2014 " "Processing ended: Thu May 29 16:53:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401378799223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401378799223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401378799223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401378799223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401378800556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401378800557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 16:53:20 2014 " "Processing started: Thu May 29 16:53:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401378800557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401378800557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401378800557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1401378800798 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1401378800816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401378800856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401378800857 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1401378801073 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1401378801087 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401378801602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401378801602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401378801602 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1401378801602 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 970 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1401378801608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 971 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1401378801608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 972 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1401378801608 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1401378801608 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 76 " "No exact pin location assignment(s) for 27 pins of 76 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent2\[0\] " "Pin ent2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent2[0] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 44 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent2\[1\] " "Pin ent2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent2[1] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 45 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent2\[2\] " "Pin ent2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent2[2] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 46 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent2\[3\] " "Pin ent2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent2[3] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 47 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent2\[4\] " "Pin ent2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent2[4] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 48 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent2\[5\] " "Pin ent2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent2[5] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent2\[6\] " "Pin ent2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent2[6] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 50 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent3\[0\] " "Pin ent3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent3[0] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 52 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent3\[1\] " "Pin ent3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent3[1] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 53 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent3\[2\] " "Pin ent3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent3[2] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 54 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent3\[3\] " "Pin ent3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent3[3] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent3\[4\] " "Pin ent3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent3[4] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 56 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent3\[5\] " "Pin ent3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent3[5] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 57 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent3\[6\] " "Pin ent3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent3[6] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 58 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sal1\[0\] " "Pin sal1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { sal1[0] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sal1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 68 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sal3\[0\] " "Pin sal3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { sal3[0] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sal3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 84 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sal4\[0\] " "Pin sal4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { sal4[0] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sal4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 92 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pco\[8\] " "Pin pco\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { pco[8] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pco[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 108 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pco\[9\] " "Pin pco\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { pco[9] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pco[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 109 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent4\[0\] " "Pin ent4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent4[0] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 60 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent4\[1\] " "Pin ent4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent4[1] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 61 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent4\[2\] " "Pin ent4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent4[2] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent4\[3\] " "Pin ent4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent4[3] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent4\[4\] " "Pin ent4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent4[4] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent4\[5\] " "Pin ent4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent4[5] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent4\[6\] " "Pin ent4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent4[6] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent4\[7\] " "Pin ent4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ent4[7] } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ent4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 67 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401378801681 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1401378801681 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1401378801852 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1401378801853 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1401378801854 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~12  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~13  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~16  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~17  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~18  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~24  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~25  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~27  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~29  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~30  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~34  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~37  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~40  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~41  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~45  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~45  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~47  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~52  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~52  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~54  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~54  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~55  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~58  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uc0\|WideOr0~0  from: dataa  to: combout " "Cell: uc0\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uc0\|WideOr0~0  from: datac  to: combout " "Cell: uc0\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378801868 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1401378801868 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1401378801876 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN A12 (CLK9, LVDSCLK4p, Input)) " "Automatically promoted node clk (placed in PIN A12 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401378801950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:microc0\|registro:PC\|q\[1\] " "Destination node microc:microc0\|registro:PC\|q\[1\]" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { microc:microc0|registro:PC|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 182 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401378801950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:microc0\|registro:PC\|q\[2\] " "Destination node microc:microc0\|registro:PC\|q\[2\]" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { microc:microc0|registro:PC|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 181 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401378801950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:microc0\|registro:PC\|q\[3\] " "Destination node microc:microc0\|registro:PC\|q\[3\]" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { microc:microc0|registro:PC|q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 180 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401378801950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:microc0\|registro:PC\|q\[4\] " "Destination node microc:microc0\|registro:PC\|q\[4\]" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { microc:microc0|registro:PC|q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 179 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401378801950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:microc0\|registro:PC\|q\[5\] " "Destination node microc:microc0\|registro:PC\|q\[5\]" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { microc:microc0|registro:PC|q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 178 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401378801950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:microc0\|registro:PC\|q\[6\] " "Destination node microc:microc0\|registro:PC\|q\[6\]" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { microc:microc0|registro:PC|q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 177 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401378801950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:microc0\|registro:PC\|q\[7\] " "Destination node microc:microc0\|registro:PC\|q\[7\]" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { microc:microc0|registro:PC|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 176 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401378801950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:microc0\|registro:PC\|q\[8\] " "Destination node microc:microc0\|registro:PC\|q\[8\]" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { microc:microc0|registro:PC|q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 175 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401378801950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:microc0\|registro:PC\|q\[9\] " "Destination node microc:microc0\|registro:PC\|q\[9\]" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 50 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { microc:microc0|registro:PC|q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 174 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401378801950 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1401378801950 ""}  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 0 { 0 ""} 0 110 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401378801950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1401378802128 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1401378802130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1401378802130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1401378802132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1401378802135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1401378802137 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1401378802137 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1401378802138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1401378802267 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1401378802269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1401378802269 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 22 5 0 " "Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 22 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1401378802278 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1401378802278 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1401378802278 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401378802281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 23 10 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401378802281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401378802281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 39 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401378802281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401378802281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 21 15 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401378802281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401378802281 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401378802281 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1401378802281 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1401378802281 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401378802322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1401378803716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401378804133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1401378804142 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1401378807625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401378807626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1401378808257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1401378811398 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1401378811398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401378816071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1401378816075 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1401378816075 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1401378816110 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal1\[0\] 0 " "Pin \"sal1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal1\[1\] 0 " "Pin \"sal1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal1\[2\] 0 " "Pin \"sal1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal1\[3\] 0 " "Pin \"sal1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal1\[4\] 0 " "Pin \"sal1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal1\[5\] 0 " "Pin \"sal1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal1\[6\] 0 " "Pin \"sal1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal1\[7\] 0 " "Pin \"sal1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal2\[0\] 0 " "Pin \"sal2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal2\[1\] 0 " "Pin \"sal2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal2\[2\] 0 " "Pin \"sal2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal2\[3\] 0 " "Pin \"sal2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal2\[4\] 0 " "Pin \"sal2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal2\[5\] 0 " "Pin \"sal2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal2\[6\] 0 " "Pin \"sal2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal2\[7\] 0 " "Pin \"sal2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal3\[0\] 0 " "Pin \"sal3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal3\[1\] 0 " "Pin \"sal3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal3\[2\] 0 " "Pin \"sal3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal3\[3\] 0 " "Pin \"sal3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal3\[4\] 0 " "Pin \"sal3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal3\[5\] 0 " "Pin \"sal3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal3\[6\] 0 " "Pin \"sal3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal3\[7\] 0 " "Pin \"sal3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal4\[0\] 0 " "Pin \"sal4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal4\[1\] 0 " "Pin \"sal4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal4\[2\] 0 " "Pin \"sal4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal4\[3\] 0 " "Pin \"sal4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal4\[4\] 0 " "Pin \"sal4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal4\[5\] 0 " "Pin \"sal4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal4\[6\] 0 " "Pin \"sal4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sal4\[7\] 0 " "Pin \"sal4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pco\[0\] 0 " "Pin \"pco\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pco\[1\] 0 " "Pin \"pco\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pco\[2\] 0 " "Pin \"pco\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pco\[3\] 0 " "Pin \"pco\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pco\[4\] 0 " "Pin \"pco\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pco\[5\] 0 " "Pin \"pco\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pco\[6\] 0 " "Pin \"pco\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pco\[7\] 0 " "Pin \"pco\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pco\[8\] 0 " "Pin \"pco\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pco\[9\] 0 " "Pin \"pco\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401378816155 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1401378816155 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1401378816506 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1401378816583 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1401378816971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401378817391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1401378817670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401378818087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 16:53:38 2014 " "Processing ended: Thu May 29 16:53:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401378818087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401378818087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401378818087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401378818087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401378819500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401378819501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 16:53:39 2014 " "Processing started: Thu May 29 16:53:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401378819501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401378819501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401378819501 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1401378820928 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1401378820982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401378821889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 16:53:41 2014 " "Processing ended: Thu May 29 16:53:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401378821889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401378821889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401378821889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401378821889 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1401378822640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401378823429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401378823431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 16:53:42 2014 " "Processing started: Thu May 29 16:53:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401378823431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401378823431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401378823431 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1401378823540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1401378823804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401378823849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401378823849 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1401378824001 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1401378824020 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1401378824020 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1401378824026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name microc:microc0\|registro:PC\|q\[0\] microc:microc0\|registro:PC\|q\[0\] " "create_clock -period 1.000 -name microc:microc0\|registro:PC\|q\[0\] microc:microc0\|registro:PC\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1401378824026 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1401378824026 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~12  from: datad  to: combout " "Cell: microc0\|meminstrucciones\|mem~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~13  from: datab  to: combout " "Cell: microc0\|meminstrucciones\|mem~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~16  from: datad  to: combout " "Cell: microc0\|meminstrucciones\|mem~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~17  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~18  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~24  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~25  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~27  from: datad  to: combout " "Cell: microc0\|meminstrucciones\|mem~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~29  from: datad  to: combout " "Cell: microc0\|meminstrucciones\|mem~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~30  from: datab  to: combout " "Cell: microc0\|meminstrucciones\|mem~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~34  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~37  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~40  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~41  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~45  from: datad  to: combout " "Cell: microc0\|meminstrucciones\|mem~45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~47  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~52  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~54  from: datad  to: combout " "Cell: microc0\|meminstrucciones\|mem~54  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~55  from: datab  to: combout " "Cell: microc0\|meminstrucciones\|mem~55  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~58  from: datab  to: combout " "Cell: microc0\|meminstrucciones\|mem~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uc0\|WideOr0~0  from: datab  to: combout " "Cell: uc0\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uc0\|WideOr0~0  from: datac  to: combout " "Cell: uc0\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824034 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1401378824034 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1401378824040 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1401378824056 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1401378824085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.313 " "Worst-case setup slack is -14.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.313     -2088.571 clk  " "  -14.313     -2088.571 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.253       -12.253 microc:microc0\|registro:PC\|q\[0\]  " "  -12.253       -12.253 microc:microc0\|registro:PC\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401378824089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.803 " "Worst-case hold slack is -1.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.803       -14.715 clk  " "   -1.803       -14.715 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416         0.000 microc:microc0\|registro:PC\|q\[0\]  " "    0.416         0.000 microc:microc0\|registro:PC\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401378824103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1401378824107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1401378824110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -231.367 clk  " "   -1.631      -231.367 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452        -8.136 microc:microc0\|registro:PC\|q\[0\]  " "   -0.452        -8.136 microc:microc0\|registro:PC\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401378824114 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1401378824848 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1401378824851 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~12  from: datad  to: combout " "Cell: microc0\|meminstrucciones\|mem~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~13  from: datab  to: combout " "Cell: microc0\|meminstrucciones\|mem~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~16  from: datad  to: combout " "Cell: microc0\|meminstrucciones\|mem~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~17  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~18  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~24  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~25  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~27  from: datad  to: combout " "Cell: microc0\|meminstrucciones\|mem~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~29  from: datad  to: combout " "Cell: microc0\|meminstrucciones\|mem~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~30  from: datab  to: combout " "Cell: microc0\|meminstrucciones\|mem~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~34  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~37  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~40  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~41  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~45  from: datad  to: combout " "Cell: microc0\|meminstrucciones\|mem~45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~47  from: datac  to: combout " "Cell: microc0\|meminstrucciones\|mem~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~52  from: dataa  to: combout " "Cell: microc0\|meminstrucciones\|mem~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~54  from: datad  to: combout " "Cell: microc0\|meminstrucciones\|mem~54  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~55  from: datab  to: combout " "Cell: microc0\|meminstrucciones\|mem~55  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microc0\|meminstrucciones\|mem~58  from: datab  to: combout " "Cell: microc0\|meminstrucciones\|mem~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uc0\|WideOr0~0  from: datab  to: combout " "Cell: uc0\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uc0\|WideOr0~0  from: datac  to: combout " "Cell: uc0\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1401378824908 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1401378824908 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1401378824925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.668 " "Worst-case setup slack is -4.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.668        -4.668 microc:microc0\|registro:PC\|q\[0\]  " "   -4.668        -4.668 microc:microc0\|registro:PC\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.468      -621.361 clk  " "   -4.468      -621.361 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401378824932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.349 " "Worst-case hold slack is -1.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349       -13.370 clk  " "   -1.349       -13.370 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156         0.000 microc:microc0\|registro:PC\|q\[0\]  " "    0.156         0.000 microc:microc0\|registro:PC\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401378824951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1401378824960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1401378824967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -189.380 clk  " "   -1.380      -189.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191         0.000 microc:microc0\|registro:PC\|q\[0\]  " "    0.191         0.000 microc:microc0\|registro:PC\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401378824976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401378824976 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1401378825679 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1401378826131 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1401378826132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401378826283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 16:53:46 2014 " "Processing ended: Thu May 29 16:53:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401378826283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401378826283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401378826283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401378826283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401378827728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401378827729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 16:53:47 2014 " "Processing started: Thu May 29 16:53:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401378827729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401378827729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401378827730 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "CPU.vo\", \"CPU_fast.vo CPU_v.sdo CPU_v_fast.sdo C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/simulation/modelsim/ simulation " "Generated files \"CPU.vo\", \"CPU_fast.vo\", \"CPU_v.sdo\" and \"CPU_v_fast.sdo\" in directory \"C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1401378828898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401378828992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 16:53:48 2014 " "Processing ended: Thu May 29 16:53:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401378828992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401378828992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401378828992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401378828992 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401378829688 ""}
