`timescale 1ns/1ps
`include "defines.vh"

module hilo (
    input wire clk,
    input wire rst,

    input wire we,
    input wire[`RegBus] hi_i,
    input wire[`RegBus] lo_i
);
    
endmodule