-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity bnn_dense_layer_1_p_ZL9golden_w2_1_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 64
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);
 
          address1        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1             : in std_logic; 
          q1              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of bnn_dense_layer_1_p_ZL9golden_w2_1_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);  
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00101000010001000010110011101100", 1 => "00000011101111101001001111111111", 2 => "11111110001110001100101100101011", 3 => "00000111111111010001000111110010", 
    4 => "10010001100000100011100110011010", 5 => "00110011100100101101011111010000", 6 => "00000101010101100111010111110000", 7 => "10010010000111101110110001001101", 
    8 => "10001100010011100110011111110100", 9 => "11111000001001010000110110101101", 10 => "00010010000010001000001011010110", 11 => "00100101001001111100011101000010", 
    12 => "11000100011111110110000111000111", 13 => "01101111110101111011111000101000", 14 => "11011100010000111110100101110010", 15 => "00100001111000001111011001000110", 
    16 => "01110010101111101100101010000000", 17 => "11110100111000000110100010010110", 18 => "01101111101010011100100010101110", 19 => "01110100011110100100011111001101", 
    20 => "10101000101010100110010011001001", 21 => "10010100001101011011011111111011", 22 => "01000101101110000001010011100011", 23 => "00001001101110011001100000001101", 
    24 => "11111010000101011010001100101010", 25 => "11100110001111001010110000101101", 26 => "01000100111010100100001100100000", 27 => "10010110010000100010110110110001", 
    28 => "01000011101101010101001001010110", 29 => "11111010110011001011111000111101", 30 => "00000111011011101100110000001101", 31 => "00010111101010000111001111010010", 
    32 => "10100111111101001011100110111111", 33 => "11110001111011101111110101001111", 34 => "11100001110001001101110001000101", 35 => "00010100010000100010010001110001", 
    36 => "01111100001100101111010101101010", 37 => "00000011000100011001101111111001", 38 => "10001101011100101110010011000111", 39 => "01111000101000011101100100100011", 
    40 => "01100110100100001000111100101000", 41 => "01111000011011001110010000100001", 42 => "11010001100010001000110010110111", 43 => "10000011000101110010001010011010", 
    44 => "00000100000000110000001011110110", 45 => "10010110110001110100001111010010", 46 => "01010110001100111101110100101011", 47 => "00100100001111100111001001100101", 
    48 => "01000011101001001101110100011111", 49 => "11010011101001001110010101000011", 50 => "11111010010000100110101010010110", 51 => "01111000001000101101011001001110", 
    52 => "11111010000011001010101110010000", 53 => "11111010001110010001001101011000", 54 => "10000110000111001100111111001101", 55 => "11111000010100100110101110100110", 
    56 => "00001011101110001111011101001000", 57 => "10111110011101110111000001001110", 58 => "01101111001011100110010101001000", 59 => "01010010101001011100100001001010", 
    60 => "01100000101011101111100000001000", 61 => "11101001101100010000001011010100", 62 => "10101100110000000110111110110011", 63 => "01100010011010000001101000110101");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;
 
memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
 
        if (ce1 = '1') then  
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;

end if;
end process;

end rtl;

