/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1/csynth.tcl:15:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=div_XLX_SEP_ PragmaOptions=name=div_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLSDIRECTIVE TOP name=div
        ^
1 warning generated.
