Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_branch_prediction>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cfgrs>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 16.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_avalon.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_bus_if_avalon>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v" into library work
Parsing module <mor1kx_simple_dpram_sclk>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_immu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_immu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 14.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_store_buffer>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_dmmu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_rf_cappuccino>.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" included at line 78.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 28.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_lsu_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 18.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_execute_ctrl_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cache_lru.v" into library work
Parsing module <mor1kx_cache_lru>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" into library work
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 25: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 37: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 53: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 69: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 83: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_pic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 23.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_decode>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" into library work
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 20.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_lsu_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 20.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_decode_execute_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 37.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_tcm_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v" into library work
Parsing module <mor1kx_true_dpram_sclk>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 28.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 27.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_wb_mux_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ticktimer>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_rf_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_execute_alu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_wb_mux_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_bus_if_wb32>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_i2f.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 35.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_i2f>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 45.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_rnd.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 38.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_rnd>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_muldiv.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 39.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_muldiv>.
Parsing module <arecip_lut>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_cmp.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 42.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_fcmp>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_f2i.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 35.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_f2i>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_top.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 47.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" into library work
Parsing module <top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd" into library work
Parsing entity <rgmii_if>.
Parsing architecture <PHY_IF> of entity <rgmii_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13543: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13552: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13613: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13654: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13797: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13828: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13856: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13887: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13915: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13946: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13974: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14005: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14033: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14064: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14092: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14123: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14151: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14182: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14210: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14241: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14269: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14300: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14328: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14359: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14387: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14418: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14446: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14477: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14505: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14536: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14564: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14595: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14623: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14654: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14682: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14713: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14741: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14767: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 15126: Port avm_d_address_o is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 47: Using initial value of soc_netsoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 113: Using initial value of soc_netsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 126: Using initial value of soc_netsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 172: Using initial value of soc_netsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 183: Using initial value of soc_netsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 189: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 291: Using initial value of soc_suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 304: Using initial value of soc_suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 305: Using initial value of soc_suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 345: Using initial value of soc_suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 346: Using initial value of soc_suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 362: Using initial value of soc_suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 399: Using initial value of soc_suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 427: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 465: Using initial value of soc_half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 624: Using initial value of soc_netsoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 640: Using initial value of soc_netsoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 656: Using initial value of soc_netsoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 672: Using initial value of soc_netsoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 814: Using initial value of soc_netsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 828: Using initial value of soc_netsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 842: Using initial value of soc_netsoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 856: Using initial value of soc_netsoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 933: Using initial value of soc_netsoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 949: Using initial value of soc_netsoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 965: Using initial value of soc_netsoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 981: Using initial value of soc_netsoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 996: Using initial value of soc_netsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 997: Using initial value of soc_netsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1044: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1045: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1061: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1133: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1134: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1150: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1222: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1223: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1239: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1311: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1312: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1328: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1400: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1401: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1417: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1489: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1490: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1506: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1578: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1579: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1595: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1667: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1668: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1684: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1736: Using initial value of soc_netsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1737: Using initial value of soc_netsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1738: Using initial value of soc_netsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1756: Using initial value of soc_netsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1757: Using initial value of soc_netsoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1772: Using initial value of soc_netsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1773: Using initial value of soc_netsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1778: Using initial value of soc_netsoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1779: Using initial value of soc_netsoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1780: Using initial value of soc_netsoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1781: Using initial value of soc_netsoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1782: Using initial value of soc_netsoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1783: Using initial value of soc_netsoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1784: Using initial value of soc_netsoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1785: Using initial value of soc_netsoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1811: Using initial value of soc_netsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1816: Using initial value of soc_netsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1840: Using initial value of soc_netsoc_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1841: Using initial value of soc_netsoc_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1880: Using initial value of soc_netsoc_wdata_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1881: Using initial value of soc_netsoc_wdata_converter_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1948: Using initial value of soc_ethphy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1951: Using initial value of soc_ethphy_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1952: Using initial value of soc_ethphy_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1963: Using initial value of soc_ethphy_mdio_r since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 1986: Using initial value of soc_ethmac_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2006: Using initial value of soc_ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2061: Using initial value of soc_ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2097: Using initial value of soc_ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2172: Using initial value of soc_ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2175: Using initial value of soc_ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2176: Using initial value of soc_ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2380: Using initial value of soc_ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2416: Using initial value of soc_ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2417: Using initial value of soc_ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2433: Using initial value of soc_ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2461: Using initial value of soc_ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2465: Using initial value of soc_ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2469: Using initial value of soc_ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2495: Using initial value of soc_ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2496: Using initial value of soc_ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2512: Using initial value of soc_ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2550: Using initial value of soc_ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2563: Using initial value of soc_ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2576: Using initial value of soc_ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2591: Using initial value of soc_ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2656: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2657: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2658: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2659: Using initial value of vns_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2660: Using initial value of vns_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2661: Using initial value of vns_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2662: Using initial value of vns_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 2663: Using initial value of vns_locked7 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13503: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13523: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 3702: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 3717: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 3731: Assignment to soc_opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 3771: Assignment to soc_opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 3776: Assignment to soc_opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 3994: Assignment to soc_suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 3995: Assignment to soc_suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 3999: Assignment to soc_suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4045: Assignment to soc_suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4070: Assignment to soc_suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4071: Assignment to soc_suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4075: Assignment to soc_suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4125: Assignment to soc_half_rate_phy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4212: Assignment to soc_half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4213: Assignment to soc_half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4216: Assignment to soc_half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4217: Assignment to soc_half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4240: Assignment to soc_dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4272: Assignment to soc_dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4288: Assignment to soc_dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4308: Assignment to soc_netsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4324: Assignment to soc_netsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4340: Assignment to soc_netsoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4356: Assignment to soc_netsoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4729: Assignment to soc_netsoc_sdram_timer_count0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4734: Assignment to soc_netsoc_sdram_zqcs_timer_count0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4845: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4846: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 4847: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5007: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5008: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5009: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5169: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5170: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5171: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5331: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5332: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5333: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5493: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5494: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5495: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5655: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5656: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5657: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5817: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5818: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5819: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5979: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5980: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 5981: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6115: Assignment to soc_netsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6152: Assignment to soc_netsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6342: Assignment to vns_roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6343: Assignment to vns_roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6347: Assignment to vns_roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6348: Assignment to vns_roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6352: Assignment to vns_roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6353: Assignment to vns_roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6357: Assignment to vns_roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6358: Assignment to vns_roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6362: Assignment to vns_roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6363: Assignment to vns_roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6367: Assignment to vns_roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6368: Assignment to vns_roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6372: Assignment to vns_roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6373: Assignment to vns_roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6377: Assignment to vns_roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6378: Assignment to vns_roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6445: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6446: Assignment to soc_netsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6516: Assignment to soc_netsoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6518: Assignment to soc_netsoc_port_wdata_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6519: Assignment to soc_netsoc_port_wdata_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6523: Assignment to soc_netsoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6549: Assignment to soc_netsoc_wdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6556: Assignment to soc_netsoc_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6557: Assignment to soc_netsoc_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6570: Assignment to soc_netsoc_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6596: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6777: Assignment to soc_ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6911: Assignment to soc_ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6957: Assignment to soc_ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6958: Assignment to soc_ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 6959: Assignment to soc_ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7131: Assignment to soc_ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7265: Assignment to soc_ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7269: Assignment to soc_ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7300: Assignment to soc_ethphy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7301: Assignment to soc_ethphy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7303: Assignment to soc_ethphy_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7304: Assignment to soc_ethphy_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7306: Assignment to soc_ethphy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7349: Assignment to soc_ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7393: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7396: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7400: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7403: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7428: Assignment to soc_ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7429: Assignment to soc_ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7563: Assignment to soc_ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7564: Assignment to soc_ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7654: Assignment to soc_ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7655: Assignment to soc_ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7657: Assignment to soc_ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7658: Assignment to soc_ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7659: Assignment to soc_ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7661: Assignment to soc_ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7662: Assignment to soc_ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7664: Assignment to soc_ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7665: Assignment to soc_ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7666: Assignment to soc_ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7672: Assignment to soc_ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7673: Assignment to soc_ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7679: Assignment to soc_ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7680: Assignment to soc_ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7694: Assignment to soc_netsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7695: Assignment to soc_netsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7699: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7726: Assignment to soc_netsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7727: Assignment to soc_netsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7729: Assignment to soc_netsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7730: Assignment to soc_netsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7731: Assignment to soc_netsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7737: Assignment to soc_netsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7738: Assignment to soc_netsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7741: Assignment to soc_netsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7744: Assignment to soc_netsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7745: Assignment to soc_netsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7747: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7748: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7750: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7751: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7752: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7789: Assignment to soc_netsoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7791: Assignment to soc_netsoc_ctrl_reset_reset_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7794: Assignment to vns_netsoc_csrbankarray_csrbank0_scratch3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7797: Assignment to vns_netsoc_csrbankarray_csrbank0_scratch2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7800: Assignment to vns_netsoc_csrbankarray_csrbank0_scratch1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7803: Assignment to vns_netsoc_csrbankarray_csrbank0_scratch0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7804: Assignment to vns_netsoc_csrbankarray_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7805: Assignment to vns_netsoc_csrbankarray_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7806: Assignment to vns_netsoc_csrbankarray_csrbank0_bus_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7807: Assignment to vns_netsoc_csrbankarray_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7808: Assignment to vns_netsoc_csrbankarray_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7809: Assignment to vns_netsoc_csrbankarray_csrbank0_bus_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7810: Assignment to vns_netsoc_csrbankarray_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7811: Assignment to vns_netsoc_csrbankarray_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7812: Assignment to vns_netsoc_csrbankarray_csrbank0_bus_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7813: Assignment to vns_netsoc_csrbankarray_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7814: Assignment to vns_netsoc_csrbankarray_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7824: Assignment to soc_netsoc_ctrl_bus_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7826: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7827: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7829: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7830: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7831: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_length3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7832: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7833: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7834: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_length2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7835: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7836: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7837: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_length1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7838: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7839: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7841: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7842: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7843: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7844: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7845: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7846: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7847: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7848: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7849: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7850: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7851: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7853: Assignment to soc_ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7854: Assignment to soc_ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7855: Assignment to soc_ethmac_writer_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7858: Assignment to soc_ethmac_writer_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7861: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_writer_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7862: Assignment to soc_ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7864: Assignment to soc_ethmac_reader_start_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7865: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7866: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7868: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7869: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7873: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_reader_slot0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7876: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_reader_length1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7879: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_reader_length0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7880: Assignment to soc_ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7881: Assignment to soc_ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7882: Assignment to soc_ethmac_reader_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7885: Assignment to soc_ethmac_reader_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7888: Assignment to vns_netsoc_csrbankarray_csrbank1_sram_reader_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7889: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7890: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7892: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7893: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7894: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7895: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7896: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7897: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7898: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7899: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7900: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7901: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7902: Assignment to vns_netsoc_csrbankarray_csrbank1_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7904: Assignment to vns_netsoc_csrbankarray_csrbank1_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7905: Assignment to vns_netsoc_csrbankarray_csrbank1_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7906: Assignment to vns_netsoc_csrbankarray_csrbank1_crc_errors3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7907: Assignment to vns_netsoc_csrbankarray_csrbank1_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7908: Assignment to vns_netsoc_csrbankarray_csrbank1_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7909: Assignment to vns_netsoc_csrbankarray_csrbank1_crc_errors2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7910: Assignment to vns_netsoc_csrbankarray_csrbank1_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7911: Assignment to vns_netsoc_csrbankarray_csrbank1_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7912: Assignment to vns_netsoc_csrbankarray_csrbank1_crc_errors1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7913: Assignment to vns_netsoc_csrbankarray_csrbank1_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7914: Assignment to vns_netsoc_csrbankarray_csrbank1_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7917: Assignment to soc_ethmac_writer_slot_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7922: Assignment to soc_ethmac_writer_length_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7927: Assignment to soc_ethmac_writer_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7930: Assignment to soc_ethmac_reader_ready_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7932: Assignment to soc_ethmac_reader_level_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7938: Assignment to soc_ethmac_preamble_crc_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7943: Assignment to soc_ethmac_preamble_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7948: Assignment to soc_ethmac_crc_errors_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7952: Assignment to vns_netsoc_csrbankarray_csrbank2_crg_reset0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7955: Assignment to vns_netsoc_csrbankarray_csrbank2_mdio_w0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7956: Assignment to vns_netsoc_csrbankarray_csrbank2_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7957: Assignment to vns_netsoc_csrbankarray_csrbank2_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7960: Assignment to soc_ethphy_mdio_mdc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7961: Assignment to soc_ethphy_mdio_oe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7962: Assignment to soc_ethphy_mdio_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7965: Assignment to soc_ethphy_mdio_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7967: Assignment to vns_netsoc_csrbankarray_csrbank3_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7968: Assignment to vns_netsoc_csrbankarray_csrbank3_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7972: Assignment to vns_netsoc_csrbankarray_csrbank3_leds_out0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7974: Assignment to soc_front_panel_switches_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7985: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7986: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7987: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7988: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7989: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7990: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7991: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7992: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7993: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7994: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7995: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7996: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7997: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7998: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 7999: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8000: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8001: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8002: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8003: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8004: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8005: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8006: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8007: Assignment to vns_netsoc_csrbankarray_csrbank4_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8009: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8010: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8011: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit19_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8012: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8013: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8014: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit18_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8015: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8016: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8017: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit17_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8018: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8019: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8020: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit16_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8021: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8022: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8023: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit15_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8024: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8025: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8026: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit14_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8027: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8028: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8029: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit13_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8030: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8031: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8032: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit12_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8033: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8034: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8035: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit11_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8036: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8037: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8038: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit10_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8039: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8040: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8041: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit9_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8042: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8043: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8044: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit8_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8045: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8046: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8047: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8048: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8049: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8050: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8051: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8052: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8053: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8054: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8055: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8056: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8057: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8058: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8059: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8060: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8061: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8062: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8063: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8064: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8065: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8066: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8067: Assignment to vns_netsoc_csrbankarray_csrbank4_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8069: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8070: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8071: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8072: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8073: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8074: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8075: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8076: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8077: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8078: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8079: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8080: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8081: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8082: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8083: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8084: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8085: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8086: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8087: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8088: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8089: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8090: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8091: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8093: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8094: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8095: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target7_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8096: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8097: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8098: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target6_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8099: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8100: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8101: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target5_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8102: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8103: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8104: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target4_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8105: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8106: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8107: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8108: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8109: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8110: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8111: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8112: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8113: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8114: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8115: Assignment to vns_netsoc_csrbankarray_csrbank4_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8125: Assignment to soc_dna_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8146: Assignment to soc_git_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8155: Assignment to soc_platform_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8164: Assignment to soc_target_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8168: Assignment to vns_netsoc_csrbankarray_csrbank5_master_w0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8169: Assignment to vns_netsoc_csrbankarray_csrbank5_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8170: Assignment to vns_netsoc_csrbankarray_csrbank5_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8174: Assignment to vns_netsoc_csrbankarray_csrbank5_fx2_reset_out0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8177: Assignment to vns_netsoc_csrbankarray_csrbank5_fx2_hack_shift_reg0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8180: Assignment to vns_netsoc_csrbankarray_csrbank5_fx2_hack_status0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8183: Assignment to vns_netsoc_csrbankarray_csrbank5_fx2_hack_slave_addr0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8186: Assignment to vns_netsoc_csrbankarray_csrbank5_mux_sel0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8189: Assignment to soc_opsis_i2c_master_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8198: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_control0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8201: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8202: Assignment to soc_netsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8204: Assignment to soc_netsoc_sdram_phaseinjector0_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8207: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8210: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8213: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8216: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8219: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8222: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8225: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8226: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8227: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8228: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8229: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8230: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8231: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8232: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8233: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8234: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8235: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8236: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8240: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8241: Assignment to soc_netsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8243: Assignment to soc_netsoc_sdram_phaseinjector1_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8246: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8249: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8252: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8255: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8258: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8261: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8264: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8265: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8266: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8267: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8268: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8269: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8270: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8271: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8272: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8273: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8274: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8275: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8279: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8280: Assignment to soc_netsoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8282: Assignment to soc_netsoc_sdram_phaseinjector2_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8285: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8288: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8291: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8294: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8297: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8300: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8303: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8304: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8305: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8306: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8307: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8308: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8309: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8310: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8311: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8312: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8313: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8314: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8318: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_command0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8319: Assignment to soc_netsoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8321: Assignment to soc_netsoc_sdram_phaseinjector3_command_issue_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8324: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_address1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8327: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_address0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8330: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_baddress0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8333: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_wrdata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8336: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_wrdata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8339: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_wrdata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8342: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_wrdata0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8343: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8344: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8345: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_rddata3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8346: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8347: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8348: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_rddata2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8349: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8350: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8351: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_rddata1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8352: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8353: Assignment to vns_netsoc_csrbankarray_csrbank6_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8355: Assignment to soc_netsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8357: Assignment to soc_netsoc_sdram_bandwidth_update_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8358: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8359: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8360: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8361: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8362: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8363: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8364: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8365: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8367: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8368: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8369: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8370: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8371: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8372: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8373: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8374: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8376: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8377: Assignment to vns_netsoc_csrbankarray_csrbank6_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8392: Assignment to soc_netsoc_sdram_phaseinjector0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8405: Assignment to soc_netsoc_sdram_phaseinjector1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8418: Assignment to soc_netsoc_sdram_phaseinjector2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8431: Assignment to soc_netsoc_sdram_phaseinjector3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8435: Assignment to soc_netsoc_sdram_bandwidth_nreads_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8439: Assignment to soc_netsoc_sdram_bandwidth_nwrites_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8441: Assignment to soc_netsoc_sdram_bandwidth_data_width_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8445: Assignment to vns_netsoc_csrbankarray_csrbank7_bitbang0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8446: Assignment to vns_netsoc_csrbankarray_csrbank7_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8447: Assignment to vns_netsoc_csrbankarray_csrbank7_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8451: Assignment to vns_netsoc_csrbankarray_csrbank7_bitbang_en0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8454: Assignment to soc_spiflash_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8459: Assignment to vns_netsoc_csrbankarray_csrbank8_load3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8462: Assignment to vns_netsoc_csrbankarray_csrbank8_load2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8465: Assignment to vns_netsoc_csrbankarray_csrbank8_load1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8468: Assignment to vns_netsoc_csrbankarray_csrbank8_load0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8471: Assignment to vns_netsoc_csrbankarray_csrbank8_reload3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8474: Assignment to vns_netsoc_csrbankarray_csrbank8_reload2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8477: Assignment to vns_netsoc_csrbankarray_csrbank8_reload1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8480: Assignment to vns_netsoc_csrbankarray_csrbank8_reload0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8483: Assignment to vns_netsoc_csrbankarray_csrbank8_en0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8486: Assignment to vns_netsoc_csrbankarray_csrbank8_update_value0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8487: Assignment to vns_netsoc_csrbankarray_csrbank8_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8488: Assignment to vns_netsoc_csrbankarray_csrbank8_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8489: Assignment to vns_netsoc_csrbankarray_csrbank8_value3_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8490: Assignment to vns_netsoc_csrbankarray_csrbank8_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8491: Assignment to vns_netsoc_csrbankarray_csrbank8_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8492: Assignment to vns_netsoc_csrbankarray_csrbank8_value2_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8493: Assignment to vns_netsoc_csrbankarray_csrbank8_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8494: Assignment to vns_netsoc_csrbankarray_csrbank8_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8495: Assignment to vns_netsoc_csrbankarray_csrbank8_value1_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8496: Assignment to vns_netsoc_csrbankarray_csrbank8_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8497: Assignment to vns_netsoc_csrbankarray_csrbank8_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8499: Assignment to soc_netsoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8500: Assignment to soc_netsoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8501: Assignment to soc_netsoc_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8504: Assignment to soc_netsoc_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8507: Assignment to vns_netsoc_csrbankarray_csrbank8_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8522: Assignment to soc_netsoc_value_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8527: Assignment to soc_suart_rxtx_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8528: Assignment to vns_netsoc_csrbankarray_csrbank9_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8529: Assignment to vns_netsoc_csrbankarray_csrbank9_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8531: Assignment to vns_netsoc_csrbankarray_csrbank9_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8532: Assignment to vns_netsoc_csrbankarray_csrbank9_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8534: Assignment to soc_suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8535: Assignment to soc_suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8536: Assignment to soc_suart_eventmanager_status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8539: Assignment to soc_suart_eventmanager_pending_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8542: Assignment to vns_netsoc_csrbankarray_csrbank9_ev_enable0_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8544: Assignment to soc_suart_txfull_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8546: Assignment to soc_suart_rxempty_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8573: Assignment to vns_netsoc_csrbankarray_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 8584: Assignment to vns_netsoc_csrbankarray_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 10108: Assignment to soc_ethmac_rx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 10344: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 10345: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 10310: Assignment to soc_half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 10418: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 10615: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 11942: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 10381: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13586: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13589: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13684: Assignment to soc_opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13700: Assignment to soc_suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 13717: Assignment to soc_suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14804: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14818: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14832: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14846: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14860: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14874: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14888: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14902: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module rgmii_if

Elaborating entity <rgmii_if> (architecture <PHY_IF>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 14987: Assignment to soc_ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 15003: Assignment to soc_ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 15019: Assignment to soc_ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 15033: Assignment to soc_ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 15049: Assignment to soc_ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 15065: Assignment to soc_ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 15079: Assignment to soc_ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <mor1kx(DBUS_WB_TYPE="B3_REGISTERED_FEEDBACK",FEATURE_ADDC="ENABLED",FEATURE_CMOV="ENABLED",FEATURE_DATACACHE="ENABLED",FEATURE_DMMU="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_IMMU="ENABLED",FEATURE_INSTRUCTIONCACHE="ENABLED",FEATURE_TIMER="ENABLED",IBUS_WB_TYPE="B3_REGISTERED_FEEDBACK",OPTION_CPU0="CAPPUCCINO",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_PIC_TRIGGER="LEVEL",OPTION_RESET_PC=29'b10000000000000000000000000000)>.

Elaborating module <mor1kx_bus_if_wb32(BUS_IF_TYPE="B3_REGISTERED_FEEDBACK",BURST_LENGTH=4)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v" Line 57. $display mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK

Elaborating module
<mor1kx_cpu(OPTION_OPERAND_WIDTH=32,OPTION_CPU="CAPPUCCINO",FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="ENABLED",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="ENABLED",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_PIC="ENABLED",FEATURE_TIMER="ENABLED",FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DSX="ENABLED",FEATURE_OVERFLOW="ENABLED",FEATURE_CARRY_FLAG="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,OPTION_RF_ADDR_WIDTH=5,OPT
ION_RF_WORDS=32,OPTION_RESET_PC=29'b10000000000000000000000000000,FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",OPTION_SHIFTER="BARREL",FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8,FEATURE_MULTICORE="NONE",FEATURE_TRACEPORT_EXEC="NONE")>.

Elaborating module
<mor1kx_cpu_cappuccino(OPTION_OPERAND_WIDTH=32,FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="ENABLED",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="ENABLED",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_PIC="ENABLED",FEATURE_TIMER="ENABLED",FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_MULTICORE="NONE",FEATURE_TRACEPORT_EXEC="NONE",FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="ENABLED",FEATURE_CARRY
_FLAG="ENABLED",OPTION_RF_ADDR_WIDTH=5,OPTION_RF_WORDS=32,OPTION_RESET_PC=29'b10000000000000000000000000000,FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_MSYNC="ENABLED",FEATURE_PSYNC="NONE",FEATURE_CSYNC="NONE",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",OPTION_SHIFTER="BARREL",FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8)>.

Elaborating module <mor1kx_fetch_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=29'b10000000000000000000000000000,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="ENABLED",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1)>.

Elaborating module <mor1kx_icache(OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'b01010,DATA_WIDTH=32,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=4'b1000,DATA_WIDTH=32'b010100,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_immu(FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_OPERAND_WIDTH=32,OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1)>.

Elaborating module <mor1kx_true_dpram_sclk(ADDR_WIDTH=6,DATA_WIDTH=32)>.

Elaborating module <mor1kx_decode(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=29'b10000000000000000000000000000,OPTION_RF_ADDR_WIDTH=5,FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",FEATURE_MAC="NONE",FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_MSYNC="ENABLED",FEATURE_PSYNC="NONE",FEATURE_CSYNC="NONE",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v" Line 296: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <mor1kx_decode_execute_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=29'b10000000000000000000000000000,OPTION_RF_ADDR_WIDTH=5,FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_FPU="NONE",FEATURE_MULTIPLIER="THREESTAGE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" Line 669: Assignment to execute_opc_insn_o ignored, since the identifier is never used

Elaborating module <mor1kx_branch_prediction(OPTION_OPERAND_WIDTH=32)>.

Elaborating module <mor1kx_execute_alu(OPTION_OPERAND_WIDTH=32,FEATURE_OVERFLOW="ENABLED",FEATURE_CARRY_FLAG="ENABLED",FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",FEATURE_FPU="NONE",OPTION_SHIFTER="BARREL",CALCULATE_BRANCH_DEST="FALSE")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" Line 430: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" Line 640: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <mor1kx_lsu_cappuccino(FEATURE_DATACACHE="ENABLED",OPTION_OPERAND_WIDTH=32,OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="ENABLED",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8,FEATURE_ATOMIC="ENABLED")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 264: Assignment to except_dtlb_miss_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 272: Assignment to except_dpagefault_r ignored, since the identifier is never used

Elaborating module <mor1kx_store_buffer(DEPTH_WIDTH=8,OPTION_OPERAND_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" Line 64: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" Line 70: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=8,DATA_WIDTH=32'sb01100101,ENABLE_BYPASS=1)>.

Elaborating module <mor1kx_dcache(OPTION_OPERAND_WIDTH=32,OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE")>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'b01010,DATA_WIDTH=32,ENABLE_BYPASS=1)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=4'b1000,DATA_WIDTH=32'b010100,ENABLE_BYPASS=1'b0)>.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" Line 204: Net <snoop_way_out[0][19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" Line 212: Net <snoop_way_hit[0]> does not have a driver.

Elaborating module <mor1kx_dmmu(FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_OPERAND_WIDTH=32,OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1)>.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v" Line 99: Net <tlb_reload_huge> does not have a driver.

Elaborating module <mor1kx_wb_mux_cappuccino(OPTION_OPERAND_WIDTH=32)>.

Elaborating module <mor1kx_rf_cappuccino(OPTION_OPERAND_WIDTH=32,FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,OPTION_RF_ADDR_WIDTH=5,OPTION_RF_WORDS=32,FEATURE_DEBUGUNIT="NONE")>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'sb0101,DATA_WIDTH=32,CLEAR_ON_INIT=0,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_execute_ctrl_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=29'b10000000000000000000000000000,FEATURE_FPU="NONE",FEATURE_MULTIPLIER="THREESTAGE")>.

Elaborating module <mor1kx_ctrl_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=29'b10000000000000000000000000000,FEATURE_PIC="ENABLED",FEATURE_TIMER="ENABLED",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,FEATURE_DMMU="ENABLED",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,FEATURE_IMMU="ENABLED",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_FPU="NONE",FEATURE_MULTICORE="NONE",FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="ENABLED",FEATURE_CARRY_FLAG="ENABLED")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 713: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 718: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 722: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mor1kx_cfgrs(FEATURE_PIC="ENABLED",FEATURE_TIMER="ENABLED",OPTION_PIC_TRIGGER="LEVEL",FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="ENABLED",FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,FEATURE_DMMU="ENABLED",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,FEATURE_IMMU="ENABLED",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_FPU="NONE",FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",FEATURE_DELAYSLOT="ENABLED",FEATURE_EVBAR="ENABLED")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 995: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mor1kx_pic(OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0)>.

Elaborating module <mor1kx_ticktimer>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 1117: Assignment to spr_read ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 301: Net <pstep[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 304: Net <stepped_into_exception> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 305: Net <stepped_into_rfe> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 308: Net <stall_on_trap> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 542: Assignment to spr_bus_addr_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 543: Assignment to spr_bus_we_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 544: Assignment to spr_bus_stb_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 545: Assignment to spr_bus_dat_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 546: Assignment to spr_sr_o ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 521: Input port spr_bus_dat_dmmu_i[31] is not connected on this instance

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 15261: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 15281: Assignment to encoder_rst ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" Line 15148: Input port avm_d_readdata_i[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs1>.
WARNING:Xst:2898 - Port 'avm_d_readdata_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_readdata_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_addr_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_dat_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'multicore_coreid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'multicore_numcores_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'snoop_adr_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_d_waitrequest_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_d_readdatavalid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_waitrequest_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_readdatavalid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_stb_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_we_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_stall_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'snoop_en_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 14955: Output port <clock_speed> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 14955: Output port <link_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 14955: Output port <duplex_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 14955: Output port <crs_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 14955: Output port <col_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 14955: Output port <rx_er_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <iwbm_cti_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <iwbm_bte_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <dwbm_cti_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <dwbm_bte_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <avm_d_address_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <avm_d_byteenable_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <avm_d_burstcount_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <avm_d_writedata_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <avm_i_address_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <avm_i_byteenable_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <avm_i_burstcount_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <du_dat_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <traceport_exec_pc_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <traceport_exec_insn_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <traceport_exec_wbdata_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <traceport_exec_wbreg_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <avm_d_read_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <avm_d_write_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <avm_i_read_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <du_ack_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <du_stall_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <traceport_exec_valid_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_mor1kx.linux/gateware/top.v" line 15148: Output port <traceport_exec_wben_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 16384x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 7x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Register <soc_ethphy_rx_dv_d> equivalent to <soc_ethphy_source_valid> has been removed
    Register <soc_half_rate_phy_record1_cke> equivalent to <soc_half_rate_phy_record0_cke> has been removed
    Register <soc_half_rate_phy_record1_odt> equivalent to <soc_half_rate_phy_record0_odt> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <memadr_13> equivalent to <memadr_11> has been removed
    Register <soc_dfi_dfi_p3_rddata_valid> equivalent to <soc_dfi_dfi_p2_rddata_valid> has been removed
    Register <memadr_3> equivalent to <memadr_2> has been removed
    Register <soc_half_rate_phy_record1_reset_n> equivalent to <soc_half_rate_phy_record0_reset_n> has been removed
    Found 1-bit register for signal <soc_ethphy_source_valid>.
    Found 8-bit register for signal <soc_ethphy_source_payload_data>.
    Found 1-bit register for signal <vns_liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <soc_ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <vns_liteethmaccrc32checker_state>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <soc_ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <soc_ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs1>.
    Found 8-bit register for signal <soc_ethphy_tx_data>.
    Found 1-bit register for signal <soc_ethphy_tx_valid>.
    Found 4-bit register for signal <soc_ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <soc_ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <soc_ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <vns_liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <soc_ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <soc_ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <vns_liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <soc_ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <vns_liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <soc_ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <soc_ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs1>.
    Found 11-bit register for signal <soc_crg_por>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sel>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_half>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_odt>.
    Found 15-bit register for signal <soc_half_rate_phy_record0_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record0_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cke>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <soc_half_rate_phy_record1_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record1_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_half_rate_phy_postamble>.
    Found 5-bit register for signal <soc_half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <soc_half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <soc_netsoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_netsoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_netsoc_sram_bus_ack>.
    Found 32-bit register for signal <soc_netsoc_value>.
    Found 32-bit register for signal <soc_netsoc_value_status>.
    Found 1-bit register for signal <soc_netsoc_zero_pending>.
    Found 1-bit register for signal <soc_netsoc_zero_old_trigger>.
    Found 1-bit register for signal <soc_netsoc_bus_wishbone_ack>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <soc_opsis_i2c_samp_count>.
    Found 1-bit register for signal <soc_opsis_i2c_samp_carry>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_i>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_i>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_r>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_r>.
    Found 4-bit register for signal <soc_opsis_i2c_counter>.
    Found 8-bit register for signal <soc_opsis_i2c_din>.
    Found 1-bit register for signal <soc_opsis_i2c_is_read>.
    Found 1-bit register for signal <soc_opsis_i2c_data_drv>.
    Found 1-bit register for signal <soc_opsis_i2c_data_bit>.
    Found 4-bit register for signal <vns_opsisi2c_state>.
    Found 1-bit register for signal <soc_suart_sink_ready>.
    Found 8-bit register for signal <soc_suart_tx_reg>.
    Found 4-bit register for signal <soc_suart_tx_bitcount>.
    Found 1-bit register for signal <soc_suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_suart_uart_clk_txen>.
    Found 1-bit register for signal <soc_suart_source_valid>.
    Found 1-bit register for signal <soc_suart_rx_r>.
    Found 1-bit register for signal <soc_suart_rx_busy>.
    Found 4-bit register for signal <soc_suart_rx_bitcount>.
    Found 8-bit register for signal <soc_suart_source_payload_data>.
    Found 8-bit register for signal <soc_suart_rx_reg>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_suart_uart_clk_rxen>.
    Found 1-bit register for signal <soc_suart_tx_pending>.
    Found 1-bit register for signal <soc_suart_tx_old_trigger>.
    Found 1-bit register for signal <soc_suart_rx_pending>.
    Found 1-bit register for signal <soc_suart_rx_old_trigger>.
    Found 1-bit register for signal <soc_suart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_suart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_rx_fifo_level0>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 26-bit register for signal <soc_front_panel_count>.
    Found 1-bit register for signal <soc_phase_sys>.
    Found 32-bit register for signal <soc_dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <soc_netsoc_sdram_timer_count1>.
    Found 1-bit register for signal <soc_netsoc_sdram_postponer_req_o>.
    Found 1-bit register for signal <soc_netsoc_sdram_postponer_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_sequencer_count>.
    Found 14-bit register for signal <soc_netsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_netsoc_sdram_sequencer_done1>.
    Found 6-bit register for signal <soc_netsoc_sdram_sequencer_counter>.
    Found 26-bit register for signal <soc_netsoc_sdram_zqcs_timer_count1>.
    Found 1-bit register for signal <soc_netsoc_sdram_zqcs_executer_done>.
    Found 5-bit register for signal <soc_netsoc_sdram_zqcs_executer_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine4_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine5_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine6_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine7_state>.
    Found 5-bit register for signal <soc_netsoc_sdram_time0>.
    Found 4-bit register for signal <soc_netsoc_sdram_time1>.
    Found 3-bit register for signal <soc_netsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_netsoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_netsoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <soc_netsoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <soc_netsoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <soc_netsoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <soc_netsoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <soc_netsoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <soc_netsoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <soc_netsoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready0>.
    Found 1-bit register for signal <vns_new_master_wdata_ready1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 2-bit register for signal <soc_netsoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 1-bit register for signal <soc_netsoc_count>.
    Found 32-bit register for signal <soc_ethmac_preamble_errors_status>.
    Found 32-bit register for signal <soc_ethmac_crc_errors_status>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <soc_ethmac_writer_counter>.
    Found 1-bit register for signal <soc_ethmac_writer_slot>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_writer_fifo_level>.
    Found 3-bit register for signal <vns_liteethmacsramwriter_state>.
    Found 32-bit register for signal <soc_ethmac_writer_errors_status>.
    Found 11-bit register for signal <soc_ethmac_reader_counter>.
    Found 1-bit register for signal <soc_ethmac_reader_last_d>.
    Found 1-bit register for signal <soc_ethmac_reader_done_pending>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_reader_fifo_level>.
    Found 2-bit register for signal <vns_liteethmacsramreader_state>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <soc_ethmac_slave_sel_r>.
    Found 1-bit register for signal <vns_netsoc_grant>.
    Found 6-bit register for signal <vns_netsoc_slave_sel_r>.
    Found 20-bit register for signal <vns_netsoc_count>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage<0>>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethmac_writer_storage>.
    Found 1-bit register for signal <soc_ethmac_reader_slot_storage>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<10>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<9>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<8>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<7>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<6>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<5>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<4>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<3>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<2>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<1>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage<0>>.
    Found 1-bit register for signal <soc_ethmac_reader_eventmanager_storage>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethphy_crg_storage>.
    Found 3-bit register for signal <soc_ethphy_mdio_storage>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_front_panel_leds_storage>.
    Found 1-bit register for signal <vns_netsoc_csrbankarray_sel_r>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface4_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface5_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_opsis_i2c_master_storage>.
    Found 1-bit register for signal <soc_opsis_i2c_fx2_reset_storage>.
    Found 8-bit register for signal <soc_opsis_i2c_shift_reg_storage>.
    Found 2-bit register for signal <soc_opsis_i2c_status_storage>.
    Found 7-bit register for signal <soc_opsis_i2c_slave_addr_storage>.
    Found 1-bit register for signal <soc_opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <vns_opsisi2c_storage>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface6_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_netsoc_sdram_storage>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector0_command_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector0_baddress_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector1_command_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector1_baddress_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector2_command_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector2_baddress_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector3_command_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector3_baddress_storage>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage<0>>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface7_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_netsoc_load_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_load_storage<0>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<31>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<30>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<29>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<28>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<27>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<26>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<25>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<24>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<23>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<22>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<21>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<20>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<19>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<18>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<17>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<16>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<15>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<14>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<13>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<12>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<11>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<10>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<9>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<8>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<7>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<6>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<5>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<4>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<3>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<2>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<1>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage<0>>.
    Found 1-bit register for signal <soc_netsoc_en_storage>.
    Found 1-bit register for signal <soc_netsoc_update_value_storage>.
    Found 1-bit register for signal <soc_netsoc_update_value_re>.
    Found 1-bit register for signal <soc_netsoc_eventmanager_storage>.
    Found 8-bit register for signal <vns_netsoc_csrbankarray_interface9_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_suart_eventmanager_storage>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <soc_phase_sel>.
    Found 1-bit register for signal <soc_phase_sys2x>.
    Found 1-bit register for signal <soc_wr_data_en_d>.
    Found 2-bit register for signal <soc_rddata_valid>.
    Found 32-bit register for signal <soc_rddata0>.
    Found 32-bit register for signal <soc_rddata1>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sys>.
    Found 1-bit register for signal <soc_half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <soc_half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <soc_half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <soc_half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <soc_half_rate_phy_rddata_sr>.
    Found 32-bit register for signal <memdat>.
    Found 13-bit register for signal <memadr>.
    Found 3-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memdat_2>.
    Found 10-bit register for signal <memdat_4>.
    Found 9-bit register for signal <memadr_2>.
    Found 6-bit register for signal <memadr_5>.
    Found 6-bit register for signal <memadr_7>.
    Found 32-bit register for signal <memdat_15>.
    Found 32-bit register for signal <memdat_16>.
    Found 9-bit register for signal <memadr_10>.
    Found 9-bit register for signal <memadr_11>.
    Found finite state machine <FSM_0> for signal <vns_liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <vns_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <vns_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <vns_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <soc_netsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <soc_netsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <vns_liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <vns_liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_2168_OUT> created at line 10139.
    Found 2-bit subtractor for signal <soc_ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_2213_OUT> created at line 10246.
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_2248_OUT> created at line 10303.
    Found 32-bit subtractor for signal <soc_netsoc_value[31]_GND_1_o_sub_2270_OUT> created at line 10399.
    Found 5-bit subtractor for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_sub_2330_OUT> created at line 10573.
    Found 5-bit subtractor for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_sub_2339_OUT> created at line 10595.
    Found 26-bit subtractor for signal <soc_front_panel_count[25]_GND_1_o_sub_2363_OUT> created at line 10642.
    Found 9-bit subtractor for signal <soc_netsoc_sdram_timer_count1[8]_GND_1_o_sub_2370_OUT> created at line 10669.
    Found 26-bit subtractor for signal <soc_netsoc_sdram_zqcs_timer_count1[25]_GND_1_o_sub_2388_OUT> created at line 10730.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2410_OUT> created at line 10789.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_2414_OUT> created at line 10812.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_2418_OUT> created at line 10827.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_2422_OUT> created at line 10842.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2434_OUT> created at line 10869.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_2438_OUT> created at line 10892.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_2442_OUT> created at line 10907.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_2446_OUT> created at line 10922.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2458_OUT> created at line 10949.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_2462_OUT> created at line 10972.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_2466_OUT> created at line 10987.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_2470_OUT> created at line 11002.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2482_OUT> created at line 11029.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_2486_OUT> created at line 11052.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_2490_OUT> created at line 11067.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_2494_OUT> created at line 11082.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2506_OUT> created at line 11109.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_2510_OUT> created at line 11132.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_2514_OUT> created at line 11147.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_2518_OUT> created at line 11162.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2530_OUT> created at line 11189.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_2534_OUT> created at line 11212.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_2538_OUT> created at line 11227.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_2542_OUT> created at line 11242.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2554_OUT> created at line 11269.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_2558_OUT> created at line 11292.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_2562_OUT> created at line 11307.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_2566_OUT> created at line 11322.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2578_OUT> created at line 11349.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_2582_OUT> created at line 11372.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_2586_OUT> created at line 11387.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_2590_OUT> created at line 11402.
    Found 5-bit subtractor for signal <soc_netsoc_sdram_time0[4]_GND_1_o_sub_2594_OUT> created at line 11413.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_time1[3]_GND_1_o_sub_2597_OUT> created at line 11420.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_twtrcon_count[2]_GND_1_o_sub_2721_OUT> created at line 11974.
    Found 2-bit subtractor for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_sub_2798_OUT> created at line 12100.
    Found 2-bit subtractor for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_sub_2809_OUT> created at line 12133.
    Found 20-bit subtractor for signal <vns_netsoc_count[19]_GND_1_o_sub_2812_OUT> created at line 12173.
    Found 2-bit adder for signal <n8126> created at line 6256.
    Found 2-bit adder for signal <soc_netsoc_sdram_tfawcon_count> created at line 6256.
    Found 30-bit adder for signal <soc_netsoc_adr[29]_GND_1_o_add_873_OUT> created at line 6596.
    Found 1-bit adder for signal <soc_netsoc_count_PWR_1_o_add_875_OUT<0>> created at line 6598.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_988_OUT> created at line 7198.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_991_OUT> created at line 7207.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1010_OUT> created at line 7241.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1013_OUT> created at line 7250.
    Found 32-bit adder for signal <soc_ethmac_writer_errors_status[31]_GND_1_o_add_1066_OUT> created at line 7498.
    Found 11-bit adder for signal <soc_ethmac_reader_counter[10]_GND_1_o_add_1090_OUT> created at line 7530.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_2158_OUT> created at line 10123.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_2162_OUT> created at line 10130.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_2165_OUT> created at line 10135.
    Found 2-bit adder for signal <soc_ethmac_rx_converter_converter_demux[1]_GND_1_o_add_2174_OUT> created at line 10162.
    Found 4-bit adder for signal <soc_ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_2206_OUT> created at line 10230.
    Found 3-bit adder for signal <soc_ethmac_preamble_inserter_cnt[2]_GND_1_o_add_2209_OUT> created at line 10238.
    Found 16-bit adder for signal <soc_ethmac_padding_inserter_counter[15]_GND_1_o_add_2217_OUT> created at line 10260.
    Found 2-bit adder for signal <soc_ethmac_tx_converter_converter_mux[1]_GND_1_o_add_2220_OUT> created at line 10277.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_sel_PWR_1_o_add_2253_OUT<0>> created at line 10314.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_half_PWR_1_o_add_2254_OUT<0>> created at line 10316.
    Found 32-bit adder for signal <soc_netsoc_ctrl_bus_errors[31]_GND_1_o_add_2265_OUT> created at line 10384.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_2274_OUT> created at line 10416.
    Found 4-bit adder for signal <n8171> created at line 10423.
    Found 4-bit adder for signal <soc_opsis_i2c_counter[3]_GND_1_o_add_2281_OUT> created at line 10437.
    Found 4-bit adder for signal <soc_suart_tx_bitcount[3]_GND_1_o_add_2295_OUT> created at line 10488.
    Found 33-bit adder for signal <n8177> created at line 10504.
    Found 4-bit adder for signal <soc_suart_rx_bitcount[3]_GND_1_o_add_2307_OUT> created at line 10517.
    Found 33-bit adder for signal <n8181> created at line 10536.
    Found 4-bit adder for signal <soc_suart_tx_fifo_produce[3]_GND_1_o_add_2323_OUT> created at line 10562.
    Found 4-bit adder for signal <soc_suart_tx_fifo_consume[3]_GND_1_o_add_2325_OUT> created at line 10565.
    Found 5-bit adder for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_add_2327_OUT> created at line 10569.
    Found 4-bit adder for signal <soc_suart_rx_fifo_produce[3]_GND_1_o_add_2332_OUT> created at line 10584.
    Found 4-bit adder for signal <soc_suart_rx_fifo_consume[3]_GND_1_o_add_2334_OUT> created at line 10587.
    Found 5-bit adder for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_add_2336_OUT> created at line 10591.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_2344_OUT> created at line 10607.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_2357_OUT> created at line 10633.
    Found 1-bit adder for signal <soc_netsoc_sdram_postponer_count_GND_1_o_add_2371_OUT<0>> created at line 10676.
    Found 1-bit adder for signal <soc_netsoc_sdram_sequencer_count_GND_1_o_add_2374_OUT<0>> created at line 10685.
    Found 6-bit adder for signal <soc_netsoc_sdram_sequencer_counter[5]_GND_1_o_add_2383_OUT> created at line 10722.
    Found 5-bit adder for signal <soc_netsoc_sdram_zqcs_executer_counter[4]_GND_1_o_add_2397_OUT> created at line 10761.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2403_OUT> created at line 10778.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2405_OUT> created at line 10781.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_2407_OUT> created at line 10785.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2427_OUT> created at line 10858.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2429_OUT> created at line 10861.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_2431_OUT> created at line 10865.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2451_OUT> created at line 10938.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2453_OUT> created at line 10941.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_2455_OUT> created at line 10945.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2475_OUT> created at line 11018.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2477_OUT> created at line 11021.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_2479_OUT> created at line 11025.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2499_OUT> created at line 11098.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2501_OUT> created at line 11101.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_2503_OUT> created at line 11105.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2523_OUT> created at line 11178.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2525_OUT> created at line 11181.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_2527_OUT> created at line 11185.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2547_OUT> created at line 11258.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2549_OUT> created at line 11261.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_2551_OUT> created at line 11265.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2571_OUT> created at line 11338.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2573_OUT> created at line 11341.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_2575_OUT> created at line 11345.
    Found 1-bit adder for signal <soc_netsoc_sdram_trrdcon_count_GND_1_o_add_2715_OUT<0>> created at line 11935.
    Found 25-bit adder for signal <n8259> created at line 11985.
    Found 24-bit adder for signal <soc_netsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2725_OUT> created at line 11994.
    Found 24-bit adder for signal <soc_netsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2727_OUT> created at line 11997.
    Found 32-bit adder for signal <soc_ethmac_preamble_errors_status[31]_GND_1_o_add_2785_OUT> created at line 12067.
    Found 32-bit adder for signal <soc_ethmac_crc_errors_status[31]_GND_1_o_add_2787_OUT> created at line 12070.
    Found 32-bit adder for signal <soc_ethmac_writer_counter[31]_GND_1_o_add_2789_OUT> created at line 12082.
    Found 1-bit adder for signal <soc_ethmac_writer_slot_PWR_1_o_add_2792_OUT<0>> created at line 12086.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_produce_PWR_1_o_add_2793_OUT<0>> created at line 12089.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_consume_PWR_1_o_add_2794_OUT<0>> created at line 12092.
    Found 2-bit adder for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_add_2795_OUT> created at line 12096.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_produce_PWR_1_o_add_2804_OUT<0>> created at line 12122.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_consume_PWR_1_o_add_2805_OUT<0>> created at line 12125.
    Found 2-bit adder for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_add_2806_OUT> created at line 12129.
    Found 4-bit adder for signal <soc_half_rate_phy_bitslip_cnt[3]_GND_1_o_add_3239_OUT> created at line 13464.
    Found 8x8-bit Read Only RAM for signal <soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_895_OUT>
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_5>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_5> for signal <mem_5>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_6>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_6> for signal <mem_6>.
    Found 1-bit 4-to-1 multiplexer for signal <soc_netsoc_sdram_cmd_valid> created at line 4742.
    Found 1-bit 3-to-1 multiplexer for signal <soc_netsoc_sdram_cmd_last> created at line 4742.
    Found 32-bit 4-to-1 multiplexer for signal <soc_netsoc_interface0_wb_sdram_dat_r> created at line 6426.
    Found 8-bit 4-to-1 multiplexer for signal <soc_ethmac_crc32_inserter_cnt[1]_soc_ethmac_crc32_inserter_value[7]_wide_mux_917_OUT> created at line 6846.
    Found 10-bit 4-to-1 multiplexer for signal <soc_ethmac_tx_converter_converter_source_payload_data> created at line 7116.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed0> created at line 8660.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed1> created at line 8689.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed3> created at line 8747.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed4> created at line 8776.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed0> created at line 8834.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed1> created at line 8863.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed2> created at line 8892.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed6> created at line 8921.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed7> created at line 8950.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed9> created at line 9008.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed10> created at line 9037.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed3> created at line 9095.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed4> created at line 9124.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed5> created at line 9153.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed8> created at line 9614.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed9> created at line 9631.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed10> created at line 9648.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed11> created at line 9665.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed12> created at line 9682.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed13> created at line 9699.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed15> created at line 9733.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed16> created at line 9750.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed17> created at line 9767.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed18> created at line 9784.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed19> created at line 9801.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed20> created at line 9818.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed21> created at line 9835.
    Found 40-bit 4-to-1 multiplexer for signal <soc_ethmac_rx_converter_converter_demux[1]_soc_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_2177_OUT> created at line 10180.
    Found 8-bit 12-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_2814_OUT> created at line 12180.
    Found 8-bit 31-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface1_bank_bus_adr[4]_GND_1_o_wide_mux_2816_OUT> created at line 12225.
    Found 8-bit 4-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface2_bank_bus_adr[1]_GND_1_o_wide_mux_2818_OUT> created at line 12339.
    Found 8-bit 8-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface5_bank_bus_adr[2]_GND_1_o_wide_mux_2826_OUT> created at line 12514.
    Found 8-bit 63-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface6_bank_bus_adr[5]_GND_1_o_wide_mux_2834_OUT> created at line 12570.
    Found 8-bit 4-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface7_bank_bus_adr[1]_GND_1_o_wide_mux_2845_OUT> created at line 12874.
    Found 8-bit 21-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface8_bank_bus_adr[4]_GND_1_o_wide_mux_2848_OUT> created at line 12896.
    Found 8-bit 7-to-1 multiplexer for signal <vns_netsoc_csrbankarray_interface9_bank_bus_adr[2]_GND_1_o_wide_mux_2850_OUT> created at line 12990.
    Found 1-bit 8-to-1 multiplexer for signal <_n13638> created at line 10452.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 13683
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 13720
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 13720
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 13720
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 13720
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 14973
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 15178
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 15181
    Found 7-bit comparator equal for signal <soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_32_o> created at line 3807
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_row_hit> created at line 4792
    Found 14-bit comparator not equal for signal <n0525> created at line 4808
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_row_hit> created at line 4954
    Found 14-bit comparator not equal for signal <n0617> created at line 4970
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_row_hit> created at line 5116
    Found 14-bit comparator not equal for signal <n0704> created at line 5132
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_row_hit> created at line 5278
    Found 14-bit comparator not equal for signal <n0791> created at line 5294
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_row_hit> created at line 5440
    Found 14-bit comparator not equal for signal <n0878> created at line 5456
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_row_hit> created at line 5602
    Found 14-bit comparator not equal for signal <n0965> created at line 5618
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_row_hit> created at line 5764
    Found 14-bit comparator not equal for signal <n1052> created at line 5780
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_row_hit> created at line 5926
    Found 14-bit comparator not equal for signal <n1139> created at line 5942
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_610_o> created at line 6137
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_611_o> created at line 6137
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_612_o> created at line 6138
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_613_o> created at line 6138
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_614_o> created at line 6139
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_615_o> created at line 6139
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_616_o> created at line 6140
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_617_o> created at line 6140
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_618_o> created at line 6141
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_619_o> created at line 6141
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_620_o> created at line 6142
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_621_o> created at line 6142
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_622_o> created at line 6143
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_623_o> created at line 6143
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_624_o> created at line 6144
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_625_o> created at line 6144
    Found 23-bit comparator equal for signal <soc_netsoc_tag_do_tag[22]_GND_1_o_equal_836_o> created at line 6461
    Found 16-bit comparator greater for signal <_n14493> created at line 7009
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[6]_soc_ethmac_tx_cdc_consume_wdomain[6]_equal_981_o> created at line 7188
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[5]_soc_ethmac_tx_cdc_consume_wdomain[5]_equal_982_o> created at line 7188
    Found 5-bit comparator not equal for signal <n2218> created at line 7188
    Found 7-bit comparator not equal for signal <n2221> created at line 7189
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[6]_soc_ethmac_rx_cdc_consume_wdomain[6]_equal_1003_o> created at line 7231
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[5]_soc_ethmac_rx_cdc_consume_wdomain[5]_equal_1004_o> created at line 7231
    Found 5-bit comparator not equal for signal <n2254> created at line 7231
    Found 7-bit comparator equal for signal <n2257> created at line 7232
    Found 11-bit comparator greater for signal <soc_ethmac_reader_last_INV_298_o> created at line 7530
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_2149_o> created at line 10089
    Found 1-bit comparator equal for signal <soc_half_rate_phy_phase_half_soc_half_rate_phy_phase_sys_equal_2253_o> created at line 10311
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_2274_o> created at line 10415
    Found 1-bit comparator equal for signal <soc_phase_sys2x_soc_phase_sys_equal_3238_o> created at line 13449
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_3302_o> created at line 13678
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  27 RAM(s).
	inferred 113 Adder/Subtractor(s).
	inferred 2801 D-type flip-flop(s).
	inferred  49 Comparator(s).
	inferred 1123 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred  20 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <rgmii_if>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd".
    Found 1-bit register for signal <gmii_rxd_reg<2>>.
    Found 1-bit register for signal <gmii_rxd_reg<1>>.
    Found 1-bit register for signal <gmii_rxd_reg<0>>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <link_status>.
    Found 2-bit register for signal <clock_speed>.
    Found 1-bit register for signal <duplex_status>.
    Found 1-bit register for signal <gmii_rxd_reg<3>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rgmii_if> synthesized.

Synthesizing Unit <mor1kx>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_CPU0 = "CAPPUCCINO"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "ENABLED"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "ENABLED"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 29'b10000000000000000000000000000
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_SHIFTER = "BARREL"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
        BUS_IF_TYPE = "WISHBONE32"
        IBUS_WB_TYPE = "B3_REGISTERED_FEEDBACK"
        DBUS_WB_TYPE = "B3_REGISTERED_FEEDBACK"
WARNING:Xst:2898 - Port 'spr_bus_dat_dmmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_immu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_mac_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_pmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_pcu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_fpu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_dmmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_immu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_mac_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_pmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_pcu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_fpu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:647 - Input <avm_d_readdata_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_readdata_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_d_waitrequest_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_d_readdatavalid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_waitrequest_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_readdatavalid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_addr_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_dat_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_sr_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_we_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_stb_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <avm_d_address_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_byteenable_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_burstcount_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_writedata_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_address_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_byteenable_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_burstcount_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_read_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_write_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_read_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mor1kx> synthesized.

Synthesizing Unit <mor1kx_bus_if_wb32>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v".
        BUS_IF_TYPE = "B3_REGISTERED_FEEDBACK"
        BURST_LENGTH = 4
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbm_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mor1kx_bus_if_wb32> synthesized.

Synthesizing Unit <mor1kx_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_CPU = "CAPPUCCINO"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "ENABLED"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "ENABLED"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 29'b10000000000000000000000000000
        OPTION_TCM_FETCHER = "DISABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        OPTION_SHIFTER = "BARREL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
WARNING:Xst:647 - Input <spr_bus_dat_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mor1kx_cpu> synthesized.

Synthesizing Unit <mor1kx_cpu_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "ENABLED"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "ENABLED"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 29'b10000000000000000000000000000
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        OPTION_SHIFTER = "BARREL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" line 626: Output port <execute_opc_insn_o> of the instance <mor1kx_decode_execute_cappuccino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" line 1374: Output port <ctrl_bubble_o> of the instance <mor1kx_ctrl_cappuccino> is unconnected or connected to loadless signal.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_insn_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_pc_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_valid_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    Summary:
	no macro.
Unit <mor1kx_cpu_cappuccino> synthesized.

Synthesizing Unit <mor1kx_fetch_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 29'b10000000000000000000000000000
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "ENABLED"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
    Found 1-bit register for signal <fetching_brcond>.
    Found 1-bit register for signal <fetching_mispredicted_branch>.
    Found 1-bit register for signal <ctrl_branch_exception_r>.
    Found 32-bit register for signal <pc_fetch>.
    Found 1-bit register for signal <fetch_exception_taken_o>.
    Found 1-bit register for signal <fetch_valid_o>.
    Found 32-bit register for signal <decode_insn_o>.
    Found 32-bit register for signal <pc_decode_o>.
    Found 1-bit register for signal <decode_except_ibus_err_o>.
    Found 1-bit register for signal <decode_except_itlb_miss_o>.
    Found 1-bit register for signal <decode_except_ipagefault_o>.
    Found 1-bit register for signal <nop_ack>.
    Found 1-bit register for signal <imem_err>.
    Found 1-bit register for signal <ibus_ack>.
    Found 1-bit register for signal <exception_while_tlb_reload>.
    Found 1-bit register for signal <tlb_reload_ack>.
    Found 1-bit register for signal <ibus_req>.
    Found 32-bit register for signal <ibus_adr>.
    Found 3-bit register for signal <state>.
    Found 32-bit register for signal <ibus_dat>.
    Found 32-bit register for signal <tlb_reload_data>.
    Found 1-bit register for signal <ic_enable_r>.
    Found 1-bit register for signal <flush>.
    Found finite state machine <FSM_20> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 24                                             |
    | Inputs             | 15                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <pc_fetch[31]_GND_143_o_add_6_OUT> created at line 241.
    Found 4-bit adder for signal <next_ibus_adr<3:0>> created at line 371.
    Found 1-bit 4-to-1 multiplexer for signal <_n0375> created at line 384.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 208 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_fetch_cappuccino> synthesized.

Synthesizing Unit <mor1kx_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
WARNING:Xst:647 - Input <cpu_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wradr_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <spr_bus_dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <spr_bus_ack_o>.
    Found 4-bit register for signal <state>.
    Found 4-bit register for signal <refill_valid>.
    Found 8-bit register for signal <invalidate_adr>.
    Found 4-bit register for signal <refill_valid_r>.
    Found finite state machine <FSM_21> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <n0107> created at line 230.
    Found 1-bit 4-to-1 multiplexer for signal <refill_done> created at line 233.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_adr_match_i[3]_refill_valid_r[3]_Mux_16_o> created at line 234.
    Found 19-bit comparator equal for signal <check_way_match> created at line 203
    Found 27-bit comparator equal for signal <cpu_adr_match_i[30]_wradr_i[30]_equal_18_o> created at line 235
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_icache> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 32'b00000000000000000000000000001010
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_1> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 4'b1000
        DATA_WIDTH = 32'b00000000000000000000000000010100
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 256x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 20-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_2> synthesized.

Synthesizing Unit <mor1kx_immu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_immu.v".
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_OPERAND_WIDTH = 32
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
WARNING:Xst:647 - Input <virt_addr_i<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <virt_addr_i<23:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <virt_addr_i<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_addr_i<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_pagefault_clear_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <spr_bus_ack_r>.
    Found 32-bit register for signal <spr_bus_dat_r>.
    Found 1-bit register for signal <itlb_match_spr_cs_r>.
    Found 1-bit register for signal <itlb_trans_spr_cs_r>.
    Found 1-bit register for signal <spr_way_idx_r<0>>.
    Found 1-bit register for signal <spr_bus_ack>.
    Found 19-bit comparator equal for signal <itlb_match_dout[0][31]_virt_addr_match_i[31]_equal_9_o> created at line 136
    Found 8-bit comparator equal for signal <itlb_match_huge_dout[0][31]_virt_addr_match_i[31]_equal_10_o> created at line 139
    WARNING:Xst:2404 -  FFs/Latches <immucr<1:32>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_req_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_addr_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_huge<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_pagefault<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <itlb_trans_reload_we<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <itlb_trans_reload_din<31:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <itlb_match_reload_we<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <itlb_match_reload_din<31:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <immucr_spr_cs_r<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  55 Multiplexer(s).
Unit <mor1kx_immu> synthesized.

Synthesizing Unit <mor1kx_true_dpram_sclk>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v".
        ADDR_WIDTH = 6
        DATA_WIDTH = 32
    Found 64x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata_b>.
    Found 32-bit register for signal <rdata_a>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mor1kx_true_dpram_sclk> synthesized.

Synthesizing Unit <mor1kx_decode>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 29'b10000000000000000000000000000
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_MAC = "NONE"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator greater for signal <decode_op_jbr_o> created at line 212
    Summary:
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <mor1kx_decode> synthesized.

Synthesizing Unit <mor1kx_decode_execute_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 29'b10000000000000000000000000000
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_DELAY_SLOT = "ENABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_FPU = "NONE"
        FEATURE_INBUILT_CHECKERS = "ENABLED"
WARNING:Xst:647 - Input <decode_op_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <execute_op_add_o>.
    Found 1-bit register for signal <execute_op_mul_o>.
    Found 1-bit register for signal <execute_op_mul_signed_o>.
    Found 1-bit register for signal <execute_op_mul_unsigned_o>.
    Found 1-bit register for signal <execute_op_div_o>.
    Found 1-bit register for signal <execute_op_div_signed_o>.
    Found 1-bit register for signal <execute_op_div_unsigned_o>.
    Found 1-bit register for signal <execute_op_shift_o>.
    Found 1-bit register for signal <execute_op_ffl1_o>.
    Found 1-bit register for signal <execute_op_movhi_o>.
    Found 1-bit register for signal <execute_op_msync_o>.
    Found 1-bit register for signal <execute_op_mfspr_o>.
    Found 1-bit register for signal <execute_op_mtspr_o>.
    Found 1-bit register for signal <execute_op_lsu_load_o>.
    Found 1-bit register for signal <execute_op_lsu_store_o>.
    Found 1-bit register for signal <execute_op_lsu_atomic_o>.
    Found 1-bit register for signal <execute_op_setflag_o>.
    Found 1-bit register for signal <execute_op_jbr_o>.
    Found 1-bit register for signal <execute_op_jr_o>.
    Found 1-bit register for signal <execute_op_jal_o>.
    Found 1-bit register for signal <execute_op_brcond_o>.
    Found 1-bit register for signal <execute_op_branch_o>.
    Found 1-bit register for signal <execute_op_rfe_o>.
    Found 1-bit register for signal <execute_rf_wb_o>.
    Found 5-bit register for signal <execute_rfd_adr_o>.
    Found 2-bit register for signal <execute_lsu_length_o>.
    Found 1-bit register for signal <execute_lsu_zext_o>.
    Found 16-bit register for signal <execute_imm16_o>.
    Found 32-bit register for signal <execute_immediate_o>.
    Found 1-bit register for signal <execute_immediate_sel_o>.
    Found 10-bit register for signal <execute_immjbr_upper_o>.
    Found 4-bit register for signal <execute_opc_alu_o>.
    Found 4-bit register for signal <execute_opc_alu_secondary_o>.
    Found 6-bit register for signal <execute_opc_insn_o>.
    Found 1-bit register for signal <execute_adder_do_sub_o>.
    Found 1-bit register for signal <execute_adder_do_carry_o>.
    Found 1-bit register for signal <execute_except_syscall_o>.
    Found 1-bit register for signal <execute_except_trap_o>.
    Found 1-bit register for signal <execute_except_illegal_o>.
    Found 1-bit register for signal <execute_except_ibus_err_o>.
    Found 1-bit register for signal <execute_except_itlb_miss_o>.
    Found 1-bit register for signal <execute_except_ipagefault_o>.
    Found 1-bit register for signal <execute_except_ibus_align_o>.
    Found 1-bit register for signal <decode_valid_o>.
    Found 32-bit register for signal <pc_execute_o>.
    Found 32-bit register for signal <execute_mispredict_target_o>.
    Found 1-bit register for signal <execute_predicted_flag_o>.
    Found 32-bit register for signal <execute_jal_result_o>.
    Found 1-bit register for signal <execute_bubble_o>.
    Found 1-bit register for signal <execute_op_alu_o>.
    Found 32-bit adder for signal <branch_to_imm_target> created at line 486.
    Found 32-bit adder for signal <next_pc_after_branch_insn> created at line 511.
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_ctrl_rfd_adr_i[4]_equal_42_o> created at line 477
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_ctrl_rfd_adr_i[4]_equal_43_o> created at line 478
    Found 1-bit comparator equal for signal <decode_opc_insn_i[2]_predicted_flag_i_equal_45_o> created at line 484
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_execute_rfd_adr_o[4]_equal_60_o> created at line 551
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_execute_rfd_adr_o[4]_equal_61_o> created at line 552
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <mor1kx_decode_execute_cappuccino> synthesized.

Synthesizing Unit <mor1kx_branch_prediction>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v".
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <immjbr_upper_i<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit comparator not equal for signal <n0000> created at line 45
    Summary:
	inferred   1 Comparator(s).
Unit <mor1kx_branch_prediction> synthesized.

Synthesizing Unit <mor1kx_execute_alu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v".
        OPTION_OPERAND_WIDTH = 32
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_SHIFTER = "BARREL"
        CALCULATE_BRANCH_DEST = "FALSE"
WARNING:Xst:647 - Input <imm16_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_immediate_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fpu_round_mode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <immjbr_upper_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_rfa_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_rfb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_decode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_ctrl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipeline_flush_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_immediate_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jbr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <threestagemultiply.mul_opb>.
    Found 32-bit register for signal <threestagemultiply.mul_result1>.
    Found 32-bit register for signal <threestagemultiply.mul_result2>.
    Found 3-bit register for signal <threestagemultiply.mul_valid_shr>.
    Found 1-bit register for signal <div_done>.
    Found 6-bit register for signal <div_count>.
    Found 32-bit register for signal <div_n>.
    Found 32-bit register for signal <div_d>.
    Found 32-bit register for signal <div_r>.
    Found 1-bit register for signal <div_neg>.
    Found 1-bit register for signal <div_by_zero_r>.
    Found 32-bit register for signal <threestagemultiply.mul_opa>.
    Found 33-bit subtractor for signal <div_sub> created at line 416.
    Found 33-bit adder for signal <n0428> created at line 203.
    Found 33-bit adder for signal <n0282> created at line 203.
    Found 32-bit adder for signal <rfa_i[31]_GND_152_o_add_38_OUT> created at line 451.
    Found 32-bit adder for signal <rfb_i[31]_GND_152_o_add_41_OUT> created at line 454.
    Found 32-bit adder for signal <div_n[31]_GND_152_o_add_55_OUT> created at line 469.
    Found 6-bit subtractor for signal <GND_152_o_GND_152_o_sub_30_OUT<5:0>> created at line 430.
    Found 32x32-bit multiplier for signal <n0310> created at line 236.
    Found 64-bit shifter logical right for signal <n0303> created at line 640
    Found 1-bit 13-to-1 multiplexer for signal <flag_set> created at line 714.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<0>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<1>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<2>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<3>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<4>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<5>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<6>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<7>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<8>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<9>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<10>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<11>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<12>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<13>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<14>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<15>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<16>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<17>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<18>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<19>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<20>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<21>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<22>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<23>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<24>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<25>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<26>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<27>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<28>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<29>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<30>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<31>> created at line 766.
    Found 1-bit comparator equal for signal <a[31]_b_mux[31]_equal_10_o> created at line 210
    Found 1-bit comparator equal for signal <a[31]_b[31]_equal_25_o> created at line 391
    Found 32-bit comparator equal for signal <a_eq_b> created at line 599
    Found 1-bit comparator equal for signal <adder_result_sign_adder_signed_overflow_equal_127_o> created at line 601
    Summary:
	inferred   1 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred 236 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred 120 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <mor1kx_execute_alu> synthesized.

Synthesizing Unit <mor1kx_lsu_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v".
        FEATURE_DATACACHE = "ENABLED"
        OPTION_OPERAND_WIDTH = 32
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "ENABLED"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_ATOMIC = "ENABLED"
WARNING:Xst:647 - Input <decode_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_en_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" line 730: Output port <cpu_err_o> of the instance <dcache_gen.mor1kx_dcache> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <except_dbus>.
    Found 1-bit register for signal <store_buffer_err_o>.
    Found 1-bit register for signal <dc_refill_r>.
    Found 1-bit register for signal <dbus_err>.
    Found 1-bit register for signal <dbus_ack>.
    Found 1-bit register for signal <write_done>.
    Found 1-bit register for signal <tlb_reload_ack>.
    Found 1-bit register for signal <tlb_reload_done>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <dbus_req_o>.
    Found 32-bit register for signal <dbus_adr>.
    Found 32-bit register for signal <tlb_reload_data>.
    Found 1-bit register for signal <dbus_we>.
    Found 4-bit register for signal <dbus_bsel_o>.
    Found 32-bit register for signal <dbus_dat>.
    Found 1-bit register for signal <dbus_atomic>.
    Found 1-bit register for signal <last_write>.
    Found 1-bit register for signal <atomic_reserve>.
    Found 32-bit register for signal <atomic_addr>.
    Found 1-bit register for signal <atomic_gen.atomic_flag_set>.
    Found 1-bit register for signal <atomic_gen.atomic_flag_clear>.
    Found 1-bit register for signal <store_buffer_write_pending>.
    Found 1-bit register for signal <dc_enable_r>.
    Found 1-bit register for signal <access_done>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 40                                             |
    | Inputs             | 27                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <next_dbus_adr<3:0>> created at line 389.
    Found 4-bit 3-to-1 multiplexer for signal <dbus_bsel> created at line 290.
    Found 32-bit 4-to-1 multiplexer for signal <dbus_dat_aligned> created at line 316.
    Found 32-bit 4-to-1 multiplexer for signal <_n0550> created at line 117.
    Found 32-bit comparator equal for signal <store_buffer_wadr[31]_atomic_addr[31]_equal_88_o> created at line 537
    Found 32-bit comparator equal for signal <dbus_adr[31]_atomic_addr[31]_equal_94_o> created at line 548
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 150 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  61 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_lsu_cappuccino> synthesized.

Synthesizing Unit <mor1kx_store_buffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v".
        DEPTH_WIDTH = 8
        OPTION_OPERAND_WIDTH = 32
    Found 9-bit register for signal <read_pointer>.
    Found 9-bit register for signal <write_pointer>.
    Found 9-bit adder for signal <write_pointer[8]_GND_156_o_add_6_OUT> created at line 64.
    Found 9-bit adder for signal <read_pointer[8]_GND_156_o_add_11_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0002> created at line 56
    Found 8-bit comparator equal for signal <write_pointer[7]_read_pointer[7]_equal_4_o> created at line 57
    Found 9-bit comparator equal for signal <empty_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <mor1kx_store_buffer> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 8
        DATA_WIDTH = 101
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1
    Found 256x101-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <bypass_gen.bypass>.
    Found 101-bit register for signal <rdata>.
    Found 101-bit register for signal <bypass_gen.din_r>.
    Found 8-bit comparator equal for signal <waddr[7]_raddr[7]_equal_6_o> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred 203 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mor1kx_simple_dpram_sclk_3> synthesized.

Synthesizing Unit <mor1kx_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
WARNING:Xst:647 - Input <cpu_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wradr_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_adr_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <spr_bus_dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <snoop_way_out<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <snoop_way_hit> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cpu_err_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <write_pending>.
    Found 4-bit register for signal <refill_valid_r>.
    Found 8-bit register for signal <invalidate_adr>.
    Found 4-bit register for signal <refill_valid>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_23> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 53                                             |
    | Inputs             | 17                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <n0210> created at line 285.
    Found 1-bit 4-to-1 multiplexer for signal <refill_done> created at line 288.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_adr_match_i[3]_refill_valid_r[3]_Mux_15_o> created at line 289.
    Found 19-bit comparator equal for signal <check_way_match> created at line 244
    Found 27-bit comparator equal for signal <cpu_adr_match_i[30]_wradr_i[30]_equal_17_o> created at line 290
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  56 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_dcache> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 32'b00000000000000000000000000001010
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <bypass_gen.bypass>.
    Found 32-bit register for signal <rdata>.
    Found 32-bit register for signal <bypass_gen.din_r>.
    Found 10-bit comparator equal for signal <waddr[9]_raddr[9]_equal_6_o> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mor1kx_simple_dpram_sclk_4> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_5>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 4'b1000
        DATA_WIDTH = 32'b00000000000000000000000000010100
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1'b0
    Found 256x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 20-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_5> synthesized.

Synthesizing Unit <mor1kx_dmmu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v".
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_OPERAND_WIDTH = 32
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
WARNING:Xst:647 - Input <virt_addr_i<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <virt_addr_i<23:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <virt_addr_i<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_addr_i<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_pagefault_clear_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tlb_reload_huge> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <dtlb_match_spr_cs_r>.
    Found 1-bit register for signal <dtlb_trans_spr_cs_r>.
    Found 1-bit register for signal <spr_way_idx_r<0>>.
    Found 1-bit register for signal <spr_bus_ack>.
    Found 19-bit comparator equal for signal <dtlb_match_dout[0][31]_virt_addr_match_i[31]_equal_5_o> created at line 129
    Found 8-bit comparator equal for signal <dtlb_match_huge_dout[0][31]_virt_addr_match_i[31]_equal_6_o> created at line 132
    WARNING:Xst:2404 -  FFs/Latches <dmmucr<1:32>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_req_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_addr_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_pagefault<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dtlb_trans_reload_we<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dtlb_trans_reload_din<31:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dtlb_match_reload_we<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dtlb_match_reload_din<31:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dmmucr_spr_cs_r<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  55 Multiplexer(s).
Unit <mor1kx_dmmu> synthesized.

Synthesizing Unit <mor1kx_wb_mux_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_op_mul>.
    Found 32-bit register for signal <rf_result>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <mor1kx_wb_mux_cappuccino> synthesized.

Synthesizing Unit <mor1kx_rf_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v".
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        FEATURE_DEBUGUNIT = "NONE"
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <spr_bus_addr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_ctrl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <execute_hazard_a>.
    Found 1-bit register for signal <execute_hazard_b>.
    Found 32-bit register for signal <execute_hazard_result_r>.
    Found 1-bit register for signal <ctrl_hazard_a>.
    Found 1-bit register for signal <ctrl_hazard_b>.
    Found 32-bit register for signal <ctrl_hazard_result_r>.
    Found 1-bit register for signal <wb_hazard_a>.
    Found 1-bit register for signal <wb_hazard_b>.
    Found 32-bit register for signal <wb_hazard_result>.
    Found 32-bit register for signal <wb_to_decode_result_a>.
    Found 1-bit register for signal <wb_to_decode_bypass_a>.
    Found 1-bit register for signal <use_last_wb_a>.
    Found 32-bit register for signal <wb_to_decode_result_b>.
    Found 1-bit register for signal <wb_to_decode_bypass_b>.
    Found 1-bit register for signal <use_last_wb_b>.
    Found 32-bit register for signal <execute_rfa>.
    Found 32-bit register for signal <execute_rfb>.
    Found 1-bit register for signal <flushing>.
    Found 5-bit comparator equal for signal <execute_rfd_adr_i[4]_decode_rfa_adr_i[4]_equal_3_o> created at line 123
    Found 5-bit comparator equal for signal <execute_rfd_adr_i[4]_decode_rfb_adr_i[4]_equal_4_o> created at line 125
    Found 5-bit comparator equal for signal <wb_rfd_adr_i[4]_fetch_rfa_adr_i[4]_equal_23_o> created at line 183
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_wb_rfd_adr_i[4]_equal_24_o> created at line 186
    Found 5-bit comparator equal for signal <ctrl_rfd_adr_i[4]_decode_rfa_adr_i[4]_equal_29_o> created at line 194
    Found 5-bit comparator equal for signal <wb_rfd_adr_i[4]_fetch_rfb_adr_i[4]_equal_33_o> created at line 211
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_wb_rfd_adr_i[4]_equal_34_o> created at line 214
    Found 5-bit comparator equal for signal <ctrl_rfd_adr_i[4]_decode_rfb_adr_i[4]_equal_39_o> created at line 222
    Summary:
	inferred 235 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <mor1kx_rf_cappuccino> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_6>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 5
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 32x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_6> synthesized.

Synthesizing Unit <mor1kx_execute_ctrl_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 29'b10000000000000000000000000000
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_FPU = "NONE"
        FEATURE_MULTIPLIER = "THREESTAGE"
WARNING:Xst:647 - Input <fpcsr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fpcsr_set_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ctrl_except_itlb_miss_o>.
    Found 1-bit register for signal <ctrl_except_ipagefault_o>.
    Found 1-bit register for signal <ctrl_except_ibus_align_o>.
    Found 1-bit register for signal <ctrl_except_illegal_o>.
    Found 1-bit register for signal <ctrl_except_syscall_o>.
    Found 1-bit register for signal <ctrl_except_trap_o>.
    Found 1-bit register for signal <ctrl_except_dbus_o>.
    Found 1-bit register for signal <ctrl_except_align_o>.
    Found 1-bit register for signal <ctrl_except_dtlb_miss_o>.
    Found 1-bit register for signal <ctrl_except_dpagefault_o>.
    Found 32-bit register for signal <ctrl_alu_result_o>.
    Found 32-bit register for signal <ctrl_lsu_adr_o>.
    Found 32-bit register for signal <ctrl_rfb_o>.
    Found 1-bit register for signal <ctrl_flag_set_o>.
    Found 1-bit register for signal <ctrl_flag_clear_o>.
    Found 1-bit register for signal <ctrl_carry_set_o>.
    Found 1-bit register for signal <ctrl_carry_clear_o>.
    Found 1-bit register for signal <ctrl_overflow_set_o>.
    Found 1-bit register for signal <ctrl_overflow_clear_o>.
    Found 32-bit register for signal <pc_ctrl_o>.
    Found 12-bit register for signal <ctrl_fpcsr_o>.
    Found 1-bit register for signal <ctrl_fpcsr_set_o>.
    Found 1-bit register for signal <ctrl_op_mfspr_o>.
    Found 1-bit register for signal <ctrl_op_mtspr_o>.
    Found 1-bit register for signal <ctrl_op_rfe_o>.
    Found 1-bit register for signal <ctrl_op_msync_o>.
    Found 1-bit register for signal <ctrl_op_lsu_load_o>.
    Found 1-bit register for signal <ctrl_op_lsu_store_o>.
    Found 1-bit register for signal <ctrl_op_lsu_atomic_o>.
    Found 2-bit register for signal <ctrl_lsu_length_o>.
    Found 1-bit register for signal <ctrl_lsu_zext_o>.
    Found 1-bit register for signal <ctrl_rf_wb_o>.
    Found 5-bit register for signal <ctrl_rfd_adr_o>.
    Found 1-bit register for signal <wb_rf_wb_o>.
    Found 5-bit register for signal <wb_rfd_adr_o>.
    Found 1-bit register for signal <ctrl_except_ibus_err_o>.
    WARNING:Xst:2404 -  FFs/Latches <ctrl_op_mul_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
Unit <mor1kx_execute_ctrl_cappuccino> synthesized.

Synthesizing Unit <mor1kx_ctrl_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 29'b10000000000000000000000000000
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        FEATURE_DMMU = "ENABLED"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        FEATURE_IMMU = "ENABLED"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_PMU = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_FPU = "NONE"
        FEATURE_MULTICORE = "NONE"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_NUM_SHADOW_GPR = 0
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        SPR_SR_WIDTH = 16
        SPR_SR_RESET_VALUE = 16'b1000000000000001
WARNING:Xst:647 - Input <ctrl_alu_result_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_fpcsr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_mac_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_pmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_pcu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <multicore_coreid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <multicore_numcores_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_fpcsr_set_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <du_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <du_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_mac_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_pmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_pcu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" line 1038: Output port <spr_picmr_o> of the instance <pic.mor1kx_pic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" line 1082: Output port <spr_ttcr_o> of the instance <tt.mor1kx_ticktimer> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pstep<2:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stepped_into_exception> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stepped_into_rfe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stall_on_trap> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <exception_pc_addr>.
    Found 1-bit register for signal <padv_ctrl>.
    Found 1-bit register for signal <execute_waiting_r>.
    Found 1-bit register for signal <decode_execute_halt>.
    Found 1-bit register for signal <exception_r>.
    Found 1-bit register for signal <exception_taken>.
    Found 32-bit register for signal <last_branch_insn_pc>.
    Found 1-bit register for signal <waiting_for_fetch>.
    Found 1-bit register for signal <doing_rfe_r>.
    Found 12-bit register for signal <spr_fpcsr>.
    Found 1-bit register for signal <spr_sr<14>>.
    Found 1-bit register for signal <spr_sr<13>>.
    Found 1-bit register for signal <spr_sr<12>>.
    Found 1-bit register for signal <spr_sr<11>>.
    Found 1-bit register for signal <spr_sr<10>>.
    Found 1-bit register for signal <spr_sr<9>>.
    Found 1-bit register for signal <spr_sr<8>>.
    Found 1-bit register for signal <spr_sr<7>>.
    Found 1-bit register for signal <spr_sr<6>>.
    Found 1-bit register for signal <spr_sr<5>>.
    Found 1-bit register for signal <spr_sr<4>>.
    Found 1-bit register for signal <spr_sr<3>>.
    Found 1-bit register for signal <spr_sr<2>>.
    Found 1-bit register for signal <spr_sr<1>>.
    Found 1-bit register for signal <spr_sr<0>>.
    Found 16-bit register for signal <spr_esr>.
    Found 1-bit register for signal <ctrl_bubble_o>.
    Found 32-bit register for signal <spr_epcr>.
    Found 32-bit register for signal <spr_eear>.
    Found 32-bit register for signal <spr_ppc>.
    Found 32-bit register for signal <spr_npc>.
    Found 32-bit register for signal <spr_evbar>.
    Found 1-bit register for signal <execute_delay_slot>.
    Found 1-bit register for signal <ctrl_delay_slot>.
    Found 1-bit register for signal <ctrl_stage_exceptions>.
    Found 32-bit subtractor for signal <pc_ctrl_i[31]_GND_166_o_sub_3_OUT> created at line 365.
    Found 32-bit adder for signal <pc_ctrl_i[31]_spr_epcr[31]_mux_100_OUT> created at line 770.
    WARNING:Xst:2404 -  FFs/Latches <du_npc_written<0:0>> (without init value) have a constant value of 0 in block <mor1kx_ctrl_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <cpu_stall<0:0>> (without init value) have a constant value of 0 in block <mor1kx_ctrl_cappuccino>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 278 D-type flip-flop(s).
	inferred  43 Multiplexer(s).
Unit <mor1kx_ctrl_cappuccino> synthesized.

Synthesizing Unit <mor1kx_cfgrs>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v".
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        FEATURE_DMMU = "ENABLED"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        FEATURE_IMMU = "ENABLED"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_PIC = "ENABLED"
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_PMU = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_PIC_TRIGGER = "LEVEL"
        FEATURE_DSX = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_NUM_SHADOW_GPR = 0
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_DELAYSLOT = "ENABLED"
        FEATURE_EVBAR = "ENABLED"
        FEATURE_AECSR = "NONE"
WARNING:Xst:653 - Signal <spr_dmmucfgr<14:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spr_immucfgr<14:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mor1kx_cfgrs> synthesized.

Synthesizing Unit <mor1kx_pic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v".
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
WARNING:Xst:647 - Input <spr_addr_i<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <spr_picmr>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mor1kx_pic> synthesized.

Synthesizing Unit <mor1kx_ticktimer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v".
WARNING:Xst:647 - Input <spr_addr_i<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <spr_ttmr<30>>.
    Found 1-bit register for signal <spr_ttmr<29>>.
    Found 1-bit register for signal <spr_ttmr<28>>.
    Found 1-bit register for signal <spr_ttmr<27>>.
    Found 1-bit register for signal <spr_ttmr<26>>.
    Found 1-bit register for signal <spr_ttmr<25>>.
    Found 1-bit register for signal <spr_ttmr<24>>.
    Found 1-bit register for signal <spr_ttmr<23>>.
    Found 1-bit register for signal <spr_ttmr<22>>.
    Found 1-bit register for signal <spr_ttmr<21>>.
    Found 1-bit register for signal <spr_ttmr<20>>.
    Found 1-bit register for signal <spr_ttmr<19>>.
    Found 1-bit register for signal <spr_ttmr<18>>.
    Found 1-bit register for signal <spr_ttmr<17>>.
    Found 1-bit register for signal <spr_ttmr<16>>.
    Found 1-bit register for signal <spr_ttmr<15>>.
    Found 1-bit register for signal <spr_ttmr<14>>.
    Found 1-bit register for signal <spr_ttmr<13>>.
    Found 1-bit register for signal <spr_ttmr<12>>.
    Found 1-bit register for signal <spr_ttmr<11>>.
    Found 1-bit register for signal <spr_ttmr<10>>.
    Found 1-bit register for signal <spr_ttmr<9>>.
    Found 1-bit register for signal <spr_ttmr<8>>.
    Found 1-bit register for signal <spr_ttmr<7>>.
    Found 1-bit register for signal <spr_ttmr<6>>.
    Found 1-bit register for signal <spr_ttmr<5>>.
    Found 1-bit register for signal <spr_ttmr<4>>.
    Found 1-bit register for signal <spr_ttmr<3>>.
    Found 1-bit register for signal <spr_ttmr<2>>.
    Found 1-bit register for signal <spr_ttmr<1>>.
    Found 1-bit register for signal <spr_ttmr<0>>.
    Found 32-bit register for signal <spr_ttcr>.
    Found 1-bit register for signal <spr_ttmr<31>>.
    Found 32-bit adder for signal <spr_ttcr[31]_GND_169_o_add_14_OUT> created at line 88.
    Found 28-bit comparator equal for signal <ttcr_match> created at line 60
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <mor1kx_ticktimer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 38
 1024x32-bit dual-port RAM                             : 2
 16384x32-bit single-port Read Only RAM                : 1
 16x10-bit dual-port RAM                               : 2
 256x101-bit dual-port RAM                             : 1
 256x20-bit dual-port RAM                              : 2
 2x14-bit dual-port RAM                                : 1
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 6
 512x128-bit dual-port RAM                             : 1
 512x24-bit dual-port RAM                              : 1
 5x12-bit dual-port RAM                                : 1
 64x32-bit dual-port RAM                               : 4
 64x42-bit dual-port RAM                               : 2
 7x8-bit single-port Read Only RAM                     : 1
 8192x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 132
 1-bit adder                                           : 11
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 5
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 17
 20-bit subtractor                                     : 1
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 26-bit subtractor                                     : 2
 3-bit adder                                           : 19
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 9
 30-bit adder                                          : 1
 32-bit adder                                          : 13
 32-bit subtractor                                     : 2
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 4-bit adder                                           : 14
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 5
 8-bit adder                                           : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Registers                                            : 743
 1-bit register                                        : 409
 10-bit register                                       : 3
 101-bit register                                      : 2
 11-bit register                                       : 2
 12-bit register                                       : 2
 13-bit register                                       : 1
 14-bit register                                       : 11
 15-bit register                                       : 3
 16-bit register                                       : 3
 2-bit register                                        : 33
 20-bit register                                       : 3
 21-bit register                                       : 8
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 2
 28-bit register                                       : 1
 3-bit register                                        : 42
 32-bit register                                       : 81
 33-bit register                                       : 2
 4-bit register                                        : 32
 40-bit register                                       : 1
 5-bit register                                        : 8
 57-bit register                                       : 1
 6-bit register                                        : 12
 7-bit register                                        : 18
 8-bit register                                        : 50
 9-bit register                                        : 6
# Comparators                                          : 84
 1-bit comparator equal                                : 26
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 19-bit comparator equal                               : 4
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 12
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 4
 9-bit comparator equal                                : 1
# Multiplexers                                         : 1693
 1-bit 13-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1241
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 47
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 1
 101-bit 2-to-1 multiplexer                            : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 17
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 14
 20-bit 2-to-1 multiplexer                             : 5
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 17
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 211
 32-bit 4-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 32
 4-bit 3-to-1 multiplexer                              : 1
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 37
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 24
# Xors                                                 : 115
 1-bit xor2                                            : 73
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal eth_rx_clk and eth_tx_clk eth_tx_clk signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mor1kx_execute_alu>.
The following registers are absorbed into counter <div_count>: 1 register on signal <div_count>.
	Found pipelined multiplier on signal <n0310>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0310 by adding 5 register level(s).
Unit <mor1kx_execute_alu> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_1> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_2> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 101-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 101-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <re>            | high     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_3> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_4> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_5>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_5> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_6>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <re>            | high     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_6> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_store_buffer>.
The following registers are absorbed into counter <read_pointer>: 1 register on signal <read_pointer>.
The following registers are absorbed into counter <write_pointer>: 1 register on signal <write_pointer>.
Unit <mor1kx_store_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_true_dpram_sclk>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata_a> <rdata_b>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_a>          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    |     doA            | connected to signal <rdata_a>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <we_b>          | high     |
    |     addrB          | connected to signal <addr_b>        |          |
    |     diB            | connected to signal <din_b>         |          |
    |     doB            | connected to signal <rdata_b>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_true_dpram_sclk> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_front_panel_count>: 1 register on signal <soc_front_panel_count>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_level>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <soc_ethmac_rx_converter_converter_demux>: 1 register on signal <soc_ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <soc_ethmac_tx_gap_inserter_counter>: 1 register on signal <soc_ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <soc_ethmac_preamble_inserter_cnt>: 1 register on signal <soc_ethmac_preamble_inserter_cnt>.
The following registers are absorbed into accumulator <soc_ethmac_crc32_inserter_cnt>: 1 register on signal <soc_ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <soc_ethmac_padding_inserter_counter>: 1 register on signal <soc_ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <soc_ethmac_tx_converter_converter_mux>: 1 register on signal <soc_ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_level>: 1 register on signal <soc_ethmac_writer_fifo_level>.
The following registers are absorbed into counter <soc_ethmac_writer_slot>: 1 register on signal <soc_ethmac_writer_slot>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_half>: 1 register on signal <soc_half_rate_phy_phase_half>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_sel>: 1 register on signal <soc_half_rate_phy_phase_sel>.
The following registers are absorbed into counter <soc_half_rate_phy_bitslip_cnt>: 1 register on signal <soc_half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_netsoc_sdram_timer_count1>: 1 register on signal <soc_netsoc_sdram_timer_count1>.
The following registers are absorbed into counter <soc_netsoc_sdram_zqcs_timer_count1>: 1 register on signal <soc_netsoc_sdram_zqcs_timer_count1>.
The following registers are absorbed into counter <soc_netsoc_ctrl_bus_errors>: 1 register on signal <soc_netsoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_suart_tx_fifo_produce>: 1 register on signal <soc_suart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_tx_fifo_consume>: 1 register on signal <soc_suart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_tx_fifo_level0>: 1 register on signal <soc_suart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_suart_rx_fifo_produce>: 1 register on signal <soc_suart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_rx_fifo_consume>: 1 register on signal <soc_suart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_rx_fifo_level0>: 1 register on signal <soc_suart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_netsoc_sdram_postponer_count>: 1 register on signal <soc_netsoc_sdram_postponer_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_sequencer_count>: 1 register on signal <soc_netsoc_sdram_sequencer_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_twtrcon_count>: 1 register on signal <soc_netsoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bandwidth_nreads>: 1 register on signal <soc_netsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_netsoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_netsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_ethmac_preamble_errors_status>: 1 register on signal <soc_ethmac_preamble_errors_status>.
The following registers are absorbed into counter <soc_ethmac_crc_errors_status>: 1 register on signal <soc_ethmac_crc_errors_status>.
The following registers are absorbed into accumulator <soc_ethmac_writer_counter>: 1 register on signal <soc_ethmac_writer_counter>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_produce>: 1 register on signal <soc_ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_consume>: 1 register on signal <soc_ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_produce>: 1 register on signal <soc_ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_consume>: 1 register on signal <soc_ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_level>: 1 register on signal <soc_ethmac_reader_fifo_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_time0>: 1 register on signal <soc_netsoc_sdram_time0>.
The following registers are absorbed into counter <soc_netsoc_sdram_time1>: 1 register on signal <soc_netsoc_sdram_time1>.
The following registers are absorbed into counter <soc_netsoc_sdram_trrdcon_count>: 1 register on signal <soc_netsoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <vns_netsoc_count>: 1 register on signal <vns_netsoc_count>.
The following registers are absorbed into counter <soc_suart_tx_bitcount>: 1 register on signal <soc_suart_tx_bitcount>.
The following registers are absorbed into counter <soc_suart_rx_bitcount>: 1 register on signal <soc_suart_rx_bitcount>.
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_16>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_sink_sink_valid_soc_ethmac_writer_ongoing_AND_494_o_0> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<8:0>> |          |
    |     doB            | connected to signal <memdat_16>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_15>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<8:0>> |          |
    |     doB            | connected to signal <memdat_15>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_7>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_rx_converter_converter_source_last,soc_ethmac_rx_converter_converter_source_first,soc_ethmac_rx_converter_converter_source_payload_data<39>,soc_ethmac_rx_converter_converter_source_payload_data<29>,soc_ethmac_rx_converter_converter_source_payload_data<19>,soc_ethmac_rx_converter_converter_source_payload_data<9>,soc_ethmac_rx_converter_converter_source_payload_data<38>,soc_ethmac_rx_converter_converter_source_payload_data<28>,soc_ethmac_rx_converter_converter_source_payload_data<18>,soc_ethmac_rx_converter_converter_source_payload_data<8>,soc_ethmac_rx_converter_converter_source_payload_data<37:30>,soc_ethmac_rx_converter_converter_source_payload_data<27:20>,soc_ethmac_rx_converter_converter_source_payload_data<17:10>,soc_ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_895_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<10:2>> |          |
    |     diA            | connected to signal <soc_netsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_netsoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_reader_source_source_last,"00000",soc_ethmac_reader_source_source_payload_last_be,soc_ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_rx_clk>    | rise     |
    |     addrB          | connected to signal <soc_ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_netsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_netsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_netsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_netsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<12:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45> |          |
    |     doA            | connected to signal <soc_netsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<10:2>> |          |
    |     diA            | connected to signal <(soc_netsoc_tag_di_dirty,"0000",soc_netsoc_interface0_wb_sdram_adr<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_51> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<8:0>> |          |
    |     diA            | connected to signal <(_n8685,_n8684,_n8683,_n8682)> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_61> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<8:0>> |          |
    |     diA            | connected to signal <(_n8694,_n8693,_n8692,_n8691)> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",vns_rhs_array_muxed45<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<13:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(soc_ethmac_preamble_checker_source_last,"000",soc_ethphy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_writer_counter,soc_ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_reader_length_storage,soc_ethmac_reader_slot_storage)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<8:0>> |          |
    |     diA            | connected to signal <(_n8685,_n8684,_n8683,_n8682)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     addrB          | connected to signal <memadr_10>     |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_netsoc_interface0_wb_sdram_adr<8:0>> |          |
    |     diA            | connected to signal <(_n8694,_n8693,_n8692,_n8691)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     addrB          | connected to signal <memadr_10>     |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <div_r_31> of sequential type is unconnected in block <mor1kx_execute_alu>.
WARNING:Xst:2677 - Node <memdat_4_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_4_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_2_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_2_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 38
 1024x32-bit dual-port block RAM                       : 2
 16384x32-bit single-port block Read Only RAM          : 1
 16x10-bit dual-port distributed RAM                   : 2
 256x101-bit dual-port block RAM                       : 1
 256x20-bit dual-port block RAM                        : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port block RAM                         : 2
 382x32-bit dual-port block RAM                        : 2
 382x32-bit dual-port distributed RAM                  : 2
 382x32-bit single-port block RAM                      : 2
 512x128-bit single-port block RAM                     : 1
 512x24-bit single-port block RAM                      : 1
 5x12-bit dual-port distributed RAM                    : 1
 64x32-bit dual-port block RAM                         : 4
 64x42-bit dual-port block RAM                         : 2
 7x8-bit single-port distributed Read Only RAM         : 1
 8192x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 33
 1-bit adder                                           : 1
 11-bit adder                                          : 1
 2-bit adder carry in                                  : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 9
 32-bit subtractor                                     : 2
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 6
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 4
 8-bit adder                                           : 1
# Counters                                             : 99
 1-bit up counter                                      : 10
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit down counter                                    : 16
 2-bit up counter                                      : 3
 2-bit updown counter                                  : 2
 20-bit down counter                                   : 1
 24-bit up counter                                     : 2
 26-bit down counter                                   : 2
 3-bit down counter                                    : 9
 3-bit up counter                                      : 19
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 8
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 5
 9-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Accumulators                                         : 2
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 3905
 Flip-Flops                                            : 3905
# Comparators                                          : 84
 1-bit comparator equal                                : 26
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 19-bit comparator equal                               : 4
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 12
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 4
 9-bit comparator equal                                : 1
# Multiplexers                                         : 2058
 1-bit 13-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1628
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 75
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 1
 101-bit 2-to-1 multiplexer                            : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 15
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 4
 20-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 187
 32-bit 4-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 32
 4-bit 3-to-1 multiplexer                              : 1
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 9
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 33
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 24
# Xors                                                 : 115
 1-bit xor2                                            : 73
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <exception_pc_addr_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_12> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_8> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_9> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_10> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_11> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_12> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_8> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_9> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_10> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_11> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_fpcsr_o_0> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_1> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_2> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_3> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_4> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_5> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_6> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_7> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_8> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_9> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_10> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_11> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_set_o> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <soc_dfi_dfi_p1_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_dfi_dfi_p0_rddata_valid> 
WARNING:Xst:1710 - FF/Latch <imem_err> (without init value) has a constant value of 0 in block <mor1kx_fetch_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decode_except_ibus_err_o> (without init value) has a constant value of 0 in block <mor1kx_fetch_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbus_err> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <store_buffer_err_o> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <except_dbus> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <vns_liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_refresher_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <vns_liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <vns_litedramwishbone2native_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <vns_bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <vns_bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <vns_bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <soc_netsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <soc_netsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/FSM_20> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 001   | 10
 010   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/FSM_21> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0100  | 00
 0001  | 01
 0010  | 10
 1000  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/FSM_22> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 001   | 001
 011   | 011
 010   | 010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/FSM_23> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 01000 | 011
 00100 | 010
 10000 | 110
-------------------
WARNING:Xst:2677 - Node <Mmult_n03103> of sequential type is unconnected in block <mor1kx_execute_alu>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <atomic_addr_0> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <atomic_addr_1> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface7_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface7_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface7_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface7_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface2_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface2_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface2_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface2_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface2_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_csrbankarray_interface3_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <soc_suart_uart_clk_txen> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_uart_clk_rxen> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_postponer_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_half_rate_phy_record2_wrdata_mask_1> <soc_half_rate_phy_record2_wrdata_mask_2> <soc_half_rate_phy_record2_wrdata_mask_3> <soc_half_rate_phy_record3_wrdata_mask_0> <soc_half_rate_phy_record3_wrdata_mask_1> <soc_half_rate_phy_record3_wrdata_mask_2> <soc_half_rate_phy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_0> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_0> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_1> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_1> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_2> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter1_q_binary_6> 

Optimizing unit <rgmii_if> ...

Optimizing unit <mor1kx_cpu_cappuccino> ...

Optimizing unit <mor1kx_fetch_cappuccino> ...

Optimizing unit <mor1kx_icache> ...

Optimizing unit <mor1kx_immu> ...

Optimizing unit <mor1kx_lsu_cappuccino> ...

Optimizing unit <mor1kx_dmmu> ...

Optimizing unit <mor1kx_simple_dpram_sclk_3> ...

Optimizing unit <mor1kx_dcache> ...

Optimizing unit <mor1kx_simple_dpram_sclk_4> ...

Optimizing unit <mor1kx_ctrl_cappuccino> ...

Optimizing unit <mor1kx_pic> ...

Optimizing unit <mor1kx_ticktimer> ...

Optimizing unit <mor1kx_decode> ...

Optimizing unit <mor1kx_decode_execute_cappuccino> ...

Optimizing unit <mor1kx_execute_alu> ...

Optimizing unit <mor1kx_wb_mux_cappuccino> ...

Optimizing unit <mor1kx_rf_cappuccino> ...

Optimizing unit <mor1kx_execute_ctrl_cappuccino> ...
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_ack> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_ack> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_70> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_69> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_err_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/wb_op_mul> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ibus_err_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_dbus_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rgmii_if/duplex_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/link_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jbr_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_sequencer_count> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/exception_while_tlb_reload> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_netsoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_netsoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_netsoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_opsis_i2c_samp_count_0> <soc_netsoc_sdram_bandwidth_counter_0> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <soc_opsis_i2c_samp_carry> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_netsoc_sdram_bandwidth_period> <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_opsis_i2c_samp_count_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_sdram_bandwidth_counter_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 36.
INFO:Xst:2261 - The FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_zext_o> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB2> <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_0_BRB3> 
INFO:Xst:2260 - The FF/Latch <FDPE_12> in Unit <top> is equivalent to the following FF/Latch : <FDPE_10> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB3 ddram_cas_n_BRB5 ddram_cas_n_BRB7 ddram_cas_n_BRB8 ddram_cas_n_BRB11 ddram_cas_n_BRB12 ddram_cas_n_BRB15 ddram_cas_n_BRB16.
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB0 ddram_ras_n_BRB1 ddram_ras_n_BRB2 ddram_ras_n_BRB3 ddram_ras_n_BRB4 ddram_ras_n_BRB7 ddram_ras_n_BRB8 ddram_ras_n_BRB9 ddram_ras_n_BRB11 ddram_ras_n_BRB12 ddram_ras_n_BRB13 ddram_ras_n_BRB14 ddram_ras_n_BRB15 ddram_ras_n_BRB16 ddram_ras_n_BRB20 ddram_ras_n_BRB21 ddram_ras_n_BRB24 ddram_ras_n_BRB25 ddram_ras_n_BRB26 ddram_ras_n_BRB27 ddram_ras_n_BRB28 ddram_ras_n_BRB29 ddram_ras_n_BRB30 ddram_ras_n_BRB31 ddram_ras_n_BRB32 ddram_ras_n_BRB33 ddram_ras_n_BRB34 ddram_ras_n_BRB35 ddram_ras_n_BRB36 ddram_ras_n_BRB37 ddram_ras_n_BRB38 ddram_ras_n_BRB40 ddram_ras_n_BRB41 ddram_ras_n_BRB42 ddram_ras_n_BRB47 ddram_ras_n_BRB52 ddram_ras_n_BRB57 .
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB3 ddram_we_n_BRB5 ddram_we_n_BRB7 ddram_we_n_BRB8 ddram_we_n_BRB11 ddram_we_n_BRB12 ddram_we_n_BRB15 ddram_we_n_BRB16.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB8.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_11 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_11_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_12 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_12_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_13 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_13_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_0_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_1_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_2_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_10 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_10_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_10_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_11 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_11_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_11_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_13 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_13_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_13_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_14 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_14_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_14_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_15 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_15_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_15_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_16 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_16_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_16_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_17 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_17_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_17_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_18 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_18_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_18_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_2_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_2_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_24 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_24_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_24_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_25 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_25_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_25_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_26_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_26_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_27 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_27_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_27_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_28 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_28_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_28_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_29_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_29_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_3_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_3_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_4 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_4_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_4_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_4_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_5 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_5_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_5_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_5_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_6 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_6_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_6_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_6_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7_BRB11.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_8 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_8_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_8_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_9 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_9_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_9_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_0_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_0_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_2_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_0_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_1_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_2_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB9
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB11 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB12 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB13 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB15.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB5
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB11 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB12 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB15 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB16 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB17
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB18 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB19 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB20 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB21.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB8 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_16 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_16_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_16_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_16_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_17 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_17_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_17_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_17_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_17_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_18 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_18_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_18_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_19_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_19_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_19_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_19_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_20_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_20_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_20_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_20_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_21_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_21_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_21_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_21_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_22_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_22_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_22_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_22_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_23_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_23_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_23_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_23_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_24 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_24_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_24_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_24_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_24_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_25 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_25_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_25_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_25_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_25_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_26_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_26_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_26_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_26_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_27 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_27_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_27_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_27_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_27_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_28 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_28_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_28_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30_BRB5.
	Register(s) soc_half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : soc_half_rate_phy_drive_dq_n1_BRB0.
	Register(s) soc_half_rate_phy_r_drive_dq_0 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_0_BRB0 soc_half_rate_phy_r_drive_dq_0_BRB4 soc_half_rate_phy_r_drive_dq_0_BRB5 soc_half_rate_phy_r_drive_dq_0_BRB9.
	Register(s) soc_half_rate_phy_r_drive_dq_1 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_1_BRB0 soc_half_rate_phy_r_drive_dq_1_BRB1 soc_half_rate_phy_r_drive_dq_1_BRB4 soc_half_rate_phy_r_drive_dq_1_BRB5 soc_half_rate_phy_r_drive_dq_1_BRB10.
	Register(s) soc_half_rate_phy_r_drive_dq_2 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_2_BRB0 soc_half_rate_phy_r_drive_dq_2_BRB1 soc_half_rate_phy_r_drive_dq_2_BRB2 soc_half_rate_phy_r_drive_dq_2_BRB4 soc_half_rate_phy_r_drive_dq_2_BRB5 soc_half_rate_phy_r_drive_dq_2_BRB6 soc_half_rate_phy_r_drive_dq_2_BRB7 soc_half_rate_phy_r_drive_dq_2_BRB8 soc_half_rate_phy_r_drive_dq_2_BRB9 soc_half_rate_phy_r_drive_dq_2_BRB10 soc_half_rate_phy_r_drive_dq_2_BRB11.
	Register(s) soc_half_rate_phy_r_drive_dq_3 has(ve) been backward balanced into : soc_half_rate_phy_r_drive_dq_3_BRB0 soc_half_rate_phy_r_drive_dq_3_BRB1 soc_half_rate_phy_r_drive_dq_3_BRB2 soc_half_rate_phy_r_drive_dq_3_BRB3 soc_half_rate_phy_r_drive_dq_3_BRB4 soc_half_rate_phy_r_drive_dq_3_BRB5.
	Register(s) soc_half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_1_BRB0 soc_half_rate_phy_rddata_sr_1_BRB1 soc_half_rate_phy_rddata_sr_1_BRB2 soc_half_rate_phy_rddata_sr_1_BRB3 soc_half_rate_phy_rddata_sr_1_BRB4 soc_half_rate_phy_rddata_sr_1_BRB5.
	Register(s) soc_half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_2_BRB0 soc_half_rate_phy_rddata_sr_2_BRB2 soc_half_rate_phy_rddata_sr_2_BRB4 soc_half_rate_phy_rddata_sr_2_BRB5 soc_half_rate_phy_rddata_sr_2_BRB6 soc_half_rate_phy_rddata_sr_2_BRB7 soc_half_rate_phy_rddata_sr_2_BRB8 soc_half_rate_phy_rddata_sr_2_BRB9 soc_half_rate_phy_rddata_sr_2_BRB10 soc_half_rate_phy_rddata_sr_2_BRB11 soc_half_rate_phy_rddata_sr_2_BRB12 soc_half_rate_phy_rddata_sr_2_BRB13 soc_half_rate_phy_rddata_sr_2_BRB14 soc_half_rate_phy_rddata_sr_2_BRB15 soc_half_rate_phy_rddata_sr_2_BRB16.
	Register(s) soc_half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_3_BRB0 soc_half_rate_phy_rddata_sr_3_BRB1 soc_half_rate_phy_rddata_sr_3_BRB2 soc_half_rate_phy_rddata_sr_3_BRB3 soc_half_rate_phy_rddata_sr_3_BRB4 soc_half_rate_phy_rddata_sr_3_BRB5 soc_half_rate_phy_rddata_sr_3_BRB6 soc_half_rate_phy_rddata_sr_3_BRB7 soc_half_rate_phy_rddata_sr_3_BRB8 soc_half_rate_phy_rddata_sr_3_BRB9 soc_half_rate_phy_rddata_sr_3_BRB10 soc_half_rate_phy_rddata_sr_3_BRB12 soc_half_rate_phy_rddata_sr_3_BRB13 soc_half_rate_phy_rddata_sr_3_BRB14 soc_half_rate_phy_rddata_sr_3_BRB15 soc_half_rate_phy_rddata_sr_3_BRB16 soc_half_rate_phy_rddata_sr_3_BRB17 soc_half_rate_phy_rddata_sr_3_BRB18 soc_half_rate_phy_rddata_sr_3_BRB19 soc_half_rate_phy_rddata_sr_3_BRB20.
	Register(s) soc_half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_4_BRB0 soc_half_rate_phy_rddata_sr_4_BRB1 soc_half_rate_phy_rddata_sr_4_BRB2 soc_half_rate_phy_rddata_sr_4_BRB3 soc_half_rate_phy_rddata_sr_4_BRB4 soc_half_rate_phy_rddata_sr_4_BRB5 soc_half_rate_phy_rddata_sr_4_BRB6 soc_half_rate_phy_rddata_sr_4_BRB7 soc_half_rate_phy_rddata_sr_4_BRB8 soc_half_rate_phy_rddata_sr_4_BRB9 soc_half_rate_phy_rddata_sr_4_BRB10 soc_half_rate_phy_rddata_sr_4_BRB12 soc_half_rate_phy_rddata_sr_4_BRB13 soc_half_rate_phy_rddata_sr_4_BRB14 soc_half_rate_phy_rddata_sr_4_BRB15 soc_half_rate_phy_rddata_sr_4_BRB16 soc_half_rate_phy_rddata_sr_4_BRB17 soc_half_rate_phy_rddata_sr_4_BRB18 soc_half_rate_phy_rddata_sr_4_BRB19 soc_half_rate_phy_rddata_sr_4_BRB20.
	Register(s) soc_half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_5_BRB0 soc_half_rate_phy_rddata_sr_5_BRB1 soc_half_rate_phy_rddata_sr_5_BRB2 soc_half_rate_phy_rddata_sr_5_BRB3 soc_half_rate_phy_rddata_sr_5_BRB4 soc_half_rate_phy_rddata_sr_5_BRB5 soc_half_rate_phy_rddata_sr_5_BRB6 soc_half_rate_phy_rddata_sr_5_BRB7 soc_half_rate_phy_rddata_sr_5_BRB8 soc_half_rate_phy_rddata_sr_5_BRB9 soc_half_rate_phy_rddata_sr_5_BRB11 soc_half_rate_phy_rddata_sr_5_BRB12 soc_half_rate_phy_rddata_sr_5_BRB13 soc_half_rate_phy_rddata_sr_5_BRB14 soc_half_rate_phy_rddata_sr_5_BRB15 soc_half_rate_phy_rddata_sr_5_BRB16 soc_half_rate_phy_rddata_sr_5_BRB17 soc_half_rate_phy_rddata_sr_5_BRB18 soc_half_rate_phy_rddata_sr_5_BRB19 soc_half_rate_phy_rddata_sr_5_BRB20.
	Register(s) soc_half_rate_phy_record0_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record0_cas_n_BRB0 soc_half_rate_phy_record0_cas_n_BRB1 soc_half_rate_phy_record0_cas_n_BRB4 soc_half_rate_phy_record0_cas_n_BRB7 soc_half_rate_phy_record0_cas_n_BRB9 soc_half_rate_phy_record0_cas_n_BRB10 soc_half_rate_phy_record0_cas_n_BRB11 soc_half_rate_phy_record0_cas_n_BRB15 soc_half_rate_phy_record0_cas_n_BRB16 soc_half_rate_phy_record0_cas_n_BRB17 soc_half_rate_phy_record0_cas_n_BRB18 soc_half_rate_phy_record0_cas_n_BRB19 soc_half_rate_phy_record0_cas_n_BRB20 soc_half_rate_phy_record0_cas_n_BRB21 soc_half_rate_phy_record0_cas_n_BRB23 soc_half_rate_phy_record0_cas_n_BRB25 soc_half_rate_phy_record0_cas_n_BRB26 soc_half_rate_phy_record0_cas_n_BRB30 soc_half_rate_phy_record0_cas_n_BRB34 soc_half_rate_phy_record0_cas_n_BRB35 .
	Register(s) soc_half_rate_phy_record0_cke has(ve) been backward balanced into : soc_half_rate_phy_record0_cke_BRB0 .
	Register(s) soc_half_rate_phy_record0_odt has(ve) been backward balanced into : soc_half_rate_phy_record0_odt_BRB0 .
	Register(s) soc_half_rate_phy_record0_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record0_ras_n_BRB4 soc_half_rate_phy_record0_ras_n_BRB7 soc_half_rate_phy_record0_ras_n_BRB8 .
	Register(s) soc_half_rate_phy_record0_reset_n has(ve) been backward balanced into : soc_half_rate_phy_record0_reset_n_BRB0 soc_half_rate_phy_record0_reset_n_BRB1.
	Register(s) soc_half_rate_phy_record0_we_n has(ve) been backward balanced into : soc_half_rate_phy_record0_we_n_BRB4 soc_half_rate_phy_record0_we_n_BRB7 soc_half_rate_phy_record0_we_n_BRB8 .
	Register(s) soc_half_rate_phy_record1_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record1_cas_n_BRB0 soc_half_rate_phy_record1_cas_n_BRB4 soc_half_rate_phy_record1_cas_n_BRB8 .
	Register(s) soc_half_rate_phy_record1_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record1_ras_n_BRB0 soc_half_rate_phy_record1_ras_n_BRB2 soc_half_rate_phy_record1_ras_n_BRB5 soc_half_rate_phy_record1_ras_n_BRB14 soc_half_rate_phy_record1_ras_n_BRB17 soc_half_rate_phy_record1_ras_n_BRB20 soc_half_rate_phy_record1_ras_n_BRB24 soc_half_rate_phy_record1_ras_n_BRB28 soc_half_rate_phy_record1_ras_n_BRB32 soc_half_rate_phy_record1_ras_n_BRB35 soc_half_rate_phy_record1_ras_n_BRB36 soc_half_rate_phy_record1_ras_n_BRB37 soc_half_rate_phy_record1_ras_n_BRB38 soc_half_rate_phy_record1_ras_n_BRB41 soc_half_rate_phy_record1_ras_n_BRB43 soc_half_rate_phy_record1_ras_n_BRB44 soc_half_rate_phy_record1_ras_n_BRB46 soc_half_rate_phy_record1_ras_n_BRB51 soc_half_rate_phy_record1_ras_n_BRB56 soc_half_rate_phy_record1_ras_n_BRB61 .
	Register(s) soc_half_rate_phy_record1_we_n has(ve) been backward balanced into : soc_half_rate_phy_record1_we_n_BRB0 soc_half_rate_phy_record1_we_n_BRB4 soc_half_rate_phy_record1_we_n_BRB8 .
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB7 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15 vns_new_master_rdata_valid0_BRB16 vns_new_master_rdata_valid0_BRB17 vns_new_master_rdata_valid0_BRB18 vns_new_master_rdata_valid0_BRB19 vns_new_master_rdata_valid0_BRB20 vns_new_master_rdata_valid0_BRB21 vns_new_master_rdata_valid0_BRB22 vns_new_master_rdata_valid0_BRB23 vns_new_master_rdata_valid0_BRB24 vns_new_master_rdata_valid0_BRB25 vns_new_master_rdata_valid0_BRB26 vns_new_master_rdata_valid0_BRB27 vns_new_master_rdata_valid0_BRB28
vns_new_master_rdata_valid0_BRB29 vns_new_master_rdata_valid0_BRB30 vns_new_master_rdata_valid0_BRB31 vns_new_master_rdata_valid0_BRB32 vns_new_master_rdata_valid0_BRB33 vns_new_master_rdata_valid0_BRB34 vns_new_master_rdata_valid0_BRB35 vns_new_master_rdata_valid0_BRB36 vns_new_master_rdata_valid0_BRB37 vns_new_master_rdata_valid0_BRB38 vns_new_master_rdata_valid0_BRB39 vns_new_master_rdata_valid0_BRB40 vns_new_master_rdata_valid0_BRB41 vns_new_master_rdata_valid0_BRB42 vns_new_master_rdata_valid0_BRB43 vns_new_master_rdata_valid0_BRB44 vns_new_master_rdata_valid0_BRB45 vns_new_master_rdata_valid0_BRB46 vns_new_master_rdata_valid0_BRB47 vns_new_master_rdata_valid0_BRB48.
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15 vns_new_master_rdata_valid1_BRB16 vns_new_master_rdata_valid1_BRB17 vns_new_master_rdata_valid1_BRB18 vns_new_master_rdata_valid1_BRB19 vns_new_master_rdata_valid1_BRB20 vns_new_master_rdata_valid1_BRB21 vns_new_master_rdata_valid1_BRB22 vns_new_master_rdata_valid1_BRB23 vns_new_master_rdata_valid1_BRB24 vns_new_master_rdata_valid1_BRB25 vns_new_master_rdata_valid1_BRB26 vns_new_master_rdata_valid1_BRB27 vns_new_master_rdata_valid1_BRB28
vns_new_master_rdata_valid1_BRB29 vns_new_master_rdata_valid1_BRB30 vns_new_master_rdata_valid1_BRB31 vns_new_master_rdata_valid1_BRB32 vns_new_master_rdata_valid1_BRB33 vns_new_master_rdata_valid1_BRB34 vns_new_master_rdata_valid1_BRB35 vns_new_master_rdata_valid1_BRB36 vns_new_master_rdata_valid1_BRB37 vns_new_master_rdata_valid1_BRB38 vns_new_master_rdata_valid1_BRB39 vns_new_master_rdata_valid1_BRB40 vns_new_master_rdata_valid1_BRB41 vns_new_master_rdata_valid1_BRB42 vns_new_master_rdata_valid1_BRB43 vns_new_master_rdata_valid1_BRB44 vns_new_master_rdata_valid1_BRB45 vns_new_master_rdata_valid1_BRB46 vns_new_master_rdata_valid1_BRB47 vns_new_master_rdata_valid1_BRB48 vns_new_master_rdata_valid1_BRB49.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15 vns_new_master_rdata_valid2_BRB16 vns_new_master_rdata_valid2_BRB17 vns_new_master_rdata_valid2_BRB18 vns_new_master_rdata_valid2_BRB19 vns_new_master_rdata_valid2_BRB20 vns_new_master_rdata_valid2_BRB21 vns_new_master_rdata_valid2_BRB22 vns_new_master_rdata_valid2_BRB23 vns_new_master_rdata_valid2_BRB24 vns_new_master_rdata_valid2_BRB25 vns_new_master_rdata_valid2_BRB26 vns_new_master_rdata_valid2_BRB27 vns_new_master_rdata_valid2_BRB28
vns_new_master_rdata_valid2_BRB29.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB3 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5.
	Register(s) vns_new_master_wdata_ready0 has(ve) been backward balanced into : vns_new_master_wdata_ready0_BRB0 vns_new_master_wdata_ready0_BRB1 vns_new_master_wdata_ready0_BRB2 vns_new_master_wdata_ready0_BRB3 vns_new_master_wdata_ready0_BRB4 vns_new_master_wdata_ready0_BRB5.
Unit <top> processed.
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_11 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_12 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_rfe_o has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_b has been replicated 1 time(s)
FlipFlop soc_netsoc_sdram_storage_0 has been replicated 4 time(s)
FlipFlop soc_phase_sel has been replicated 4 time(s)
FlipFlop vns_netsoc_grant has been replicated 4 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 6-bit shift register for signal <soc_half_rate_phy_r_dfi_wrdata_en_5>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB3>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB21>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB8>.
	Found 2-bit shift register for signal <ddram_we_n_BRB8>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB25>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB35>.
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB0>.
	Found 2-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB1>.
	Found 2-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB2>.
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB4>.
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_3_BRB5>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB4>.
	Found 3-bit shift register for signal <soc_half_rate_phy_r_drive_dq_2_BRB11>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB4>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB10>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB1>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB17>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB19>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB20>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB3>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB29>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB9>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB10>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB42>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB47>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB52>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB31>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB32>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB33>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB34>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB6>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB35>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB36>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB37>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB38>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB39>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB7>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB40>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB41>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB42>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB43>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB44>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB8>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB45>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB46>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB47>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB48>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB49>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB12>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB13>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB14>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB15>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB16>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB1>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB3>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB18>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB19>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB20>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4514
 Flip-Flops                                            : 4514
# Shift Registers                                      : 84
 2-bit shift register                                  : 35
 3-bit shift register                                  : 31
 4-bit shift register                                  : 14
 5-bit shift register                                  : 3
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9691
#      GND                         : 1
#      INV                         : 233
#      LUT1                        : 346
#      LUT2                        : 614
#      LUT3                        : 1024
#      LUT4                        : 814
#      LUT5                        : 1582
#      LUT6                        : 3173
#      MUXCY                       : 953
#      MUXF7                       : 106
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 812
# FlipFlops/Latches                : 4620
#      FD                          : 691
#      FDE                         : 1101
#      FDP                         : 12
#      FDPE                        : 2
#      FDR                         : 826
#      FDRE                        : 1784
#      FDS                         : 68
#      FDSE                        : 120
#      IDDR2                       : 5
#      ODDR2                       : 11
# RAMS                             : 513
#      RAM128X1D                   : 192
#      RAM16X1D                    : 245
#      RAMB16BWER                  : 65
#      RAMB8BWER                   : 11
# Shift Registers                  : 84
#      SRLC16E                     : 84
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 77
#      BUFIO2                      : 1
#      IBUF                        : 8
#      IBUFG                       : 2
#      IOBUF                       : 23
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 48
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      IODELAY2                    : 11
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4620  out of  54576     8%  
 Number of Slice LUTs:                 9128  out of  27288    33%  
    Number used as Logic:              7786  out of  27288    28%  
    Number used as Memory:             1342  out of   6408    20%  
       Number used as RAM:             1258
       Number used as SRL:               84

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10469
   Number with an unused Flip Flop:    5849  out of  10469    55%  
   Number with an unused LUT:          1341  out of  10469    12%  
   Number of fully used LUT-FF pairs:  3279  out of  10469    31%  
   Number of unique control sets:       236

IO Utilization: 
 Number of IOs:                          80
 Number of bonded IOBs:                  79  out of    296    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               71  out of    116    61%  
    Number using Block RAM only:         71
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 4574  |
clk100                             | PLL_ADV:CLKOUT2        | 196   |
clk100                             | PLL_ADV:CLKOUT4        | 193   |
eth_clocks_rx                      | IBUFG+BUFG             | 271   |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.678ns (Maximum Frequency: 130.242MHz)
   Minimum input arrival time before clock: 4.306ns
   Maximum output required time after clock: 8.216ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 7.678ns (frequency: 130.242MHz)
  Total number of paths / destination ports: 14109911 / 15594
-------------------------------------------------------------------------
Delay:               1.919ns (Levels of Logic = 1)
  Source:            soc_half_rate_phy_r_dfi_wrdata_en_5 (FF)
  Destination:       ODDR2_2 (FF)
  Source Clock:      clk100 rising 2.0X +230
  Destination Clock: clk100 falling 2.0X +230

  Data Path: soc_half_rate_phy_r_dfi_wrdata_en_5 to ODDR2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  soc_half_rate_phy_r_dfi_wrdata_en_5 (soc_half_rate_phy_r_dfi_wrdata_en_5)
     INV:I->O              2   0.206   0.616  soc_half_rate_phy_dqs_t_d11_INV_0 (soc_half_rate_phy_dqs_t_d1)
     ODDR2:D1                  0.000          ODDR2_2
    ----------------------------------------
    Total                      1.919ns (0.653ns logic, 1.267ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.256ns (frequency: 137.812MHz)
  Total number of paths / destination ports: 10878 / 694
-------------------------------------------------------------------------
Delay:               7.256ns (Levels of Logic = 5)
  Source:            vns_xilinxmultiregimpl10_regs1_5 (FF)
  Destination:       soc_ethmac_rx_converter_converter_demux_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: vns_xilinxmultiregimpl10_regs1_5 to soc_ethmac_rx_converter_converter_demux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  vns_xilinxmultiregimpl10_regs1_5 (vns_xilinxmultiregimpl10_regs1_5)
     LUT6:I0->O            6   0.203   0.973  soc_ethmac_rx_cdc_asyncfifo_writable2 (soc_ethmac_rx_cdc_asyncfifo_writable2)
     LUT3:I0->O            5   0.205   0.715  soc_ethmac_rx_cdc_asyncfifo_writable4 (soc_ethmac_rx_cdc_asyncfifo_writable)
     LUT5:I4->O           46   0.205   1.491  soc_ethmac_crc32_checker_fifo_out1 (soc_ethmac_crc32_checker_fifo_out)
     LUT6:I5->O            2   0.205   0.617  _n137781 (_n13778)
     LUT2:I1->O            2   0.205   0.616  Mcount_soc_ethmac_rx_converter_converter_demux_val1 (Mcount_soc_ethmac_rx_converter_converter_demux_val)
     FDRE:R                    0.430          soc_ethmac_rx_converter_converter_demux_0
    ----------------------------------------
    Total                      7.256ns (1.900ns logic, 5.356ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (vns_xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 545 / 194
-------------------------------------------------------------------------
Offset:              4.306ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       soc_front_panel_count_2 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to soc_front_panel_count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.354  pwrsw_IBUF (pwrsw_IBUF)
     LUT2:I0->O           26   0.203   1.206  _n14628_inv1 (_n14628_inv)
     FDRE:CE                   0.322          soc_front_panel_count_2
    ----------------------------------------
    Total                      4.306ns (1.747ns logic, 2.559ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.580  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I1->O            2   0.205   0.616  vns_xilinxasyncresetsynchronizerimpl31 (vns_xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.831ns (0.635ns logic, 1.196ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.579ns (Levels of Logic = 0)
  Source:            rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT (PAD)
  Destination:       rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT to rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd (rgmii_if/rgmii_rxd_delay<0>)
     IDDR2:D                   0.000          rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
    ----------------------------------------
    Total                      0.579ns (0.000ns logic, 0.579ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 483 / 194
-------------------------------------------------------------------------
Offset:              8.216ns (Levels of Logic = 5)
  Source:            ddram_ras_n_BRB13 (FF)
  Destination:       ddram_ras_n (PAD)
  Source Clock:      clk100 rising 2.0X +230

  Data Path: ddram_ras_n_BRB13 to ddram_ras_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   1.297  ddram_ras_n_BRB13 (ddram_ras_n_BRB13)
     LUT6:I0->O            7   0.203   1.118  Mmux_soc_netsoc_interface_adr101 (N2861)
     LUT6:I1->O            1   0.203   0.808  soc_half_rate_phy_record1_ras_n_glue_set_SW4 (N2627)
     LUT6:I3->O            1   0.205   0.580  soc_half_rate_phy_record1_ras_n_glue_set (N2522)
     LUT3:I2->O            1   0.205   0.579  Mmux_vns_array_muxed311 (ddram_ras_n_OBUF)
     OBUF:I->O                 2.571          ddram_ras_n_OBUF (ddram_ras_n)
    ----------------------------------------
    Total                      8.216ns (3.834ns logic, 4.382ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 135 / 119
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.283|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   15.202|         |    1.919|         |
eth_clocks_rx  |    1.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.809|         |         |         |
eth_clocks_rx  |    7.256|         |    1.063|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 105.00 secs
Total CPU time to Xst completion: 103.65 secs
 
--> 


Total memory usage is 598212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1258 (   0 filtered)
Number of infos    :   92 (   0 filtered)

