Altera, Inc. http://www.altera.com/.
Ray Andraka, A survey of CORDIC algorithms for FPGA based computers, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.191-200, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275139]
Felice Balarin , Massimiliano Chiodo , Paolo Giusto , Harry Hsieh , Attila Jurecska , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli , Ellen Sentovich , Kei Suzuki , Bassam Tabbara, Hardware-software co-design of embedded systems: the POLIS approach, Kluwer Academic Publishers, Norwell, MA, 1997
Celoxica, Inc. DK4. http://www.celoxica.com/products/tools/dk.asp.
Chappell, S. and Sullivan, C. 2004. Handel-C for co-processing and Codesign of field programmable System-on-Chip. Celoxica, Inc., online available at http://www.celoxica.com/.
Jason Cong , Yiping Fan , Guoling Han , Ashok Jagannathan , Glenn Reinman , Zhiru Zhang, Instruction set extension with shadow registers for configurable processors, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046206]
Gregory W. Cook , Edward J. Delp, An investigation of scalable SIMD I/O techniques with application to parallel JPEG compression, Journal of Parallel and Distributed Computing, v.30 n.2, p.111-128, Nov. 1, 1995[doi>10.1006/jpdc.1995.1132]
Gaisler Research, Inc. LEON3 user manual. online available at http://www.gaisler.com/.
Galicki, P. 2003. FPGAs have the multiprocessing I/O infrastructure to meet 3G base station design goals. Xilinx Xcell Journal, online available at http://www.xilinx.com/publications/xcellonline/xcell_45/xc_pdf/xc_2dfabric45.pdf.
Gupta, S., Luthra, M., Dutt, N., Gupta, R., and Nicolau, A. 2003. Hardware and interface synthesis of fpga blocks using parallelizing code transformations. In International Conference on Parallel and Distributed Computing and Systems.
Hall, M., Diniz, P., Bondalapati, K., Ziegler, H., Duncan, P., Jain, R., and Granack, J. 1999. DEFACTO: A design environment for adaptive computing technology. In Proceedings of IEEE Reconfigurable Architectures Workshop (RAW).
R. Hartenstein , J. Becker, Hardware/Software Co-Design for Data-Driven Xputer-based Accelerators, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.146, January 04-07, 1997
Impulse Accelerated Technology, Inc. Codeveloper. http://www.impulsec.com/.
Phil James-Roxby , Paul Schumacher , Charlie Ross, A Single Program Multiple Data Parallel Processing Platform for FPGAs, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.302-303, April 20-23, 2004
Jin, Y., Ravindran, K., Satish, N., and Keutzer, K. 2005. An FPGA-based soft multiprocessor system for ipv4 packet forwarding.
Alex K. Jones , Raymond Hoare , Dara Kusic , Joshua Fazekas , John Foster, An FPGA-based VLIW processor with custom hardware execution, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046207]
Lampret, D., Chen, C.-M., Mlinar, M., et al. OpenRISC 1000 architecture manual. online available at http://www.opencores.org/.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
MathWorks, I. http://www.mathworks.com/.
McCloud, S. 2004. Algorithmic C synthesis optimizes ESL design flows. Xilinx Xcell Journal.
Mentor Graphics. Catapult C synthesis. http://www.mentor.com/products/c-based_design/.
Mentor Graphics, Inc. http://www.mentor.com/.
Open SystemC Initiative. online available at http://www.systemc.org/.
Ou, J. 2006. Rapid and Energy Efficiency hardware--software Development Using Reconfigurable SoCs. Ph.D. thesis, University of Southern California (in preparation).
Jingzhao Ou , Viktor K. Prasanna, PyGen: A MATLAB/Simulink Based Tool for Synthesizing Parameterized and Energy Efficient Designs Using FPGAs, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.47-56, April 20-23, 2004
Ou, J. and Prasanna, V. K. 2004b. Rapid energy estimation of computations on FPGA based soft processors. In Proceedings of IEEE International System-on-a-Chip Conference (SoCC).
Ou, J. and Prasanna, V. K. 2005. Rapid energy estimation for hardware/software application development using fpgas. In Proceedings of International Conference on Engineering of Reconfigurable Systems And Algorithms (ERSA).
Krishna V. Palem , Surendranath Talla , Weng-Fai Wong, Compiler Optimizations for Adaptive EPIC Processors, Proceedings of the First International Workshop on Embedded Software, p.257-273, October 08-10, 2001
Toomas P. Plaks , Graham M. Megson, Engineering of Reconfigurable Hardware/Software Objects, The Journal of Supercomputing, v.19 n.1, p.5-6, May 2001[doi>10.1023/A:1011195109315]
Shi, C., Hwang, J., McMillan, S., Root, A., and Singh, V. 2004. A system level resource estimation tool for FPGAs. In Proceedings of International Conference on Field Programmable Logic and its applications (FPL).
Xilinx, Inc. http://www.xilinx.com/.
