
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.59

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.11 fmax = 243.34

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.36 source latency GPR[1][7]$_DFFE_PP_/CLK ^
  -0.36 target latency GPR[0][14]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.05    0.07    0.18    0.36 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.07    0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.34    0.70 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.08    0.00    0.70 ^ _1725_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.74 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0162_ (net)
                  0.03    0.00    0.74 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.05    0.07    0.18    0.36 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.07    0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.36   clock reconvergence pessimism
                         -0.04    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[3][12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.54    1.54 v input external delay
     1    0.00    0.00    0.00    1.54 v sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.54 v input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.05    0.39    1.93 v input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.05    0.00    1.93 v place51/A (sky130_fd_sc_hd__buf_4)
    20    0.07    0.10    0.20    2.14 v place51/X (sky130_fd_sc_hd__buf_4)
                                         net50 (net)
                  0.10    0.00    2.14 v _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.18    0.18    2.31 ^ _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.18    0.00    2.31 ^ _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.10    0.10    2.41 v _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.10    0.00    2.41 v _0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.12    0.14    2.55 ^ _0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0281_ (net)
                  0.12    0.00    2.55 ^ _0970_/A (sky130_fd_sc_hd__nand2_1)
    13    0.05    0.36    0.30    2.86 v _0970_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0283_ (net)
                  0.36    0.00    2.86 v _0975_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.16    0.26    3.12 ^ _0975_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0288_ (net)
                  0.16    0.00    3.12 ^ _0976_/B (sky130_fd_sc_hd__nand3b_1)
     2    0.01    0.08    0.11    3.23 v _0976_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _0289_ (net)
                  0.08    0.00    3.23 v _0977_/B (sky130_fd_sc_hd__nor2_1)
     4    0.04    0.69    0.54    3.78 ^ _0977_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0019_ (net)
                  0.69    0.00    3.78 ^ place46/A (sky130_fd_sc_hd__buf_4)
    13    0.08    0.23    0.38    4.15 ^ place46/X (sky130_fd_sc_hd__buf_4)
                                         net45 (net)
                  0.23    0.01    4.16 ^ GPR[3][12]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  4.16   data arrival time

                          7.70    7.70   clock core_clock (rise edge)
                          0.00    7.70   clock source latency
     1    0.04    0.00    0.00    7.70 ^ clk (in)
                                         clk (net)
                  0.00    0.00    7.70 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.18    7.88 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    7.88 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.05    0.07    0.18    8.06 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.07    0.00    8.06 ^ GPR[3][12]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    8.06   clock reconvergence pessimism
                         -0.31    7.76   library setup time
                                  7.76   data required time
-----------------------------------------------------------------------------
                                  7.76   data required time
                                 -4.16   data arrival time
-----------------------------------------------------------------------------
                                  3.59   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[3][12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.54    1.54 v input external delay
     1    0.00    0.00    0.00    1.54 v sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.54 v input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.05    0.39    1.93 v input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.05    0.00    1.93 v place51/A (sky130_fd_sc_hd__buf_4)
    20    0.07    0.10    0.20    2.14 v place51/X (sky130_fd_sc_hd__buf_4)
                                         net50 (net)
                  0.10    0.00    2.14 v _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.18    0.18    2.31 ^ _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.18    0.00    2.31 ^ _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.10    0.10    2.41 v _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.10    0.00    2.41 v _0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.12    0.14    2.55 ^ _0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0281_ (net)
                  0.12    0.00    2.55 ^ _0970_/A (sky130_fd_sc_hd__nand2_1)
    13    0.05    0.36    0.30    2.86 v _0970_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0283_ (net)
                  0.36    0.00    2.86 v _0975_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.16    0.26    3.12 ^ _0975_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0288_ (net)
                  0.16    0.00    3.12 ^ _0976_/B (sky130_fd_sc_hd__nand3b_1)
     2    0.01    0.08    0.11    3.23 v _0976_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _0289_ (net)
                  0.08    0.00    3.23 v _0977_/B (sky130_fd_sc_hd__nor2_1)
     4    0.04    0.69    0.54    3.78 ^ _0977_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0019_ (net)
                  0.69    0.00    3.78 ^ place46/A (sky130_fd_sc_hd__buf_4)
    13    0.08    0.23    0.38    4.15 ^ place46/X (sky130_fd_sc_hd__buf_4)
                                         net45 (net)
                  0.23    0.01    4.16 ^ GPR[3][12]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  4.16   data arrival time

                          7.70    7.70   clock core_clock (rise edge)
                          0.00    7.70   clock source latency
     1    0.04    0.00    0.00    7.70 ^ clk (in)
                                         clk (net)
                  0.00    0.00    7.70 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.18    7.88 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    7.88 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.05    0.07    0.18    8.06 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.07    0.00    8.06 ^ GPR[3][12]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    8.06   clock reconvergence pessimism
                         -0.31    7.76   library setup time
                                  7.76   data required time
-----------------------------------------------------------------------------
                                  7.76   data required time
                                 -4.16   data arrival time
-----------------------------------------------------------------------------
                                  3.59   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.8063652515411377

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4944789409637451

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5396

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.015616465359926224

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7413

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: IR[17]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: GPR[0][15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.36 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.36 ^ IR[17]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.66 v IR[17]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.27    0.93 v place50/X (sky130_fd_sc_hd__buf_4)
   0.55    1.48 ^ _0991_/Y (sky130_fd_sc_hd__inv_2)
   0.16    1.64 v _1103_/Y (sky130_fd_sc_hd__o21ai_0)
   0.48    2.11 ^ _1104_/Y (sky130_fd_sc_hd__o22ai_1)
   0.40    2.52 v _1829_/SUM (sky130_fd_sc_hd__ha_1)
   0.13    2.65 ^ _1156_/Y (sky130_fd_sc_hd__inv_1)
   0.10    2.75 v _1185_/Y (sky130_fd_sc_hd__nand3_1)
   0.06    2.81 ^ _1191_/Y (sky130_fd_sc_hd__inv_1)
   0.06    2.88 v _1192_/Y (sky130_fd_sc_hd__nor2_1)
   0.20    3.08 ^ _1243_/Y (sky130_fd_sc_hd__nor2_2)
   0.09    3.17 v _1384_/Y (sky130_fd_sc_hd__nand2_1)
   0.17    3.34 ^ _1385_/Y (sky130_fd_sc_hd__nor2_2)
   0.10    3.45 v _1597_/Y (sky130_fd_sc_hd__nand3_1)
   0.07    3.51 ^ _1598_/Y (sky130_fd_sc_hd__nand2_1)
   0.06    3.57 v _1600_/Y (sky130_fd_sc_hd__nand2_1)
   0.32    3.90 ^ _1614_/Y (sky130_fd_sc_hd__a221oi_1)
   0.26    4.16 v _1633_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    4.16 v GPR[0][15]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           4.16   data arrival time

   7.70    7.70   clock core_clock (rise edge)
   0.00    7.70   clock source latency
   0.00    7.70 ^ clk (in)
   0.18    7.88 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    8.07 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    8.07 ^ GPR[0][15]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    8.07   clock reconvergence pessimism
  -0.31    7.76   library setup time
           7.76   data required time
---------------------------------------------------------
           7.76   data required time
          -4.16   data arrival time
---------------------------------------------------------
           3.60   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.36 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.34    0.70 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.74 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.74 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
           0.74   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.36 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.36   clock reconvergence pessimism
  -0.04    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3594

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3633

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.1624

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.5947

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
86.361234

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.15e-04   1.11e-05   7.45e-10   5.26e-04  46.7%
Combinational          4.76e-05   1.02e-04   2.58e-09   1.50e-04  13.3%
Clock                  2.29e-04   2.23e-04   1.42e-10   4.52e-04  40.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.91e-04   3.36e-04   3.47e-09   1.13e-03 100.0%
                          70.2%      29.8%       0.0%
