<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>utoronto.ca</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>encoder</spirit:name>
  <spirit:version>1.1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis_txd</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txd_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txd_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txd_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txd_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txd_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXIS_TXD.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis_txc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txc_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txc_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txc_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txc_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txc_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXIS_TXC.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">m_axis_txd:m_axis_txc:s_axis</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>packet_header</spirit:name>
      <spirit:busType spirit:vendor="utoronto.ca" spirit:library="user" spirit:name="packet_header" spirit:version="1.1"/>
      <spirit:abstractionType spirit:vendor="utoronto.ca" spirit:library="user" spirit:name="packet_header_rtl" spirit:version="1.1"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>udp_src_port</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_src_port</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_dest_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_dest_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ip_dest_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ip_dest_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_ip_dest_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_ip_dest_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>udp_dest_port</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_dest_port</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>encapsulated</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>encapsulated</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dest_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dest_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_ip_src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_ip_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_udp_dest_port</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_udp_dest_port</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ip_src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ip_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_udp_src_port</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_udp_src_port</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>encoder_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f3eaef1d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>encoder_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f3eaef1d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c7b31c1d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txc_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txc_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txc_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txc_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txc_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txd_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txd_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txd_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txd_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txd_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dest_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_dest_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ip_dest_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ip_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_ip_dest_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_ip_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_dest_port</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_src_port</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_udp_dest_port</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_udp_src_port</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>encapsulated</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>drop</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>FIFO_SIZE</spirit:name>
        <spirit:displayName>Fifo Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FIFO_SIZE">1024</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../hdl/axis_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../hdl/gen_packet.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/encoder_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9a3ba4a3</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../hdl/axis_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../hdl/gen_packet.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/encoder_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/encoder_v1_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c7b31c1d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Generate packets, including encapsulation when needed.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">encoder_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIFO_SIZE</spirit:name>
      <spirit:displayName>Fifo Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIFO_SIZE">1024</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>encoder_v1.1</xilinx:displayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>utoronto.ca:user:encoder:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-03-02T17:03:08Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228569c3_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d59d19_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eaf62d9_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78997ab0_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6cfa6c_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7550f241_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449d0eb3_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55827dfd_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fba8230_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff40134_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7692192b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c31c550_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c1bf21_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2947af8_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b87019c_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ce4902_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22fd2b83_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798a7ac6_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2260be38_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a82ae5_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3905fc13_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d32403_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0a43b9_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd68b12_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516f67d7_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3983e2f_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594ce2a4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3c1cd0_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d16c84e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33179e1b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4704df28_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e609bb3_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a149342_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ddbbef_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350bf469_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273b100e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d160092_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d6de2d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15457944_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8352fa_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73aad5ab_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c75ec2a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f25e741_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f2d788_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224de498_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705ef0a2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ca9981_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d61ad1_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b706e52_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e3c931_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c60ced4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aefe2f1_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff8b238_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e710bc_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c9c982_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d885f45_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5e3670_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1b8084_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e024629_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e98ec1f_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624c524b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe18b45_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686e96e5_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3651f045_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfe49b8_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32bef635_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a39ab22_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8f3b3b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610e6f53_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2223c3de_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6a1427_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d756bf4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6c3fd1_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3edb09b5_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72292d4e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553f8756_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52904088_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342a711b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170707a2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40269e42_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6582521a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b701e6_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f63be4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265385df_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f4bbeb_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79097c52_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3385d3f_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6471bf1e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d1bf36_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b2fd0a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93a049f_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d6e4d7_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46354f8a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479457a9_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464da875_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bce6af8_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee47d43_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8d4046_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7851246d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f9e088_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639d021d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbe35f7_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51880ad0_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b602add_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec506ec_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23217f62_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa3b272_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a485678_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27675dc8_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315f03d7_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b00daad_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197a34c1_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500a2f0f_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5136be_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a84548a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524cd0ed_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e32ff62_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583cf257_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e6012e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212eb5b0_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ca37f0_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115a7fbc_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617017b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6a980d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311a9a21_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fde7aa_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a542d4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f239c4d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e160bb3_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2c1686_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b67240_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/encoder_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e6850802"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="441fb261"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="37424331"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ffefd1ee"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="23b9d27f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
