{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633445086901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  5 09:44:46 2021 " "Processing started: Tue Oct  5 09:44:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633445086903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445086903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445086903 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/cgeorge/dev/cpre-381-toolflow-fall-2021/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/cgeorge/dev/cpre-381-toolflow-fall-2021/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1633445087099 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445087140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633445087288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633445087288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/16to32extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/16to32extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender16_to_32-behavior " "Found design unit 1: extender16_to_32-behavior" {  } { { "../../src/16to32extender.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/16to32extender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095480 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender16_to_32 " "Found entity 1: extender16_to_32" {  } { { "../../src/16to32extender.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/16to32extender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095484 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderSubtractor-structure " "Found design unit 1: adderSubtractor-structure" {  } { { "../../src/adderSubtractor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095487 ""} { "Info" "ISGN_ENTITY_NAME" "1 adderSubtractor " "Found entity 1: adderSubtractor" {  } { { "../../src/adderSubtractor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderSubtractorOverflowCarry-structure " "Found design unit 1: adderSubtractorOverflowCarry-structure" {  } { { "../../src/adderSubtractorOverflowCarryout.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095490 ""} { "Info" "ISGN_ENTITY_NAME" "1 adderSubtractorOverflowCarry " "Found entity 1: adderSubtractorOverflowCarry" {  } { { "../../src/adderSubtractorOverflowCarryout.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/address_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/address_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_adder-dataflow " "Found design unit 1: address_adder-dataflow" {  } { { "../../src/address_adder.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/address_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095493 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_adder " "Found entity 1: address_adder" {  } { { "../../src/address_adder.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/address_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../src/andg2.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/andg2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095496 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../src/andg2.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/andg2.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3to8-behavioral " "Found design unit 1: decoder3to8-behavioral" {  } { { "../../src/decoder3to8.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder3to8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095499 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "../../src/decoder3to8.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-structural " "Found design unit 1: decoder5to32-structural" {  } { { "../../src/decoder5to32.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder5to32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095502 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "../../src/decoder5to32.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder5to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-structure " "Found design unit 1: fullAdder-structure" {  } { { "../../src/fullAdder.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095505 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../src/fullAdder.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/instruction_fetcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/instruction_fetcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_fetcher-mixed " "Found design unit 1: instruction_fetcher-mixed" {  } { { "../../src/instruction_fetcher.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/instruction_fetcher.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095508 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetcher " "Found entity 1: instruction_fetcher" {  } { { "../../src/instruction_fetcher.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/instruction_fetcher.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv-dataflow " "Found design unit 1: inv-dataflow" {  } { { "../../src/inv.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/inv.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095511 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv " "Found entity 1: inv" {  } { { "../../src/inv.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/inv.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/leftShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/leftShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftShifter-mixed " "Found design unit 1: leftShifter-mixed" {  } { { "../../src/leftShifter.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/leftShifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095514 ""} { "Info" "ISGN_ENTITY_NAME" "1 leftShifter " "Found entity 1: leftShifter" {  } { { "../../src/leftShifter.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/leftShifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/logicUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/logicUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicUnit-dataflow " "Found design unit 1: logicUnit-dataflow" {  } { { "../../src/logicUnit.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/logicUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095517 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicUnit " "Found entity 1: logicUnit" {  } { { "../../src/logicUnit.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/logicUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../src/mem.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095520 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../src/mem.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16to1-structure " "Found design unit 1: mux16to1-structure" {  } { { "../../src/mux16to1.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095523 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16to1 " "Found entity 1: mux16to1" {  } { { "../../src/mux16to1.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16to1_32Bit-structural " "Found design unit 1: mux16to1_32Bit-structural" {  } { { "../../src/mux16to1_32bit.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1_32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095525 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16to1_32Bit " "Found entity 1: mux16to1_32Bit" {  } { { "../../src/mux16to1_32bit.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux16to1_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2To1-dataflow " "Found design unit 1: mux2To1-dataflow" {  } { { "../../src/mux2To1.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095528 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2To1 " "Found entity 1: mux2To1" {  } { { "../../src/mux2To1.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1Structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1Structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2To1Structural-structure " "Found design unit 1: mux2To1Structural-structure" {  } { { "../../src/mux2To1Structural.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1Structural.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095531 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2To1Structural " "Found entity 1: mux2To1Structural" {  } { { "../../src/mux2To1Structural.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2To1Structural.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1N-dataflow " "Found design unit 1: mux2to1N-dataflow" {  } { { "../../src/mux2to1N.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1N.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095534 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1N " "Found entity 1: mux2to1N" {  } { { "../../src/mux2to1N.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitDataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitDataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1nBitDataflow-dataflow " "Found design unit 1: mux2to1nBitDataflow-dataflow" {  } { { "../../src/mux2to1nBitDataflow.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitDataflow.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095537 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1nBitDataflow " "Found entity 1: mux2to1nBitDataflow" {  } { { "../../src/mux2to1nBitDataflow.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitDataflow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitStructural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitStructural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1nBitStructural-structure " "Found design unit 1: mux2to1nBitStructural-structure" {  } { { "../../src/mux2to1nBitStructural.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitStructural.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095540 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1nBitStructural " "Found entity 1: mux2to1nBitStructural" {  } { { "../../src/mux2to1nBitStructural.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux2to1nBitStructural.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-structure " "Found design unit 1: mux32to1-structure" {  } { { "../../src/mux32to1.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095543 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "../../src/mux32to1.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1_32Bit-structural " "Found design unit 1: mux32to1_32Bit-structural" {  } { { "../../src/mux32to1_32bit.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1_32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095546 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1_32Bit " "Found entity 1: mux32to1_32Bit" {  } { { "../../src/mux32to1_32bit.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux32to1_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-dataflow " "Found design unit 1: mux4to1-dataflow" {  } { { "../../src/mux4to1.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux4to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095550 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../../src/mux4to1.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-structure " "Found design unit 1: mux8to1-structure" {  } { { "../../src/mux8to1.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux8to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095553 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../../src/mux8to1.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mux8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/nBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/nBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitRegister-structure " "Found design unit 1: nBitRegister-structure" {  } { { "../../src/nBitRegister.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/nBitRegister.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095556 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Found entity 1: nBitRegister" {  } { { "../../src/nBitRegister.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/nBitRegister.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_comp-dataflow " "Found design unit 1: ones_comp-dataflow" {  } { { "../../src/ones_comp.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095558 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_comp " "Found entity 1: ones_comp" {  } { { "../../src/ones_comp.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_comp_struct-structure " "Found design unit 1: ones_comp_struct-structure" {  } { { "../../src/ones_comp_struct.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095561 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_comp_struct " "Found entity 1: ones_comp_struct" {  } { { "../../src/ones_comp_struct.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../src/org2.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/org2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095564 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../src/org2.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/org2.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mytypes " "Found design unit 1: mytypes" {  } { { "../../src/project2alu.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095567 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 project2alu-behavior " "Found design unit 2: project2alu-behavior" {  } { { "../../src/project2alu.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095567 ""} { "Info" "ISGN_ENTITY_NAME" "1 project2alu " "Found entity 1: project2alu" {  } { { "../../src/project2alu.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2datapath-mixed " "Found design unit 1: project2datapath-mixed" {  } { { "../../src/project2datapath.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095571 ""} { "Info" "ISGN_ENTITY_NAME" "1 project2datapath " "Found entity 1: project2datapath" {  } { { "../../src/project2datapath.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-mixed " "Found design unit 1: reg-mixed" {  } { { "../../src/reg.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095573 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../../src/reg.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg32dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg32dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32dataflow-mixed " "Found design unit 1: reg32dataflow-mixed" {  } { { "../../src/reg32dataflow.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg32dataflow.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095576 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32dataflow " "Found entity 1: reg32dataflow" {  } { { "../../src/reg32dataflow.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/reg32dataflow.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-mixed " "Found design unit 1: registerFile-mixed" {  } { { "../../src/registerFile.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095579 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../../src/registerFile.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile2outputs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile2outputs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile2Outputs-mixed " "Found design unit 1: registerFile2Outputs-mixed" {  } { { "../../src/registerFile2outputs.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile2outputs.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095582 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile2Outputs " "Found entity 1: registerFile2Outputs" {  } { { "../../src/registerFile2outputs.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile2outputs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rightShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rightShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rightShifter-mixed " "Found design unit 1: rightShifter-mixed" {  } { { "../../src/rightShifter.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rightShifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095585 ""} { "Info" "ISGN_ENTITY_NAME" "1 rightShifter " "Found entity 1: rightShifter" {  } { { "../../src/rightShifter.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rightShifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderDataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderDataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rippleCarryAdderDataflow-dataflow " "Found design unit 1: rippleCarryAdderDataflow-dataflow" {  } { { "../../src/rippleCarryAdderDataflow.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderDataflow.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095588 ""} { "Info" "ISGN_ENTITY_NAME" "1 rippleCarryAdderDataflow " "Found entity 1: rippleCarryAdderDataflow" {  } { { "../../src/rippleCarryAdderDataflow.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderDataflow.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderOverflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderOverflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rippleCarryAdderOverflow-structure " "Found design unit 1: rippleCarryAdderOverflow-structure" {  } { { "../../src/rippleCarryAdderOverflow.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderOverflow.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095591 ""} { "Info" "ISGN_ENTITY_NAME" "1 rippleCarryAdderOverflow " "Found entity 1: rippleCarryAdderOverflow" {  } { { "../../src/rippleCarryAdderOverflow.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderOverflow.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderStructural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderStructural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rippleCarryAdderStructural-structure " "Found design unit 1: rippleCarryAdderStructural-structure" {  } { { "../../src/rippleCarryAdderStructural.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderStructural.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095594 ""} { "Info" "ISGN_ENTITY_NAME" "1 rippleCarryAdderStructural " "Found entity 1: rippleCarryAdderStructural" {  } { { "../../src/rippleCarryAdderStructural.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderStructural.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/singleCycleControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/singleCycleControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleControl-dataflow " "Found design unit 1: singleCycleControl-dataflow" {  } { { "../../src/singleCycleControl.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/singleCycleControl.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095597 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleControl " "Found entity 1: singleCycleControl" {  } { { "../../src/singleCycleControl.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/singleCycleControl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_datapathv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_datapathv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_datapathv2-test " "Found design unit 1: tb_datapathv2-test" {  } { { "../../src/tb_datapathv2.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_datapathv2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095600 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_datapathv2 " "Found entity 1: tb_datapathv2" {  } { { "../../src/tb_datapathv2.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_datapathv2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_reg-behavior " "Found design unit 1: tb_reg-behavior" {  } { { "../../src/tb_dff.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dff.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095603 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_reg " "Found entity 1: tb_reg" {  } { { "../../src/tb_dff.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dff.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_dmem-test " "Found design unit 1: tb_dmem-test" {  } { { "../../src/tb_dmem.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dmem.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095606 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_dmem " "Found entity 1: tb_dmem" {  } { { "../../src/tb_dmem.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/tb_dmem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../src/xorg2.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/xorg2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095609 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../src/xorg2.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/xorg2.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/zeroDetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/zeroDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroDetector-mixed " "Found design unit 1: zeroDetector-mixed" {  } { { "../../src/zeroDetector.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/zeroDetector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095612 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroDetector " "Found entity 1: zeroDetector" {  } { { "../../src/zeroDetector.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/zeroDetector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445095612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445095612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633445095698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWrAddr MIPS_Processor.vhd(42) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(42): object \"s_RegWrAddr\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633445095700 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWrData MIPS_Processor.vhd(43) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(43): object \"s_RegWrData\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633445095700 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(51) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object \"s_Halt\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633445095700 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../src/MIPS_Processor.vhd" "IMem" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445095726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetcher instruction_fetcher:instruction_f " "Elaborating entity \"instruction_fetcher\" for hierarchy \"instruction_fetcher:instruction_f\"" {  } { { "../../src/MIPS_Processor.vhd" "instruction_f" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445095753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister instruction_fetcher:instruction_f\|nBitRegister:pc_reg " "Elaborating entity \"nBitRegister\" for hierarchy \"instruction_fetcher:instruction_f\|nBitRegister:pc_reg\"" {  } { { "../../src/instruction_fetcher.vhd" "pc_reg" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/instruction_fetcher.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445095770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg instruction_fetcher:instruction_f\|nBitRegister:pc_reg\|reg:\\G1:0:ff_i " "Elaborating entity \"reg\" for hierarchy \"instruction_fetcher:instruction_f\|nBitRegister:pc_reg\|reg:\\G1:0:ff_i\"" {  } { { "../../src/nBitRegister.vhd" "\\G1:0:ff_i" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/nBitRegister.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445095783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_adder instruction_fetcher:instruction_f\|address_adder:next_address_adder " "Elaborating entity \"address_adder\" for hierarchy \"instruction_fetcher:instruction_f\|address_adder:next_address_adder\"" {  } { { "../../src/instruction_fetcher.vhd" "next_address_adder" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/instruction_fetcher.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445095805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleCycleControl singleCycleControl:controller " "Elaborating entity \"singleCycleControl\" for hierarchy \"singleCycleControl:controller\"" {  } { { "../../src/MIPS_Processor.vhd" "controller" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445095818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project2datapath project2datapath:datapath " "Elaborating entity \"project2datapath\" for hierarchy \"project2datapath:datapath\"" {  } { { "../../src/MIPS_Processor.vhd" "datapath" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445095830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile2Outputs project2datapath:datapath\|registerFile2Outputs:reg " "Elaborating entity \"registerFile2Outputs\" for hierarchy \"project2datapath:datapath\|registerFile2Outputs:reg\"" {  } { { "../../src/project2datapath.vhd" "reg" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445095851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1_32Bit project2datapath:datapath\|registerFile2Outputs:reg\|mux32to1_32Bit:muxA " "Elaborating entity \"mux32to1_32Bit\" for hierarchy \"project2datapath:datapath\|registerFile2Outputs:reg\|mux32to1_32Bit:muxA\"" {  } { { "../../src/registerFile2outputs.vhd" "muxA" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile2outputs.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 project2datapath:datapath\|registerFile2Outputs:reg\|decoder5to32:dec " "Elaborating entity \"decoder5to32\" for hierarchy \"project2datapath:datapath\|registerFile2Outputs:reg\|decoder5to32:dec\"" {  } { { "../../src/registerFile2outputs.vhd" "dec" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/registerFile2outputs.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 project2datapath:datapath\|registerFile2Outputs:reg\|decoder5to32:dec\|decoder3to8:\\G1:0:dec3to8_i " "Elaborating entity \"decoder3to8\" for hierarchy \"project2datapath:datapath\|registerFile2Outputs:reg\|decoder5to32:dec\|decoder3to8:\\G1:0:dec3to8_i\"" {  } { { "../../src/decoder5to32.vhd" "\\G1:0:dec3to8_i" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/decoder5to32.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project2alu project2datapath:datapath\|project2alu:alu " "Elaborating entity \"project2alu\" for hierarchy \"project2datapath:datapath\|project2alu:alu\"" {  } { { "../../src/project2datapath.vhd" "alu" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096503 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mux_array\[14..15\] project2alu.vhd(101) " "Using initial value X (don't care) for net \"mux_array\[14..15\]\" at project2alu.vhd(101)" {  } { { "../../src/project2alu.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd" 101 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445096512 "|MIPS_Processor|project2datapath:datapath|project2alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicUnit project2datapath:datapath\|project2alu:alu\|logicUnit:logic_unit " "Elaborating entity \"logicUnit\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|logicUnit:logic_unit\"" {  } { { "../../src/project2alu.vhd" "logic_unit" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderSubtractorOverflowCarry project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor " "Elaborating entity \"adderSubtractorOverflowCarry\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\"" {  } { { "../../src/project2alu.vhd" "addder_subtractor" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_comp_struct project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|ones_comp_struct:oc " "Elaborating entity \"ones_comp_struct\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|ones_comp_struct:oc\"" {  } { { "../../src/adderSubtractorOverflowCarryout.vhd" "oc" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096555 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:31:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:31:inv_1\" port mapping(s) for node \"\\G1:31:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:31:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:30:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:30:inv_1\" port mapping(s) for node \"\\G1:30:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:30:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:29:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:29:inv_1\" port mapping(s) for node \"\\G1:29:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:29:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:28:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:28:inv_1\" port mapping(s) for node \"\\G1:28:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:28:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:27:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:27:inv_1\" port mapping(s) for node \"\\G1:27:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:27:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:26:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:26:inv_1\" port mapping(s) for node \"\\G1:26:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:26:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:25:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:25:inv_1\" port mapping(s) for node \"\\G1:25:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:25:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:24:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:24:inv_1\" port mapping(s) for node \"\\G1:24:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:24:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:23:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:23:inv_1\" port mapping(s) for node \"\\G1:23:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:23:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:22:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:22:inv_1\" port mapping(s) for node \"\\G1:22:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:22:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:21:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:21:inv_1\" port mapping(s) for node \"\\G1:21:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:21:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:20:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:20:inv_1\" port mapping(s) for node \"\\G1:20:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:20:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:19:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:19:inv_1\" port mapping(s) for node \"\\G1:19:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:19:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:18:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:18:inv_1\" port mapping(s) for node \"\\G1:18:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:18:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:17:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:17:inv_1\" port mapping(s) for node \"\\G1:17:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:17:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:16:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:16:inv_1\" port mapping(s) for node \"\\G1:16:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:16:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:15:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:15:inv_1\" port mapping(s) for node \"\\G1:15:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096559 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:15:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096559 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:14:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:14:inv_1\" port mapping(s) for node \"\\G1:14:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:14:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:13:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:13:inv_1\" port mapping(s) for node \"\\G1:13:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:13:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:12:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:12:inv_1\" port mapping(s) for node \"\\G1:12:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:12:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:11:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:11:inv_1\" port mapping(s) for node \"\\G1:11:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:11:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:10:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:10:inv_1\" port mapping(s) for node \"\\G1:10:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:10:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:9:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:9:inv_1\" port mapping(s) for node \"\\G1:9:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:9:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:8:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:8:inv_1\" port mapping(s) for node \"\\G1:8:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:8:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:7:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:7:inv_1\" port mapping(s) for node \"\\G1:7:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:7:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:6:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:6:inv_1\" port mapping(s) for node \"\\G1:6:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:6:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:5:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:5:inv_1\" port mapping(s) for node \"\\G1:5:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:5:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:4:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:4:inv_1\" port mapping(s) for node \"\\G1:4:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:4:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:3:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:3:inv_1\" port mapping(s) for node \"\\G1:3:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:3:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:2:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:2:inv_1\" port mapping(s) for node \"\\G1:2:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:2:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:1:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:1:inv_1\" port mapping(s) for node \"\\G1:1:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:1:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not \\G1:0:inv_1 " "LMF mapping record INV -> not is missing the \"\\G1:0:inv_1\" port mapping(s) for node \"\\G1:0:inv_1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i_A " "Invalid port name \"i_A\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "o_F " "Invalid port name \"o_F\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445096560 ""}  } { { "../../src/ones_comp_struct.vhd" "\\G1:0:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|ones_comp_struct:oc\|inv:\\G1:31:inv_1 " "Elaborating entity \"inv\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|ones_comp_struct:oc\|inv:\\G1:31:inv_1\"" {  } { { "../../src/ones_comp_struct.vhd" "\\G1:31:inv_1" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/ones_comp_struct.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1nBitDataflow project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|mux2to1nBitDataflow:mux " "Elaborating entity \"mux2to1nBitDataflow\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|mux2to1nBitDataflow:mux\"" {  } { { "../../src/adderSubtractorOverflowCarryout.vhd" "mux" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleCarryAdderOverflow project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|rippleCarryAdderOverflow:rca " "Elaborating entity \"rippleCarryAdderOverflow\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|rippleCarryAdderOverflow:rca\"" {  } { { "../../src/adderSubtractorOverflowCarryout.vhd" "rca" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/adderSubtractorOverflowCarryout.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|rippleCarryAdderOverflow:rca\|fullAdder:\\G1:0:adder_i " "Elaborating entity \"fullAdder\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|rippleCarryAdderOverflow:rca\|fullAdder:\\G1:0:adder_i\"" {  } { { "../../src/rippleCarryAdderOverflow.vhd" "\\G1:0:adder_i" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rippleCarryAdderOverflow.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|rippleCarryAdderOverflow:rca\|fullAdder:\\G1:0:adder_i\|andg2:ha1_and " "Elaborating entity \"andg2\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|rippleCarryAdderOverflow:rca\|fullAdder:\\G1:0:adder_i\|andg2:ha1_and\"" {  } { { "../../src/fullAdder.vhd" "ha1_and" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|rippleCarryAdderOverflow:rca\|fullAdder:\\G1:0:adder_i\|xorg2:ha1_xor " "Elaborating entity \"xorg2\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|rippleCarryAdderOverflow:rca\|fullAdder:\\G1:0:adder_i\|xorg2:ha1_xor\"" {  } { { "../../src/fullAdder.vhd" "ha1_xor" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|rippleCarryAdderOverflow:rca\|fullAdder:\\G1:0:adder_i\|org2:final_carry_or " "Elaborating entity \"org2\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|adderSubtractorOverflowCarry:addder_subtractor\|rippleCarryAdderOverflow:rca\|fullAdder:\\G1:0:adder_i\|org2:final_carry_or\"" {  } { { "../../src/fullAdder.vhd" "final_carry_or" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/fullAdder.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroDetector project2datapath:datapath\|project2alu:alu\|zeroDetector:zero_zero " "Elaborating entity \"zeroDetector\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|zeroDetector:zero_zero\"" {  } { { "../../src/project2alu.vhd" "zero_zero" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightShifter project2datapath:datapath\|project2alu:alu\|rightShifter:r_shift " "Elaborating entity \"rightShifter\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|rightShifter:r_shift\"" {  } { { "../../src/project2alu.vhd" "r_shift" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096810 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "rightShifter.vhd(32) " "VHDL Subtype or Type Declaration warning at rightShifter.vhd(32): subtype or type has null range" {  } { { "../../src/rightShifter.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/rightShifter.vhd" 32 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1633445096811 "|MIPS_Processor|project2datapath:datapath|project2alu:alu|rightShifter:r_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShifter project2datapath:datapath\|project2alu:alu\|leftShifter:l_shift " "Elaborating entity \"leftShifter\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|leftShifter:l_shift\"" {  } { { "../../src/project2alu.vhd" "l_shift" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096842 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "leftShifter.vhd(30) " "VHDL Subtype or Type Declaration warning at leftShifter.vhd(30): subtype or type has null range" {  } { { "../../src/leftShifter.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/leftShifter.vhd" 30 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1633445096844 "|MIPS_Processor|project2datapath:datapath|project2alu:alu|leftShifter:l_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16to1_32Bit project2datapath:datapath\|project2alu:alu\|mux16to1_32Bit:mux " "Elaborating entity \"mux16to1_32Bit\" for hierarchy \"project2datapath:datapath\|project2alu:alu\|mux16to1_32Bit:mux\"" {  } { { "../../src/project2alu.vhd" "mux" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2alu.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender16_to_32 project2datapath:datapath\|extender16_to_32:imm_extender " "Elaborating entity \"extender16_to_32\" for hierarchy \"project2datapath:datapath\|extender16_to_32:imm_extender\"" {  } { { "../../src/project2datapath.vhd" "imm_extender" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/project2datapath.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445096891 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../src/mem.vhd" "ram" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1633445098181 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../src/mem.vhd" "ram" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1633445098181 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1633445098181 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1633445098757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633445324654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633445415787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445415787 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/cgeorge/dev/cpre-381-toolflow-fall-2021/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633445423384 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1633445423384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114691 " "Implemented 114691 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633445423385 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633445423385 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114592 " "Implemented 114592 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633445423385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633445423385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1070 " "Peak virtual memory: 1070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633445423540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  5 09:50:23 2021 " "Processing ended: Tue Oct  5 09:50:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633445423540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:37 " "Elapsed time: 00:05:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633445423540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:44 " "Total CPU time (on all processors): 00:05:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633445423540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445423540 ""}
