<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/11.1/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>decoder.rpt</ascFile><devFile>C:/Xilinx/11.1/ISE/xc9500xl/data/xc9536xl.chp</devFile><mfdFile>decoder.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 3-19-2010" design="decoder" device="XC9536XL" eqnType="1" pkg="VQ44" speed="-10" status="1" statusStr="Successful" swVersion="L.68" time="  8:34AM" version="1.0"/><inputs id="RST" userloc="P33"/><inputs id="STRB" userloc="P42"/><inputs id="A23_SPECSIG" userloc="P7"/><inputs id="A22_SPECSIG" userloc="P6"/><inputs id="A20_SPECSIG" userloc="P3"/><inputs id="A21_SPECSIG" userloc="P5"/><inputs id="D1PIN_SPECSIG" userloc="P12"/><inputs id="D0PIN_SPECSIG" userloc="P8"/><inputs id="RWB" userloc="P41"/><inputs id="XL16L784_INT" userloc="P21"/><inputs id="ROM_SERIAL_SW" userloc="P1"/><inputs id="NIO3" userloc="P27"/><inputs id="W5100_INT" userloc="P18"/><global_inputs id="H3" pinnum="GCK1" use="GCK1" userloc="P43"/><pin id="FB1_MC1_PIN40" pinnum="40" signal="RDY" use="O"/><pin id="FB1_MC2_PIN41" pinnum="41" signal="RWB" use="I"/><pin id="FB1_MC3_PIN43" pinnum="43" signal="H3" use="GCKI_SPECSIG"/><pin id="FB1_MC4_PIN42" pinnum="42" signal="STRB" use="I"/><pin id="FB1_MC5_PIN44" pinnum="44" signal="NIO4" use="O"/><pin id="FB1_MC6_PIN2" pinnum="2" signal="FROM_CS" use="O"/><pin id="FB1_MC7_PIN1" pinnum="1" signal="ROM_SERIAL_SW" use="I"/><pin id="FB1_MC8_PIN3" pinnum="3" signal="A20_SPECSIG" use="I"/><pin id="FB1_MC9_PIN5" pinnum="5" signal="A21_SPECSIG" use="I"/><pin id="FB1_MC10_PIN6" pinnum="6" signal="A22_SPECSIG" use="I"/><pin id="FB1_MC11_PIN7" pinnum="7" signal="A23_SPECSIG" use="I"/><pin id="FB1_MC12_PIN8" pinnum="8" signal="D0_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC13_PIN12" pinnum="12" signal="D1_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC14_PIN13" pinnum="13" signal="LRST" use="O"/><pin id="FB1_MC15_PIN14" pinnum="14" signal="RD" use="O"/><pin id="FB1_MC16_PIN16" pinnum="16" signal="WR" use="O"/><pin id="FB1_MC17_PIN18" pinnum="18" signal="W5100_INT" use="I"/><pin id="FB2_MC1_PIN39" pinnum="39" signal="WDI" use="O"/><pin id="FB2_MC2_PIN38" pinnum="38" signal="NVSRAM_CS" use="O"/><pin id="FB2_MC3_PIN36" pinnum="36" signal="VL5V_DIR" use="O"/><pin id="FB2_MC4_PIN37" pinnum="37" signal="DPRAM_CS" use="O"/><pin id="FB2_MC5_PIN34" pinnum="34" signal="VL5V_OE" use="O"/><pin id="FB2_MC6_PIN33" pinnum="33" signal="RST" use="I"/><pin id="FB2_MC7_PIN32" pinnum="32" signal="INT3" use="O"/><pin id="FB2_MC8_PIN31" pinnum="31" signal="INT2" use="O"/><pin id="FB2_MC9_PIN30" pinnum="30" signal="INT1" use="O"/><pin id="FB2_MC10_PIN29" pinnum="29" signal="INT0" use="O"/><pin id="FB2_MC11_PIN28" pinnum="28" signal="EDGE_MODE" use="O"/><pin id="FB2_MC12_PIN27" pinnum="27" signal="NIO3" use="I"/><pin id="FB2_MC13_PIN23" pinnum="23" signal="ERR_LED" use="O"/><pin id="FB2_MC14_PIN22" pinnum="22" signal="RUN_LED" use="O"/><pin id="FB2_MC15_PIN21" pinnum="21" signal="XL16L784_INT" use="I"/><pin id="FB2_MC16_PIN20" pinnum="20" signal="XL16L784_CS" use="O"/><pin id="FB2_MC17_PIN19" pinnum="19" signal="W5100_CS" use="O"/><fblock id="FB1" inputUse="26" pinUse="17"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN40" sigUse="0" signal="RDY"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN41"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN43" sigUse="2" signal="WR_BUFS1_SPECSIG"><pterms pt1="FB1_3_1" pt2="FB1_3_2"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN42" sigUse="3" signal="WR_BUFS0_SPECSIG"><pterms pt1="FB1_4_1" pt2="FB1_4_2"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN44" sigUse="5" signal="NIO4"><pterms pt1="FB1_5_1" pt2="FB1_5_2" pt3="FB1_5_3" pt4="FB1_5_4"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN2" sigUse="7" signal="FROM_CS"><pterms pt1="FB1_6_1" pt2="FB1_6_2"/></macrocell><macrocell id="FB1_MC7" pin="FB1_MC7_PIN1" sigUse="3" signal="WDI_SEL_FLAG"><pterms pt1="FB1_7_1" pt2="FB1_7_2"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN3" sigUse="3" signal="BOOT_2_INT_SEL"><pterms pt1="FB1_8_1" pt2="FB1_8_2"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5" sigUse="6" signal="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG"><pterms pt1="FB1_9_1" pt2="FB1_9_2" pt3="FB1_9_3"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN6" sigUse="6" signal="LED_CSLED_CS_SETF__INT_SPECSIG"><pterms pt1="FB1_10_1" pt2="FB1_10_2" pt3="FB1_10_3"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN7" sigUse="7" signal="LED_CS"><pterms pt1="FB1_11_1" pt2="FB1_11_2"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN8" sigUse="8" signal="D0_SPECSIG"><pterms pt1="FB1_12_1" pt2="FB1_12_2" pt3="FB1_12_3" pt4="FB1_12_4" pt5="FB1_12_5"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN12" sigUse="8" signal="D1_SPECSIG"><pterms pt1="FB1_13_1" pt2="FB1_13_2" pt3="FB1_13_3" pt4="FB1_13_4"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN13" sigUse="0" signal="LRST"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN14" sigUse="2" signal="RD"><pterms pt1="FB1_15_1"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN16" sigUse="2" signal="WR"><pterms pt1="FB1_16_1"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN18" sigUse="5" signal="D_0_IOBUFED_0_IOBUFE_TRST_SPECSIG"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3"/></macrocell><macrocell id="FB1_MC18" sigUse="6" signal="BOOT_2_INT_CSBOOT_2_INT_CS_SETF__INT_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2" pt3="FB1_18_3"/></macrocell><fbinput id="FB1_I1" signal="A20_SPECSIG"/><fbinput id="FB1_I2" signal="A21_SPECSIG"/><fbinput id="FB1_I3" signal="A22_SPECSIG"/><fbinput id="FB1_I4" signal="A23_SPECSIG"/><fbinput id="FB1_I5" signal="BOOT_2_INT_CS"/><fbinput id="FB1_I6" signal="BOOT_2_INT_SEL"/><fbinput id="FB1_I7" signal="D_0_IOBUFED_0_IOBUFE_TRST_SPECSIG"/><fbinput id="FB1_I8" signal="ERR_LED"/><fbinput id="FB1_I9" signal="INT_READ_CS"/><fbinput id="FB1_I10" signal="LED_CS"/><fbinput id="FB1_I11" signal="LED_CSLED_CS_SETF__INT_SPECSIG"/><fbinput id="FB1_I12" signal="LONWK_CS"/><fbinput fbk="PIN" id="FB1_I13" signal="D0PIN_SPECSIG"/><fbinput id="FB1_I14" signal="NIO3"/><fbinput id="FB1_I15" signal="NIO4"/><fbinput id="FB1_I16" signal="ROM_SERIAL_SW"/><fbinput id="FB1_I17" signal="RST"/><fbinput id="FB1_I18" signal="RUN_LED"/><fbinput id="FB1_I19" signal="STRB"/><fbinput id="FB1_I20" signal="RWB"/><fbinput id="FB1_I21" signal="WDI_CS"/><fbinput id="FB1_I22" signal="WDI_SEL_FLAG"/><fbinput id="FB1_I23" signal="WR_BUFS0_SPECSIG"/><fbinput id="FB1_I24" signal="WR_BUFS1_SPECSIG"/><fbinput id="FB1_I25" signal="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG"/><fbinput id="FB1_I26" signal="XL16L784_INT"/><pterm id="FB1_3_1"><signal id="WR_BUFS0_SPECSIG"/></pterm><pterm id="FB1_3_2"><signal id="RST" negated="ON"/></pterm><pterm id="FB1_4_1"><signal id="STRB" negated="ON"/><signal id="RWB" negated="ON"/></pterm><pterm id="FB1_4_2"><signal id="RST" negated="ON"/></pterm><pterm id="FB1_5_1"><signal id="D0PIN_SPECSIG"/></pterm><pterm id="FB1_5_2"><signal id="RST" negated="ON"/></pterm><pterm id="FB1_5_3"><signal id="WR_BUFS1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5_4"><signal id="LED_CS"/><signal id="LONWK_CS" negated="ON"/></pterm><pterm id="FB1_6_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG" negated="ON"/><signal id="A21_SPECSIG" negated="ON"/><signal id="A20_SPECSIG" negated="ON"/><signal id="A22_SPECSIG"/></pterm><pterm id="FB1_6_2"><signal id="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB1_7_1"><signal id="RST"/><signal id="WDI_SEL_FLAG"/></pterm><pterm id="FB1_7_2"><signal id="RST"/><signal id="WDI_CS" negated="ON"/></pterm><pterm id="FB1_8_1"><signal id="RST"/><signal id="BOOT_2_INT_SEL"/></pterm><pterm id="FB1_8_2"><signal id="RST"/><signal id="BOOT_2_INT_CS" negated="ON"/></pterm><pterm id="FB1_9_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG"/></pterm><pterm id="FB1_9_2"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9_3"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A21_SPECSIG" negated="ON"/><signal id="A20_SPECSIG" negated="ON"/></pterm><pterm id="FB1_10_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG"/></pterm><pterm id="FB1_10_2"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB1_10_3"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A21_SPECSIG" negated="ON"/><signal id="A20_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG" negated="ON"/><signal id="A21_SPECSIG"/><signal id="A20_SPECSIG" negated="ON"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11_2"><signal id="LED_CSLED_CS_SETF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB1_12_1"><signal id="NIO4" negated="ON"/><signal id="RWB" negated="ON"/><signal id="INT_READ_CS"/></pterm><pterm id="FB1_12_2"><signal id="NIO4" negated="ON"/><signal id="LED_CS"/><signal id="INT_READ_CS"/></pterm><pterm id="FB1_12_3"><signal id="BOOT_2_INT_SEL"/><signal id="XL16L784_INT" negated="ON"/><signal id="INT_READ_CS" negated="ON"/></pterm><pterm id="FB1_12_4"><signal id="RUN_LED" negated="ON"/><signal id="RWB"/><signal id="LED_CS" negated="ON"/><signal id="INT_READ_CS"/></pterm><pterm id="FB1_12_5"><signal id="D_0_IOBUFED_0_IOBUFE_TRST_SPECSIG"/></pterm><pterm id="FB1_13_1"><signal id="BOOT_2_INT_SEL"/><signal id="INT_READ_CS" negated="ON"/><signal id="NIO3"/></pterm><pterm id="FB1_13_2"><signal id="BOOT_2_INT_SEL" negated="ON"/><signal id="ROM_SERIAL_SW" negated="ON"/><signal id="INT_READ_CS" negated="ON"/></pterm><pterm id="FB1_13_3"><signal id="ERR_LED"/><signal id="RWB"/><signal id="LED_CS" negated="ON"/><signal id="INT_READ_CS"/></pterm><pterm id="FB1_13_4"><signal id="D_0_IOBUFED_0_IOBUFE_TRST_SPECSIG"/></pterm><pterm id="FB1_15_1"><signal id="STRB" negated="ON"/><signal id="RWB"/></pterm><pterm id="FB1_16_1"><signal id="STRB" negated="ON"/><signal id="RWB" negated="ON"/></pterm><pterm id="FB1_17_1"><signal id="RST"/><signal id="INT_READ_CS" negated="ON"/></pterm><pterm id="FB1_17_2"><signal id="RST"/><signal id="RWB"/><signal id="LED_CS" negated="ON"/></pterm><pterm id="FB1_17_3"><signal id="RST"/><signal id="RWB"/><signal id="LONWK_CS" negated="ON"/></pterm><pterm id="FB1_18_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG"/></pterm><pterm id="FB1_18_2"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_3"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A21_SPECSIG" negated="ON"/><signal id="A20_SPECSIG" negated="ON"/></pterm><equation id="RDY" userloc="P40"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="WR_BUFS1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_3_1"/></d2><clk><fastsig signal="H3"/></clk><set><eq_pterm ptindx="FB1_3_2"/></set><prld ptindx="GND"/></equation><equation id="WR_BUFS0_SPECSIG" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB1_4_1"/></d2><clk><fastsig signal="H3"/></clk><set><eq_pterm ptindx="FB1_4_2"/></set><prld ptindx="GND"/></equation><equation id="NIO4" regUse="D" userloc="P44"><d2><eq_pterm ptindx="FB1_5_1"/></d2><clk><eq_pterm ptindx="FB1_5_3"/></clk><set><eq_pterm ptindx="FB1_5_2"/></set><ce><eq_pterm ptindx="FB1_5_4"/></ce><prld ptindx="GND"/></equation><equation id="FROM_CS" regUse="D" userloc="P2"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_6_2"/></set><reset><eq_pterm ptindx="FB1_6_1"/></reset><prld ptindx="GND"/></equation><equation id="WDI_SEL_FLAG"><d2><eq_pterm ptindx="FB1_7_1"/><eq_pterm ptindx="FB1_7_2"/></d2></equation><equation id="BOOT_2_INT_SEL"><d2><eq_pterm ptindx="FB1_8_1"/><eq_pterm ptindx="FB1_8_2"/></d2></equation><equation id="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG"><d2><eq_pterm ptindx="FB1_9_1"/><eq_pterm ptindx="FB1_9_2"/><eq_pterm ptindx="FB1_9_3"/></d2></equation><equation id="LED_CSLED_CS_SETF__INT_SPECSIG"><d2><eq_pterm ptindx="FB1_10_1"/><eq_pterm ptindx="FB1_10_2"/><eq_pterm ptindx="FB1_10_3"/></d2></equation><equation id="LED_CS" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_11_2"/></set><reset><eq_pterm ptindx="FB1_11_1"/></reset><prld ptindx="GND"/></equation><equation id="D0_SPECSIG" negated="ON" userloc="P8"><d2><eq_pterm ptindx="FB1_12_1"/><eq_pterm ptindx="FB1_12_2"/><eq_pterm ptindx="FB1_12_3"/><eq_pterm ptindx="FB1_12_4"/></d2><oe><eq_pterm ptindx="FB1_12_5"/></oe></equation><equation id="D1_SPECSIG" userloc="P12"><d2><eq_pterm ptindx="FB1_13_1"/><eq_pterm ptindx="FB1_13_2"/><eq_pterm ptindx="FB1_13_3"/></d2><oe><eq_pterm ptindx="FB1_13_4"/></oe></equation><equation id="LRST" userloc="P13"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="RD" negated="ON" userloc="P14"><d2><eq_pterm ptindx="FB1_15_1"/></d2></equation><equation id="WR" negated="ON" userloc="P16"><d2><eq_pterm ptindx="FB1_16_1"/></d2></equation><equation id="D_0_IOBUFED_0_IOBUFE_TRST_SPECSIG"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/><eq_pterm ptindx="FB1_17_3"/></d2></equation><equation id="BOOT_2_INT_CSBOOT_2_INT_CS_SETF__INT_SPECSIG"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/><eq_pterm ptindx="FB1_18_3"/></d2></equation></fblock><fblock id="FB2" inputUse="23" pinUse="17"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39" sigUse="5" signal="WDI"><pterms pt1="FB2_1_1" pt2="FB2_1_2" pt3="FB2_1_3" pt4="FB2_1_4"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN38" sigUse="7" signal="NVSRAM_CS"><pterms pt1="FB2_2_1" pt2="FB2_2_2" pt3="FB2_2_3" pt4="FB2_2_4" pt5="FB2_2_5"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN36" sigUse="1" signal="VL5V_DIR"><pterms pt1="FB2_3_1"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN37" sigUse="7" signal="DPRAM_CS"><pterms pt1="FB2_4_1" pt2="FB2_4_2"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN34" sigUse="7" signal="VL5V_OE"><pterms pt1="FB2_5_1" pt2="FB2_5_2"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN33" sigUse="7" signal="WDI_CS"><pterms pt1="FB2_6_1" pt2="FB2_6_2"/></macrocell><macrocell id="FB2_MC7" pin="FB2_MC7_PIN32" sigUse="2" signal="INT3"><pterms pt1="FB2_7_1"/></macrocell><macrocell id="FB2_MC8" pin="FB2_MC8_PIN31" sigUse="2" signal="INT2"><pterms pt1="FB2_8_1"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN30" sigUse="3" signal="INT1"><pterms pt1="FB2_9_1" pt2="FB2_9_2"/></macrocell><macrocell id="FB2_MC10" pin="FB2_MC10_PIN29" sigUse="2" signal="INT0"><pterms pt1="FB2_10_1"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN28" sigUse="0" signal="EDGE_MODE"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN27" sigUse="7" signal="LONWK_CS"><pterms pt1="FB2_12_1" pt2="FB2_12_2"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN23" sigUse="4" signal="ERR_LED"><pterms pt1="FB2_13_1" pt2="FB2_13_2" pt3="FB2_13_3" pt4="FB2_13_4"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN22" sigUse="4" signal="RUN_LED"><pterms pt1="FB2_14_1" pt2="FB2_14_2" pt3="FB2_14_3" pt4="FB2_14_4"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN21" sigUse="7" signal="INT_READ_CS"><pterms pt1="FB2_15_1" pt2="FB2_15_2"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN20" sigUse="7" signal="XL16L784_CS"><pterms pt1="FB2_16_1" pt2="FB2_16_2"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN19" sigUse="7" signal="W5100_CS"><pterms pt1="FB2_17_1" pt2="FB2_17_2"/></macrocell><macrocell id="FB2_MC18" sigUse="7" signal="BOOT_2_INT_CS"><pterms pt1="FB2_18_1" pt2="FB2_18_2"/></macrocell><fbinput id="FB2_I1" signal="A20_SPECSIG"/><fbinput id="FB2_I2" signal="A21_SPECSIG"/><fbinput id="FB2_I3" signal="A22_SPECSIG"/><fbinput id="FB2_I4" signal="A23_SPECSIG"/><fbinput id="FB2_I5" signal="BOOT_2_INT_CSBOOT_2_INT_CS_SETF__INT_SPECSIG"/><fbinput id="FB2_I6" signal="BOOT_2_INT_SEL"/><fbinput id="FB2_I7" signal="FROM_CS"/><fbinput id="FB2_I8" signal="H3"/><fbinput id="FB2_I9" signal="LED_CS"/><fbinput fbk="PIN" id="FB2_I10" signal="D1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I11" signal="D0PIN_SPECSIG"/><fbinput id="FB2_I12" signal="NIO3"/><fbinput id="FB2_I13" signal="NVSRAM_CS"/><fbinput id="FB2_I14" signal="ROM_SERIAL_SW"/><fbinput id="FB2_I15" signal="RST"/><fbinput id="FB2_I16" signal="STRB"/><fbinput id="FB2_I17" signal="RWB"/><fbinput id="FB2_I18" signal="W5100_INT"/><fbinput id="FB2_I19" signal="WDI_CS"/><fbinput id="FB2_I20" signal="WDI_SEL_FLAG"/><fbinput id="FB2_I21" signal="WR_BUFS1_SPECSIG"/><fbinput id="FB2_I22" signal="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG"/><fbinput id="FB2_I23" signal="XL16L784_INT"/><pterm id="FB2_1_1"><signal id="H3"/><signal id="ROM_SERIAL_SW" negated="ON"/></pterm><pterm id="FB2_1_2"><signal id="WDI_SEL_FLAG"/><signal id="ROM_SERIAL_SW"/><signal id="WDI_CS"/></pterm><pterm id="FB2_1_3"><signal id="WDI_SEL_FLAG" negated="ON"/><signal id="ROM_SERIAL_SW"/><signal id="FROM_CS"/></pterm><pterm id="FB2_1_4"><signal id="A23_SPECSIG" negated="ON"/><signal id="A21_SPECSIG"/><signal id="A22_SPECSIG"/></pterm><pterm id="FB2_2_1"><signal id="RST" negated="ON"/></pterm><pterm id="FB2_2_2"><signal id="STRB"/></pterm><pterm id="FB2_2_3"><signal id="NVSRAM_CS"/><signal id="A23_SPECSIG" negated="ON"/></pterm><pterm id="FB2_2_4"><signal id="NVSRAM_CS"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB2_2_5"><signal id="A23_SPECSIG" negated="ON"/><signal id="A20_SPECSIG"/><signal id="A22_SPECSIG"/></pterm><pterm id="FB2_3_1"><signal id="RWB"/></pterm><pterm id="FB2_4_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG"/><signal id="A21_SPECSIG"/><signal id="A20_SPECSIG"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB2_4_2"><signal id="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG"/><signal id="A21_SPECSIG"/><signal id="A20_SPECSIG"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_2"><signal id="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB2_6_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG" negated="ON"/><signal id="A21_SPECSIG" negated="ON"/><signal id="A20_SPECSIG" negated="ON"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB2_6_2"><signal id="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB2_7_1"><signal id="BOOT_2_INT_SEL" negated="ON"/><signal id="ROM_SERIAL_SW" negated="ON"/></pterm><pterm id="FB2_8_1"><signal id="BOOT_2_INT_SEL"/><signal id="W5100_INT" negated="ON"/></pterm><pterm id="FB2_9_1"><signal id="BOOT_2_INT_SEL"/><signal id="NIO3"/></pterm><pterm id="FB2_9_2"><signal id="BOOT_2_INT_SEL" negated="ON"/><signal id="ROM_SERIAL_SW" negated="ON"/></pterm><pterm id="FB2_10_1"><signal id="BOOT_2_INT_SEL"/><signal id="XL16L784_INT" negated="ON"/></pterm><pterm id="FB2_12_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG"/><signal id="A21_SPECSIG"/><signal id="A20_SPECSIG" negated="ON"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB2_12_2"><signal id="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB2_13_1"><signal id="D1PIN_SPECSIG"/></pterm><pterm id="FB2_13_2"><signal id="RST" negated="ON"/></pterm><pterm id="FB2_13_3"><signal id="WR_BUFS1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_13_4"><signal id="LED_CS" negated="ON"/></pterm><pterm id="FB2_14_1"><signal id="D0PIN_SPECSIG"/></pterm><pterm id="FB2_14_2"><signal id="RST" negated="ON"/></pterm><pterm id="FB2_14_3"><signal id="WR_BUFS1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14_4"><signal id="LED_CS" negated="ON"/></pterm><pterm id="FB2_15_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG"/><signal id="A21_SPECSIG" negated="ON"/><signal id="A20_SPECSIG" negated="ON"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB2_15_2"><signal id="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG"/><signal id="A21_SPECSIG" negated="ON"/><signal id="A20_SPECSIG"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16_2"><signal id="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG" negated="ON"/><signal id="A21_SPECSIG"/><signal id="A20_SPECSIG"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_2"><signal id="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_1"><signal id="RST"/><signal id="STRB" negated="ON"/><signal id="A23_SPECSIG" negated="ON"/><signal id="A21_SPECSIG" negated="ON"/><signal id="A20_SPECSIG"/><signal id="A22_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_2"><signal id="BOOT_2_INT_CSBOOT_2_INT_CS_SETF__INT_SPECSIG" negated="ON"/></pterm><equation id="WDI" userloc="P39"><d2><eq_pterm ptindx="FB2_1_1"/><eq_pterm ptindx="FB2_1_2"/><eq_pterm ptindx="FB2_1_3"/></d2></equation><equation id="NVSRAM_CS" userloc="P38"><d2><eq_pterm ptindx="FB2_2_1"/><eq_pterm ptindx="FB2_2_2"/><eq_pterm ptindx="FB2_2_3"/><eq_pterm ptindx="FB2_2_4"/><eq_pterm ptindx="FB2_2_5"/><eq_pterm import="1" ptindx="FB2_1_4"/></d2></equation><equation id="VL5V_DIR" userloc="P36"><d2><eq_pterm ptindx="FB2_3_1"/></d2></equation><equation id="DPRAM_CS" regUse="D" userloc="P37"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB2_4_2"/></set><reset><eq_pterm ptindx="FB2_4_1"/></reset><prld ptindx="GND"/></equation><equation id="VL5V_OE" regUse="D" userloc="P34"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB2_5_2"/></set><reset><eq_pterm ptindx="FB2_5_1"/></reset><prld ptindx="GND"/></equation><equation id="WDI_CS" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB2_6_2"/></set><reset><eq_pterm ptindx="FB2_6_1"/></reset><prld ptindx="GND"/></equation><equation id="INT3" negated="ON" userloc="P32"><d2><eq_pterm ptindx="FB2_7_1"/></d2></equation><equation id="INT2" negated="ON" userloc="P31"><d2><eq_pterm ptindx="FB2_8_1"/></d2></equation><equation id="INT1" userloc="P30"><d2><eq_pterm ptindx="FB2_9_1"/><eq_pterm ptindx="FB2_9_2"/></d2></equation><equation id="INT0" negated="ON" userloc="P29"><d2><eq_pterm ptindx="FB2_10_1"/></d2></equation><equation id="EDGE_MODE" userloc="P28"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="LONWK_CS" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB2_12_2"/></set><reset><eq_pterm ptindx="FB2_12_1"/></reset><prld ptindx="GND"/></equation><equation id="ERR_LED" regUse="D" userloc="P23"><d2><eq_pterm ptindx="FB2_13_1"/></d2><clk><eq_pterm ptindx="FB2_13_3"/></clk><reset><eq_pterm ptindx="FB2_13_2"/></reset><ce><eq_pterm ptindx="FB2_13_4"/></ce><prld ptindx="GND"/></equation><equation id="RUN_LED" regUse="D" userloc="P22"><d2><eq_pterm ptindx="FB2_14_1"/></d2><clk><eq_pterm ptindx="FB2_14_3"/></clk><reset><eq_pterm ptindx="FB2_14_2"/></reset><ce><eq_pterm ptindx="FB2_14_4"/></ce><prld ptindx="GND"/></equation><equation id="INT_READ_CS" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB2_15_2"/></set><reset><eq_pterm ptindx="FB2_15_1"/></reset><prld ptindx="GND"/></equation><equation id="XL16L784_CS" regUse="D" userloc="P20"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB2_16_2"/></set><reset><eq_pterm ptindx="FB2_16_1"/></reset><prld ptindx="GND"/></equation><equation id="W5100_CS" regUse="D" userloc="P19"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB2_17_2"/></set><reset><eq_pterm ptindx="FB2_17_1"/></reset><prld ptindx="GND"/></equation><equation id="BOOT_2_INT_CS" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB2_18_2"/></set><reset><eq_pterm ptindx="FB2_18_1"/></reset><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>INFO:Cpld - Inferring BUFG constraint for signal 'H3' based upon the LOC   constraint 'P43'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'ROM_SERIAL_SW' based upon the   LOC constraint 'P1'. It is recommended that you declare this BUFG   explicitedly in your design. Note that for certain device families the output   of a BUFG constraint can not drive a gated clock, and the BUFG constraint   will be ignored.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal   'ROM_SERIAL_SW_IBUF' is ignored. Most likely the signal is gated and   therefore cannot be used as a global control signal.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9536xl-10-VQ44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="A23_SPECSIG" value="A&lt;23&gt;"/><specSig signal="A22_SPECSIG" value="A&lt;22&gt;"/><specSig signal="A20_SPECSIG" value="A&lt;20&gt;"/><specSig signal="A21_SPECSIG" value="A&lt;21&gt;"/><specSig signal="D1PIN_SPECSIG" value="D&lt;1&gt;.PIN"/><specSig signal="D0PIN_SPECSIG" value="D&lt;0&gt;.PIN"/><specSig signal="GCKI_SPECSIG" value="GCK/I"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="D0_SPECSIG" value="D&lt;0&gt;"/><specSig signal="D1_SPECSIG" value="D&lt;1&gt;"/><specSig signal="WR_BUFS1_SPECSIG" value="WR_BUFS&lt;1&gt;"/><specSig signal="WR_BUFS0_SPECSIG" value="WR_BUFS&lt;0&gt;"/><specSig signal="XL16L784_CS_BUFXL16L784_CS_BUF_SETF__INT_SPECSIG" value="XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT"/><specSig signal="LED_CSLED_CS_SETF__INT_SPECSIG" value="LED_CS/LED_CS_SETF__$INT"/><specSig signal="D_0_IOBUFED_0_IOBUFE_TRST_SPECSIG" value="D_0_IOBUFE/D_0_IOBUFE_TRST"/><specSig signal="BOOT_2_INT_CSBOOT_2_INT_CS_SETF__INT_SPECSIG" value="BOOT_2_INT_CS/BOOT_2_INT_CS_SETF__$INT"/></document>
