{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 22:26:51 2007 " "Info: Processing started: Wed May 23 22:26:51 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Video_MIPS -c Video_MIPS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Video_MIPS -c Video_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEC_7SEG.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file DEC_7SEG.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-a " "Info: Found design unit 1: dec_7seg-a" {  } { { "DEC_7SEG.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/DEC_7SEG.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Info: Found entity 1: dec_7seg" {  } { { "DEC_7SEG.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/DEC_7SEG.VHD" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-structure " "Info: Found design unit 1: MIPS-structure" {  } { { "MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/MIPS.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Info: Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/MIPS.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_MIPS.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file Video_MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAcore " "Info: Found design unit 1: FPGAcore" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Video_MIPS-behavior " "Info: Found design unit 2: Video_MIPS-behavior" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 122 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Video_MIPS " "Info: Found entity 1: Video_MIPS" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 107 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CHAR_ROM.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file CHAR_ROM.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Char_ROM-a " "Info: Found design unit 1: Char_ROM-a" {  } { { "CHAR_ROM.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/CHAR_ROM.VHD" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Info: Found entity 1: Char_ROM" {  } { { "CHAR_ROM.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/CHAR_ROM.VHD" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEBOUNCE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file DEBOUNCE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-a " "Info: Found design unit 1: debounce-a" {  } { { "DEBOUNCE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/DEBOUNCE.VHD" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "DEBOUNCE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ONEPULSE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ONEPULSE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onepulse-a " "Info: Found design unit 1: onepulse-a" {  } { { "ONEPULSE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/ONEPULSE.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 onepulse " "Info: Found entity 1: onepulse" {  } { { "ONEPULSE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/ONEPULSE.VHD" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_SYNC.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file VGA_SYNC.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Info: Found design unit 1: VGA_SYNC-a" {  } { { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Info: Found entity 1: VGA_SYNC" {  } { { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Video_MIPS " "Info: Elaborating entity \"Video_MIPS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_blank_out Video_MIPS.vhd(204) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(204): object \"video_blank_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_clock_out Video_MIPS.vhd(204) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(204): object \"video_clock_out\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PBSWITCH_7_sync Video_MIPS.vhd(217) " "Warning (10036): Verilog HDL or VHDL warning at Video_MIPS.vhd(217): object \"PBSWITCH_7_sync\" assigned a value but never read" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Ifetch.vhd 2 1 " "Warning: Using design file Ifetch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Info: Found design unit 1: Ifetch-behavior" {  } { { "Ifetch.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Ifetch.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Info: Found entity 1: Ifetch" {  } { { "Ifetch.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Ifetch.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch Ifetch:IFE " "Info: Elaborating entity \"Ifetch\" for hierarchy \"Ifetch:IFE\"" {  } { { "Video_MIPS.vhd" "IFE" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 226 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ifetch:IFE\|altsyncram:inst_memory " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "IFETCH.VHD" "inst_memory" { Text "C:/booksoft_fe/DE1/CHAP14/IFETCH.VHD" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Ifetch:IFE\|altsyncram:inst_memory " "Info: Elaborated megafunction instantiation \"Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "IFETCH.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IFETCH.VHD" 25 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pte3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pte3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pte3 " "Info: Found entity 1: altsyncram_pte3" {  } { { "db/altsyncram_pte3.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_pte3.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pte3 Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated " "Info: Elaborating entity \"altsyncram_pte3\" for hierarchy \"Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Idecode.vhd 2 1 " "Warning: Using design file Idecode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Idecode-behavior " "Info: Found design unit 1: Idecode-behavior" {  } { { "Idecode.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Idecode.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Idecode " "Info: Found entity 1: Idecode" {  } { { "Idecode.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Idecode.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Idecode Idecode:ID " "Info: Elaborating entity \"Idecode\" for hierarchy \"Idecode:ID\"" {  } { { "Video_MIPS.vhd" "ID" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 236 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Warning: Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Info: Found design unit 1: control-behavior" {  } { { "control.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/control.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/control.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CTL " "Info: Elaborating entity \"control\" for hierarchy \"control:CTL\"" {  } { { "Video_MIPS.vhd" "CTL" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Execute.vhd 2 1 " "Warning: Using design file Execute.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavior " "Info: Found design unit 1: Execute-behavior" {  } { { "Execute.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Execute.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Info: Found entity 1: Execute" {  } { { "Execute.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Execute.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:EXE " "Info: Elaborating entity \"Execute\" for hierarchy \"Execute:EXE\"" {  } { { "Video_MIPS.vhd" "EXE" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "dmemory.vhd 2 1 " "Warning: Using design file dmemory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-behavior " "Info: Found design unit 1: dmemory-behavior" {  } { { "dmemory.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/dmemory.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Info: Found entity 1: dmemory" {  } { { "dmemory.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/dmemory.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory dmemory:MEM " "Info: Elaborating entity \"dmemory\" for hierarchy \"dmemory:MEM\"" {  } { { "Video_MIPS.vhd" "MEM" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 277 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmemory:MEM\|altsyncram:data_memory " "Info: Elaborating entity \"altsyncram\" for hierarchy \"dmemory:MEM\|altsyncram:data_memory\"" {  } { { "DMEMORY.VHD" "data_memory" { Text "C:/booksoft_fe/DE1/CHAP14/DMEMORY.VHD" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "dmemory:MEM\|altsyncram:data_memory " "Info: Elaborated megafunction instantiation \"dmemory:MEM\|altsyncram:data_memory\"" {  } { { "DMEMORY.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/DMEMORY.VHD" 22 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c1h3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c1h3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c1h3 " "Info: Found entity 1: altsyncram_c1h3" {  } { { "db/altsyncram_c1h3.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_c1h3.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c1h3 dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated " "Info: Elaborating entity \"altsyncram_c1h3\" for hierarchy \"dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom " "Info: Found entity 1: lpm_rom" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 43 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:format_rom " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:format_rom\"" {  } { { "Video_MIPS.vhd" "format_rom" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:format_rom " "Info: Elaborated megafunction instantiation \"LPM_ROM:format_rom\"" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 293 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/altrom.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/altrom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altrom " "Info: Found entity 1: altrom" {  } { { "altrom.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altrom.tdf" 77 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:format_rom\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:format_rom\|altrom:srom\"" {  } { { "LPM_ROM.tdf" "srom" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_ASSERTION" "altrom does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states will be different for Cyclone II devices " "Warning: Assertion warning: altrom does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states will be different for Cyclone II devices" {  } { { "altrom.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altrom.tdf" 175 2 0 } } { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 287 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:format_rom\|altrom:srom LPM_ROM:format_rom " "Info: Elaborated megafunction instantiation \"LPM_ROM:format_rom\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:format_rom\"" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 293 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:format_rom " "Info: Instantiated megafunction \"LPM_ROM:format_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Info: Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 60 " "Info: Parameter \"LPM_NUMWORDS\" = \"60\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE format.mif " "Info: Parameter \"LPM_FILE\" = \"format.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 293 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/71/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block LPM_ROM:format_rom " "Info: Elaborated megafunction instantiation \"LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:format_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 293 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:format_rom " "Info: Instantiated megafunction \"LPM_ROM:format_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Info: Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 60 " "Info: Parameter \"LPM_NUMWORDS\" = \"60\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE format.mif " "Info: Parameter \"LPM_FILE\" = \"format.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 293 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c201.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c201.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c201 " "Info: Found entity 1: altsyncram_c201" {  } { { "db/altsyncram_c201.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_c201.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c201 LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated " "Info: Elaborating entity \"altsyncram_c201\" for hierarchy \"LPM_ROM:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:SYNC " "Info: Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:SYNC\"" {  } { { "Video_MIPS.vhd" "SYNC" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 310 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "video_PLL.vhd 2 1 " "Warning: Using design file video_PLL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Info: Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/video_PLL.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Info: Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/video_PLL.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL video_PLL:video_PLL_inst " "Info: Elaborating entity \"video_PLL\" for hierarchy \"video_PLL:video_PLL_inst\"" {  } { { "Video_MIPS.vhd" "video_PLL_inst" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 320 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 462 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "C:/booksoft_fe/DE1/CHAP14/video_PLL.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/video_PLL.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Char_ROM Char_ROM:CGROM " "Info: Elaborating entity \"Char_ROM\" for hierarchy \"Char_ROM:CGROM\"" {  } { { "Video_MIPS.vhd" "CGROM" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM Char_ROM:CGROM\|LPM_ROM:char_gen_rom " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\"" {  } { { "CHAR_ROM.VHD" "char_gen_rom" { Text "C:/booksoft_fe/DE1/CHAP14/CHAR_ROM.VHD" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Char_ROM:CGROM\|LPM_ROM:char_gen_rom " "Info: Elaborated megafunction instantiation \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\"" {  } { { "CHAR_ROM.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/CHAR_ROM.VHD" 21 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\"" {  } { { "LPM_ROM.tdf" "srom" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_ASSERTION" "altrom does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states will be different for Cyclone II devices " "Warning: Assertion warning: altrom does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states will be different for Cyclone II devices" {  } { { "altrom.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altrom.tdf" 175 2 0 } } { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } } { "CHAR_ROM.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/CHAR_ROM.VHD" 21 0 0 } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 322 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom Char_ROM:CGROM\|LPM_ROM:char_gen_rom " "Info: Elaborated megafunction instantiation \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\", which is child of megafunction instantiation \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\"" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 54 3 0 } } { "CHAR_ROM.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/CHAR_ROM.VHD" 21 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Char_ROM:CGROM\|LPM_ROM:char_gen_rom " "Info: Instantiated megafunction \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 9 " "Info: Parameter \"LPM_WIDTHAD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 512 " "Info: Parameter \"LPM_NUMWORDS\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE tcgrom.mif " "Info: Parameter \"LPM_FILE\" = \"tcgrom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "CHAR_ROM.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/CHAR_ROM.VHD" 21 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/71/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block Char_ROM:CGROM\|LPM_ROM:char_gen_rom " "Info: Elaborated megafunction instantiation \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "CHAR_ROM.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/CHAR_ROM.VHD" 21 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Char_ROM:CGROM\|LPM_ROM:char_gen_rom " "Info: Instantiated megafunction \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 9 " "Info: Parameter \"LPM_WIDTHAD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 512 " "Info: Parameter \"LPM_NUMWORDS\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE tcgrom.mif " "Info: Parameter \"LPM_FILE\" = \"tcgrom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "CHAR_ROM.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/CHAR_ROM.VHD" 21 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6401.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6401 " "Info: Found entity 1: altsyncram_6401" {  } { { "db/altsyncram_6401.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_6401.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6401 Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated " "Info: Elaborating entity \"altsyncram_6401\" for hierarchy \"Char_ROM:CGROM\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:MSD " "Info: Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:MSD\"" {  } { { "Video_MIPS.vhd" "MSD" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:DB1 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:DB1\"" {  } { { "Video_MIPS.vhd" "DB1" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onepulse onepulse:SP1 " "Info: Elaborating entity \"onepulse\" for hierarchy \"onepulse:SP1\"" {  } { { "Video_MIPS.vhd" "SP1" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 353 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "onepulse:SP1\|Power_on High " "Info: Power-up level of register \"onepulse:SP1\|Power_on\" is not specified -- using power-up level of High to minimize register" {  } { { "ONEPULSE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/ONEPULSE.VHD" 17 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "onepulse:SP1\|Power_on data_in VCC " "Warning: Reduced register \"onepulse:SP1\|Power_on\" with stuck data_in port to stuck value VCC" {  } { { "ONEPULSE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/ONEPULSE.VHD" 17 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[7\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[7\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[6\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[6\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[5\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[5\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[4\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[4\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[3\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[3\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[2\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[2\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[1\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[1\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[0\] " "Warning: Converting TRI node \"Char_ROM:CGROM\|lpm_rom:char_gen_rom\|otri\[0\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:format_rom\|otri\[5\] " "Warning: Converting TRI node \"lpm_rom:format_rom\|otri\[5\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:format_rom\|otri\[4\] " "Warning: Converting TRI node \"lpm_rom:format_rom\|otri\[4\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:format_rom\|otri\[3\] " "Warning: Converting TRI node \"lpm_rom:format_rom\|otri\[3\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:format_rom\|otri\[2\] " "Warning: Converting TRI node \"lpm_rom:format_rom\|otri\[2\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:format_rom\|otri\[1\] " "Warning: Converting TRI node \"lpm_rom:format_rom\|otri\[1\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:format_rom\|otri\[0\] " "Warning: Converting TRI node \"lpm_rom:format_rom\|otri\[0\]\" that feeds logic to a wire" {  } { { "LPM_ROM.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/LPM_ROM.tdf" 67 6 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0}  } {  } 0 0 "Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "VGA_SYNC:SYNC\|green_out VGA_SYNC:SYNC\|red_out " "Info: Duplicate register \"VGA_SYNC:SYNC\|green_out\" merged to single register \"VGA_SYNC:SYNC\|red_out\"" {  } { { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 11 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "VGA_SYNC:SYNC\|pixel_row\[9\] data_in GND " "Warning: Reduced register \"VGA_SYNC:SYNC\|pixel_row\[9\]\" with stuck data_in port to stuck value GND" {  } { { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 97 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[30\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[30\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[0\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[1\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[2\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[2\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[3\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[3\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[4\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[5\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[6\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[7\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[8\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[9\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[9\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[10\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[11\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[11\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[12\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[12\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[13\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[13\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[14\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[14\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[15\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[16\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[16\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[17\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[17\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[18\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[19\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[20\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[21\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[21\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[22\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[22\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[23\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[23\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[24\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[24\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[25\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[25\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[26\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[26\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[27\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[27\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[28\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[28\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[29\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[29\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Idecode:ID\|register_array\[0\]\[31\] data_in GND " "Warning: Reduced register \"Idecode:ID\|register_array\[0\]\[31\]\" with stuck data_in port to stuck value GND" {  } { { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 70 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LSB_f GND " "Warning: Pin \"LSB_f\" stuck at GND" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 116 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPSwitch_1 " "Warning: No output dependent on input pin \"DIPSwitch_1\"" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 114 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPSwitch_2 " "Warning: No output dependent on input pin \"DIPSwitch_2\"" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 114 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPSwitch_4 " "Warning: No output dependent on input pin \"DIPSwitch_4\"" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 115 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3073 " "Info: Implemented 3073 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "2968 " "Info: Implemented 2968 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "78 " "Info: Implemented 78 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Allocated 168 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 22:28:35 2007 " "Info: Processing ended: Wed May 23 22:28:35 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Info: Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 22:28:37 2007 " "Info: Processing started: Wed May 23 22:28:37 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Video_MIPS EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"Video_MIPS\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "video_PLL:video_PLL_inst\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 26 " "Warning: No exact pin location assignment(s) for 14 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LSB_a " "Info: Pin LSB_a not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 116 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_a } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_a } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LSB_b " "Info: Pin LSB_b not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 116 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_b } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LSB_c " "Info: Pin LSB_c not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 116 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_c } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_c } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LSB_d " "Info: Pin LSB_d not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 116 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_d } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_d } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LSB_e " "Info: Pin LSB_e not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 116 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_e } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_e } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LSB_f " "Info: Pin LSB_f not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 116 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_f } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_f } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LSB_g " "Info: Pin LSB_g not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 116 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_g } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_g } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSB_a " "Info: Pin MSB_a not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 117 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_a } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_a } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSB_b " "Info: Pin MSB_b not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 117 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_b } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSB_c " "Info: Pin MSB_c not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 117 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_c } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_c } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSB_d " "Info: Pin MSB_d not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 117 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_d } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_d } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSB_e " "Info: Pin MSB_e not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 117 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_e } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_e } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSB_f " "Info: Pin MSB_f not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 117 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_f } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_f } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSB_g " "Info: Pin MSB_g not assigned to an exact location on the device" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 117 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_g } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB_g } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 504 3 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPS_clock  " "Info: Automatically promoted node MIPS_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPS_clock~5 " "Info: Destination node MIPS_clock~5" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS_clock~5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS_clock~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "char_address~3140 " "Info: Destination node char_address~3140" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 207 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_address~3140 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { char_address~3140 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "MIPS_clock" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS_clock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS_clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:SYNC\|vert_sync_out  " "Info: Automatically promoted node VGA_SYNC:SYNC\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Vsync " "Info: Destination node VGA_Vsync" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 113 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_Vsync" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Vsync } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Vsync } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 12 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:SYNC|vert_sync_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:SYNC|vert_sync_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:02 " "Info: Finished register packing: elapsed time is 00:00:02" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.30 0 14 0 " "Info: Number of I/O pins in group: 14 (unused VREF, 3.30 VCCIO, 0 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 41 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 3 30 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.30V 5 38 " "Info: I/O bank number 3 does not use VREF pins and has 3.30V VCCIO pins. 5 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 40 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 2 37 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 4 32 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 1 39 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 43 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Info: Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.015 ns memory register " "Info: Estimated most critical path is memory to register delay of 6.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a1~porta_address_reg5 1 MEM M4K_X17_Y9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y9; Fanout = 1; MEM Node = 'lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a1~porta_address_reg5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a1~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_c201.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_c201.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|q_a\[1\] 2 MEM M4K_X17_Y9 1 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y9; Fanout = 1; MEM Node = 'lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a1~porta_address_reg5 lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_c201.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_c201.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.322 ns) 5.243 ns char_address~3148 3 COMB LAB_X29_Y9 1 " "Info: 3: + IC(1.544 ns) + CELL(0.322 ns) = 5.243 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'char_address~3148'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] char_address~3148 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 5.919 ns char_address~3149 4 COMB LAB_X29_Y9 1 " "Info: 4: + IC(0.354 ns) + CELL(0.322 ns) = 5.919 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'char_address~3149'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { char_address~3148 char_address~3149 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.015 ns char_address\[1\] 5 REG LAB_X29_Y9 9 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 6.015 ns; Loc. = LAB_X29_Y9; Fanout = 9; REG Node = 'char_address\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { char_address~3149 char_address[1] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.117 ns ( 68.45 % ) " "Info: Total cell delay = 4.117 ns ( 68.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.898 ns ( 31.55 % ) " "Info: Total interconnect delay = 1.898 ns ( 31.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.015 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a1~porta_address_reg5 lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] char_address~3148 char_address~3149 char_address[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 22 " "Info: Average interconnect usage is 6% of the available device resources. Peak interconnect usage is 22%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X25_Y0 X37_Y13 " "Info: The peak interconnect region extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Info: Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Warning: Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Red 0 " "Info: Pin \"VGA_Red\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Green 0 " "Info: Pin \"VGA_Green\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Blue 0 " "Info: Pin \"VGA_Blue\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Hsync 0 " "Info: Pin \"VGA_Hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Vsync 0 " "Info: Pin \"VGA_Vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LSB_a 0 " "Info: Pin \"LSB_a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LSB_b 0 " "Info: Pin \"LSB_b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LSB_c 0 " "Info: Pin \"LSB_c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LSB_d 0 " "Info: Pin \"LSB_d\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LSB_e 0 " "Info: Pin \"LSB_e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LSB_f 0 " "Info: Pin \"LSB_f\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LSB_g 0 " "Info: Pin \"LSB_g\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MSB_a 0 " "Info: Pin \"MSB_a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MSB_b 0 " "Info: Pin \"MSB_b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MSB_c 0 " "Info: Pin \"MSB_c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MSB_d 0 " "Info: Pin \"MSB_d\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MSB_e 0 " "Info: Pin \"MSB_e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MSB_f 0 " "Info: Pin \"MSB_f\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MSB_g 0 " "Info: Pin \"MSB_g\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LSB_f GND " "Info: Pin LSB_f has GND driving its datain port" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 116 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_f } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSB_f } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Allocated 213 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 22:29:50 2007 " "Info: Processing ended: Wed May 23 22:29:50 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Info: Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 22:29:53 2007 " "Info: Processing started: Wed May 23 22:29:53 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Allocated 162 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 22:30:16 2007 " "Info: Processing ended: Wed May 23 22:30:16 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 22:30:18 2007 " "Info: Processing started: Wed May 23 22:30:18 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NEW_PLL_CONFLICTING_FMAX" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 50.0 MHz Clock_48Mhz 48.0 MHz Cyclone II " "Warning: Clock \"Clock_48Mhz\" frequency requirement of 48.0 MHz overrides \"Cyclone II\" PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" input frequency requirement of 50.0 MHz" {  } {  } 0 0 "Clock \"%3!s!\" frequency requirement of %4!s! overrides \"%5!s!\" PLL \"%1!s!\" input frequency requirement of %2!s!" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 24.0 MHz 25.2 MHz " "Warning: ClockLock PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" input frequency requirement of 24.0 MHz overrides default required fmax of 25.2 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:SYNC\|vert_sync_out " "Info: Detected ripple clock \"VGA_SYNC:SYNC\|vert_sync_out\" as buffer" {  } { { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 12 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:SYNC\|vert_sync_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 memory lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a0~porta_address_reg5 register char_address\[1\] 14.607 ns " "Info: Slack time is 14.607 ns for clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source memory \"lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a0~porta_address_reg5\" and destination register \"char_address\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "80.31 MHz 12.452 ns " "Info: Fmax is 80.31 MHz (period= 12.452 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.558 ns + Largest memory register " "Info: + Largest memory to register requirement is 20.558 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 41.666 ns " "Info: + Latch edge is 41.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.833 ns " "Info: - Launch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 20.833 ns inverted 50 " "Info: Clock period of Source clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.079 ns + Largest " "Info: + Largest clock skew is -0.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.514 ns + Shortest register " "Info: + Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 73 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.514 ns char_address\[1\] 3 REG LCFF_X29_Y9_N25 2 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.514 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 2; REG Node = 'char_address\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.95 % ) " "Info: Total cell delay = 0.602 ns ( 23.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.912 ns ( 76.05 % ) " "Info: Total interconnect delay = 1.912 ns ( 76.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.514 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } { 0.000ns 0.929ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.593 ns - Longest memory " "Info: - Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source memory is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 73 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.747 ns) 2.593 ns lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M4K_X17_Y9 6 " "Info: 3: + IC(0.917 ns) + CELL(0.747 ns) = 2.593 ns; Loc. = M4K_X17_Y9; Fanout = 6; MEM Node = 'lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_c201.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_c201.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 28.81 % ) " "Info: Total cell delay = 0.747 ns ( 28.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.846 ns ( 71.19 % ) " "Info: Total interconnect delay = 1.846 ns ( 71.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } { 0.000ns 0.929ns 0.917ns } { 0.000ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.514 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } { 0.000ns 0.929ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } { 0.000ns 0.929ns 0.917ns } { 0.000ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns - " "Info: - Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_c201.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_c201.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 391 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.514 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } { 0.000ns 0.929ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } { 0.000ns 0.929ns 0.917ns } { 0.000ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.951 ns - Longest memory register " "Info: - Longest memory to register delay is 5.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a0~porta_address_reg5 1 MEM M4K_X17_Y9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y9; Fanout = 6; MEM Node = 'lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_c201.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_c201.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|q_a\[1\] 2 MEM M4K_X17_Y9 1 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y9; Fanout = 1; MEM Node = 'lpm_rom:format_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_c201:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_c201.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_c201.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.322 ns) 5.376 ns char_address~3148 3 COMB LCCOMB_X29_Y9_N22 1 " "Info: 3: + IC(1.677 ns) + CELL(0.322 ns) = 5.376 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 1; COMB Node = 'char_address~3148'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] char_address~3148 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 5.855 ns char_address~3149 4 COMB LCCOMB_X29_Y9_N24 1 " "Info: 4: + IC(0.301 ns) + CELL(0.178 ns) = 5.855 ns; Loc. = LCCOMB_X29_Y9_N24; Fanout = 1; COMB Node = 'char_address~3149'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { char_address~3148 char_address~3149 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.951 ns char_address\[1\] 5 REG LCFF_X29_Y9_N25 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 5.951 ns; Loc. = LCFF_X29_Y9_N25; Fanout = 2; REG Node = 'char_address\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { char_address~3149 char_address[1] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 66.76 % ) " "Info: Total cell delay = 3.973 ns ( 66.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.978 ns ( 33.24 % ) " "Info: Total interconnect delay = 1.978 ns ( 33.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.951 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] char_address~3148 char_address~3149 char_address[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.951 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] char_address~3148 char_address~3149 char_address[1] } { 0.000ns 0.000ns 1.677ns 0.301ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.514 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl char_address[1] } { 0.000ns 0.929ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 } { 0.000ns 0.929ns 0.917ns } { 0.000ns 0.000ns 0.747ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.951 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] char_address~3148 char_address~3149 char_address[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.951 ns" { lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg5 lpm_rom:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated|q_a[1] char_address~3148 char_address~3149 char_address[1] } { 0.000ns 0.000ns 1.677ns 0.301ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock_48Mhz " "Info: No valid register-to-register data paths exist for clock \"Clock_48Mhz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "MIPS_clock memory Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|ram_block1a0~porta_address_reg7 memory dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\|ram_block1a0~porta_address_reg0 19.26 ns " "Info: Slack time is 19.26 ns for clock \"MIPS_clock\" between source memory \"Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|ram_block1a0~porta_address_reg7\" and destination memory \"dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\|ram_block1a0~porta_address_reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "24.48 MHz 40.844 ns " "Info: Fmax is 24.48 MHz (period= 40.844 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.416 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 39.416 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "39.682 ns + " "Info: + Setup relationship between source and destination is 39.682 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 39.682 ns " "Info: + Latch edge is 39.682 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination MIPS_clock 79.365 ns 39.682 ns inverted 50 " "Info: Clock period of Destination clock \"MIPS_clock\" is 79.365 ns with inverted offset of 39.682 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source MIPS_clock 79.365 ns 0.000 ns  50 " "Info: Clock period of Source clock \"MIPS_clock\" is 79.365 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns + Largest " "Info: + Largest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MIPS_clock destination 2.388 ns + Shortest memory " "Info: + Shortest clock path from clock \"MIPS_clock\" to destination memory is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIPS_clock 1 CLK LCFF_X1_Y13_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; CLK Node = 'MIPS_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS_clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.000 ns) 0.711 ns MIPS_clock~clkctrl 2 COMB CLKCTRL_G0 1098 " "Info: 2: + IC(0.711 ns) + CELL(0.000 ns) = 0.711 ns; Loc. = CLKCTRL_G0; Fanout = 1098; COMB Node = 'MIPS_clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { MIPS_clock MIPS_clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.747 ns) 2.388 ns dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X41_Y11 14 " "Info: 3: + IC(0.930 ns) + CELL(0.747 ns) = 2.388 ns; Loc. = M4K_X41_Y11; Fanout = 14; MEM Node = 'dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c1h3.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_c1h3.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 31.28 % ) " "Info: Total cell delay = 0.747 ns ( 31.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.641 ns ( 68.72 % ) " "Info: Total interconnect delay = 1.641 ns ( 68.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.711ns 0.930ns } { 0.000ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MIPS_clock source 2.380 ns - Longest memory " "Info: - Longest clock path from clock \"MIPS_clock\" to source memory is 2.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIPS_clock 1 CLK LCFF_X1_Y13_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; CLK Node = 'MIPS_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS_clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.000 ns) 0.711 ns MIPS_clock~clkctrl 2 COMB CLKCTRL_G0 1098 " "Info: 2: + IC(0.711 ns) + CELL(0.000 ns) = 0.711 ns; Loc. = CLKCTRL_G0; Fanout = 1098; COMB Node = 'MIPS_clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { MIPS_clock MIPS_clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.747 ns) 2.380 ns Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|ram_block1a0~porta_address_reg7 3 MEM M4K_X41_Y9 18 " "Info: 3: + IC(0.922 ns) + CELL(0.747 ns) = 2.380 ns; Loc. = M4K_X41_Y9; Fanout = 18; MEM Node = 'Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_pte3.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_pte3.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 31.39 % ) " "Info: Total cell delay = 0.747 ns ( 31.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.633 ns ( 68.61 % ) " "Info: Total interconnect delay = 1.633 ns ( 68.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.380 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 } { 0.000ns 0.711ns 0.922ns } { 0.000ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.711ns 0.930ns } { 0.000ns 0.000ns 0.747ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.380 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 } { 0.000ns 0.711ns 0.922ns } { 0.000ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns - " "Info: - Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_pte3.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_pte3.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns - " "Info: - Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_c1h3.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_c1h3.tdf" 45 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.711ns 0.930ns } { 0.000ns 0.000ns 0.747ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.380 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 } { 0.000ns 0.711ns 0.922ns } { 0.000ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.156 ns - Longest memory memory " "Info: - Longest memory to memory delay is 20.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|ram_block1a0~porta_address_reg7 1 MEM M4K_X41_Y9 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y9; Fanout = 18; MEM Node = 'Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_pte3.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_pte3.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|q_a\[17\] 2 MEM M4K_X41_Y9 242 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X41_Y9; Fanout = 242; MEM Node = 'Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_pte3:auto_generated\|q_a\[17\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[17] } "NODE_NAME" } } { "db/altsyncram_pte3.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_pte3.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.542 ns) + CELL(0.491 ns) 6.410 ns Idecode:ID\|Mux38~210 3 COMB LCCOMB_X34_Y10_N8 1 " "Info: 3: + IC(2.542 ns) + CELL(0.491 ns) = 6.410 ns; Loc. = LCCOMB_X34_Y10_N8; Fanout = 1; COMB Node = 'Idecode:ID\|Mux38~210'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[17] Idecode:ID|Mux38~210 } "NODE_NAME" } } { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.161 ns) + CELL(0.178 ns) 9.749 ns Idecode:ID\|Mux38~211 4 COMB LCCOMB_X32_Y15_N22 1 " "Info: 4: + IC(3.161 ns) + CELL(0.178 ns) = 9.749 ns; Loc. = LCCOMB_X32_Y15_N22; Fanout = 1; COMB Node = 'Idecode:ID\|Mux38~211'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.339 ns" { Idecode:ID|Mux38~210 Idecode:ID|Mux38~211 } "NODE_NAME" } } { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.595 ns) + CELL(0.545 ns) 12.889 ns Idecode:ID\|Mux38~214 5 COMB LCCOMB_X32_Y9_N20 1 " "Info: 5: + IC(2.595 ns) + CELL(0.545 ns) = 12.889 ns; Loc. = LCCOMB_X32_Y9_N20; Fanout = 1; COMB Node = 'Idecode:ID\|Mux38~214'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.140 ns" { Idecode:ID|Mux38~211 Idecode:ID|Mux38~214 } "NODE_NAME" } } { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.319 ns) 13.502 ns Idecode:ID\|Mux38~217 6 COMB LCCOMB_X32_Y9_N10 1 " "Info: 6: + IC(0.294 ns) + CELL(0.319 ns) = 13.502 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'Idecode:ID\|Mux38~217'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { Idecode:ID|Mux38~214 Idecode:ID|Mux38~217 } "NODE_NAME" } } { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 13.971 ns Idecode:ID\|Mux38~228 7 COMB LCCOMB_X32_Y9_N22 3 " "Info: 7: + IC(0.291 ns) + CELL(0.178 ns) = 13.971 ns; Loc. = LCCOMB_X32_Y9_N22; Fanout = 3; COMB Node = 'Idecode:ID\|Mux38~228'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Idecode:ID|Mux38~217 Idecode:ID|Mux38~228 } "NODE_NAME" } } { "IDECODE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IDECODE.VHD" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 14.448 ns Execute:EXE\|Binput\[25\]~2068 8 COMB LCCOMB_X32_Y9_N4 2 " "Info: 8: + IC(0.299 ns) + CELL(0.178 ns) = 14.448 ns; Loc. = LCCOMB_X32_Y9_N4; Fanout = 2; COMB Node = 'Execute:EXE\|Binput\[25\]~2068'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Idecode:ID|Mux38~228 Execute:EXE|Binput[25]~2068 } "NODE_NAME" } } { "EXECUTE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/EXECUTE.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.322 ns) 15.077 ns Execute:EXE\|Add1~8717 9 COMB LCCOMB_X32_Y9_N28 2 " "Info: 9: + IC(0.307 ns) + CELL(0.322 ns) = 15.077 ns; Loc. = LCCOMB_X32_Y9_N28; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8717'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Execute:EXE|Binput[25]~2068 Execute:EXE|Add1~8717 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.495 ns) 16.638 ns Execute:EXE\|Add1~8796 10 COMB LCCOMB_X37_Y9_N4 2 " "Info: 10: + IC(1.066 ns) + CELL(0.495 ns) = 16.638 ns; Loc. = LCCOMB_X37_Y9_N4; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8796'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { Execute:EXE|Add1~8717 Execute:EXE|Add1~8796 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.718 ns Execute:EXE\|Add1~8798 11 COMB LCCOMB_X37_Y9_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 16.718 ns; Loc. = LCCOMB_X37_Y9_N6; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8798'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execute:EXE|Add1~8796 Execute:EXE|Add1~8798 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.798 ns Execute:EXE\|Add1~8800 12 COMB LCCOMB_X37_Y9_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 16.798 ns; Loc. = LCCOMB_X37_Y9_N8; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8800'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execute:EXE|Add1~8798 Execute:EXE|Add1~8800 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.878 ns Execute:EXE\|Add1~8802 13 COMB LCCOMB_X37_Y9_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 16.878 ns; Loc. = LCCOMB_X37_Y9_N10; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8802'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execute:EXE|Add1~8800 Execute:EXE|Add1~8802 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.958 ns Execute:EXE\|Add1~8804 14 COMB LCCOMB_X37_Y9_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 16.958 ns; Loc. = LCCOMB_X37_Y9_N12; Fanout = 2; COMB Node = 'Execute:EXE\|Add1~8804'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execute:EXE|Add1~8802 Execute:EXE|Add1~8804 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 17.132 ns Execute:EXE\|Add1~8806 15 COMB LCCOMB_X37_Y9_N14 1 " "Info: 15: + IC(0.000 ns) + CELL(0.174 ns) = 17.132 ns; Loc. = LCCOMB_X37_Y9_N14; Fanout = 1; COMB Node = 'Execute:EXE\|Add1~8806'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Execute:EXE|Add1~8804 Execute:EXE|Add1~8806 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 17.590 ns Execute:EXE\|Add1~8807 16 COMB LCCOMB_X37_Y9_N16 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 17.590 ns; Loc. = LCCOMB_X37_Y9_N16; Fanout = 1; COMB Node = 'Execute:EXE\|Add1~8807'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Execute:EXE|Add1~8806 Execute:EXE|Add1~8807 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.319 ns) 18.206 ns Execute:EXE\|Add1~8810 17 COMB LCCOMB_X37_Y9_N22 4 " "Info: 17: + IC(0.297 ns) + CELL(0.319 ns) = 18.206 ns; Loc. = LCCOMB_X37_Y9_N22; Fanout = 4; COMB Node = 'Execute:EXE\|Add1~8810'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Execute:EXE|Add1~8807 Execute:EXE|Add1~8810 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 18.676 ns Execute:EXE\|ALU_Result\[0\]~388 18 COMB LCCOMB_X37_Y9_N24 5 " "Info: 18: + IC(0.292 ns) + CELL(0.178 ns) = 18.676 ns; Loc. = LCCOMB_X37_Y9_N24; Fanout = 5; COMB Node = 'Execute:EXE\|ALU_Result\[0\]~388'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Execute:EXE|Add1~8810 Execute:EXE|ALU_Result[0]~388 } "NODE_NAME" } } { "EXECUTE.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/EXECUTE.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.159 ns) 20.156 ns dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\|ram_block1a0~porta_address_reg0 19 MEM M4K_X41_Y11 14 " "Info: 19: + IC(1.321 ns) + CELL(0.159 ns) = 20.156 ns; Loc. = M4K_X41_Y11; Fanout = 14; MEM Node = 'dmemory:MEM\|altsyncram:data_memory\|altsyncram_c1h3:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { Execute:EXE|ALU_Result[0]~388 dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c1h3.tdf" "" { Text "C:/booksoft_fe/DE1/CHAP14/db/altsyncram_c1h3.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.691 ns ( 38.16 % ) " "Info: Total cell delay = 7.691 ns ( 38.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.465 ns ( 61.84 % ) " "Info: Total interconnect delay = 12.465 ns ( 61.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "20.156 ns" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[17] Idecode:ID|Mux38~210 Idecode:ID|Mux38~211 Idecode:ID|Mux38~214 Idecode:ID|Mux38~217 Idecode:ID|Mux38~228 Execute:EXE|Binput[25]~2068 Execute:EXE|Add1~8717 Execute:EXE|Add1~8796 Execute:EXE|Add1~8798 Execute:EXE|Add1~8800 Execute:EXE|Add1~8802 Execute:EXE|Add1~8804 Execute:EXE|Add1~8806 Execute:EXE|Add1~8807 Execute:EXE|Add1~8810 Execute:EXE|ALU_Result[0]~388 dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "20.156 ns" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[17] Idecode:ID|Mux38~210 Idecode:ID|Mux38~211 Idecode:ID|Mux38~214 Idecode:ID|Mux38~217 Idecode:ID|Mux38~228 Execute:EXE|Binput[25]~2068 Execute:EXE|Add1~8717 Execute:EXE|Add1~8796 Execute:EXE|Add1~8798 Execute:EXE|Add1~8800 Execute:EXE|Add1~8802 Execute:EXE|Add1~8804 Execute:EXE|Add1~8806 Execute:EXE|Add1~8807 Execute:EXE|Add1~8810 Execute:EXE|ALU_Result[0]~388 dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 2.542ns 3.161ns 2.595ns 0.294ns 0.291ns 0.299ns 0.307ns 1.066ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.297ns 0.292ns 1.321ns } { 0.000ns 3.377ns 0.491ns 0.178ns 0.545ns 0.319ns 0.178ns 0.178ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.319ns 0.178ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { MIPS_clock MIPS_clock~clkctrl dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.711ns 0.930ns } { 0.000ns 0.000ns 0.747ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.380 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 } { 0.000ns 0.711ns 0.922ns } { 0.000ns 0.000ns 0.747ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "20.156 ns" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[17] Idecode:ID|Mux38~210 Idecode:ID|Mux38~211 Idecode:ID|Mux38~214 Idecode:ID|Mux38~217 Idecode:ID|Mux38~228 Execute:EXE|Binput[25]~2068 Execute:EXE|Add1~8717 Execute:EXE|Add1~8796 Execute:EXE|Add1~8798 Execute:EXE|Add1~8800 Execute:EXE|Add1~8802 Execute:EXE|Add1~8804 Execute:EXE|Add1~8806 Execute:EXE|Add1~8807 Execute:EXE|Add1~8810 Execute:EXE|ALU_Result[0]~388 dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "20.156 ns" { Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|ram_block1a0~porta_address_reg7 Ifetch:IFE|altsyncram:inst_memory|altsyncram_pte3:auto_generated|q_a[17] Idecode:ID|Mux38~210 Idecode:ID|Mux38~211 Idecode:ID|Mux38~214 Idecode:ID|Mux38~217 Idecode:ID|Mux38~228 Execute:EXE|Binput[25]~2068 Execute:EXE|Add1~8717 Execute:EXE|Add1~8796 Execute:EXE|Add1~8798 Execute:EXE|Add1~8800 Execute:EXE|Add1~8802 Execute:EXE|Add1~8804 Execute:EXE|Add1~8806 Execute:EXE|Add1~8807 Execute:EXE|Add1~8810 Execute:EXE|ALU_Result[0]~388 dmemory:MEM|altsyncram:data_memory|altsyncram_c1h3:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 2.542ns 3.161ns 2.595ns 0.294ns 0.291ns 0.299ns 0.307ns 1.066ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.297ns 0.292ns 1.321ns } { 0.000ns 3.377ns 0.491ns 0.178ns 0.545ns 0.319ns 0.178ns 0.178ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.319ns 0.178ns 0.159ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register VGA_SYNC:SYNC\|video_on_h register VGA_SYNC:SYNC\|blue_out 619 ps " "Info: Minimum slack time is 619 ps for clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"VGA_SYNC:SYNC\|video_on_h\" and destination register \"VGA_SYNC:SYNC\|blue_out\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.628 ns + Shortest register register " "Info: + Shortest register to register delay is 0.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:SYNC\|video_on_h 1 REG LCFF_X22_Y10_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y10_N31; Fanout = 1; REG Node = 'VGA_SYNC:SYNC\|video_on_h'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:SYNC|video_on_h } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.178 ns) 0.532 ns VGA_SYNC:SYNC\|video_blank_out 2 COMB LCCOMB_X22_Y10_N0 2 " "Info: 2: + IC(0.354 ns) + CELL(0.178 ns) = 0.532 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 2; COMB Node = 'VGA_SYNC:SYNC\|video_blank_out'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { VGA_SYNC:SYNC|video_on_h VGA_SYNC:SYNC|video_blank_out } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.628 ns VGA_SYNC:SYNC\|blue_out 3 REG LCFF_X22_Y10_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.628 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 1; REG Node = 'VGA_SYNC:SYNC\|blue_out'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_SYNC:SYNC|video_blank_out VGA_SYNC:SYNC|blue_out } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 43.63 % ) " "Info: Total cell delay = 0.274 ns ( 43.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.354 ns ( 56.37 % ) " "Info: Total interconnect delay = 0.354 ns ( 56.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { VGA_SYNC:SYNC|video_on_h VGA_SYNC:SYNC|video_blank_out VGA_SYNC:SYNC|blue_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.628 ns" { VGA_SYNC:SYNC|video_on_h VGA_SYNC:SYNC|video_blank_out VGA_SYNC:SYNC|blue_out } { 0.000ns 0.354ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.521 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 73 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.521 ns VGA_SYNC:SYNC\|blue_out 3 REG LCFF_X22_Y10_N1 1 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.521 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 1; REG Node = 'VGA_SYNC:SYNC\|blue_out'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|blue_out } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.88 % ) " "Info: Total cell delay = 0.602 ns ( 23.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.919 ns ( 76.12 % ) " "Info: Total interconnect delay = 1.919 ns ( 76.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|blue_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|blue_out } { 0.000ns 0.929ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.521 ns - Shortest register " "Info: - Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 73 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.521 ns VGA_SYNC:SYNC\|video_on_h 3 REG LCFF_X22_Y10_N31 1 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.521 ns; Loc. = LCFF_X22_Y10_N31; Fanout = 1; REG Node = 'VGA_SYNC:SYNC\|video_on_h'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_h } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.88 % ) " "Info: Total cell delay = 0.602 ns ( 23.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.919 ns ( 76.12 % ) " "Info: Total interconnect delay = 1.919 ns ( 76.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_h } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_h } { 0.000ns 0.929ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|blue_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|blue_out } { 0.000ns 0.929ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_h } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_h } { 0.000ns 0.929ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "VGA_SYNC.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/VGA_SYNC.VHD" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|blue_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|blue_out } { 0.000ns 0.929ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_h } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_h } { 0.000ns 0.929ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { VGA_SYNC:SYNC|video_on_h VGA_SYNC:SYNC|video_blank_out VGA_SYNC:SYNC|blue_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.628 ns" { VGA_SYNC:SYNC|video_on_h VGA_SYNC:SYNC|video_blank_out VGA_SYNC:SYNC|blue_out } { 0.000ns 0.354ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|blue_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|blue_out } { 0.000ns 0.929ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_h } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl VGA_SYNC:SYNC|video_on_h } { 0.000ns 0.929ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "MIPS_clock register Ifetch:IFE\|PC\[3\] register Ifetch:IFE\|PC\[3\] 1.592 ns " "Info: Minimum slack time is 1.592 ns for clock \"MIPS_clock\" between source register \"Ifetch:IFE\|PC\[3\]\" and destination register \"Ifetch:IFE\|PC\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.601 ns + Shortest register register " "Info: + Shortest register to register delay is 1.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ifetch:IFE\|PC\[3\] 1 REG LCFF_X40_Y9_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y9_N3; Fanout = 6; REG Node = 'Ifetch:IFE\|PC\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ifetch:IFE|PC[3] } "NODE_NAME" } } { "IFETCH.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.521 ns) 0.882 ns Ifetch:IFE\|PC_plus_4_out\[3\]~18 2 COMB LCCOMB_X40_Y9_N8 3 " "Info: 2: + IC(0.361 ns) + CELL(0.521 ns) = 0.882 ns; Loc. = LCCOMB_X40_Y9_N8; Fanout = 3; COMB Node = 'Ifetch:IFE\|PC_plus_4_out\[3\]~18'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { Ifetch:IFE|PC[3] Ifetch:IFE|PC_plus_4_out[3]~18 } "NODE_NAME" } } { "IFETCH.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IFETCH.VHD" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.322 ns) 1.505 ns Execute:EXE\|Add0~554 3 COMB LCCOMB_X40_Y9_N2 3 " "Info: 3: + IC(0.301 ns) + CELL(0.322 ns) = 1.505 ns; Loc. = LCCOMB_X40_Y9_N2; Fanout = 3; COMB Node = 'Execute:EXE\|Add0~554'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Ifetch:IFE|PC_plus_4_out[3]~18 Execute:EXE|Add0~554 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.601 ns Ifetch:IFE\|PC\[3\] 4 REG LCFF_X40_Y9_N3 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.601 ns; Loc. = LCFF_X40_Y9_N3; Fanout = 6; REG Node = 'Ifetch:IFE\|PC\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Execute:EXE|Add0~554 Ifetch:IFE|PC[3] } "NODE_NAME" } } { "IFETCH.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.939 ns ( 58.65 % ) " "Info: Total cell delay = 0.939 ns ( 58.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.662 ns ( 41.35 % ) " "Info: Total interconnect delay = 0.662 ns ( 41.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { Ifetch:IFE|PC[3] Ifetch:IFE|PC_plus_4_out[3]~18 Execute:EXE|Add0~554 Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.601 ns" { Ifetch:IFE|PC[3] Ifetch:IFE|PC_plus_4_out[3]~18 Execute:EXE|Add0~554 Ifetch:IFE|PC[3] } { 0.000ns 0.361ns 0.301ns 0.000ns } { 0.000ns 0.521ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination MIPS_clock 79.365 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"MIPS_clock\" is 79.365 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source MIPS_clock 79.365 ns 0.000 ns  50 " "Info: Clock period of Source clock \"MIPS_clock\" is 79.365 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MIPS_clock destination 2.296 ns + Longest register " "Info: + Longest clock path from clock \"MIPS_clock\" to destination register is 2.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIPS_clock 1 CLK LCFF_X1_Y13_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; CLK Node = 'MIPS_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS_clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.000 ns) 0.711 ns MIPS_clock~clkctrl 2 COMB CLKCTRL_G0 1098 " "Info: 2: + IC(0.711 ns) + CELL(0.000 ns) = 0.711 ns; Loc. = CLKCTRL_G0; Fanout = 1098; COMB Node = 'MIPS_clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { MIPS_clock MIPS_clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.296 ns Ifetch:IFE\|PC\[3\] 3 REG LCFF_X40_Y9_N3 6 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.296 ns; Loc. = LCFF_X40_Y9_N3; Fanout = 6; REG Node = 'Ifetch:IFE\|PC\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "IFETCH.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 26.22 % ) " "Info: Total cell delay = 0.602 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns ( 73.78 % ) " "Info: Total interconnect delay = 1.694 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } { 0.000ns 0.711ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MIPS_clock source 2.296 ns - Shortest register " "Info: - Shortest clock path from clock \"MIPS_clock\" to source register is 2.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIPS_clock 1 CLK LCFF_X1_Y13_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; CLK Node = 'MIPS_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS_clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.000 ns) 0.711 ns MIPS_clock~clkctrl 2 COMB CLKCTRL_G0 1098 " "Info: 2: + IC(0.711 ns) + CELL(0.000 ns) = 0.711 ns; Loc. = CLKCTRL_G0; Fanout = 1098; COMB Node = 'MIPS_clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { MIPS_clock MIPS_clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.296 ns Ifetch:IFE\|PC\[3\] 3 REG LCFF_X40_Y9_N3 6 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.296 ns; Loc. = LCFF_X40_Y9_N3; Fanout = 6; REG Node = 'Ifetch:IFE\|PC\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "IFETCH.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 26.22 % ) " "Info: Total cell delay = 0.602 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns ( 73.78 % ) " "Info: Total interconnect delay = 1.694 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } { 0.000ns 0.711ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } { 0.000ns 0.711ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } { 0.000ns 0.711ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "IFETCH.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "IFETCH.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } { 0.000ns 0.711ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } { 0.000ns 0.711ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { Ifetch:IFE|PC[3] Ifetch:IFE|PC_plus_4_out[3]~18 Execute:EXE|Add0~554 Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.601 ns" { Ifetch:IFE|PC[3] Ifetch:IFE|PC_plus_4_out[3]~18 Execute:EXE|Add0~554 Ifetch:IFE|PC[3] } { 0.000ns 0.361ns 0.301ns 0.000ns } { 0.000ns 0.521ns 0.322ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } { 0.000ns 0.711ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.296 ns" { MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } { 0.000ns 0.711ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Reset SW8 Clock_48Mhz 6.570 ns register " "Info: tsu for register \"Reset\" (data pin = \"SW8\", clock pin = \"Clock_48Mhz\") is 6.570 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.708 ns + Longest pin register " "Info: + Longest pin to register delay is 6.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns SW8 1 PIN PIN_T22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 1; PIN Node = 'SW8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW8 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.561 ns) + CELL(0.177 ns) 6.612 ns Reset~37 2 COMB LCCOMB_X38_Y9_N28 1 " "Info: 2: + IC(5.561 ns) + CELL(0.177 ns) = 6.612 ns; Loc. = LCCOMB_X38_Y9_N28; Fanout = 1; COMB Node = 'Reset~37'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { SW8 Reset~37 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.708 ns Reset 3 REG LCFF_X38_Y9_N29 77 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.708 ns; Loc. = LCFF_X38_Y9_N29; Fanout = 77; REG Node = 'Reset'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Reset~37 Reset } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.147 ns ( 17.10 % ) " "Info: Total cell delay = 1.147 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.561 ns ( 82.90 % ) " "Info: Total interconnect delay = 5.561 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { SW8 Reset~37 Reset } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.708 ns" { SW8 SW8~combout Reset~37 Reset } { 0.000ns 0.000ns 5.561ns 0.000ns } { 0.000ns 0.874ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_48Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.419 ns - " "Info: - Offset between input clock \"Clock_48Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 111 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.519 ns - Shortest register " "Info: - Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 73 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.519 ns Reset 3 REG LCFF_X38_Y9_N29 77 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X38_Y9_N29; Fanout = 77; REG Node = 'Reset'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Reset } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.90 % ) " "Info: Total cell delay = 0.602 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 76.10 % ) " "Info: Total interconnect delay = 1.917 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Reset } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Reset } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { SW8 Reset~37 Reset } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.708 ns" { SW8 SW8~combout Reset~37 Reset } { 0.000ns 0.000ns 5.561ns 0.000ns } { 0.000ns 0.874ns 0.177ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Reset } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Reset } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock_48Mhz LSB_e Ifetch:IFE\|PC\[3\] 9.923 ns register " "Info: tco from clock \"Clock_48Mhz\" to destination pin \"LSB_e\" through register \"Ifetch:IFE\|PC\[3\]\" is 9.923 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_48Mhz source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"Clock_48Mhz\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock_48Mhz 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'Clock_48Mhz'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_48Mhz } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(-5.937 ns) -2.419 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 2 CLK PLL_1 1 " "Info: 2: + IC(2.492 ns) + CELL(-5.937 ns) = -2.419 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "-3.445 ns" { Clock_48Mhz video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) -1.490 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 3 COMB CLKCTRL_G3 73 " "Info: 3: + IC(0.929 ns) + CELL(0.000 ns) = -1.490 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.879 ns) 0.384 ns MIPS_clock 4 CLK LCFF_X1_Y13_N29 3 " "Info: 4: + IC(0.995 ns) + CELL(0.879 ns) = 0.384 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; CLK Node = 'MIPS_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl MIPS_clock } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.000 ns) 1.095 ns MIPS_clock~clkctrl 5 COMB CLKCTRL_G0 1098 " "Info: 5: + IC(0.711 ns) + CELL(0.000 ns) = 1.095 ns; Loc. = CLKCTRL_G0; Fanout = 1098; COMB Node = 'MIPS_clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { MIPS_clock MIPS_clock~clkctrl } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.680 ns Ifetch:IFE\|PC\[3\] 6 REG LCFF_X40_Y9_N3 6 " "Info: 6: + IC(0.983 ns) + CELL(0.602 ns) = 2.680 ns; Loc. = LCFF_X40_Y9_N3; Fanout = 6; REG Node = 'Ifetch:IFE\|PC\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "IFETCH.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "-3.430 ns  " "Info: Total cell delay = -3.430 ns " {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.110 ns  " "Info: Total interconnect delay = 6.110 ns " {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { Clock_48Mhz video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { Clock_48Mhz Clock_48Mhz~combout video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } { 0.000ns 0.000ns 2.492ns 0.929ns 0.995ns 0.711ns 0.983ns } { 0.000ns 1.026ns -5.937ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "IFETCH.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.966 ns + Longest register pin " "Info: + Longest register to pin delay is 6.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ifetch:IFE\|PC\[3\] 1 REG LCFF_X40_Y9_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y9_N3; Fanout = 6; REG Node = 'Ifetch:IFE\|PC\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ifetch:IFE|PC[3] } "NODE_NAME" } } { "IFETCH.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/IFETCH.VHD" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.278 ns) 1.187 ns dec_7seg:LSD\|Mux0~44 2 COMB LCCOMB_X38_Y9_N22 3 " "Info: 2: + IC(0.909 ns) + CELL(0.278 ns) = 1.187 ns; Loc. = LCCOMB_X38_Y9_N22; Fanout = 3; COMB Node = 'dec_7seg:LSD\|Mux0~44'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { Ifetch:IFE|PC[3] dec_7seg:LSD|Mux0~44 } "NODE_NAME" } } { "DEC_7SEG.VHD" "" { Text "C:/booksoft_fe/DE1/CHAP14/DEC_7SEG.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(2.996 ns) 6.966 ns LSB_e 3 PIN PIN_H13 0 " "Info: 3: + IC(2.783 ns) + CELL(2.996 ns) = 6.966 ns; Loc. = PIN_H13; Fanout = 0; PIN Node = 'LSB_e'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.779 ns" { dec_7seg:LSD|Mux0~44 LSB_e } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.274 ns ( 47.00 % ) " "Info: Total cell delay = 3.274 ns ( 47.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.692 ns ( 53.00 % ) " "Info: Total interconnect delay = 3.692 ns ( 53.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.966 ns" { Ifetch:IFE|PC[3] dec_7seg:LSD|Mux0~44 LSB_e } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.966 ns" { Ifetch:IFE|PC[3] dec_7seg:LSD|Mux0~44 LSB_e } { 0.000ns 0.909ns 2.783ns } { 0.000ns 0.278ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { Clock_48Mhz video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { Clock_48Mhz Clock_48Mhz~combout video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl MIPS_clock MIPS_clock~clkctrl Ifetch:IFE|PC[3] } { 0.000ns 0.000ns 2.492ns 0.929ns 0.995ns 0.711ns 0.983ns } { 0.000ns 1.026ns -5.937ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.966 ns" { Ifetch:IFE|PC[3] dec_7seg:LSD|Mux0~44 LSB_e } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.966 ns" { Ifetch:IFE|PC[3] dec_7seg:LSD|Mux0~44 LSB_e } { 0.000ns 0.909ns 2.783ns } { 0.000ns 0.278ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "switch_sync\[2\] DIPSwitch_3 Clock_48Mhz -2.619 ns register " "Info: th for register \"switch_sync\[2\]\" (data pin = \"DIPSwitch_3\", clock pin = \"Clock_48Mhz\") is -2.619 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_48Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"Clock_48Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 111 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.524 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 73 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 73; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.524 ns switch_sync\[2\] 3 REG LCFF_X22_Y11_N17 1 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.524 ns; Loc. = LCFF_X22_Y11_N17; Fanout = 1; REG Node = 'switch_sync\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 616 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.85 % ) " "Info: Total cell delay = 0.602 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 76.15 % ) " "Info: Total interconnect delay = 1.922 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 616 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.010 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns DIPSwitch_3 1 PIN PIN_M22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 1; PIN Node = 'DIPSwitch_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIPSwitch_3 } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.178 ns) 2.914 ns switch_sync\[2\]~feeder 2 COMB LCCOMB_X22_Y11_N16 1 " "Info: 2: + IC(1.700 ns) + CELL(0.178 ns) = 2.914 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 1; COMB Node = 'switch_sync\[2\]~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { DIPSwitch_3 switch_sync[2]~feeder } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 616 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.010 ns switch_sync\[2\] 3 REG LCFF_X22_Y11_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.010 ns; Loc. = LCFF_X22_Y11_N17; Fanout = 1; REG Node = 'switch_sync\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { switch_sync[2]~feeder switch_sync[2] } "NODE_NAME" } } { "Video_MIPS.vhd" "" { Text "C:/booksoft_fe/DE1/CHAP14/Video_MIPS.vhd" 616 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns ( 43.52 % ) " "Info: Total cell delay = 1.310 ns ( 43.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 56.48 % ) " "Info: Total interconnect delay = 1.700 ns ( 56.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { DIPSwitch_3 switch_sync[2]~feeder switch_sync[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.010 ns" { DIPSwitch_3 DIPSwitch_3~combout switch_sync[2]~feeder switch_sync[2] } { 0.000ns 0.000ns 1.700ns 0.000ns } { 0.000ns 1.036ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl switch_sync[2] } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { DIPSwitch_3 switch_sync[2]~feeder switch_sync[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.010 ns" { DIPSwitch_3 DIPSwitch_3~combout switch_sync[2]~feeder switch_sync[2] } { 0.000ns 0.000ns 1.700ns 0.000ns } { 0.000ns 1.036ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Allocated 134 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 22:30:46 2007 " "Info: Processing ended: Wed May 23 22:30:46 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Info: Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Info: Quartus II Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
