Analysis & Elaboration report for ALU
Thu Jul 30 11:37:34 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: corrimiento_circular:rotador
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "corrimiento_circular:rotador"
  7. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Jul 30 11:37:34 2020       ;
; Quartus Prime Version         ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                 ; ALU                                         ;
; Top-level Entity Name         ; corrimiento_circular_test                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: corrimiento_circular:rotador ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                                  ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+
; Option                                                                          ; Setting                   ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8            ;                    ;
; Top-level entity name                                                           ; corrimiento_circular_test ; ALU                ;
; Family name                                                                     ; Cyclone V                 ; Cyclone V          ;
; Use smart compilation                                                           ; Off                       ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                        ; On                 ;
; Enable compact report table                                                     ; Off                       ; Off                ;
; Restructure Multiplexers                                                        ; Auto                      ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                       ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                       ; Off                ;
; Preserve fewer node names                                                       ; On                        ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                    ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001              ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                 ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                      ; Auto               ;
; Safe State Machine                                                              ; Off                       ; Off                ;
; Extract Verilog State Machines                                                  ; On                        ; On                 ;
; Extract VHDL State Machines                                                     ; On                        ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                       ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                      ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                       ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                        ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                        ; On                 ;
; Parallel Synthesis                                                              ; On                        ; On                 ;
; DSP Block Balancing                                                             ; Auto                      ; Auto               ;
; NOT Gate Push-Back                                                              ; On                        ; On                 ;
; Power-Up Don't Care                                                             ; On                        ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                       ; Off                ;
; Remove Duplicate Registers                                                      ; On                        ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                       ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                       ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                       ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                       ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                       ; Off                ;
; Ignore SOFT Buffers                                                             ; On                        ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                       ; Off                ;
; Optimization Technique                                                          ; Balanced                  ; Balanced           ;
; Carry Chain Length                                                              ; 70                        ; 70                 ;
; Auto Carry Chains                                                               ; On                        ; On                 ;
; Auto Open-Drain Pins                                                            ; On                        ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                       ; Off                ;
; Auto ROM Replacement                                                            ; On                        ; On                 ;
; Auto RAM Replacement                                                            ; On                        ; On                 ;
; Auto DSP Block Replacement                                                      ; On                        ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                      ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                      ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                        ; On                 ;
; Strict RAM Replacement                                                          ; Off                       ; Off                ;
; Allow Synchronous Control Signals                                               ; On                        ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                       ; Off                ;
; Auto Resource Sharing                                                           ; Off                       ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                       ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                       ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                       ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                        ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                       ; Off                ;
; Timing-Driven Synthesis                                                         ; On                        ; On                 ;
; Report Parameter Settings                                                       ; On                        ; On                 ;
; Report Source Assignments                                                       ; On                        ; On                 ;
; Report Connectivity Checks                                                      ; On                        ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                       ; Off                ;
; Synchronization Register Chain Length                                           ; 3                         ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation        ; Normal compilation ;
; HDL message level                                                               ; Level2                    ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                       ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                      ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                      ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                       ; 100                ;
; Clock MUX Protection                                                            ; On                        ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                       ; Off                ;
; Block Design Naming                                                             ; Auto                      ; Auto               ;
; SDC constraint protection                                                       ; Off                       ; Off                ;
; Synthesis Effort                                                                ; Auto                      ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                        ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                       ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                    ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                      ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                        ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                        ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                       ; Off                ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "corrimiento_circular:rotador"                                                                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a       ; Input  ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b       ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "b[7..3]" will be connected to GND.                                        ;
; z       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; z[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Jul 30 11:37:18 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_and.sv
    Info (12023): Found entity 1: compuerta_and File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/compuerta_and.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_not.sv
    Info (12023): Found entity 1: compuerta_not File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/compuerta_not.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_or.sv
    Info (12023): Found entity 1: compuerta_or File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/compuerta_or.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_xor.sv
    Info (12023): Found entity 1: compuerta_xor File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/compuerta_xor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidad/unidad_logico_aritmetica.sv
    Info (12023): Found entity 1: unidad_logico_aritmetica File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Unidad/unidad_logico_aritmetica.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operacionesaritmeticas/restador.sv
    Info (12023): Found entity 1: restador File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesAritmeticas/restador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operacionesaritmeticas/sumador.sv
    Info (12023): Found entity 1: sumador File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesAritmeticas/sumador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operacioneslogicas/correr_derecha_logico.sv
    Info (12023): Found entity 1: correr_derecha_logico File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/correr_derecha_logico.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operacioneslogicas/correr_izquierda_logico.sv
    Info (12023): Found entity 1: correr_izquierda_logico File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/correr_izquierda_logico.sv Line: 1
Warning (10229): Verilog HDL Expression warning at mux3a8.sv(16): truncated literal to match 3 bits File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Unidad/mux3a8.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file unidad/mux3a8.sv
    Info (12023): Found entity 1: mux3a8 File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Unidad/mux3a8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidad/mux3a8_test.sv
    Info (12023): Found entity 1: mux3a8_test File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Unidad/mux3a8_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidad/mux1a2.sv
    Info (12023): Found entity 1: mux1a2 File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Unidad/mux1a2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_derecha_aritmetico.sv
    Info (12023): Found entity 1: correr_derecha_aritmetico File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesAritmeticas/correr_derecha_aritmetico.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_derecha_aritmetico_test.sv
    Info (12023): Found entity 1: correr_derecha_aritmetico_test File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesAritmeticas/correr_derecha_aritmetico_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_izquierda_aritmetico.sv
    Info (12023): Found entity 1: correr_izquierda_aritmetico File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesAritmeticas/correr_izquierda_aritmetico.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadflags/flag_negativo.sv
    Info (12023): Found entity 1: flag_negativo File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/UnidadFlags/flag_negativo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadflags/flag_overflow.sv
    Info (12023): Found entity 1: flag_overflow File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/UnidadFlags/flag_overflow.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadflags/overflow_flag_test.sv
    Info (12023): Found entity 1: overflow_flag_test File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/UnidadFlags/overflow_flag_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadflags/flag_carry.sv
    Info (12023): Found entity 1: flag_carry File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/UnidadFlags/flag_carry.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadflags/flag_cero.sv
    Info (12023): Found entity 1: flag_cero File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/UnidadFlags/flag_cero.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registro/register.sv
    Info (12023): Found entity 1: register File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Registro/register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registro/frecuencia_tb.sv
    Info (12023): Found entity 1: frecuencia_tb File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/Registro/frecuencia_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test_1.sv
    Info (12023): Found entity 1: unidad_logico_aritmetica_test_1 File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test_2.sv
    Info (12023): Found entity 1: unidad_logico_aritmetica_test_2 File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test_3.sv
    Info (12023): Found entity 1: unidad_logico_aritmetica_test_3 File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test_3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test_4.sv
    Info (12023): Found entity 1: unidad_logico_aritmetica_test_4 File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test_5.sv
    Info (12023): Found entity 1: unidad_logico_aritmetica_test_5 File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test_5.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test_6.sv
    Info (12023): Found entity 1: unidad_logico_aritmetica_test_6 File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test_6.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pruebasalu/unidad_logico_aritmetica_test.sv
    Info (12023): Found entity 1: unidad_logico_aritmetica_test File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/PruebasALU/unidad_logico_aritmetica_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operacioneslogicas/corrimiento_circular.sv
    Info (12023): Found entity 1: corrimiento_circular File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/corrimiento_circular.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operacioneslogicas/corrimiento_circular_test.sv
    Info (12023): Found entity 1: corrimiento_circular_test File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/corrimiento_circular_test.sv Line: 1
Info (12127): Elaborating entity "corrimiento_circular_test" for the top level hierarchy
Info (12128): Elaborating entity "corrimiento_circular" for hierarchy "corrimiento_circular:rotador" File: D:/QuartusProyects/ALU/TallerDiseno-LAB3-master/ALU/OperacionesLogicas/corrimiento_circular_test.sv Line: 6
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4776 megabytes
    Info: Processing ended: Thu Jul 30 11:37:34 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:33


