NOT GATE:
CODE:  
 module and(in,out);                                                
  input in;
  output out;
  assign out=! in;
endmodule
TEST BENCH:
// 1. declaration of testbench variables
module tb_not1;
  reg in;
  wire out;
  integer i;
  // 2 instantiate the design with testbench variables 
  not1 (.in(in),.out(out));
  // 3 provide stimulus
  initial begin
    in=0;
    $monitor ("in=0x%0h,out=0x%0h",in,out);
    // use for loop to apply random variables
    for(i=0; i<5; i=i+1)begin
      #10 in=0;
      #10 in=1;
    end
  end
  initial begin
    $dumpvars;
    $dumpfile("dump.vcd");
  end
endmodule
