

================================================================
== Vitis HLS Report for 'output_result_array_to_stream'
================================================================
* Date:           Wed Apr  2 21:41:31 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.357 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.136 us|  0.136 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PostP_Fwd_loop  |       32|       32|         2|          1|          1|    32|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i93 = alloca i32 1"   --->   Operation 5 'alloca' 'i93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %out_r, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specperformance_ln55 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:55]   --->   Operation 7 'specperformance' 'specperformance_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i93"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln55 = br void %VITIS_LOOP_59_1.split.i" [FFT.cpp:55]   --->   Operation 9 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i93_load = load i5 %i93" [FFT.cpp:55]   --->   Operation 10 'load' 'i93_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.59ns)   --->   "%i = add i5 %i93_load, i5 1" [FFT.cpp:55]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 0.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i93_load, i1 0" [FFT.cpp:60]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i6 %tmp" [FFT.cpp:60]   --->   Operation 13 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_0, i64 0, i64 %zext_ln60" [FFT.cpp:60]   --->   Operation 14 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_0, i64 0, i64 %zext_ln60" [FFT.cpp:60]   --->   Operation 15 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr"   --->   Operation 16 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr" [FFT.cpp:60]   --->   Operation 17 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr"   --->   Operation 18 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr" [FFT.cpp:60]   --->   Operation 19 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_1, i64 0, i64 %zext_ln60" [FFT.cpp:60]   --->   Operation 20 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_1, i64 0, i64 %zext_ln60" [FFT.cpp:60]   --->   Operation 21 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr"   --->   Operation 22 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr" [FFT.cpp:60]   --->   Operation 23 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr"   --->   Operation 24 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr" [FFT.cpp:60]   --->   Operation 25 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_2, i64 0, i64 %zext_ln60" [FFT.cpp:60]   --->   Operation 26 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_2, i64 0, i64 %zext_ln60" [FFT.cpp:60]   --->   Operation 27 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr"   --->   Operation 28 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr" [FFT.cpp:60]   --->   Operation 29 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr"   --->   Operation 30 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr" [FFT.cpp:60]   --->   Operation 31 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_3, i64 0, i64 %zext_ln60" [FFT.cpp:60]   --->   Operation 32 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_3, i64 0, i64 %zext_ln60" [FFT.cpp:60]   --->   Operation 33 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr" [FFT.cpp:60]   --->   Operation 35 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr"   --->   Operation 36 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr" [FFT.cpp:60]   --->   Operation 37 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i93_load, i1 1" [FFT.cpp:60]   --->   Operation 38 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i6 %or_ln" [FFT.cpp:60]   --->   Operation 39 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_0, i64 0, i64 %zext_ln60_1" [FFT.cpp:60]   --->   Operation 40 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_0, i64 0, i64 %zext_ln60_1" [FFT.cpp:60]   --->   Operation 41 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_1"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_1" [FFT.cpp:60]   --->   Operation 43 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_1"   --->   Operation 44 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_1" [FFT.cpp:60]   --->   Operation 45 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_1, i64 0, i64 %zext_ln60_1" [FFT.cpp:60]   --->   Operation 46 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_1, i64 0, i64 %zext_ln60_1" [FFT.cpp:60]   --->   Operation 47 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_1"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_1" [FFT.cpp:60]   --->   Operation 49 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_1"   --->   Operation 50 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_1" [FFT.cpp:60]   --->   Operation 51 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_2, i64 0, i64 %zext_ln60_1" [FFT.cpp:60]   --->   Operation 52 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_2, i64 0, i64 %zext_ln60_1" [FFT.cpp:60]   --->   Operation 53 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_1"   --->   Operation 54 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_1" [FFT.cpp:60]   --->   Operation 55 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_1"   --->   Operation 56 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_1" [FFT.cpp:60]   --->   Operation 57 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_3, i64 0, i64 %zext_ln60_1" [FFT.cpp:60]   --->   Operation 58 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_3, i64 0, i64 %zext_ln60_1" [FFT.cpp:60]   --->   Operation 59 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_1"   --->   Operation 60 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_1" [FFT.cpp:60]   --->   Operation 61 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_1"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_1" [FFT.cpp:60]   --->   Operation 63 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 64 [1/1] (0.48ns)   --->   "%icmp_ln55 = icmp_eq  i5 %i93_load, i5 31" [FFT.cpp:55]   --->   Operation 64 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.48> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln55 = store i5 %i, i5 %i93" [FFT.cpp:55]   --->   Operation 65 'store' 'store_ln55' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %VITIS_LOOP_59_1.split.i, void %output_result_array_to_stream.exit" [FFT.cpp:55]   --->   Operation 66 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:0]   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:55]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_70" [FFT.cpp:55]   --->   Operation 69 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specperformance_ln56 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:56]   --->   Operation 70 'specperformance' 'specperformance_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr" [FFT.cpp:60]   --->   Operation 71 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 72 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr" [FFT.cpp:60]   --->   Operation 72 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 73 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr" [FFT.cpp:60]   --->   Operation 73 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 74 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr" [FFT.cpp:60]   --->   Operation 74 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 75 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr" [FFT.cpp:60]   --->   Operation 75 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 76 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr" [FFT.cpp:60]   --->   Operation 76 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 77 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr" [FFT.cpp:60]   --->   Operation 77 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 78 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr" [FFT.cpp:60]   --->   Operation 78 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 79 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_1" [FFT.cpp:60]   --->   Operation 79 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 80 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_1" [FFT.cpp:60]   --->   Operation 80 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 81 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_1" [FFT.cpp:60]   --->   Operation 81 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 82 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_1" [FFT.cpp:60]   --->   Operation 82 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 83 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_1" [FFT.cpp:60]   --->   Operation 83 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 84 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_1" [FFT.cpp:60]   --->   Operation 84 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 85 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_1" [FFT.cpp:60]   --->   Operation 85 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 86 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_1" [FFT.cpp:60]   --->   Operation 86 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load" [FFT.cpp:62]   --->   Operation 87 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln62_1 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load" [FFT.cpp:62]   --->   Operation 88 'bitcast' 'bitcast_ln62_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln62_2 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load" [FFT.cpp:62]   --->   Operation 89 'bitcast' 'bitcast_ln62_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln62_3 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load" [FFT.cpp:62]   --->   Operation 90 'bitcast' 'bitcast_ln62_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln62_4 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load" [FFT.cpp:62]   --->   Operation 91 'bitcast' 'bitcast_ln62_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln62_5 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load" [FFT.cpp:62]   --->   Operation 92 'bitcast' 'bitcast_ln62_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln62_6 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load" [FFT.cpp:62]   --->   Operation 93 'bitcast' 'bitcast_ln62_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln62_7 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load" [FFT.cpp:62]   --->   Operation 94 'bitcast' 'bitcast_ln62_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln62_8 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load_1" [FFT.cpp:62]   --->   Operation 95 'bitcast' 'bitcast_ln62_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln62_9 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_load_1" [FFT.cpp:62]   --->   Operation 96 'bitcast' 'bitcast_ln62_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln62_10 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_load_1" [FFT.cpp:62]   --->   Operation 97 'bitcast' 'bitcast_ln62_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln62_11 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_load_1" [FFT.cpp:62]   --->   Operation 98 'bitcast' 'bitcast_ln62_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln62_12 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_load_1" [FFT.cpp:62]   --->   Operation 99 'bitcast' 'bitcast_ln62_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln62_13 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_load_1" [FFT.cpp:62]   --->   Operation 100 'bitcast' 'bitcast_ln62_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln62_14 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_load_1" [FFT.cpp:62]   --->   Operation 101 'bitcast' 'bitcast_ln62_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln62_15 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_load_1" [FFT.cpp:62]   --->   Operation 102 'bitcast' 'bitcast_ln62_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln62_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln62_15, i32 %bitcast_ln62_14, i32 %bitcast_ln62_13, i32 %bitcast_ln62_12, i32 %bitcast_ln62_11, i32 %bitcast_ln62_10, i32 %bitcast_ln62_9, i32 %bitcast_ln62_8, i32 %bitcast_ln62_7, i32 %bitcast_ln62_6, i32 %bitcast_ln62_5, i32 %bitcast_ln62_4, i32 %bitcast_ln62_3, i32 %bitcast_ln62_2, i32 %bitcast_ln62_1, i32 %bitcast_ln62" [FFT.cpp:62]   --->   Operation 103 'bitconcatenate' 'or_ln62_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln62 = muxlogic i512 %or_ln62_i"   --->   Operation 104 'muxlogic' 'muxLogicFIFOData_to_write_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] ( I:0.56ns O:0.56ns )   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %out_r, i512 %or_ln62_i" [FFT.cpp:62]   --->   Operation 105 'write' 'write_ln62' <Predicate = true> <Delay = 0.56> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 106 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln55)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.357ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i93' [13]  (0.382 ns)
	'load' operation 5 bit ('i93_load', FFT.cpp:55) on local variable 'i93' [16]  (0.000 ns)
	'add' operation 5 bit ('i', FFT.cpp:55) [17]  (0.593 ns)
	'store' operation 0 bit ('store_ln55', FFT.cpp:55) of variable 'i', FFT.cpp:55 on local variable 'i93' [94]  (0.382 ns)

 <State 2>: 0.638ns
The critical path consists of the following:
	'load' operation 32 bit ('FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_load', FFT.cpp:60) on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_0' [27]  (0.072 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln62') [91]  (0.000 ns)
	fifo write operation ('write_ln62', FFT.cpp:62) on port 'out_r' (FFT.cpp:62) [92]  (0.566 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
