<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="1" showResetDomains="0">
  <columns>
<<<<<<< HEAD
   <connections preferredWidth="175" />
=======
   <connections preferredWidth="207" />
>>>>>>> origin/main
   <irq preferredWidth="34" />
   <name preferredWidth="224" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="334" />
   <clocksource preferredWidth="334" />
   <frequency preferredWidth="316" />
  </columns>
 </clocktable>
<<<<<<< HEAD
 <library expandedCategories="Library,Project/USER_IP,Project" />
 <window width="2418" height="1318" x="-2140" y="120" />
=======
 <library expandedCategories="Library,Project" />
 <window width="2418" height="1318" x="-2409" y="-8" />
>>>>>>> origin/main
 <hdlexample language="VERILOG" />
</preferences>
