{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488877067645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488877067646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 16:57:46 2017 " "Processing started: Tue Mar 07 16:57:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488877067646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488877067646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488877067646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1488877068238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_bb " "Found entity 1: NCO_bb" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco.v 1 1 " "Found 1 design units, including 1 entities, in source file nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "NCO.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stream.v 1 1 " "Found 1 design units, including 1 entities, in source file stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 stream " "Found entity 1: stream" {  } { { "stream.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/stream.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos.v 1 1 " "Found 1 design units, including 1 entities, in source file sincos.v" { { "Info" "ISGN_ENTITY_NAME" "1 SINCOS " "Found entity 1: SINCOS" {  } { { "SINCOS.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/SINCOS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hnr_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file hnr_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 hnr_pll " "Found entity 1: hnr_pll" {  } { { "hnr_pll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/hnr_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hnr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hnr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 hnr_fifo " "Found entity 1: hnr_fifo" {  } { { "hnr_fifo.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/hnr_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sig_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sig_pll " "Found entity 1: sig_pll" {  } { { "sig_pll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/sig_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_doppler.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_doppler.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_doppler " "Found entity 1: fifo_doppler" {  } { { "fifo_doppler.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/fifo_doppler.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ca.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_ca.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_ca " "Found entity 1: ram_ca" {  } { { "ram_ca.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_ca.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_bb " "Found entity 1: ram_bb" {  } { { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_msg.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_msg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_msg " "Found entity 1: ram_msg" {  } { { "ram_msg.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_msg.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_100M NCO_bb.v(84) " "Verilog HDL Implicit Net warning at NCO_bb.v(84): created implicit net for \"CLK_100M\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET_N NCO_bb.v(85) " "Verilog HDL Implicit Net warning at NCO_bb.v(85): created implicit net for \"RESET_N\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_carrier0 NCO_bb.v(88) " "Verilog HDL Implicit Net warning at NCO_bb.v(88): created implicit net for \"clk_carrier0\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1023k0 NCO_bb.v(95) " "Verilog HDL Implicit Net warning at NCO_bb.v(95): created implicit net for \"clk_1023k0\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_carrier1 NCO_bb.v(104) " "Verilog HDL Implicit Net warning at NCO_bb.v(104): created implicit net for \"clk_carrier1\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1023k1 NCO_bb.v(111) " "Verilog HDL Implicit Net warning at NCO_bb.v(111): created implicit net for \"clk_1023k1\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_carrier2 NCO_bb.v(120) " "Verilog HDL Implicit Net warning at NCO_bb.v(120): created implicit net for \"clk_carrier2\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1023k2 NCO_bb.v(127) " "Verilog HDL Implicit Net warning at NCO_bb.v(127): created implicit net for \"clk_1023k2\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_carrier3 NCO_bb.v(136) " "Verilog HDL Implicit Net warning at NCO_bb.v(136): created implicit net for \"clk_carrier3\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1023k3 NCO_bb.v(143) " "Verilog HDL Implicit Net warning at NCO_bb.v(143): created implicit net for \"clk_1023k3\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_carrier4 NCO_bb.v(152) " "Verilog HDL Implicit Net warning at NCO_bb.v(152): created implicit net for \"clk_carrier4\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1023k4 NCO_bb.v(159) " "Verilog HDL Implicit Net warning at NCO_bb.v(159): created implicit net for \"clk_1023k4\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_carrier5 NCO_bb.v(168) " "Verilog HDL Implicit Net warning at NCO_bb.v(168): created implicit net for \"clk_carrier5\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1023k5 NCO_bb.v(175) " "Verilog HDL Implicit Net warning at NCO_bb.v(175): created implicit net for \"clk_1023k5\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_carrier6 NCO_bb.v(184) " "Verilog HDL Implicit Net warning at NCO_bb.v(184): created implicit net for \"clk_carrier6\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1023k6 NCO_bb.v(191) " "Verilog HDL Implicit Net warning at NCO_bb.v(191): created implicit net for \"clk_1023k6\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_carrier7 NCO_bb.v(200) " "Verilog HDL Implicit Net warning at NCO_bb.v(200): created implicit net for \"clk_carrier7\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1023k7 NCO_bb.v(207) " "Verilog HDL Implicit Net warning at NCO_bb.v(207): created implicit net for \"clk_1023k7\"" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 207 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fre_1023k0 FPGA.v(168) " "Verilog HDL Implicit Net warning at FPGA.v(168): created implicit net for \"fre_1023k0\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pha_1023k0 FPGA.v(169) " "Verilog HDL Implicit Net warning at FPGA.v(169): created implicit net for \"pha_1023k0\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n FPGA.v(208) " "Verilog HDL Implicit Net warning at FPGA.v(208): created implicit net for \"rst_n\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "delay_ca0 FPGA.v(211) " "Verilog HDL Implicit Net warning at FPGA.v(211): created implicit net for \"delay_ca0\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 211 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA " "Elaborating entity \"FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488877068648 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_set FPGA.v(50) " "Verilog HDL or VHDL warning at FPGA.v(50): object \"pll_set\" assigned a value but never read" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488877068651 "|FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "USB3_FLAGB FPGA.v(62) " "Verilog HDL or VHDL warning at FPGA.v(62): object \"USB3_FLAGB\" assigned a value but never read" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488877068651 "|FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt1 FPGA.v(233) " "Verilog HDL or VHDL warning at FPGA.v(233): object \"cnt1\" assigned a value but never read" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488877068651 "|FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_pll sig_pll:pll " "Elaborating entity \"sig_pll\" for hierarchy \"sig_pll:pll\"" {  } { { "FPGA.v" "pll" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sig_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sig_pll:pll\|altpll:altpll_component\"" {  } { { "sig_pll.v" "altpll_component" { Text "D:/Projects/FPGA/USB3_to_DA/sig_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sig_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"sig_pll:pll\|altpll:altpll_component\"" {  } { { "sig_pll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/sig_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sig_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"sig_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 20 " "Parameter \"clk0_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 1250 " "Parameter \"clk0_phase_shift\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sig_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sig_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068688 ""}  } { { "sig_pll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/sig_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488877068688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sig_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sig_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sig_pll_altpll " "Found entity 1: sig_pll_altpll" {  } { { "db/sig_pll_altpll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/sig_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_pll_altpll sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated " "Elaborating entity \"sig_pll_altpll\" for hierarchy \"sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hnr_pll hnr_pll:pll_inst " "Elaborating entity \"hnr_pll\" for hierarchy \"hnr_pll:pll_inst\"" {  } { { "FPGA.v" "pll_inst" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll hnr_pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"hnr_pll:pll_inst\|altpll:altpll_component\"" {  } { { "hnr_pll.v" "altpll_component" { Text "D:/Projects/FPGA/USB3_to_DA/hnr_pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hnr_pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"hnr_pll:pll_inst\|altpll:altpll_component\"" {  } { { "hnr_pll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/hnr_pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hnr_pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"hnr_pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 10 " "Parameter \"clk1_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=hnr_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=hnr_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068766 ""}  } { { "hnr_pll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/hnr_pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488877068766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/hnr_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/hnr_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 hnr_pll_altpll " "Found entity 1: hnr_pll_altpll" {  } { { "db/hnr_pll_altpll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/hnr_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hnr_pll_altpll hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated " "Elaborating entity \"hnr_pll_altpll\" for hierarchy \"hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hnr_fifo hnr_fifo:fifo_inst " "Elaborating entity \"hnr_fifo\" for hierarchy \"hnr_fifo:fifo_inst\"" {  } { { "FPGA.v" "fifo_inst" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo hnr_fifo:fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "hnr_fifo.v" "dcfifo_component" { Text "D:/Projects/FPGA/USB3_to_DA/hnr_fifo.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hnr_fifo:fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "hnr_fifo.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/hnr_fifo.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hnr_fifo:fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068889 ""}  } { { "hnr_fifo.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/hnr_fifo.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488877068889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mmf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mmf1 " "Found entity 1: dcfifo_mmf1" {  } { { "db/dcfifo_mmf1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/dcfifo_mmf1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877068944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877068944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mmf1 hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated " "Elaborating entity \"dcfifo_mmf1\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877068945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/a_graycounter_rn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877069000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877069000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_mmf1.tdf" "rdptr_g1p" { Text "D:/Projects/FPGA/USB3_to_DA/db/dcfifo_mmf1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/a_graycounter_n5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877069056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877069056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_mmf1.tdf" "wrptr_g1p" { Text "D:/Projects/FPGA/USB3_to_DA/db/dcfifo_mmf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d111.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d111 " "Found entity 1: altsyncram_d111" {  } { { "db/altsyncram_d111.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_d111.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877069116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877069116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d111 hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram " "Elaborating entity \"altsyncram_d111\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\"" {  } { { "db/dcfifo_mmf1.tdf" "fifo_ram" { Text "D:/Projects/FPGA/USB3_to_DA/db/dcfifo_mmf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c7d " "Found entity 1: alt_synch_pipe_c7d" {  } { { "db/alt_synch_pipe_c7d.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/alt_synch_pipe_c7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877069130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877069130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c7d hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_c7d\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\"" {  } { { "db/dcfifo_mmf1.tdf" "rs_dgwp" { Text "D:/Projects/FPGA/USB3_to_DA/db/dcfifo_mmf1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877069143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877069143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_c7d.tdf" "dffpipe12" { Text "D:/Projects/FPGA/USB3_to_DA/db/alt_synch_pipe_c7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d7d " "Found entity 1: alt_synch_pipe_d7d" {  } { { "db/alt_synch_pipe_d7d.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/alt_synch_pipe_d7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877069158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877069158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d7d hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_d7d\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\"" {  } { { "db/dcfifo_mmf1.tdf" "ws_dgrp" { Text "D:/Projects/FPGA/USB3_to_DA/db/dcfifo_mmf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877069172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877069172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_d7d.tdf" "dffpipe15" { Text "D:/Projects/FPGA/USB3_to_DA/db/alt_synch_pipe_d7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877069227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877069227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_mmf1.tdf" "rdempty_eq_comp" { Text "D:/Projects/FPGA/USB3_to_DA/db/dcfifo_mmf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream stream:stream_inst " "Elaborating entity \"stream\" for hierarchy \"stream:stream_inst\"" {  } { { "FPGA.v" "stream_inst" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_bb NCO_bb:nco_inst " "Elaborating entity \"NCO_bb\" for hierarchy \"NCO_bb:nco_inst\"" {  } { { "FPGA.v" "nco_inst" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069233 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_1023k NCO_bb.v(45) " "Output port \"clk_1023k\" at NCO_bb.v(45) has no driver" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488877069235 "|FPGA|NCO_bb:nco_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_carrier NCO_bb.v(46) " "Output port \"clk_carrier\" at NCO_bb.v(46) has no driver" {  } { { "NCO_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488877069235 "|FPGA|NCO_bb:nco_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO NCO_bb:nco_inst\|NCO:nco_c1 " "Elaborating entity \"NCO\" for hierarchy \"NCO_bb:nco_inst\|NCO:nco_c1\"" {  } { { "NCO_bb.v" "nco_c1" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SINCOS NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u " "Elaborating entity \"SINCOS\" for hierarchy \"NCO_bb:nco_inst\|NCO:nco_c1\|SINCOS:u\"" {  } { { "NCO.v" "u" { Text "D:/Projects/FPGA/USB3_to_DA/NCO.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069255 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "sin SINCOS.v(29) " "Verilog HDL warning at SINCOS.v(29): the port and data declarations for array port \"sin\" do not specify the same range for each dimension" {  } { { "SINCOS.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/SINCOS.v" 29 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Quartus II" 0 -1 1488877069272 "|FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "sin SINCOS.v(32) " "HDL warning at SINCOS.v(32): see declaration for object \"sin\"" {  } { { "SINCOS.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/SINCOS.v" 32 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877069272 "|FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "cos SINCOS.v(29) " "Verilog HDL warning at SINCOS.v(29): the port and data declarations for array port \"cos\" do not specify the same range for each dimension" {  } { { "SINCOS.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/SINCOS.v" 29 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Quartus II" 0 -1 1488877069272 "|FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "cos SINCOS.v(32) " "HDL warning at SINCOS.v(32): see declaration for object \"cos\"" {  } { { "SINCOS.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/SINCOS.v" 32 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877069272 "|FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eps SINCOS.v(31) " "Verilog HDL or VHDL warning at SINCOS.v(31): object \"eps\" assigned a value but never read" {  } { { "SINCOS.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/SINCOS.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488877069272 "|FPGA|NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_bb ram_bb:ram_inst " "Elaborating entity \"ram_bb\" for hierarchy \"ram_bb:ram_inst\"" {  } { { "FPGA.v" "ram_inst" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_ca ram_bb:ram_inst\|ram_ca:ram_ca0 " "Elaborating entity \"ram_ca\" for hierarchy \"ram_bb:ram_inst\|ram_ca:ram_ca0\"" {  } { { "ram_bb.v" "ram_ca0" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\"" {  } { { "ram_ca.v" "altsyncram_component" { Text "D:/Projects/FPGA/USB3_to_DA/ram_ca.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\"" {  } { { "ram_ca.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_ca.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Hex1.hex " "Parameter \"init_file\" = \"Hex1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069422 ""}  } { { "ram_ca.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_ca.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488877069422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_non1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_non1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_non1 " "Found entity 1: altsyncram_non1" {  } { { "db/altsyncram_non1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_non1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877069476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877069476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_non1 ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated " "Elaborating entity \"altsyncram_non1\" for hierarchy \"ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_msg ram_bb:ram_inst\|ram_msg:ram_msg0 " "Elaborating entity \"ram_msg\" for hierarchy \"ram_bb:ram_inst\|ram_msg:ram_msg0\"" {  } { { "ram_bb.v" "ram_msg0" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\"" {  } { { "ram_msg.v" "altsyncram_component" { Text "D:/Projects/FPGA/USB3_to_DA/ram_msg.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\"" {  } { { "ram_msg.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_msg.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Hex2.hex " "Parameter \"init_file\" = \"Hex2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 47 " "Parameter \"numwords_a\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1504 " "Parameter \"numwords_b\" = \"1504\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069528 ""}  } { { "ram_msg.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_msg.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488877069528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pn1 " "Found entity 1: altsyncram_3pn1" {  } { { "db/altsyncram_3pn1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_3pn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877069582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877069582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pn1 ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated " "Elaborating entity \"altsyncram_3pn1\" for hierarchy \"ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488877069582 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NCO_bb:nco_inst\|CLK_100M " "Net \"NCO_bb:nco_inst\|CLK_100M\" is missing source, defaulting to GND" {  } { { "NCO_bb.v" "CLK_100M" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1488877070307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NCO_bb:nco_inst\|RESET_N " "Net \"NCO_bb:nco_inst\|RESET_N\" is missing source, defaulting to GND" {  } { { "NCO_bb.v" "RESET_N" { Text "D:/Projects/FPGA/USB3_to_DA/NCO_bb.v" 85 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1488877070307 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1488877070307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_9qq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_9qq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_9qq " "Found entity 1: sld_ela_trigger_9qq" {  } { { "db/sld_ela_trigger_9qq.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/sld_ela_trigger_9qq.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877070962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877070962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_fpga_fpga_1_4edd.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_fpga_fpga_1_4edd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_FPGA_FPGA_1_4edd " "Found entity 1: sld_reserved_FPGA_FPGA_1_4edd" {  } { { "db/sld_reserved_fpga_fpga_1_4edd.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/sld_reserved_fpga_fpga_1_4edd.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877071321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877071321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1lk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1lk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1lk " "Found entity 1: cmpr_1lk" {  } { { "db/cmpr_1lk.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/cmpr_1lk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877071498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877071498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2lk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2lk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2lk " "Found entity 1: cmpr_2lk" {  } { { "db/cmpr_2lk.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/cmpr_2lk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877071558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877071558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fjk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fjk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fjk " "Found entity 1: cmpr_fjk" {  } { { "db/cmpr_fjk.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/cmpr_fjk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877071616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877071616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_fpga_fpga_3_ec3b.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_fpga_fpga_3_ec3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_FPGA_FPGA_3_ec3b " "Found entity 1: sld_reserved_FPGA_FPGA_3_ec3b" {  } { { "db/sld_reserved_fpga_fpga_3_ec3b.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/sld_reserved_fpga_fpga_3_ec3b.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877072586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877072586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q224 " "Found entity 1: altsyncram_q224" {  } { { "db/altsyncram_q224.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_q224.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877072783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877072783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_krc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_krc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_krc " "Found entity 1: mux_krc" {  } { { "db/mux_krc.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/mux_krc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877072910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877072910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877072988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877072988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/cntr_qgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877073089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877073089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lfc " "Found entity 1: cmpr_lfc" {  } { { "db/cmpr_lfc.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/cmpr_lfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877073145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877073145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d8j " "Found entity 1: cntr_d8j" {  } { { "db/cntr_d8j.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/cntr_d8j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877073225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877073225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fi " "Found entity 1: cntr_8fi" {  } { { "db/cntr_8fi.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/cntr_8fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877073310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877073310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877073365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877073365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877073443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877073443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488877073499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488877073499 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "FPGA " "Analysis and Synthesis generated SignalTap II or debug node instance \"FPGA\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877073668 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg7\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg7\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3pn1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_3pn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 177 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg6\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg6\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3pn1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_3pn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 168 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg5\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg5\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3pn1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_3pn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 159 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg4\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg4\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3pn1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_3pn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 150 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg3\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg3\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3pn1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_3pn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 141 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg2\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg2\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3pn1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_3pn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 132 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg1\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg1\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3pn1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_3pn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 123 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_msg:ram_msg0\|altsyncram:altsyncram_component\|altsyncram_3pn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3pn1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_3pn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_msg.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_msg.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 114 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca7\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca7\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_non1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_non1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 103 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca6\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca6\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_non1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_non1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 94 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca5\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca5\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_non1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_non1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 85 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca4\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca4\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_non1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_non1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 76 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca3\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca3\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_non1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_non1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 67 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca2\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca2\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_non1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_non1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 58 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca1\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca1\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_non1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_non1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 49 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram_bb:ram_inst\|ram_ca:ram_ca0\|altsyncram:altsyncram_component\|altsyncram_non1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_non1.tdf" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/altsyncram_non1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ca.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_ca.v" 90 0 0 } } { "ram_bb.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/ram_bb.v" 40 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877074734 "|FPGA|ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1488877074734 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1488877074734 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1488877077449 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[0\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[0\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[0\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[1\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[1\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[1\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[2\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[2\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[2\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[3\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[3\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[3\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[4\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[4\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[4\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[5\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[5\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[5\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[6\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[6\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[6\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[7\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[7\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[7\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[8\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[8\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[8\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[9\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[9\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[9\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[10\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[10\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[10\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[11\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[11\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[11\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[12\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[12\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[12\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[13\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[13\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[13\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[14\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[14\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[14\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[15\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[15\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[15\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[16\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[16\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[16\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[17\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[17\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[17\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[18\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[18\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[18\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[19\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[19\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[19\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[20\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[20\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[20\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[21\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[21\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[21\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[22\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[22\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[22\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[23\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[23\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[23\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[24\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[24\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[24\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[25\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[25\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[25\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[26\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[26\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[26\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[27\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[27\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[27\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[28\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[28\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[28\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[29\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[29\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[29\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[30\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[30\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[30\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_u2p\[31\] hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"data_u2p\[31\]\" to the node \"hnr_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_mmf1:auto_generated\|altsyncram_d111:fifo_ram\|q_b\[31\]\" into a wire" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1488877077531 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1488877077531 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "stream.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/stream.v" 12 -1 0 } } { "stream.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/stream.v" 13 -1 0 } } { "stream.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/stream.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1488877077535 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1488877077535 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[0\]~synth " "Node \"USB3_DQ\[0\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[1\]~synth " "Node \"USB3_DQ\[1\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[2\]~synth " "Node \"USB3_DQ\[2\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[3\]~synth " "Node \"USB3_DQ\[3\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[4\]~synth " "Node \"USB3_DQ\[4\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[5\]~synth " "Node \"USB3_DQ\[5\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[6\]~synth " "Node \"USB3_DQ\[6\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[7\]~synth " "Node \"USB3_DQ\[7\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[8\]~synth " "Node \"USB3_DQ\[8\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[9\]~synth " "Node \"USB3_DQ\[9\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[10\]~synth " "Node \"USB3_DQ\[10\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[11\]~synth " "Node \"USB3_DQ\[11\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[12\]~synth " "Node \"USB3_DQ\[12\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[13\]~synth " "Node \"USB3_DQ\[13\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[14\]~synth " "Node \"USB3_DQ\[14\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[15\]~synth " "Node \"USB3_DQ\[15\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[16\]~synth " "Node \"USB3_DQ\[16\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[17\]~synth " "Node \"USB3_DQ\[17\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[18\]~synth " "Node \"USB3_DQ\[18\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[19\]~synth " "Node \"USB3_DQ\[19\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[20\]~synth " "Node \"USB3_DQ\[20\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[21\]~synth " "Node \"USB3_DQ\[21\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[22\]~synth " "Node \"USB3_DQ\[22\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[23\]~synth " "Node \"USB3_DQ\[23\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[24\]~synth " "Node \"USB3_DQ\[24\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[25\]~synth " "Node \"USB3_DQ\[25\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[26\]~synth " "Node \"USB3_DQ\[26\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[27\]~synth " "Node \"USB3_DQ\[27\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[28\]~synth " "Node \"USB3_DQ\[28\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[29\]~synth " "Node \"USB3_DQ\[29\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[30\]~synth " "Node \"USB3_DQ\[30\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "USB3_DQ\[31\]~synth " "Node \"USB3_DQ\[31\]~synth\"" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077600 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1488877077600 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "USB3_CTL1 VCC " "Pin \"USB3_CTL1\" is stuck at VCC" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488877077602 "|FPGA|USB3_CTL1"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB3_CTL11 VCC " "Pin \"USB3_CTL11\" is stuck at VCC" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488877077602 "|FPGA|USB3_CTL11"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB3_CTL12 VCC " "Pin \"USB3_CTL12\" is stuck at VCC" {  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488877077602 "|FPGA|USB3_CTL12"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1488877077602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877077739 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1488877078023 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1488877078024 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1488877085628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:FPGA " "Timing-Driven Synthesis is running on partition \"sld_signaltap:FPGA\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877085906 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1488877088970 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1488877088970 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488877089010 "|FPGA|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1488877089010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877089134 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "FPGA 263 " "Succesfully connected in-system debug instance \"FPGA\" to all 263 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1488877090190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488877090265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488877090265 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4055 " "Implemented 4055 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488877090755 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488877090755 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1488877090755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3809 " "Implemented 3809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488877090755 ""} { "Info" "ICUT_CUT_TM_RAMS" "163 " "Implemented 163 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1488877090755 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1488877090755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488877090755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488877090808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 16:58:10 2017 " "Processing ended: Tue Mar 07 16:58:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488877090808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488877090808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488877090808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488877090808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488877093349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488877093351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 16:58:12 2017 " "Processing started: Tue Mar 07 16:58:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488877093351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1488877093351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA -c FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1488877093351 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1488877093428 ""}
{ "Info" "0" "" "Project  = FPGA" {  } {  } 0 0 "Project  = FPGA" 0 0 "Fitter" 0 0 1488877093428 ""}
{ "Info" "0" "" "Revision = FPGA" {  } {  } 0 0 "Revision = FPGA" 0 0 "Fitter" 0 0 1488877093428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1488877093765 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA EP3C120F484C8 " "Selected device EP3C120F484C8 for design \"FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1488877093799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1488877093842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1488877093842 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/hnr_pll_altpll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/hnr_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 1234 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1488877093927 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 10 1 0 0 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of 0 degrees (0 ps) for hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/hnr_pll_altpll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/hnr_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 1235 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1488877093927 ""}  } { { "db/hnr_pll_altpll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/hnr_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 1234 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1488877093927 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 20 1 90 1250 " "Implementing clock multiplication of 20, clock division of 1, and phase shift of 90 degrees (1250 ps) for sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sig_pll_altpll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/sig_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 1255 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1488877093927 ""}  } { { "db/sig_pll_altpll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/sig_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 1255 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1488877093927 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1488877094062 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1488877094071 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1488877094470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Device EP3C40F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1488877094470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C8 " "Device EP3C55F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1488877094470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1488877094470 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1488877094470 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 11855 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488877094478 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 11857 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488877094478 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 11859 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488877094478 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 11861 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488877094478 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 11863 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488877094478 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1488877094478 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1488877094481 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1488877094509 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 76 " "No exact pin location assignment(s) for 34 pins of 76 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[0\] " "Pin data_hnr\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[0] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[1\] " "Pin data_hnr\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[1] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[2\] " "Pin data_hnr\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[2] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[3\] " "Pin data_hnr\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[3] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[4\] " "Pin data_hnr\[4\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[4] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[5\] " "Pin data_hnr\[5\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[5] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[6\] " "Pin data_hnr\[6\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[6] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[7\] " "Pin data_hnr\[7\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[7] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[8\] " "Pin data_hnr\[8\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[8] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[9\] " "Pin data_hnr\[9\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[9] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[10\] " "Pin data_hnr\[10\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[10] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[11\] " "Pin data_hnr\[11\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[11] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[12\] " "Pin data_hnr\[12\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[12] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[13\] " "Pin data_hnr\[13\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[13] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[14\] " "Pin data_hnr\[14\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[14] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[15\] " "Pin data_hnr\[15\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[15] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[16\] " "Pin data_hnr\[16\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[16] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[17\] " "Pin data_hnr\[17\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[17] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[18\] " "Pin data_hnr\[18\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[18] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[19\] " "Pin data_hnr\[19\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[19] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[20\] " "Pin data_hnr\[20\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[20] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[21\] " "Pin data_hnr\[21\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[21] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[22\] " "Pin data_hnr\[22\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[22] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[23\] " "Pin data_hnr\[23\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[23] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[24\] " "Pin data_hnr\[24\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[24] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[25\] " "Pin data_hnr\[25\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[25] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[26\] " "Pin data_hnr\[26\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[26] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[27\] " "Pin data_hnr\[27\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[27] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[28\] " "Pin data_hnr\[28\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[28] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[29\] " "Pin data_hnr\[29\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[29] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[30\] " "Pin data_hnr\[30\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[30] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[31\] " "Pin data_hnr\[31\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[31] } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 31 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCLK " "Pin SCLK not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { SCLK } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 40 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET_N " "Pin RESET_N not assigned to an exact location on the device" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { RESET_N } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 24 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488877095428 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1488877095428 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1 hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|pll1 " "Successfully merged PLL sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1 and PLL hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|pll1" {  } { { "db/sig_pll_altpll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/sig_pll_altpll.v" 80 -1 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 1255 9662 10382 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1488877095442 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mmf1 " "Entity dcfifo_mmf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1488877095928 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1488877095928 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1488877095928 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1488877095928 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1488877095928 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1488877095928 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1488877095928 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA.sdc " "Synopsys Design Constraints File file not found: 'FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1488877095962 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_IN " "Node: CLK_IN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1488877095970 "|FPGA|CLK_IN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877095993 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877095993 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877095993 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1488877095993 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1488877095994 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1488877095994 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1488877095994 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1488877095995 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488877095995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488877095995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1488877095995 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1488877095995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488877096175 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL3E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL3E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488877096175 ""}  } { { "db/sig_pll_altpll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/sig_pll_altpll.v" 80 -1 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 1255 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488877096175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3) " "Automatically promoted node sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488877096175 ""}  } { { "db/sig_pll_altpll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/sig_pll_altpll.v" 80 -1 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 1255 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488877096175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_3) " "Automatically promoted node sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488877096175 ""}  } { { "db/sig_pll_altpll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/sig_pll_altpll.v" 80 -1 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 1255 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488877096175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488877096175 ""}  } { { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 2404 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488877096175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_N~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node RESET_N~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488877096175 ""}  } { { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 24 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_N~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 11837 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488877096175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488877096175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 7580 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488877096175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 3051 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1488877096175 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1488877096175 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 4623 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488877096175 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1488877096774 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1488877096782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1488877096783 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1488877096791 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1488877096801 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1488877096807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1488877096808 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1488877096814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1488877097323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1488877097331 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1488877097331 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1488877097350 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1488877097350 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1488877097350 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 20 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488877097351 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 38 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488877097351 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488877097351 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488877097351 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 36 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488877097351 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 32 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488877097351 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 11 27 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488877097351 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 27 10 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488877097351 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1488877097351 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1488877097351 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1 clk\[2\] USB3_PCLK~output " "PLL \"sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"USB3_PCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sig_pll_altpll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/db/sig_pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/apps/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sig_pll.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/sig_pll.v" 94 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 78 0 0 } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 36 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1488877097401 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488877097539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1488877099736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488877100503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1488877100527 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1488877102382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488877102382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1488877103016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X58_Y49 X68_Y60 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60" {  } { { "loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} 58 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1488877106765 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1488877106765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488877107572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1488877107575 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1488877107575 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1488877107575 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.58 " "Total time spent on timing analysis during the Fitter is 1.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1488877107689 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1488877107725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1488877108344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1488877108370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1488877109170 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488877110121 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "36 Cyclone III " "36 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_CTL5 3.3-V LVTTL F8 " "Pin USB3_CTL5 uses I/O standard 3.3-V LVTTL at F8" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_CTL5 } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_CTL5" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 28 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_CTL5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[0\] 3.3-V LVTTL B14 " "Pin USB3_DQ\[0\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[0] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[0\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[1\] 3.3-V LVTTL A14 " "Pin USB3_DQ\[1\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[1] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[1\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[2\] 3.3-V LVTTL F9 " "Pin USB3_DQ\[2\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[2] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[2\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[3\] 3.3-V LVTTL B13 " "Pin USB3_DQ\[3\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[3] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[3\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[4\] 3.3-V LVTTL J6 " "Pin USB3_DQ\[4\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[4] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[4\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[5\] 3.3-V LVTTL F10 " "Pin USB3_DQ\[5\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[5] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[5\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[6\] 3.3-V LVTTL A13 " "Pin USB3_DQ\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[6] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[6\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[7\] 3.3-V LVTTL E13 " "Pin USB3_DQ\[7\] uses I/O standard 3.3-V LVTTL at E13" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[7] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[7\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[8\] 3.3-V LVTTL C13 " "Pin USB3_DQ\[8\] uses I/O standard 3.3-V LVTTL at C13" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[8] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[8\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[9\] 3.3-V LVTTL D13 " "Pin USB3_DQ\[9\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[9] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[9\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[10\] 3.3-V LVTTL A10 " "Pin USB3_DQ\[10\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[10] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[10\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[11\] 3.3-V LVTTL A9 " "Pin USB3_DQ\[11\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[11] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[11\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[12\] 3.3-V LVTTL B10 " "Pin USB3_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[12] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[12\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[13\] 3.3-V LVTTL B9 " "Pin USB3_DQ\[13\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[13] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[13\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[14\] 3.3-V LVTTL E12 " "Pin USB3_DQ\[14\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[14] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[14\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[15\] 3.3-V LVTTL H7 " "Pin USB3_DQ\[15\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[15] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[15\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[16\] 3.3-V LVTTL B5 " "Pin USB3_DQ\[16\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[16] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[16\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[17\] 3.3-V LVTTL D8 " "Pin USB3_DQ\[17\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[17] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[17\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[18\] 3.3-V LVTTL A4 " "Pin USB3_DQ\[18\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[18] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[18\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[19\] 3.3-V LVTTL B4 " "Pin USB3_DQ\[19\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[19] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[19\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[20\] 3.3-V LVTTL A5 " "Pin USB3_DQ\[20\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[20] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[20\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[21\] 3.3-V LVTTL C6 " "Pin USB3_DQ\[21\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[21] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[21\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[22\] 3.3-V LVTTL C7 " "Pin USB3_DQ\[22\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[22] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[22\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[23\] 3.3-V LVTTL C8 " "Pin USB3_DQ\[23\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[23] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[23\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[24\] 3.3-V LVTTL F7 " "Pin USB3_DQ\[24\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[24] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[24\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[25\] 3.3-V LVTTL D6 " "Pin USB3_DQ\[25\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[25] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[25\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[26\] 3.3-V LVTTL D7 " "Pin USB3_DQ\[26\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[26] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[26\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[27\] 3.3-V LVTTL H6 " "Pin USB3_DQ\[27\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[27] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[27\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[28\] 3.3-V LVTTL C4 " "Pin USB3_DQ\[28\] uses I/O standard 3.3-V LVTTL at C4" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[28] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[28\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[29\] 3.3-V LVTTL E3 " "Pin USB3_DQ\[29\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[29] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[29\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[30\] 3.3-V LVTTL E4 " "Pin USB3_DQ\[30\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[30] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[30\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[31\] 3.3-V LVTTL C3 " "Pin USB3_DQ\[31\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[31] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[31\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_N 3.3-V LVTTL G2 " "Pin RESET_N uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { RESET_N } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 24 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_CTL4 3.3-V LVTTL E11 " "Pin USB3_CTL4 uses I/O standard 3.3-V LVTTL at E11" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_CTL4 } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_CTL4" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 27 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_CTL4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_IN 3.3-V LVTTL B12 " "Pin CLK_IN uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { CLK_IN } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 21 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1488877111000 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1488877111000 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[0\] a permanently disabled " "Pin USB3_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[0] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[0\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[1\] a permanently disabled " "Pin USB3_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[1] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[1\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[2\] a permanently disabled " "Pin USB3_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[2] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[2\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[3\] a permanently disabled " "Pin USB3_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[3] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[3\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[4\] a permanently disabled " "Pin USB3_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[4] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[4\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[5\] a permanently disabled " "Pin USB3_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[5] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[5\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[6\] a permanently disabled " "Pin USB3_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[6] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[6\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[7\] a permanently disabled " "Pin USB3_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[7] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[7\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[8\] a permanently disabled " "Pin USB3_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[8] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[8\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[9\] a permanently disabled " "Pin USB3_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[9] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[9\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[10\] a permanently disabled " "Pin USB3_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[10] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[10\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[11\] a permanently disabled " "Pin USB3_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[11] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[11\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[12\] a permanently disabled " "Pin USB3_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[12] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[12\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[13\] a permanently disabled " "Pin USB3_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[13] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[13\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[14\] a permanently disabled " "Pin USB3_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[14] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[14\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[15\] a permanently disabled " "Pin USB3_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[15] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[15\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[16\] a permanently disabled " "Pin USB3_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[16] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[16\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[17\] a permanently disabled " "Pin USB3_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[17] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[17\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[18\] a permanently disabled " "Pin USB3_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[18] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[18\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[19\] a permanently disabled " "Pin USB3_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[19] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[19\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[20\] a permanently disabled " "Pin USB3_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[20] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[20\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[21\] a permanently disabled " "Pin USB3_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[21] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[21\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[22\] a permanently disabled " "Pin USB3_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[22] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[22\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[23\] a permanently disabled " "Pin USB3_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[23] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[23\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[24\] a permanently disabled " "Pin USB3_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[24] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[24\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[25\] a permanently disabled " "Pin USB3_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[25] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[25\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[26\] a permanently disabled " "Pin USB3_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[26] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[26\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[27\] a permanently disabled " "Pin USB3_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[27] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[27\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[28\] a permanently disabled " "Pin USB3_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[28] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[28\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[29\] a permanently disabled " "Pin USB3_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[29] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[29\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[30\] a permanently disabled " "Pin USB3_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[30] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[30\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[31\] a permanently disabled " "Pin USB3_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[31] } } } { "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[31\]" } } } } { "FPGA.v" "" { Text "D:/Projects/FPGA/USB3_to_DA/FPGA.v" 29 0 0 } } { "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/FPGA/USB3_to_DA/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1488877111003 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1488877111003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/FPGA/USB3_to_DA/output_files/FPGA.fit.smsg " "Generated suppressed messages file D:/Projects/FPGA/USB3_to_DA/output_files/FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1488877111377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1487 " "Peak virtual memory: 1487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488877112225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 16:58:32 2017 " "Processing ended: Tue Mar 07 16:58:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488877112225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488877112225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488877112225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1488877112225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1488877114600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488877114600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 16:58:33 2017 " "Processing started: Tue Mar 07 16:58:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488877114600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1488877114600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA -c FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1488877114601 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1488877117818 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1488877117907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488877118950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 16:58:38 2017 " "Processing ended: Tue Mar 07 16:58:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488877118950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488877118950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488877118950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1488877118950 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1488877119557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1488877121515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488877121516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 16:58:40 2017 " "Processing started: Tue Mar 07 16:58:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488877121516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488877121516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA -c FPGA " "Command: quartus_sta FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488877121517 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1488877121603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1488877122016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1488877122062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1488877122063 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mmf1 " "Entity dcfifo_mmf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122475 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1488877122475 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122475 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122475 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1488877122475 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1488877122475 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA.sdc " "Synopsys Design Constraints File file not found: 'FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1488877122508 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_IN " "Node: CLK_IN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1488877122515 "|FPGA|CLK_IN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122856 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122856 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122856 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122856 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1488877122858 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1488877122858 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1488877122858 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1488877122860 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1488877122875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 37.772 " "Worst-case setup slack is 37.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.772               0.000 altera_reserved_tck  " "   37.772               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877122915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 altera_reserved_tck  " "    0.445               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877122924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.123 " "Worst-case recovery slack is 48.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.123               0.000 altera_reserved_tck  " "   48.123               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877122929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.130 " "Worst-case removal slack is 1.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.130               0.000 altera_reserved_tck  " "    1.130               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877122934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.411 " "Worst-case minimum pulse width slack is 49.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.411               0.000 altera_reserved_tck  " "   49.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877122936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877122936 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1488877123064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1488877123091 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1488877124007 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_IN " "Node: CLK_IN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1488877124183 "|FPGA|CLK_IN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124191 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124191 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124191 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124191 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1488877124191 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1488877124191 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1488877124191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 38.453 " "Worst-case setup slack is 38.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.453               0.000 altera_reserved_tck  " "   38.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877124219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.394 " "Worst-case hold slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 altera_reserved_tck  " "    0.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877124228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.405 " "Worst-case recovery slack is 48.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.405               0.000 altera_reserved_tck  " "   48.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877124234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.031 " "Worst-case removal slack is 1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031               0.000 altera_reserved_tck  " "    1.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877124240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.261 " "Worst-case minimum pulse width slack is 49.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.261               0.000 altera_reserved_tck  " "   49.261               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877124243 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1488877124350 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_IN " "Node: CLK_IN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1488877124572 "|FPGA|CLK_IN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124580 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124580 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124580 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124580 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1488877124580 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1488877124580 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1488877124580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.830 " "Worst-case setup slack is 44.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.830               0.000 altera_reserved_tck  " "   44.830               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877124591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 altera_reserved_tck  " "    0.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877124601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.482 " "Worst-case recovery slack is 49.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482               0.000 altera_reserved_tck  " "   49.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877124609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877124616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.282 " "Worst-case minimum pulse width slack is 49.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.282               0.000 altera_reserved_tck  " "   49.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488877124622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488877124622 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1488877124916 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1488877124916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488877125071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 16:58:45 2017 " "Processing ended: Tue Mar 07 16:58:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488877125071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488877125071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488877125071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488877125071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488877127478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488877127479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 16:58:46 2017 " "Processing started: Tue Mar 07 16:58:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488877127479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488877127479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA -c FPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488877127479 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_8_1200mv_85c_slow.vo D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/ simulation " "Generated file FPGA_8_1200mv_85c_slow.vo in folder \"D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488877128553 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_8_1200mv_0c_slow.vo D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/ simulation " "Generated file FPGA_8_1200mv_0c_slow.vo in folder \"D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488877128792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_min_1200mv_0c_fast.vo D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/ simulation " "Generated file FPGA_min_1200mv_0c_fast.vo in folder \"D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488877129031 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA.vo D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/ simulation " "Generated file FPGA.vo in folder \"D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488877129278 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_8_1200mv_85c_v_slow.sdo D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/ simulation " "Generated file FPGA_8_1200mv_85c_v_slow.sdo in folder \"D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488877129620 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_8_1200mv_0c_v_slow.sdo D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/ simulation " "Generated file FPGA_8_1200mv_0c_v_slow.sdo in folder \"D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488877129965 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_min_1200mv_0c_v_fast.sdo D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/ simulation " "Generated file FPGA_min_1200mv_0c_v_fast.sdo in folder \"D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488877130307 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_v.sdo D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/ simulation " "Generated file FPGA_v.sdo in folder \"D:/Projects/FPGA/USB3_to_DA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488877130667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488877130835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 16:58:50 2017 " "Processing ended: Tue Mar 07 16:58:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488877130835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488877130835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488877130835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488877130835 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 167 s " "Quartus II Full Compilation was successful. 0 errors, 167 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488877131445 ""}
