// Seed: 1558112034
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    output wire id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output supply1 id_7,
    output wor id_8,
    input tri id_9,
    output uwire id_10,
    output tri0 id_11,
    input wand id_12,
    input tri0 id_13
);
  assign id_3 = id_12;
  wand id_15, id_16 = 1, id_17;
  wire id_18 = 1;
  module_0(
      id_16, id_17, id_18, id_15, id_16, id_17, id_18, id_18, id_17
  );
endmodule
