("dff_backup_2:/\tdff_backup_2 cadence_test_lib layout" (("open" (nil hierarchy "/{cadence_test_lib dff_backup_2 layout }:a"))) (((0.296 -2.539) (13.826 7.359)) "a" "Layout" 17))("dff_backup_2:/\tdff_backup_2 cadence_test_lib schematic" (("open" (nil hierarchy "/{cadence_test_lib dff_backup_2 schematic }:a"))) (((-4.6 -8.89375) (12.325 4.29375)) "a" "Schematics" 15))("dff_test:/\tdff_test Project_Lib1 layout" (("open" (nil hierarchy "/{Project_Lib1 dff_test layout }:a"))) (((0.296 -2.539) (13.826 7.359)) "a" "Layout" 14))("trans_gate:/\ttrans_gate Project_Lib1 symbol" (("open" (nil hierarchy "/{Project_Lib1 trans_gate symbol }:a"))) (((1.54375 -2.34375) (3.78125 -0.59375)) "a" "Symbol" 19))("integrated_v2:/\tintegrated_v2 Project_Lib1_sim schematic" (("open" (nil hierarchy "/{Project_Lib1_sim integrated_v2 schematic }:a"))) (((-1.80625 -5.5625) (2.99375 -3.125)) "a" "Schematics" 7))("integrated:/\tintegrated Project_Lib1 schematic" (("open" (nil hierarchy "/{Project_Lib1 integrated schematic }:a"))) (((-7.58125 -1.5875) (-1.54375 3.1125)) "a" "Schematics" 5))("integrated_sim:/\tintegrated_sim Project_Lib1_sim schematic" (("open" (nil hierarchy "/{Project_Lib1_sim integrated_sim schematic }:a"))) (((-8.00625 -5.05625) (8.96875 3.56875)) "a" "Schematics" 4))("trans_gate_sim:/\ttrans_gate_sim Project_Lib1_sim schematic" (("open" (nil hierarchy "/{Project_Lib1_sim trans_gate_sim schematic }:a"))) (((-0.65 -4.4) (6.71875 -0.78125)) "a" "analogArtist-Schematic" 2))("trans_gate:/\ttrans_gate Project_Lib1 schematic" (("open" (nil hierarchy "/{Project_Lib1 trans_gate schematic }:a"))) (((-2.5 -3.53125) (6.45 1.01875)) "a" "Schematics" 17))("inv_21:/\tinv_21 Project_Lib1 schematic" (("open" (nil hierarchy "/{Project_Lib1 inv_21 schematic }:a"))) (((-0.8625 -2.35) (4.6375 1.9375)) "a" "Schematics" 9))