Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Xilinx/halfadder/halfadder_tb_isim_beh.exe -prj D:/Xilinx/halfadder/halfadder_tb_beh.prj work.halfadder_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Xilinx/halfadder/halfadder.vhd" into library work
Parsing VHDL file "D:/Xilinx/halfadder/halfadder_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160812 KB
Fuse CPU Usage: 264 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity halfadder [halfadder_default]
Compiling architecture behavior of entity halfadder_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/Xilinx/halfadder/halfadder_tb_isim_beh.exe
Fuse Memory Usage: 171664 KB
Fuse CPU Usage: 296 ms
