module wideexpr_00685(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ({+(+(6'b100101))})==(u2);
  assign y1 = (ctrl[3]?({2{u1}})|($signed(((-(((1'b1)>>(4'sb1111))<<<($signed(s4))))|((3'sb101)^~((s5)^~((6'sb001110)>>>(1'b1)))))<=($signed(|(3'sb010))))):5'b11110);
  assign y2 = ~|((ctrl[0]?$signed(((ctrl[6]?$signed($unsigned(((s4)+(1'sb1))&(+(s1)))):(2'sb00)+(((-(s7))<<<((ctrl[5]?s4:1'sb1)))-((ctrl[7]?(ctrl[1]?s4:5'sb11001):s1)))))>>>(~(((1'sb1)>>(1'sb1))>>>((((s5)<<<(1'sb0))>>>(2'sb10))-(+((u0)>=(s5))))))):$signed(3'sb111)));
  assign y3 = $signed((~(((s0)!=(u5))>>(s6)))|(((3'sb100)|((1'sb0)^~(2'sb10)))>=(2'sb00)));
  assign y4 = $signed($signed({3{{3{s7}}}}));
  assign y5 = $signed({1{$unsigned((ctrl[3]?(ctrl[4]?s4:5'sb11100):(ctrl[2]?5'sb01100:s2)))}});
  assign y6 = 1'sb1;
  assign y7 = ((ctrl[0]?(ctrl[5]?(u5)!=((ctrl[0]?$signed(4'sb0010):(6'b100000)>>>(5'sb00110))):s0):({2{4'sb0111}})<<(s3)))!=(({3{$signed(6'sb111100)}})|(~|({4{{3{3'b001}}}})));
endmodule
