Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 13 17:12:00 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_of_electric_fan_timing_summary_routed.rpt -pb top_module_of_electric_fan_timing_summary_routed.pb -rpx top_module_of_electric_fan_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_of_electric_fan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.159        0.000                      0                  416        0.129        0.000                      0                  416        4.500        0.000                       0                   288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.159        0.000                      0                  416        0.129        0.000                      0                  416        4.500        0.000                       0                   288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.563ns  (logic 0.707ns (27.582%)  route 1.856ns (72.418%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.621    10.142    power_cntr_0/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  power_cntr_0/timer_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.459    10.601 r  power_cntr_0/timer_enable_reg/Q
                         net (fo=4, routed)           0.822    11.423    power_cntr_0/timer_enable_reg_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  power_cntr_0/timer[3]_i_6/O
                         net (fo=22, routed)          0.656    12.203    btn_power_cntr/btn1/reset_time_out
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.327 r  btn_power_cntr/btn1/speed_state[3]_i_1/O
                         net (fo=4, routed)           0.378    12.706    power_cntr_0/E[0]
    SLICE_X61Y22         FDPE                                         r  power_cntr_0/speed_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.504    14.845    power_cntr_0/clk_IBUF_BUFG
    SLICE_X61Y22         FDPE                                         r  power_cntr_0/speed_state_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDPE (Setup_fdpe_C_CE)      -0.205    14.865    power_cntr_0/speed_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.563ns  (logic 0.707ns (27.582%)  route 1.856ns (72.418%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.621    10.142    power_cntr_0/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  power_cntr_0/timer_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.459    10.601 r  power_cntr_0/timer_enable_reg/Q
                         net (fo=4, routed)           0.822    11.423    power_cntr_0/timer_enable_reg_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  power_cntr_0/timer[3]_i_6/O
                         net (fo=22, routed)          0.656    12.203    btn_power_cntr/btn1/reset_time_out
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.327 r  btn_power_cntr/btn1/speed_state[3]_i_1/O
                         net (fo=4, routed)           0.378    12.706    power_cntr_0/E[0]
    SLICE_X61Y22         FDCE                                         r  power_cntr_0/speed_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.504    14.845    power_cntr_0/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  power_cntr_0/speed_state_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    power_cntr_0/speed_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.563ns  (logic 0.707ns (27.582%)  route 1.856ns (72.418%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.621    10.142    power_cntr_0/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  power_cntr_0/timer_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.459    10.601 r  power_cntr_0/timer_enable_reg/Q
                         net (fo=4, routed)           0.822    11.423    power_cntr_0/timer_enable_reg_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  power_cntr_0/timer[3]_i_6/O
                         net (fo=22, routed)          0.656    12.203    btn_power_cntr/btn1/reset_time_out
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.327 r  btn_power_cntr/btn1/speed_state[3]_i_1/O
                         net (fo=4, routed)           0.378    12.706    power_cntr_0/E[0]
    SLICE_X61Y22         FDCE                                         r  power_cntr_0/speed_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.504    14.845    power_cntr_0/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  power_cntr_0/speed_state_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    power_cntr_0/speed_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.563ns  (logic 0.707ns (27.582%)  route 1.856ns (72.418%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns = ( 10.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.621    10.142    power_cntr_0/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  power_cntr_0/timer_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.459    10.601 r  power_cntr_0/timer_enable_reg/Q
                         net (fo=4, routed)           0.822    11.423    power_cntr_0/timer_enable_reg_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.547 r  power_cntr_0/timer[3]_i_6/O
                         net (fo=22, routed)          0.656    12.203    btn_power_cntr/btn1/reset_time_out
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.327 r  btn_power_cntr/btn1/speed_state[3]_i_1/O
                         net (fo=4, routed)           0.378    12.706    power_cntr_0/E[0]
    SLICE_X61Y22         FDCE                                         r  power_cntr_0/speed_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.504    14.845    power_cntr_0/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  power_cntr_0/speed_state_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    power_cntr_0/speed_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 power_cntr_0/duty_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_next_state_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.766ns (29.810%)  route 1.804ns (70.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.619     5.140    power_cntr_0/clk_IBUF_BUFG
    SLICE_X60Y23         FDPE                                         r  power_cntr_0/duty_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.658 r  power_cntr_0/duty_enable_reg/Q
                         net (fo=5, routed)           0.714     6.372    power_cntr_0/duty_enable_reg_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.496 r  power_cntr_0/timer[3]_i_6/O
                         net (fo=22, routed)          0.605     7.101    power_cntr_0/reset_time_out
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.225 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=6, routed)           0.484     7.710    power_cntr_0/speed_next_state0
    SLICE_X60Y22         FDCE                                         r  power_cntr_0/speed_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.504     9.845    power_cntr_0/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  power_cntr_0/speed_next_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_CE)      -0.164     9.920    power_cntr_0/speed_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 power_cntr_0/duty_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_next_state_reg[1]/CE
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.766ns (29.810%)  route 1.804ns (70.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.619     5.140    power_cntr_0/clk_IBUF_BUFG
    SLICE_X60Y23         FDPE                                         r  power_cntr_0/duty_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.658 r  power_cntr_0/duty_enable_reg/Q
                         net (fo=5, routed)           0.714     6.372    power_cntr_0/duty_enable_reg_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.496 r  power_cntr_0/timer[3]_i_6/O
                         net (fo=22, routed)          0.605     7.101    power_cntr_0/reset_time_out
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.225 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=6, routed)           0.484     7.710    power_cntr_0/speed_next_state0
    SLICE_X60Y22         FDPE                                         r  power_cntr_0/speed_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.504     9.845    power_cntr_0/clk_IBUF_BUFG
    SLICE_X60Y22         FDPE                                         r  power_cntr_0/speed_next_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X60Y22         FDPE (Setup_fdpe_C_CE)      -0.164     9.920    power_cntr_0/speed_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 power_cntr_0/duty_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_next_state_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.766ns (29.810%)  route 1.804ns (70.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.619     5.140    power_cntr_0/clk_IBUF_BUFG
    SLICE_X60Y23         FDPE                                         r  power_cntr_0/duty_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.658 r  power_cntr_0/duty_enable_reg/Q
                         net (fo=5, routed)           0.714     6.372    power_cntr_0/duty_enable_reg_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.496 r  power_cntr_0/timer[3]_i_6/O
                         net (fo=22, routed)          0.605     7.101    power_cntr_0/reset_time_out
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.225 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=6, routed)           0.484     7.710    power_cntr_0/speed_next_state0
    SLICE_X60Y22         FDCE                                         r  power_cntr_0/speed_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.504     9.845    power_cntr_0/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  power_cntr_0/speed_next_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_CE)      -0.164     9.920    power_cntr_0/speed_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 power_cntr_0/duty_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_next_state_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.766ns (29.810%)  route 1.804ns (70.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.619     5.140    power_cntr_0/clk_IBUF_BUFG
    SLICE_X60Y23         FDPE                                         r  power_cntr_0/duty_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.658 r  power_cntr_0/duty_enable_reg/Q
                         net (fo=5, routed)           0.714     6.372    power_cntr_0/duty_enable_reg_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.496 r  power_cntr_0/timer[3]_i_6/O
                         net (fo=22, routed)          0.605     7.101    power_cntr_0/reset_time_out
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.225 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=6, routed)           0.484     7.710    power_cntr_0/speed_next_state0
    SLICE_X60Y22         FDCE                                         r  power_cntr_0/speed_next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.504     9.845    power_cntr_0/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  power_cntr_0/speed_next_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_CE)      -0.164     9.920    power_cntr_0/speed_next_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 power_cntr_0/duty_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/duty_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.766ns (30.935%)  route 1.710ns (69.065%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.844 - 5.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.619     5.140    power_cntr_0/clk_IBUF_BUFG
    SLICE_X60Y23         FDPE                                         r  power_cntr_0/duty_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.658 r  power_cntr_0/duty_enable_reg/Q
                         net (fo=5, routed)           0.714     6.372    power_cntr_0/duty_enable_reg_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.496 r  power_cntr_0/timer[3]_i_6/O
                         net (fo=22, routed)          0.605     7.101    power_cntr_0/reset_time_out
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.225 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=6, routed)           0.391     7.616    power_cntr_0/speed_next_state0
    SLICE_X61Y23         FDCE                                         r  power_cntr_0/duty_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.503     9.844    power_cntr_0/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  power_cntr_0/duty_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.118    
                         clock uncertainty           -0.035    10.083    
    SLICE_X61Y23         FDCE (Setup_fdce_C_CE)      -0.202     9.881    power_cntr_0/duty_reg[0]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 power_cntr_0/duty_enable_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/duty_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.766ns (30.935%)  route 1.710ns (69.065%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.844 - 5.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.619     5.140    power_cntr_0/clk_IBUF_BUFG
    SLICE_X60Y23         FDPE                                         r  power_cntr_0/duty_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.658 r  power_cntr_0/duty_enable_reg/Q
                         net (fo=5, routed)           0.714     6.372    power_cntr_0/duty_enable_reg_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.496 r  power_cntr_0/timer[3]_i_6/O
                         net (fo=22, routed)          0.605     7.101    power_cntr_0/reset_time_out
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.225 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=6, routed)           0.391     7.616    power_cntr_0/speed_next_state0
    SLICE_X61Y23         FDCE                                         r  power_cntr_0/duty_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.503     9.844    power_cntr_0/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  power_cntr_0/duty_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.118    
                         clock uncertainty           -0.035    10.083    
    SLICE_X61Y23         FDCE (Setup_fdce_C_CE)      -0.202     9.881    power_cntr_0/duty_reg[1]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  2.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/cnt_sysclk_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.267ns  (logic 0.191ns (71.507%)  route 0.076ns (28.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.589     6.472    power_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X65Y17         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.146     6.618 r  power_cntr_0/usec_clk/cnt_sysclk_reg[2]/Q
                         net (fo=7, routed)           0.076     6.694    power_cntr_0/usec_clk/ed/Q[1]
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.045     6.739 r  power_cntr_0/usec_clk/ed/ff_cur_i_1__1/O
                         net (fo=1, routed)           0.000     6.739    power_cntr_0/usec_clk/ed/ff_cur_i_1__1_n_0
    SLICE_X64Y17         FDCE                                         r  power_cntr_0/usec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.858     6.985    power_cntr_0/usec_clk/ed/clk_IBUF_BUFG
    SLICE_X64Y17         FDCE                                         r  power_cntr_0/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.485    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.125     6.610    power_cntr_0/usec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.610    
                         arrival time                           6.739    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.290ns  (logic 0.191ns (65.971%)  route 0.099ns (34.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.589     6.472    power_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X65Y17         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.146     6.618 r  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.099     6.717    power_cntr_0/usec_clk/cnt_sysclk_reg[4]
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.045     6.762 r  power_cntr_0/usec_clk/cnt_sysclk[6]_i_1/O
                         net (fo=1, routed)           0.000     6.762    power_cntr_0/usec_clk/p_0_in__0[6]
    SLICE_X64Y17         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.858     6.985    power_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X64Y17         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.485    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.125     6.610    power_cntr_0/usec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.610    
                         arrival time                           6.762    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/cnt_sysclk_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.292ns  (logic 0.191ns (65.519%)  route 0.101ns (34.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.589     6.472    power_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X65Y17         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.146     6.618 r  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.101     6.719    power_cntr_0/usec_clk/cnt_sysclk_reg[4]
    SLICE_X64Y17         LUT6 (Prop_lut6_I3_O)        0.045     6.764 r  power_cntr_0/usec_clk/cnt_sysclk[5]_i_1/O
                         net (fo=1, routed)           0.000     6.764    power_cntr_0/usec_clk/p_0_in__0[5]
    SLICE_X64Y17         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.858     6.985    power_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X64Y17         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.485    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.124     6.609    power_cntr_0/usec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.609    
                         arrival time                           6.764    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 btn_led_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.109%)  route 0.076ns (28.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.468    btn_led_cntr/btn1/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  btn_led_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  btn_led_cntr/btn1/ff_cur_reg/Q
                         net (fo=3, routed)           0.076     1.685    btn_timer_cntr/btn1/p_0_in_1[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.730 r  btn_timer_cntr/btn1/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.730    current_state[2]
    SLICE_X63Y21         FDCE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  current_state_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.092     1.573    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 blue_led/led_b/cnt_sysclk_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_led/led_b/ed_n1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.282ns  (logic 0.191ns (67.779%)  route 0.091ns (32.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.591     6.474    blue_led/led_b/clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  blue_led/led_b/cnt_sysclk_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.146     6.620 f  blue_led/led_b/cnt_sysclk_reg[5]/Q
                         net (fo=4, routed)           0.091     6.711    blue_led/led_b/ed_n1/Q[4]
    SLICE_X62Y15         LUT6 (Prop_lut6_I4_O)        0.045     6.756 r  blue_led/led_b/ed_n1/ff_cur_i_1__2/O
                         net (fo=1, routed)           0.000     6.756    blue_led/led_b/ed_n1/pwm_freqx100
    SLICE_X62Y15         FDCE                                         r  blue_led/led_b/ed_n1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.860     6.987    blue_led/led_b/ed_n1/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  blue_led/led_b/ed_n1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.487    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.099     6.586    blue_led/led_b/ed_n1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.756    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 blue_led/led_b/ed_n1/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_led/led_b/ed_n1/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.279ns  (logic 0.146ns (52.303%)  route 0.133ns (47.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.591     6.474    blue_led/led_b/ed_n1/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  blue_led/led_b/ed_n1/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  blue_led/led_b/ed_n1/ff_cur_reg/Q
                         net (fo=2, routed)           0.133     6.753    blue_led/led_b/ed_n1/p_0_in[1]
    SLICE_X62Y17         FDCE                                         r  blue_led/led_b/ed_n1/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.858     6.985    blue_led/led_b/ed_n1/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  blue_led/led_b/ed_n1/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.486    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.077     6.563    blue_led/led_b/ed_n1/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.563    
                         arrival time                           6.753    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btn_echo_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.468    btn_echo_cntr/btn1/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  btn_echo_cntr/btn1/ff_cur_reg/Q
                         net (fo=4, routed)           0.110     1.719    btn_power_cntr/btn1/p_0_in_0[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.764 r  btn_power_cntr/btn1/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.764    current_state[0]
    SLICE_X63Y21         FDPE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X63Y21         FDPE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDPE (Hold_fdpe_C_D)         0.092     1.573    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btn_echo_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.468    btn_echo_cntr/btn1/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  btn_echo_cntr/btn1/ff_cur_reg/Q
                         net (fo=4, routed)           0.109     1.718    btn_echo_cntr/btn1/ff_cur_reg_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  btn_echo_cntr/btn1/current_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.763    current_state[3]
    SLICE_X63Y21         FDCE                                         r  current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  current_state_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.091     1.572    current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fnd/rc/com_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/com_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.468    fnd/rc/clk_IBUF_BUFG
    SLICE_X65Y27         FDPE                                         r  fnd/rc/com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  fnd/rc/com_reg[1]/Q
                         net (fo=6, routed)           0.132     1.741    fnd/rc/Q[1]
    SLICE_X65Y26         FDPE                                         r  fnd/rc/com_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.851     1.978    fnd/rc/clk_IBUF_BUFG
    SLICE_X65Y26         FDPE                                         r  fnd/rc/com_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y26         FDPE (Hold_fdpe_C_D)         0.070     1.549    fnd/rc/com_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 power_cntr_0/sec_clk/cnt_clksource_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/sec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.309ns  (logic 0.212ns (68.708%)  route 0.097ns (31.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     6.468    power_cntr_0/sec_clk/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.167     6.635 r  power_cntr_0/sec_clk/cnt_clksource_reg[4]/Q
                         net (fo=6, routed)           0.097     6.732    power_cntr_0/sec_clk/ed/Q[2]
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.045     6.777 r  power_cntr_0/sec_clk/ed/ff_cur_i_1__0/O
                         net (fo=1, routed)           0.000     6.777    power_cntr_0/sec_clk/ed/p_0_out
    SLICE_X61Y20         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.853     6.980    power_cntr_0/sec_clk/ed/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.481    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.098     6.579    power_cntr_0/sec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.579    
                         arrival time                           6.777    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   blue_led/duty_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   blue_led/duty_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   blue_led/duty_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   blue_led/duty_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   blue_led/led_b/cnt_sysclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   blue_led/led_b/cnt_sysclk_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   blue_led/led_b/cnt_sysclk_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   btn_power_cntr/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   btn_power_cntr/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   nolabel_line98/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   nolabel_line98/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   nolabel_line98/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   nolabel_line98/clk_div_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   nolabel_line98/clk_div_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   control_pwm/cnt_temp_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   control_pwm/cnt_temp_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   nolabel_line98/clk_div_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   nolabel_line98/clk_div_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   nolabel_line98/clk_div_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   nolabel_line98/pwm_rotation/cnt_duty_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   nolabel_line98/pwm_rotation/cnt_duty_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   nolabel_line98/pwm_rotation/cnt_duty_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line98/pwm_rotation/cnt_duty_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line98/pwm_rotation/cnt_duty_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line98/pwm_rotation/cnt_duty_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line98/pwm_rotation/cnt_duty_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   power_cntr_0/msec_clk/ed/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   power_cntr_0/msec_clk/ed/ff_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   power_cntr_0/usec_clk/ed/ff_old_reg/C



