INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/mod12_down/mod12_down.srcs/sources_1/new/mod12_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod12_up_down
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/mod12_down/mod12_down.srcs/sim_1/new/mod12updown_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod12_tb
