Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 22 10:19:59 2020
| Host         : DESKTOP-U60VC6L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3149 register/latch pins with no clock driven by root clock pin: design_1_i/link7/div16_0/inst/cnt_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.672        0.000                      0                63664        0.008        0.000                      0                63664        3.000        0.000                       0                 21985  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
clk_fpga_0                               {0.000 5.000}      10.000          100.000         
design_1_i/link7/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0          {0.000 31.250}     62.500          16.000          
  clkfbout_design_1_clk_wiz_0_0          {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                     0.672        0.000                      0                63610        0.008        0.000                      0                63610        3.750        0.000                       0                 21941  
design_1_i/link7/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0               59.578        0.000                      0                   54        0.139        0.000                      0                   54       30.270        0.000                       0                    40  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                            7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 3.870ns (44.038%)  route 4.918ns (55.962%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       2.015     3.309    design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.763 r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=769, routed)         3.701     9.465    design_1_i/total_link_ctrl_0/inst/data_in_index_1[1]
    SLICE_X59Y41         LUT6 (Prop_lut6_I2_O)        0.124     9.589 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[10]_i_118/O
                         net (fo=1, routed)           0.000     9.589    design_1_i/total_link_ctrl_0/inst/data_out_result_1[10]_i_118_n_0
    SLICE_X59Y41         MUXF7 (Prop_muxf7_I1_O)      0.245     9.834 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[10]_i_55/O
                         net (fo=1, routed)           0.000     9.834    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[10]_i_55_n_0
    SLICE_X59Y41         MUXF8 (Prop_muxf8_I0_O)      0.104     9.938 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[10]_i_24/O
                         net (fo=1, routed)           0.567    10.504    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[10]_i_24_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I5_O)        0.316    10.820 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[10]_i_8/O
                         net (fo=1, routed)           0.000    10.820    design_1_i/total_link_ctrl_0/inst/data_out_result_1[10]_i_8_n_0
    SLICE_X55Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    11.037 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[10]_i_4/O
                         net (fo=1, routed)           0.000    11.037    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[10]_i_4_n_0
    SLICE_X55Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    11.131 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[10]_i_2/O
                         net (fo=1, routed)           0.650    11.781    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[10]_i_2_n_0
    SLICE_X54Y50         LUT5 (Prop_lut5_I1_O)        0.316    12.097 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[10]_i_1/O
                         net (fo=1, routed)           0.000    12.097    design_1_i/total_link_ctrl_0/inst/data_out_result_1[10]_i_1_n_0
    SLICE_X54Y50         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.537    12.716    design_1_i/total_link_ctrl_0/inst/clk
    SLICE_X54Y50         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[10]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X54Y50         FDRE (Setup_fdre_C_D)        0.079    12.770    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.774ns  (logic 3.865ns (44.051%)  route 4.909ns (55.949%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       2.015     3.309    design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.763 r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=769, routed)         3.406     9.170    design_1_i/total_link_ctrl_0/inst/data_in_index_1[1]
    SLICE_X45Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.294 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[9]_i_79/O
                         net (fo=1, routed)           0.000     9.294    design_1_i/total_link_ctrl_0/inst/data_out_result_1[9]_i_79_n_0
    SLICE_X45Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     9.506 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[9]_i_36/O
                         net (fo=1, routed)           0.000     9.506    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[9]_i_36_n_0
    SLICE_X45Y47         MUXF8 (Prop_muxf8_I1_O)      0.094     9.600 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[9]_i_14/O
                         net (fo=1, routed)           0.791    10.391    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[9]_i_14_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I1_O)        0.316    10.707 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[9]_i_6/O
                         net (fo=1, routed)           0.000    10.707    design_1_i/total_link_ctrl_0/inst/data_out_result_1[9]_i_6_n_0
    SLICE_X44Y50         MUXF7 (Prop_muxf7_I1_O)      0.245    10.952 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    10.952    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[9]_i_3_n_0
    SLICE_X44Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    11.056 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[9]_i_2/O
                         net (fo=1, routed)           0.712    11.767    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[9]_i_2_n_0
    SLICE_X54Y50         LUT5 (Prop_lut5_I1_O)        0.316    12.083 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[9]_i_1/O
                         net (fo=1, routed)           0.000    12.083    design_1_i/total_link_ctrl_0/inst/data_out_result_1[9]_i_1_n_0
    SLICE_X54Y50         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.537    12.716    design_1_i/total_link_ctrl_0/inst/clk
    SLICE_X54Y50         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[9]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X54Y50         FDRE (Setup_fdre_C_D)        0.081    12.772    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.772    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 3.901ns (45.360%)  route 4.699ns (54.640%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       2.015     3.309    design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.763 r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=769, routed)         3.011     8.775    design_1_i/total_link_ctrl_0/inst/data_in_index_1[1]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.124     8.899 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[2]_i_77/O
                         net (fo=1, routed)           0.000     8.899    design_1_i/total_link_ctrl_0/inst/data_out_result_1[2]_i_77_n_0
    SLICE_X35Y65         MUXF7 (Prop_muxf7_I0_O)      0.238     9.137 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[2]_i_35/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[2]_i_35_n_0
    SLICE_X35Y65         MUXF8 (Prop_muxf8_I0_O)      0.104     9.241 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[2]_i_14/O
                         net (fo=1, routed)           1.039    10.280    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[2]_i_14_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I1_O)        0.316    10.596 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[2]_i_6/O
                         net (fo=1, routed)           0.000    10.596    design_1_i/total_link_ctrl_0/inst/data_out_result_1[2]_i_6_n_0
    SLICE_X40Y67         MUXF7 (Prop_muxf7_I1_O)      0.245    10.841 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    10.841    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[2]_i_3_n_0
    SLICE_X40Y67         MUXF8 (Prop_muxf8_I0_O)      0.104    10.945 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[2]_i_2/O
                         net (fo=1, routed)           0.649    11.594    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[2]_i_2_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I1_O)        0.316    11.910 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[2]_i_1/O
                         net (fo=1, routed)           0.000    11.910    design_1_i/total_link_ctrl_0/inst/data_out_result_1[2]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.474    12.653    design_1_i/total_link_ctrl_0/inst/clk
    SLICE_X40Y64         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[2]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.029    12.657    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 3.832ns (44.632%)  route 4.754ns (55.368%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       2.015     3.309    design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.763 r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=769, routed)         3.234     8.998    design_1_i/total_link_ctrl_0/inst/data_in_index_1[1]
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.122 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[4]_i_112/O
                         net (fo=1, routed)           0.000     9.122    design_1_i/total_link_ctrl_0/inst/data_out_result_1[4]_i_112_n_0
    SLICE_X65Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     9.339 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[4]_i_52/O
                         net (fo=1, routed)           0.000     9.339    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[4]_i_52_n_0
    SLICE_X65Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     9.433 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[4]_i_22/O
                         net (fo=1, routed)           0.933    10.366    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[4]_i_22_n_0
    SLICE_X71Y42         LUT6 (Prop_lut6_I1_O)        0.316    10.682 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[4]_i_8/O
                         net (fo=1, routed)           0.000    10.682    design_1_i/total_link_ctrl_0/inst/data_out_result_1[4]_i_8_n_0
    SLICE_X71Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    10.899 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[4]_i_4/O
                         net (fo=1, routed)           0.000    10.899    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[4]_i_4_n_0
    SLICE_X71Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    10.993 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[4]_i_2/O
                         net (fo=1, routed)           0.586    11.579    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[4]_i_2_n_0
    SLICE_X73Y46         LUT5 (Prop_lut5_I1_O)        0.316    11.895 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[4]_i_1/O
                         net (fo=1, routed)           0.000    11.895    design_1_i/total_link_ctrl_0/inst/data_out_result_1[4]_i_1_n_0
    SLICE_X73Y46         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.559    12.738    design_1_i/total_link_ctrl_0/inst/clk
    SLICE_X73Y46         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[4]/C
                         clock pessimism              0.115    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X73Y46         FDRE (Setup_fdre_C_D)        0.031    12.730    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 3.852ns (44.963%)  route 4.715ns (55.037%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       2.015     3.309    design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.763 r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=769, routed)         3.276     9.039    design_1_i/total_link_ctrl_0/inst/data_in_index_1[1]
    SLICE_X62Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.163 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[0]_i_63/O
                         net (fo=1, routed)           0.000     9.163    design_1_i/total_link_ctrl_0/inst/data_out_result_1[0]_i_63_n_0
    SLICE_X62Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     9.372 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[0]_i_28/O
                         net (fo=1, routed)           0.000     9.372    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[0]_i_28_n_0
    SLICE_X62Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     9.460 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[0]_i_10/O
                         net (fo=1, routed)           0.880    10.340    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[0]_i_10_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.319    10.659 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[0]_i_5/O
                         net (fo=1, routed)           0.000    10.659    design_1_i/total_link_ctrl_0/inst/data_out_result_1[0]_i_5_n_0
    SLICE_X63Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    10.897 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    10.897    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[0]_i_3_n_0
    SLICE_X63Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    11.001 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[0]_i_2/O
                         net (fo=1, routed)           0.559    11.560    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[0]_i_2_n_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I1_O)        0.316    11.876 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[0]_i_1/O
                         net (fo=1, routed)           0.000    11.876    design_1_i/total_link_ctrl_0/inst/data_out_result_1[0]_i_1_n_0
    SLICE_X59Y57         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.536    12.715    design_1_i/total_link_ctrl_0/inst/clk
    SLICE_X59Y57         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[0]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X59Y57         FDRE (Setup_fdre_C_D)        0.029    12.719    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 3.908ns (45.883%)  route 4.609ns (54.117%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       2.015     3.309    design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.763 r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=769, routed)         3.025     8.789    design_1_i/total_link_ctrl_0/inst/data_in_index_1[1]
    SLICE_X73Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.913 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[11]_i_74/O
                         net (fo=1, routed)           0.000     8.913    design_1_i/total_link_ctrl_0/inst/data_out_result_1[11]_i_74_n_0
    SLICE_X73Y47         MUXF7 (Prop_muxf7_I1_O)      0.245     9.158 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[11]_i_33/O
                         net (fo=1, routed)           0.000     9.158    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[11]_i_33_n_0
    SLICE_X73Y47         MUXF8 (Prop_muxf8_I0_O)      0.104     9.262 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[11]_i_13/O
                         net (fo=1, routed)           0.981    10.242    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[11]_i_13_n_0
    SLICE_X81Y46         LUT6 (Prop_lut6_I0_O)        0.316    10.558 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[11]_i_6/O
                         net (fo=1, routed)           0.000    10.558    design_1_i/total_link_ctrl_0/inst/data_out_result_1[11]_i_6_n_0
    SLICE_X81Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    10.803 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    10.803    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[11]_i_3_n_0
    SLICE_X81Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    10.907 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[11]_i_2/O
                         net (fo=1, routed)           0.603    11.511    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[11]_i_2_n_0
    SLICE_X73Y46         LUT5 (Prop_lut5_I1_O)        0.316    11.827 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[11]_i_1/O
                         net (fo=1, routed)           0.000    11.827    design_1_i/total_link_ctrl_0/inst/data_out_result_1[11]_i_1_n_0
    SLICE_X73Y46         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.559    12.738    design_1_i/total_link_ctrl_0/inst/clk
    SLICE_X73Y46         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[11]/C
                         clock pessimism              0.115    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X73Y46         FDRE (Setup_fdre_C_D)        0.029    12.728    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 3.792ns (44.929%)  route 4.648ns (55.071%))
  Logic Levels:           6  (LUT5=1 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       2.015     3.309    design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.763 r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=385, routed)         3.515     9.278    design_1_i/total_link_ctrl_0/inst/data_in_index_1[2]
    SLICE_X33Y61         MUXF7 (Prop_muxf7_S_O)       0.296     9.574 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[7]_i_45/O
                         net (fo=1, routed)           0.000     9.574    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[7]_i_45_n_0
    SLICE_X33Y61         MUXF8 (Prop_muxf8_I0_O)      0.104     9.678 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[7]_i_19/O
                         net (fo=1, routed)           0.821    10.500    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[7]_i_19_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.316    10.816 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[7]_i_7/O
                         net (fo=1, routed)           0.000    10.816    design_1_i/total_link_ctrl_0/inst/data_out_result_1[7]_i_7_n_0
    SLICE_X40Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    11.028 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    11.028    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[7]_i_4_n_0
    SLICE_X40Y57         MUXF8 (Prop_muxf8_I1_O)      0.094    11.122 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[7]_i_2/O
                         net (fo=1, routed)           0.312    11.433    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[7]_i_2_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I1_O)        0.316    11.749 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[7]_i_1/O
                         net (fo=1, routed)           0.000    11.749    design_1_i/total_link_ctrl_0/inst/data_out_result_1[7]_i_1_n_0
    SLICE_X39Y57         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.478    12.657    design_1_i/total_link_ctrl_0/inst/clk
    SLICE_X39Y57         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[7]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.029    12.661    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 design_1_i/index_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/total_link_ctrl_0/inst/data_out_result_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 3.858ns (43.876%)  route 4.935ns (56.124%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.735     3.029    design_1_i/index_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/index_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.483 r  design_1_i/index_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=769, routed)         2.582     8.065    design_1_i/total_link_ctrl_0/inst/data_in_index_2[1]
    SLICE_X92Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.189 r  design_1_i/total_link_ctrl_0/inst/data_out_result_2[3]_i_94/O
                         net (fo=1, routed)           0.000     8.189    design_1_i/total_link_ctrl_0/inst/data_out_result_2[3]_i_94_n_0
    SLICE_X92Y49         MUXF7 (Prop_muxf7_I1_O)      0.247     8.436 r  design_1_i/total_link_ctrl_0/inst/data_out_result_2_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     8.436    design_1_i/total_link_ctrl_0/inst/data_out_result_2_reg[3]_i_43_n_0
    SLICE_X92Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     8.534 r  design_1_i/total_link_ctrl_0/inst/data_out_result_2_reg[3]_i_18/O
                         net (fo=1, routed)           1.006     9.540    design_1_i/total_link_ctrl_0/inst/data_out_result_2_reg[3]_i_18_n_0
    SLICE_X92Y51         LUT6 (Prop_lut6_I1_O)        0.319     9.859 r  design_1_i/total_link_ctrl_0/inst/data_out_result_2[3]_i_7/O
                         net (fo=1, routed)           0.000     9.859    design_1_i/total_link_ctrl_0/inst/data_out_result_2[3]_i_7_n_0
    SLICE_X92Y51         MUXF7 (Prop_muxf7_I0_O)      0.209    10.068 r  design_1_i/total_link_ctrl_0/inst/data_out_result_2_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    10.068    design_1_i/total_link_ctrl_0/inst/data_out_result_2_reg[3]_i_4_n_0
    SLICE_X92Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    10.156 r  design_1_i/total_link_ctrl_0/inst/data_out_result_2_reg[3]_i_2/O
                         net (fo=1, routed)           1.347    11.503    design_1_i/total_link_ctrl_0/inst/data_out_result_2_reg[3]_i_2_n_0
    SLICE_X50Y56         LUT5 (Prop_lut5_I1_O)        0.319    11.822 r  design_1_i/total_link_ctrl_0/inst/data_out_result_2[3]_i_1/O
                         net (fo=1, routed)           0.000    11.822    design_1_i/total_link_ctrl_0/inst/data_out_result_2[3]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.466    12.645    design_1_i/total_link_ctrl_0/inst/clk
    SLICE_X50Y56         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_2_reg[3]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X50Y56         FDRE (Setup_fdre_C_D)        0.081    12.801    design_1_i/total_link_ctrl_0/inst/data_out_result_2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 3.827ns (45.715%)  route 4.544ns (54.285%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       2.015     3.309    design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.763 r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=769, routed)         2.737     8.500    design_1_i/total_link_ctrl_0/inst/data_in_index_1[0]
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.624 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[8]_i_111/O
                         net (fo=1, routed)           0.000     8.624    design_1_i/total_link_ctrl_0/inst/data_out_result_1[8]_i_111_n_0
    SLICE_X49Y66         MUXF7 (Prop_muxf7_I0_O)      0.212     8.836 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[8]_i_52/O
                         net (fo=1, routed)           0.000     8.836    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[8]_i_52_n_0
    SLICE_X49Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     8.930 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[8]_i_22/O
                         net (fo=1, routed)           1.117    10.047    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[8]_i_22_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.316    10.363 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[8]_i_8/O
                         net (fo=1, routed)           0.000    10.363    design_1_i/total_link_ctrl_0/inst/data_out_result_1[8]_i_8_n_0
    SLICE_X59Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    10.580 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[8]_i_4/O
                         net (fo=1, routed)           0.000    10.580    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[8]_i_4_n_0
    SLICE_X59Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    10.674 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[8]_i_2/O
                         net (fo=1, routed)           0.691    11.365    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[8]_i_2_n_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I1_O)        0.316    11.681 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[8]_i_1/O
                         net (fo=1, routed)           0.000    11.681    design_1_i/total_link_ctrl_0/inst/data_out_result_1[8]_i_1_n_0
    SLICE_X59Y57         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.536    12.715    design_1_i/total_link_ctrl_0/inst/clk
    SLICE_X59Y57         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[8]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X59Y57         FDRE (Setup_fdre_C_D)        0.031    12.721    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[8]
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 3.908ns (46.800%)  route 4.442ns (53.200%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       2.015     3.309    design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.763 r  design_1_i/index_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=769, routed)         2.808     8.571    design_1_i/total_link_ctrl_0/inst/data_in_index_1[1]
    SLICE_X67Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.695 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[1]_i_86/O
                         net (fo=1, routed)           0.000     8.695    design_1_i/total_link_ctrl_0/inst/data_out_result_1[1]_i_86_n_0
    SLICE_X67Y67         MUXF7 (Prop_muxf7_I1_O)      0.245     8.940 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[1]_i_39/O
                         net (fo=1, routed)           0.000     8.940    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[1]_i_39_n_0
    SLICE_X67Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     9.044 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[1]_i_16/O
                         net (fo=1, routed)           0.775     9.820    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[1]_i_16_n_0
    SLICE_X80Y67         LUT6 (Prop_lut6_I5_O)        0.316    10.136 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[1]_i_6/O
                         net (fo=1, routed)           0.000    10.136    design_1_i/total_link_ctrl_0/inst/data_out_result_1[1]_i_6_n_0
    SLICE_X80Y67         MUXF7 (Prop_muxf7_I1_O)      0.245    10.381 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    10.381    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[1]_i_3_n_0
    SLICE_X80Y67         MUXF8 (Prop_muxf8_I0_O)      0.104    10.485 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[1]_i_2/O
                         net (fo=1, routed)           0.859    11.344    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[1]_i_2_n_0
    SLICE_X67Y62         LUT5 (Prop_lut5_I1_O)        0.316    11.660 r  design_1_i/total_link_ctrl_0/inst/data_out_result_1[1]_i_1/O
                         net (fo=1, routed)           0.000    11.660    design_1_i/total_link_ctrl_0/inst/data_out_result_1[1]_i_1_n_0
    SLICE_X67Y62         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.537    12.716    design_1_i/total_link_ctrl_0/inst/clk
    SLICE_X67Y62         FDRE                                         r  design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[1]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X67Y62         FDRE (Setup_fdre_C_D)        0.031    12.722    design_1_i/total_link_ctrl_0/inst/data_out_result_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                  1.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[sc_route][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.754%)  route 0.154ns (52.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.638     0.974    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[sc_route][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[sc_route][3]/Q
                         net (fo=1, routed)           0.154     1.269    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[3].srl_nx1/w_accum_mesg[0]
    SLICE_X50Y99         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.821     1.187    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[3].srl_nx1/aclk
    SLICE_X50Y99         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.261    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m05_exit_pipeline/m05_exit/inst/w_reg/m_vector_i_reg[2052]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_result_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.627%)  route 0.206ns (59.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.543     0.879    design_1_i/smartconnect_0/inst/m05_exit_pipeline/m05_exit/inst/w_reg/aclk
    SLICE_X48Y73         FDRE                                         r  design_1_i/smartconnect_0/inst/m05_exit_pipeline/m05_exit/inst/w_reg/m_vector_i_reg[2052]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/smartconnect_0/inst/m05_exit_pipeline/m05_exit/inst/w_reg/m_vector_i_reg[2052]/Q
                         net (fo=1, routed)           0.206     1.226    design_1_i/axi_bram_ctrl_result_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wstrb[3]
    SLICE_X52Y72         FDRE                                         r  design_1_i/axi_bram_ctrl_result_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.807     1.173    design_1_i/axi_bram_ctrl_result_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X52Y72         FDRE                                         r  design_1_i/axi_bram_ctrl_result_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[3]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.072     1.210    design_1_i/axi_bram_ctrl_result_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.629     0.965    design_1_i/smartconnect_0/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y133        FDRE                                         r  design_1_i/smartconnect_0/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.148     1.113 r  design_1_i/smartconnect_0/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/Q
                         net (fo=1, routed)           0.157     1.270    design_1_i/smartconnect_0/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[35]_0[18]
    SLICE_X49Y133        FDRE                                         r  design_1_i/smartconnect_0/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.903     1.269    design_1_i/smartconnect_0/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X49Y133        FDRE                                         r  design_1_i/smartconnect_0/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.039     1.230    
    SLICE_X49Y133        FDRE (Hold_fdre_C_D)         0.017     1.247    design_1_i/smartconnect_0/inst/m09_exit_pipeline/m09_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][104]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.633     0.969    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y109        FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.148     1.117 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[104]/Q
                         net (fo=1, routed)           0.159     1.276    design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[103]
    SLICE_X49Y109        FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.909     1.275    design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y109        FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][104]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X49Y109        FDRE (Hold_fdre_C_D)         0.016     1.252    design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][104]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.624     0.960    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y127        FDRE                                         r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=47, routed)          0.206     1.307    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD0
    SLICE_X50Y127        RAMD32                                       r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.893     1.259    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X50Y127        RAMD32                                       r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
                         clock pessimism             -0.286     0.973    
    SLICE_X50Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.283    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.624     0.960    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y127        FDRE                                         r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=47, routed)          0.206     1.307    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD0
    SLICE_X50Y127        RAMD32                                       r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.893     1.259    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X50Y127        RAMD32                                       r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
                         clock pessimism             -0.286     0.973    
    SLICE_X50Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.283    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.624     0.960    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y127        FDRE                                         r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=47, routed)          0.206     1.307    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD0
    SLICE_X50Y127        RAMD32                                       r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.893     1.259    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X50Y127        RAMD32                                       r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
                         clock pessimism             -0.286     0.973    
    SLICE_X50Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.283    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.624     0.960    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y127        FDRE                                         r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=47, routed)          0.206     1.307    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD0
    SLICE_X50Y127        RAMD32                                       r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.893     1.259    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X50Y127        RAMD32                                       r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
                         clock pessimism             -0.286     0.973    
    SLICE_X50Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.283    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.624     0.960    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y127        FDRE                                         r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=47, routed)          0.206     1.307    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD0
    SLICE_X50Y127        RAMD32                                       r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.893     1.259    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X50Y127        RAMD32                                       r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
                         clock pessimism             -0.286     0.973    
    SLICE_X50Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.283    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.624     0.960    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y127        FDRE                                         r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y127        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=47, routed)          0.206     1.307    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD0
    SLICE_X50Y127        RAMD32                                       r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.893     1.259    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X50Y127        RAMD32                                       r  design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
                         clock pessimism             -0.286     0.973    
    SLICE_X50Y127        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.283    design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y16    design_1_i/index_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y16    design_1_i/index_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12    design_1_i/index_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12    design_1_i/index_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y14    design_1_i/result_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y14    design_1_i/result_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y12    design_1_i/result_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y12    design_1_i/result_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13    design_1_i/index_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13    design_1_i/index_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/smartconnect_0/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/smartconnect_0/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/smartconnect_0/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/smartconnect_0/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/smartconnect_0/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/smartconnect_0/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/smartconnect_0/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/smartconnect_0/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y110  design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y110  design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y105   design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y105   design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y105   design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y105   design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y105   design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y105   design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y107   design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y107   design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y107   design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y107   design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/link7/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/link7/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/link7/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/link7/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       59.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.578ns  (required time - arrival time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/div16_0/inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.642ns (28.759%)  route 1.590ns (71.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 64.074 - 62.500 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.806     1.806    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.750     1.753    design_1_i/link7/proc_sys_reset_16M/U0/slowest_sync_clk
    SLICE_X16Y38         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     3.276    design_1_i/link7/div16_0/inst/rstn
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.400 r  design_1_i/link7/div16_0/inst/cnt[3]_i_1/O
                         net (fo=4, routed)           0.586     3.985    design_1_i/link7/div16_0/inst/clear
    SLICE_X22Y37         FDRE                                         r  design_1_i/link7/div16_0/inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.612    64.112    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    60.687 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    62.412    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.503 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.571    64.074    design_1_i/link7/div16_0/inst/clk
    SLICE_X22Y37         FDRE                                         r  design_1_i/link7/div16_0/inst/cnt_reg[0]/C
                         clock pessimism              0.115    64.189    
                         clock uncertainty           -0.102    64.087    
    SLICE_X22Y37         FDRE (Setup_fdre_C_R)       -0.524    63.563    design_1_i/link7/div16_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         63.563    
                         arrival time                          -3.985    
  -------------------------------------------------------------------
                         slack                                 59.578    

Slack (MET) :             59.578ns  (required time - arrival time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/div16_0/inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.642ns (28.759%)  route 1.590ns (71.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 64.074 - 62.500 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.806     1.806    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.750     1.753    design_1_i/link7/proc_sys_reset_16M/U0/slowest_sync_clk
    SLICE_X16Y38         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     3.276    design_1_i/link7/div16_0/inst/rstn
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.400 r  design_1_i/link7/div16_0/inst/cnt[3]_i_1/O
                         net (fo=4, routed)           0.586     3.985    design_1_i/link7/div16_0/inst/clear
    SLICE_X22Y37         FDRE                                         r  design_1_i/link7/div16_0/inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.612    64.112    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    60.687 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    62.412    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.503 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.571    64.074    design_1_i/link7/div16_0/inst/clk
    SLICE_X22Y37         FDRE                                         r  design_1_i/link7/div16_0/inst/cnt_reg[1]/C
                         clock pessimism              0.115    64.189    
                         clock uncertainty           -0.102    64.087    
    SLICE_X22Y37         FDRE (Setup_fdre_C_R)       -0.524    63.563    design_1_i/link7/div16_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         63.563    
                         arrival time                          -3.985    
  -------------------------------------------------------------------
                         slack                                 59.578    

Slack (MET) :             59.578ns  (required time - arrival time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/div16_0/inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.642ns (28.759%)  route 1.590ns (71.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 64.074 - 62.500 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.806     1.806    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.750     1.753    design_1_i/link7/proc_sys_reset_16M/U0/slowest_sync_clk
    SLICE_X16Y38         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     3.276    design_1_i/link7/div16_0/inst/rstn
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.400 r  design_1_i/link7/div16_0/inst/cnt[3]_i_1/O
                         net (fo=4, routed)           0.586     3.985    design_1_i/link7/div16_0/inst/clear
    SLICE_X22Y37         FDRE                                         r  design_1_i/link7/div16_0/inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.612    64.112    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    60.687 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    62.412    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.503 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.571    64.074    design_1_i/link7/div16_0/inst/clk
    SLICE_X22Y37         FDRE                                         r  design_1_i/link7/div16_0/inst/cnt_reg[2]/C
                         clock pessimism              0.115    64.189    
                         clock uncertainty           -0.102    64.087    
    SLICE_X22Y37         FDRE (Setup_fdre_C_R)       -0.524    63.563    design_1_i/link7/div16_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         63.563    
                         arrival time                          -3.985    
  -------------------------------------------------------------------
                         slack                                 59.578    

Slack (MET) :             59.673ns  (required time - arrival time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/div16_0/inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.642ns (28.759%)  route 1.590ns (71.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 64.074 - 62.500 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.806     1.806    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.750     1.753    design_1_i/link7/proc_sys_reset_16M/U0/slowest_sync_clk
    SLICE_X16Y38         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     3.276    design_1_i/link7/div16_0/inst/rstn
    SLICE_X22Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.400 r  design_1_i/link7/div16_0/inst/cnt[3]_i_1/O
                         net (fo=4, routed)           0.586     3.985    design_1_i/link7/div16_0/inst/clear
    SLICE_X23Y37         FDRE                                         r  design_1_i/link7/div16_0/inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.612    64.112    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    60.687 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    62.412    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.503 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.571    64.074    design_1_i/link7/div16_0/inst/clk
    SLICE_X23Y37         FDRE                                         r  design_1_i/link7/div16_0/inst/cnt_reg[3]/C
                         clock pessimism              0.115    64.189    
                         clock uncertainty           -0.102    64.087    
    SLICE_X23Y37         FDRE (Setup_fdre_C_R)       -0.429    63.658    design_1_i/link7/div16_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         63.658    
                         arrival time                          -3.985    
  -------------------------------------------------------------------
                         slack                                 59.673    

Slack (MET) :             59.921ns  (required time - arrival time)
  Source:                 design_1_i/link7/div16_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/div16_0/inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.801ns (37.015%)  route 1.363ns (62.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 64.074 - 62.500 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.806     1.806    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.746     1.749    design_1_i/link7/div16_0/inst/clk
    SLICE_X22Y37         FDRE                                         r  design_1_i/link7/div16_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.478     2.227 r  design_1_i/link7/div16_0/inst/cnt_reg[1]/Q
                         net (fo=3, routed)           0.857     3.084    design_1_i/link7/div16_0/inst/cnt_reg_n_0_[1]
    SLICE_X22Y37         LUT4 (Prop_lut4_I0_O)        0.323     3.407 r  design_1_i/link7/div16_0/inst/cnt[3]_i_2/O
                         net (fo=1, routed)           0.506     3.913    design_1_i/link7/div16_0/inst/p_0_in[3]
    SLICE_X23Y37         FDRE                                         r  design_1_i/link7/div16_0/inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.612    64.112    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    60.687 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    62.412    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.503 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.571    64.074    design_1_i/link7/div16_0/inst/clk
    SLICE_X23Y37         FDRE                                         r  design_1_i/link7/div16_0/inst/cnt_reg[3]/C
                         clock pessimism              0.153    64.227    
                         clock uncertainty           -0.102    64.125    
    SLICE_X23Y37         FDRE (Setup_fdre_C_D)       -0.291    63.834    design_1_i/link7/div16_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         63.834    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                 59.921    

Slack (MET) :             60.207ns  (required time - arrival time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.666ns (35.802%)  route 1.194ns (64.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 64.077 - 62.500 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.806     1.806    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.749     1.752    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/slowest_sync_clk
    SLICE_X14Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     2.270 f  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.812     3.082    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X16Y38         LUT2 (Prop_lut2_I1_O)        0.148     3.230 r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.382     3.612    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_i_1_n_0
    SLICE_X17Y38         FDSE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.612    64.112    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    60.687 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    62.412    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.503 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.574    64.077    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/slowest_sync_clk
    SLICE_X17Y38         FDSE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_reg/C
                         clock pessimism              0.115    64.192    
                         clock uncertainty           -0.102    64.090    
    SLICE_X17Y38         FDSE (Setup_fdse_C_D)       -0.271    63.819    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         63.819    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                 60.207    

Slack (MET) :             60.239ns  (required time - arrival time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 1.752ns (80.934%)  route 0.413ns (19.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 64.078 - 62.500 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.806     1.806    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.751     1.754    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y40         SRL16E                                       r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     3.382 r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.413     3.795    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/Q
    SLICE_X17Y39         LUT3 (Prop_lut3_I2_O)        0.124     3.919 r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.919    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_int0__0
    SLICE_X17Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.612    64.112    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    60.687 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    62.412    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.503 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.575    64.078    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.151    64.229    
                         clock uncertainty           -0.102    64.127    
    SLICE_X17Y39         FDRE (Setup_fdre_C_D)        0.031    64.158    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         64.158    
                         arrival time                          -3.919    
  -------------------------------------------------------------------
                         slack                                 60.239    

Slack (MET) :             60.266ns  (required time - arrival time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.642ns (39.103%)  route 1.000ns (60.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 64.075 - 62.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.806     1.806    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.748     1.751    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     2.269 f  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     2.922    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.046 r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.347     3.393    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X15Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.612    64.112    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    60.687 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    62.412    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.503 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.572    64.075    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.115    64.190    
                         clock uncertainty           -0.102    64.088    
    SLICE_X15Y36         FDRE (Setup_fdre_C_R)       -0.429    63.659    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         63.659    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                 60.266    

Slack (MET) :             60.266ns  (required time - arrival time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.642ns (39.103%)  route 1.000ns (60.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 64.075 - 62.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.806     1.806    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.748     1.751    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     2.269 f  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     2.922    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.046 r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.347     3.393    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X15Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.612    64.112    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    60.687 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    62.412    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.503 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.572    64.075    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.115    64.190    
                         clock uncertainty           -0.102    64.088    
    SLICE_X15Y36         FDRE (Setup_fdre_C_R)       -0.429    63.659    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         63.659    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                 60.266    

Slack (MET) :             60.266ns  (required time - arrival time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_design_1_clk_wiz_0_0 rise@62.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.642ns (39.103%)  route 1.000ns (60.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 64.075 - 62.500 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.806     1.806    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.748     1.751    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/slowest_sync_clk
    SLICE_X16Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     2.269 f  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     2.922    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X16Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.046 r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.347     3.393    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X15Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       1.612    64.112    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    60.687 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    62.412    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    62.503 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.572    64.075    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.115    64.190    
                         clock uncertainty           -0.102    64.088    
    SLICE_X15Y36         FDRE (Setup_fdre_C_R)       -0.429    63.659    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         63.659    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                 60.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.597     0.597    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590     0.592    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.087     0.820    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/seq_cnt[0]
    SLICE_X14Y36         LUT4 (Prop_lut4_I1_O)        0.045     0.865 r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     0.865    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_dec0__0
    SLICE_X14Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.864     0.864    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.858     0.860    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/slowest_sync_clk
    SLICE_X14Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.121     0.726    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.597     0.597    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591     0.593    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/slowest_sync_clk
    SLICE_X17Y38         FDSE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDSE (Prop_fdse_C_Q)         0.141     0.734 f  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.087     0.821    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/Pr_out
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.866 r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     0.866    design_1_i/link7/proc_sys_reset_16M/U0/SEQ_n_4
    SLICE_X16Y38         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.864     0.864    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.863    design_1_i/link7/proc_sys_reset_16M/U0/slowest_sync_clk
    SLICE_X16Y38         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.257     0.606    
    SLICE_X16Y38         FDRE (Hold_fdre_C_D)         0.120     0.726    design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.597     0.597    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591     0.593    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X16Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.812    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X16Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.864     0.864    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.863    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X16Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.270     0.593    
    SLICE_X16Y39         FDRE (Hold_fdre_C_D)         0.060     0.653    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.597     0.597    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591     0.593    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.812    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X18Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.864     0.864    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.863    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.270     0.593    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.060     0.653    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.597     0.597    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591     0.593    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.061     0.818    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_asr
    SLICE_X17Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.863 r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.863    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_int0__0
    SLICE_X17Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.864     0.864    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.863    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.257     0.606    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.092     0.698    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.597     0.597    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591     0.593    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     0.824    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/p_1_in
    SLICE_X16Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.864     0.864    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.863    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X16Y39         FDRE (Hold_fdre_C_D)         0.064     0.657    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.064%)  route 0.109ns (39.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.597     0.597    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591     0.593    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.109     0.866    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/p_3_out[3]
    SLICE_X17Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.864     0.864    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.863    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.254     0.609    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.075     0.684    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.597     0.597    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591     0.593    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.148     0.741 r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057     0.798    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X16Y39         LUT5 (Prop_lut5_I4_O)        0.098     0.896 r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.896    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X16Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.864     0.864    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.863    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.270     0.593    
    SLICE_X16Y39         FDRE (Hold_fdre_C_D)         0.121     0.714    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.597     0.597    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590     0.592    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162     0.895    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/seq_cnt[3]
    SLICE_X14Y36         LUT4 (Prop_lut4_I1_O)        0.046     0.941 r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.941    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/p_3_out[0]
    SLICE_X14Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.864     0.864    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.858     0.860    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/slowest_sync_clk
    SLICE_X14Y36         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.131     0.736    design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.597     0.597    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591     0.593    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.116     0.850    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr
    SLICE_X17Y39         LUT5 (Prop_lut5_I0_O)        0.045     0.895 r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X17Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21943, routed)       0.864     0.864    design_1_i/link7/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/link7/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/link7/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.863    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.270     0.593    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.091     0.684    design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y0    design_1_i/link7/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y0  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X22Y37     design_1_i/link7/div16_0/inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X22Y37     design_1_i/link7/div16_0/inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X22Y37     design_1_i/link7/div16_0/inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X23Y37     design_1_i/link7/div16_0/inst/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X16Y38     design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X16Y39     design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X16Y39     design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X16Y39     design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y0  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         31.250      30.270     SLICE_X18Y40     design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         31.250      30.270     SLICE_X18Y40     design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y37     design_1_i/link7/div16_0/inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y37     design_1_i/link7/div16_0/inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y37     design_1_i/link7/div16_0/inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X23Y37     design_1_i/link7/div16_0/inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y36     design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y36     design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y36     design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y36     design_1_i/link7/proc_sys_reset_16M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         31.250      30.270     SLICE_X18Y40     design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         31.250      30.270     SLICE_X18Y40     design_1_i/link7/proc_sys_reset_16M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y37     design_1_i/link7/div16_0/inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y37     design_1_i/link7/div16_0/inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y37     design_1_i/link7/div16_0/inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X23Y37     design_1_i/link7/div16_0/inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y38     design_1_i/link7/proc_sys_reset_16M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         31.250      30.750     SLICE_X16Y36     design_1_i/link7/proc_sys_reset_16M/U0/SEQ/Core_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         31.250      30.750     SLICE_X16Y36     design_1_i/link7/proc_sys_reset_16M/U0/SEQ/from_sys_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         31.250      30.750     SLICE_X17Y38     design_1_i/link7/proc_sys_reset_16M/U0/SEQ/pr_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/link7/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/link7/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



