{"vcs1":{"timestamp_begin":1747912261.454280951, "rt":12.37, "ut":12.39, "st":0.69}}
{"vcselab":{"timestamp_begin":1747912273.900839962, "rt":0.36, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1747912274.326827426, "rt":0.42, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747912260.848067699}
{"VCS_COMP_START_TIME": 1747912260.848067699}
{"VCS_COMP_END_TIME": 1747912274.901435087}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614560}}
{"vcselab": {"peak_mem": 183888}}
