// Seed: 2245642226
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_4, id_5, id_6, id_7, id_8, id_9;
  always @(posedge id_4)
    if (1'b0) begin : LABEL_0
      id_5 <= 1;
    end else $display(1, 1, id_6);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_2
  );
endmodule
