Netlist_File: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_13_post_synth.net Netlist_ID: SHA256:29f1a74aeeb7a963453ae44679d4966229695d80c5277b7af2bf818f1e24f76b
Array size: 12 x 10 logic blocks

#block name	x	y	subblk	layer	block number
#----------	--	--	------	-----	------------
data_in[2]	3	5	0	0	#0
$auto$rs_design_edit.cc:314:add_wire_btw_prims$771	3	2	0	0	#1
out:data_in[3]	3	1	23	0	#2
out:data_in[0]	1	5	61	0	#3
out:data_in[1]	1	5	54	0	#4
out:$auto$rs_design_edit.cc:314:add_wire_btw_prims$771	3	1	62	0	#5
out:$auto$rs_design_edit.cc:314:add_wire_btw_prims$773	3	1	6	0	#6
out:$auto$rs_design_edit.cc:314:add_wire_btw_prims$772	3	1	37	0	#7
out:$auto$rs_design_edit.cc:375:check_undriven_IO$776	1	2	26	0	#8
out:$auto$rs_design_edit.cc:375:check_undriven_IO$775	3	1	16	0	#9
out:$auto$rs_design_edit.cc:375:check_undriven_IO$774	3	1	31	0	#10
out:data_in[2]	3	1	68	0	#11
out:output_enable	1	5	50	0	#12
out:$iopadmap$data_out	10	2	71	0	#13
out:$auto$rs_design_edit.cc:568:execute$762	1	5	7	0	#14
out:$auto$rs_design_edit.cc:568:execute$763	1	5	41	0	#15
out:$auto$rs_design_edit.cc:568:execute$764	3	8	46	0	#16
out:$auto$rs_design_edit.cc:568:execute$765	1	4	57	0	#17
out:$auto$rs_design_edit.cc:568:execute$755	3	1	53	0	#18
out:$auto$rs_design_edit.cc:568:execute$756	3	1	51	0	#19
out:$auto$rs_design_edit.cc:568:execute$757	3	1	1	0	#20
out:$auto$rs_design_edit.cc:568:execute$767	3	1	10	0	#21
out:$auto$rs_design_edit.cc:568:execute$766	3	8	12	0	#22
out:$auto$rs_design_edit.cc:568:execute$758	3	1	65	0	#23
out:$auto$rs_design_edit.cc:568:execute$759	3	1	64	0	#24
out:$auto$rs_design_edit.cc:568:execute$760	3	1	14	0	#25
out:$auto$rs_design_edit.cc:568:execute$761	3	8	66	0	#26
data_out_flop	1	5	28	0	#27
$auto$rs_design_edit.cc:314:add_wire_btw_prims$769	3	1	57	0	#28
$auto$rs_design_edit.cc:314:add_wire_btw_prims$770	3	1	4	0	#29
$auto$rs_design_edit.cc:314:add_wire_btw_prims$768	3	1	41	0	#30
$auto$clkbufmap.cc:298:execute$733	1	2	63	0	#31
$iopadmap$i2[0]	1	6	23	0	#32
$iopadmap$i2[1]	1	6	12	0	#33
$iopadmap$i2[2]	1	7	23	0	#34
$iopadmap$i2[3]	1	7	12	0	#35
$iopadmap$i1[0]	1	4	23	0	#36
$iopadmap$i1[1]	1	4	12	0	#37
$iopadmap$i1[2]	1	5	23	0	#38
$iopadmap$i1[3]	1	5	12	0	#39
