

================================================================
== Vivado HLS Report for 'xFarithm_proc_2811'
================================================================
* Date:           Wed Mar 18 11:35:00 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 10.431 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   923761|   923761| 46.188 ms | 46.188 ms |  923761|  923761|   none  |
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |   923760|   923760|      1283|          -|          -|   720|    no    |
        | + colLoop  |     1280|     1280|         2|          1|          1|  1280|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_src1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_src2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [./xf_add_2.hpp:92]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %0 ], [ %i_V, %rowLoop_end ]"   --->   Operation 10 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.77ns)   --->   "%icmp_ln887 = icmp ult i10 %t_V, -304" [./xf_add_2.hpp:92]   --->   Operation 11 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.73ns)   --->   "%i_V = add i10 %t_V, 1" [./xf_add_2.hpp:92]   --->   Operation 12 'add' 'i_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %rowLoop_begin, label %3" [./xf_add_2.hpp:92]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str57) nounwind" [./xf_add_2.hpp:93]   --->   Operation 14 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str57)" [./xf_add_2.hpp:93]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 720, i32 720, i32 0, [1 x i8]* @p_str) nounwind" [./xf_add_2.hpp:94]   --->   Operation 16 'speclooptripcount' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %2" [./xf_add_2.hpp:98]   --->   Operation 17 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [./xf_add_2.hpp:124]   --->   Operation 18 'ret' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%t_V_4 = phi i11 [ 0, %rowLoop_begin ], [ %add_ln1597, %colLoop ]" [./xf_add_2.hpp:98]   --->   Operation 19 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.88ns)   --->   "%icmp_ln98 = icmp eq i11 %t_V_4, -768" [./xf_add_2.hpp:98]   --->   Operation 20 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (1.63ns)   --->   "%add_ln1597 = add i11 %t_V_4, 1" [./xf_add_2.hpp:98]   --->   Operation 21 'add' 'add_ln1597' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %rowLoop_end, label %colLoop" [./xf_add_2.hpp:98]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 10.4>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str58) nounwind" [./xf_add_2.hpp:99]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str58)" [./xf_add_2.hpp:99]   --->   Operation 24 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1280, i32 1280, i32 0, [1 x i8]* @p_str) nounwind" [./xf_add_2.hpp:100]   --->   Operation 25 'speclooptripcount' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./xf_add_2.hpp:101]   --->   Operation 26 'specpipeline' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (3.63ns)   --->   "%val_src1_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %p_src1_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->./xf_add_2.hpp:102]   --->   Operation 27 'read' 'val_src1_V' <Predicate = (!icmp_ln98)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_4 : Operation 28 [1/1] (3.63ns)   --->   "%val_src2_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %p_src2_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->./xf_add_2.hpp:104]   --->   Operation 28 'read' 'val_src2_V' <Predicate = (!icmp_ln98)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i24 %val_src1_V to i8" [./xf_add_2.hpp:110]   --->   Operation 29 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i24 %val_src2_V to i8" [./xf_add_2.hpp:112]   --->   Operation 30 'trunc' 'trunc_ln647_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %trunc_ln647 to i9" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 31 'zext' 'zext_ln215' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1353 = zext i8 %trunc_ln647_1 to i9" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 32 'zext' 'zext_ln1353' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln1353 = add i9 %zext_ln1353, %zext_ln215" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 33 'add' 'add_ln1353' <Predicate = (!icmp_ln98)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1353, i32 8)" [./xf_add_2.hpp:50->./xf_add_2.hpp:117]   --->   Operation 34 'bitselect' 'tmp_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.91ns)   --->   "%add_ln209 = add i8 %trunc_ln647_1, %trunc_ln647" [./xf_add_2.hpp:54->./xf_add_2.hpp:117]   --->   Operation 35 'add' 'add_ln209' <Predicate = (!icmp_ln98)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.24ns)   --->   "%select_ln209 = select i1 %tmp_7, i8 -1, i8 %add_ln209" [./xf_add_2.hpp:54->./xf_add_2.hpp:117]   --->   Operation 36 'select' 'select_ln209' <Predicate = (!icmp_ln98)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %val_src1_V, i32 8, i32 15)" [./xf_add_2.hpp:110]   --->   Operation 37 'partselect' 'p_Result_s' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_1_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %val_src2_V, i32 8, i32 15)" [./xf_add_2.hpp:112]   --->   Operation 38 'partselect' 'p_Result_1_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i8 %p_Result_s to i9" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 39 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1353_1 = zext i8 %p_Result_1_1 to i9" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 40 'zext' 'zext_ln1353_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln1353_1 = add i9 %zext_ln1353_1, %zext_ln215_6" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 41 'add' 'add_ln1353_1' <Predicate = (!icmp_ln98)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1353_1, i32 8)" [./xf_add_2.hpp:50->./xf_add_2.hpp:117]   --->   Operation 42 'bitselect' 'tmp_8' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.91ns)   --->   "%add_ln209_1 = add i8 %p_Result_1_1, %p_Result_s" [./xf_add_2.hpp:54->./xf_add_2.hpp:117]   --->   Operation 43 'add' 'add_ln209_1' <Predicate = (!icmp_ln98)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.24ns)   --->   "%select_ln209_1 = select i1 %tmp_8, i8 -1, i8 %add_ln209_1" [./xf_add_2.hpp:54->./xf_add_2.hpp:117]   --->   Operation 44 'select' 'select_ln209_1' <Predicate = (!icmp_ln98)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %val_src1_V, i32 16, i32 23)" [./xf_add_2.hpp:110]   --->   Operation 45 'partselect' 'p_Result_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_1_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %val_src2_V, i32 16, i32 23)" [./xf_add_2.hpp:112]   --->   Operation 46 'partselect' 'p_Result_1_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i8 %p_Result_2 to i9" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 47 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1353_2 = zext i8 %p_Result_1_2 to i9" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 48 'zext' 'zext_ln1353_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln1353_2 = add i9 %zext_ln1353_2, %zext_ln215_7" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 49 'add' 'add_ln1353_2' <Predicate = (!icmp_ln98)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1353_2, i32 8)" [./xf_add_2.hpp:50->./xf_add_2.hpp:117]   --->   Operation 50 'bitselect' 'tmp_9' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.91ns)   --->   "%add_ln209_2 = add i8 %p_Result_1_2, %p_Result_2" [./xf_add_2.hpp:54->./xf_add_2.hpp:117]   --->   Operation 51 'add' 'add_ln209_2' <Predicate = (!icmp_ln98)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.24ns)   --->   "%select_ln209_2 = select i1 %tmp_9, i8 -1, i8 %add_ln209_2" [./xf_add_2.hpp:54->./xf_add_2.hpp:117]   --->   Operation 52 'select' 'select_ln209_2' <Predicate = (!icmp_ln98)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%op2_V_read_assign = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %select_ln209_2, i8 %select_ln209_1, i8 %select_ln209)" [./xf_add_2.hpp:119]   --->   Operation 53 'bitconcatenate' 'op2_V_read_assign' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %p_dst_data_V, i24 %op2_V_read_assign)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->./xf_add_2.hpp:121]   --->   Operation 54 'write' <Predicate = (!icmp_ln98)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str58, i32 %tmp_s)" [./xf_add_2.hpp:122]   --->   Operation 55 'specregionend' 'empty' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %2" [./xf_add_2.hpp:98]   --->   Operation 56 'br' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str57, i32 %tmp)" [./xf_add_2.hpp:123]   --->   Operation 57 'specregionend' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [./xf_add_2.hpp:92]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V', ./xf_add_2.hpp:92) [9]  (1.77 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln887', ./xf_add_2.hpp:92) [10]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 1.88ns
The critical path consists of the following:
	'phi' operation ('t_V_4', ./xf_add_2.hpp:98) with incoming values : ('add_ln1597', ./xf_add_2.hpp:98) [19]  (0 ns)
	'icmp' operation ('icmp_ln98', ./xf_add_2.hpp:98) [20]  (1.88 ns)

 <State 4>: 10.4ns
The critical path consists of the following:
	fifo read on port 'p_src1_data_V' (D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->./xf_add_2.hpp:102) [28]  (3.63 ns)
	'add' operation ('add_ln209_1', ./xf_add_2.hpp:54->./xf_add_2.hpp:117) [44]  (1.92 ns)
	'select' operation ('select_ln209_1', ./xf_add_2.hpp:54->./xf_add_2.hpp:117) [45]  (1.25 ns)
	fifo write on port 'p_dst_data_V' (D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->./xf_add_2.hpp:121) [55]  (3.63 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
