/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [8:0] _04_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_0z[4] & in_data[72]);
  assign celloutsig_0_16z = !(celloutsig_0_12z[4] ? celloutsig_0_8z : celloutsig_0_0z[1]);
  assign celloutsig_0_30z = !(_00_ ? celloutsig_0_12z[2] : celloutsig_0_29z);
  assign celloutsig_1_2z = ~celloutsig_1_1z[16];
  assign celloutsig_1_8z = ~celloutsig_1_0z[7];
  assign celloutsig_0_11z = ~celloutsig_0_7z;
  assign celloutsig_0_22z = ~celloutsig_0_5z;
  assign celloutsig_0_3z = ~in_data[49];
  assign celloutsig_1_12z = ~((celloutsig_1_4z[2] | celloutsig_1_1z[16]) & (celloutsig_1_0z[3] | celloutsig_1_7z));
  assign celloutsig_0_4z = celloutsig_0_1z[2] | celloutsig_0_2z[15];
  assign celloutsig_1_10z = celloutsig_1_4z[1] | in_data[167];
  assign celloutsig_0_27z = celloutsig_0_16z | celloutsig_0_25z[4];
  assign celloutsig_0_10z = _01_ ^ _02_;
  assign celloutsig_0_29z = celloutsig_0_19z[4] ^ celloutsig_0_11z;
  assign celloutsig_1_7z = ~(celloutsig_1_0z[4] ^ celloutsig_1_1z[1]);
  reg [11:0] _20_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _20_ <= 12'h000;
    else _20_ <= { in_data[67:57], celloutsig_0_4z };
  assign { _03_[11:10], _02_, _03_[8:4], _01_, _03_[2:0] } = _20_;
  reg [8:0] _21_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _21_ <= 9'h000;
    else _21_ <= { celloutsig_0_9z[3], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_12z };
  assign { _04_[8:6], _00_, _04_[4:0] } = _21_;
  assign celloutsig_0_1z = celloutsig_0_0z[3:0] & in_data[7:4];
  assign celloutsig_1_14z = { celloutsig_1_5z[10:2], celloutsig_1_1z[16], celloutsig_1_10z } == { celloutsig_1_0z[4:2], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_0z[5:2] == { celloutsig_1_15z[7:5], celloutsig_1_16z };
  assign celloutsig_0_15z = { _02_, _03_[8:6] } <= celloutsig_0_13z[7:4];
  assign celloutsig_1_16z = { celloutsig_1_1z[16], celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_1z[16] } && { celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_1z[16], celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_8z = in_data[36] & ~(celloutsig_0_5z);
  assign celloutsig_1_1z = { in_data[121:106], celloutsig_1_0z } % { 1'h1, in_data[133:111] };
  assign celloutsig_0_2z = { celloutsig_0_0z[9:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[7:0], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[157:150] % { 1'h1, in_data[103:97] };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, in_data[16:12] };
  assign celloutsig_0_12z = { celloutsig_0_2z[18:17], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z } % { 1'h1, _03_[10], _02_, _03_[8:6] };
  assign celloutsig_0_0z = - in_data[16:6];
  assign celloutsig_0_19z = - { in_data[93], celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_1_15z = ~ { celloutsig_1_5z[11:5], celloutsig_1_7z, celloutsig_1_1z[16], celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_0_14z = ~ celloutsig_0_2z[13:9];
  assign celloutsig_0_25z = { _01_, _03_[2:0], celloutsig_0_3z } | { celloutsig_0_14z[4:1], celloutsig_0_7z };
  assign celloutsig_0_32z = { celloutsig_0_13z[3:2], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_22z } | { in_data[4], celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_27z };
  assign celloutsig_1_6z = | in_data[133:111];
  assign celloutsig_0_5z = | celloutsig_0_0z[2:0];
  assign celloutsig_1_4z = { celloutsig_1_1z[1], celloutsig_1_1z[16], celloutsig_1_1z[16], celloutsig_1_2z } >> { celloutsig_1_1z[10:9], celloutsig_1_1z[16], celloutsig_1_1z[16] };
  assign celloutsig_1_5z = in_data[143:132] >> celloutsig_1_1z[17:6];
  assign celloutsig_0_13z = { celloutsig_0_2z[3:1], celloutsig_0_1z, celloutsig_0_5z } <<< { _02_, _03_[8:4], _01_, _03_[2] };
  assign celloutsig_0_31z = { _04_[8:6], _00_, _04_[4:2] } <<< { _03_[4], _01_, _03_[2:0], celloutsig_0_7z, celloutsig_0_7z };
  assign { _03_[9], _03_[3] } = { _02_, _01_ };
  assign _04_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[4:0] } = { celloutsig_1_10z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
