#-- DISCLAIMER OF LIABILITY
#--
#-- This file contains proprietary and confidential information of
#-- Xilinx, Inc. ("Xilinx"), that is distributed under a license
#-- from Xilinx, and may be used, copied and/or disclosed only
#-- pursuant to the terms of a valid license agreement with Xilinx.
#--
#-- XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION
#-- ("MATERIALS") "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER
#-- EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING WITHOUT
#-- LIMITATION, ANY WARRANTY WITH RESPECT TO NONINFRINGEMENT,
#-- MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. Xilinx
#-- does not warrant that functions included in the Materials will
#-- meet the requirements of Licensee, or that the operation of the
#-- Materials will be uninterrupted or error-free, or that defects
#-- in the Materials will be corrected. Furthermore, Xilinx does
#-- not warrant or make any representations regarding use, or the
#-- results of the use, of the Materials in terms of correctness,
#-- accuracy, reliability or otherwise.
#--
#-- Xilinx products are not designed or intended to be fail-safe,
#-- or for use in any application requiring fail-safe performance,
#-- such as life-support or safety devices or systems, Class III
#-- medical devices, nuclear facilities, applications related to
#-- the deployment of airbags, or any other applications that could
#-- lead to death, personal injury or severe property or
#-- environmental damage (individually and collectively, "critical
#-- applications"). Customer assumes the sole risk and liability
#-- of any use of Xilinx products in critical applications,
#-- subject only to applicable laws and regulations governing
#-- limitations on product liability.
#--
#-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
#--
#-- This disclaimer and copyright notice must be retained as part
#-- of this file at all times.
#--
#-- Last Modified: Feb 2010 by Ali Akbar Zarezadeh (akzare) to fit inside PICSY Hard ORB project
#-- (University of Potsdam, Computer Science Department)
###################################################################
##
## Name     : hardorb_fpga
## Desc     : Microprocessor Peripheral Description
##          : Automatically generated by PsfUtility
##
###################################################################

BEGIN hardorb_fpga

## Peripheral Options
OPTION STYLE = MIX
OPTION IPTYPE = PERIPHERAL
OPTION IMP_NETLIST = TRUE
OPTION HDL = VHDL
OPTION ALERT = This design requires design constraints to guarantee performance.\nPlease refer to the data sheet for details.  \nThe PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet operation.
OPTION USAGE_LEVEL = BASE_USER
OPTION PLATGEN_SYSLEVEL_UPDATE_PROC = generate_corelevel_ucf
OPTION SYSLEVEL_DRC_PROC = check_syslevel_drcs
OPTION DESC = XPS 10/100 Ethernet MAC Lite and HardORB FPGA
OPTION LONG_DESC = 'IEEE Std. 802.3 MII interface MAC with PLBV46 interface, lightweight implementation and HardORB FPGA is a lightweight hardware implementation of CORBA targeted for FPGAs.'
OPTION IP_GROUP = Communication High-Speed:MICROBLAZE:PPC
OPTION ARCH_SUPPORT_MAP = (aspartan3=PREFERRED, spartan3=PREFERRED, spartan3an=PREFERRED, spartan3a=PREFERRED, spartan3e=PREFERRED, spartan3adsp=PREFERRED, virtex4lx=PREFERRED, virtex4sx=PREFERRED, virtex4fx=PREFERRED, virtex5lx=PREFERRED, virtex5sx=PREFERRED, virtex5fx=PREFERRED, aspartan3e=PREFERRED, aspartan3a=PREFERRED, aspartan3adsp=PREFERRED, qvirtex4lx=PREFERRED, qvirtex4sx=PREFERRED, qvirtex4fx=PREFERRED, qrvirtex4lx=PREFERRED, qrvirtex4sx=PREFERRED, qrvirtex4fx=PREFERRED, spartan6t=EARLY_ACCESS, spartan6=EARLY_ACCESS, virtex6lx=EARLY_ACCESS, virtex6sx=EARLY_ACCESS, virtex6cx=EARLY_ACCESS)
OPTION RUN_NGCBUILD = TRUE
OPTION TCL_FILE = hardorb_fpga_v2_1_0.tcl
OPTION TOP = hardorb_fpga

IO_INTERFACE IO_IF = ethernet_0, IO_TYPE = XIL_ETHERNET_V1

## Bus Interfaces
BUS_INTERFACE BUS = SPLB, BUS_STD = PLBV46, BUS_TYPE = SLAVE
## Bus Interface for Memory Controller, NPI mode (akzare)
BUS_INTERFACE BUS = MPMC_PIM, BUS_STD = XIL_NPI, BUS_TYPE = INITIATOR
## Bus Interfaces for Memory Controller, VFBC (Adil)
BUS_INTERFACE BUS = VFBC, BUS_STD = XIL_VFBC, BUS_TYPE = INITIATOR

## Generics for VHDL or Parameters for Verilog
PARAMETER C_RECOMPILE = 0, DT = INTEGER, VALUES = (0= AGAIN, 1= ONCE_AGAIN)
## DEBUG ChipScope TEST (akzare)
PARAMETER C_DEBUG_DWIDTH = 36, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT
PARAMETER C_DEBUG_MODE = 0, DT = INTEGER, VALUES = (0= DISABLE, 1= ENABLE)
## DEBUG ChipScope TEST (akzare)
PARAMETER C_NUM_TRIG_SIGNALS = 1, DT = INTEGER, BUS = SPLB, RANGE = (1:16)

PARAMETER C_ICMP_MODE = 1, DT = INTEGER, VALUES = (0= DISABLE, 1= ENABLE)

#, ISVALID = (C_OPERATION_MODE > 1)
PARAMETER C_TCP_OPERATION_MODE = 2, DT = INTEGER, VALUES = (0= NONE, 1= SERVER, 2= CLIENT, 3=SERVER_CLIENT)
PARAMETER C_DEST_IP = 0xC0A80102, DT = std_logic_vector, ASSIGNMENT = REQUIRE, BUS = SPLB
PARAMETER C_SRC_TCPCLNT_PORT = 0xDFCC, DT = std_logic_vector, ASSIGNMENT = REQUIRE, BUS = SPLB
PARAMETER C_DEST_TCPCLNT_PORT = 0xE28C, DT = std_logic_vector, ASSIGNMENT = REQUIRE, BUS = SPLB
PARAMETER C_NODE_IP = 0xC0A8010A, DT = std_logic_vector, ASSIGNMENT = REQUIRE, BUS = SPLB
PARAMETER C_NODE_MAC = 0x000A3501CB9E, DT = std_logic_vector, ASSIGNMENT = REQUIRE, BUS = SPLB
PARAMETER C_NODE_TCPPORT = 0x99E4, DT = std_logic_vector, ASSIGNMENT = REQUIRE, BUS = SPLB
PARAMETER C_NODE_TCPPAYLOAD = 0x0400, DT = std_logic_vector, ASSIGNMENT = REQUIRE, BUS = SPLB
PARAMETER C_NPI_BURST_SIZE       = 64, DT = integer, range = (256, 128, 64, 32, 16, 8)
PARAMETER C_NPI_ADDR_WIDTH       = 32, DT = INTEGER
PARAMETER C_NPI_DATA_WIDTH       = 32, DT = integer, range = (64, 32) 
PARAMETER C_NPI_BE_WIDTH         = 4, DT = integer, range = (8, 4)
PARAMETER C_NPI_RDWDADDR_WIDTH   = 4, DT = integer

PARAMETER C_FAMILY = virtex5, DT = STRING
PARAMETER C_BASEADDR = 0xffffffff, DT = std_logic_vector, ASSIGNMENT = REQUIRE, ADDRESS = BASE, PAIR = C_HIGHADDR, BUS = SPLB, MIN_SIZE = 0x02000
PARAMETER C_HIGHADDR = 0x00000000, DT = std_logic_vector, ASSIGNMENT = REQUIRE, ADDRESS = HIGH, PAIR = C_BASEADDR, BUS = SPLB
PARAMETER C_SPLB_CLK_PERIOD_PS = 10000, DT = INTEGER, BUS = SPLB, ASSIGNMENT = REQUIRE, IO_IS = clk_freq
PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT
PARAMETER C_SPLB_DWIDTH = 32, DT = INTEGER, BUS = SPLB
PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT
PARAMETER C_SPLB_MID_WIDTH = 1, DT = INTEGER, BUS = SPLB
PARAMETER C_SPLB_NUM_MASTERS = 1, DT = INTEGER, BUS = SPLB
PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT
PARAMETER C_SPLB_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB, RANGE = (32,64,128)
PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB, RANGE = (0,1)
PARAMETER C_INCLUDE_MDIO = 1, DT = INTEGER, RANGE = (0,1)
PARAMETER C_INCLUDE_INTERNAL_LOOPBACK = 0, DT = INTEGER, RANGE = (0,1)
PARAMETER C_DUPLEX = 1, DT = INTEGER, RANGE = (0,1)
PARAMETER C_TX_PING_PONG = 0, DT = INTEGER, RANGE = (0,1)
PARAMETER C_RX_PING_PONG = 0, DT = INTEGER, RANGE = (0,1)

## Ports
## DEBUG ChipScope TEST (akzare)
PORT DEBUG_D = "", DIR = IO, VEC = [C_DEBUG_DWIDTH-1:0], THREE_STATE = TRUE, TRI_I = DEBUG_D_I, TRI_O = DEBUG_D_O, TRI_T = DEBUG_D_T, ENDIAN = LITTLE, ENABLE = MULTI, PERMIT = BASE_USER, DESC = 'Debugging line', IO_IF = ethernet_0, IO_IS = DEBUG_DATA
PORT DEBUG_D_I = "", DIR = I, VEC = [C_DEBUG_DWIDTH-1:0], ENDIAN = LITTLE
PORT DEBUG_D_O = "", DIR = O, VEC = [C_DEBUG_DWIDTH-1:0], ENDIAN = LITTLE
PORT DEBUG_D_T = "", DIR = O, VEC = [C_DEBUG_DWIDTH-1:0], ENDIAN = LITTLE
## DEBUG ChipScope TEST (akzare)
# Trigger Signals
PORT trig_sig = "", DIR = O, VEC = [(C_NUM_TRIG_SIGNALS-1):0]
## Memory Controller Interface, NPI mode (akzare)
PORT NPI_Clk              = "",             DIR = I
PORT NPI_RST              = "",             DIR = I
PORT NPI_Addr             = Addr,           DIR = O, BUS = MPMC_PIM, VEC = [31:0]
PORT NPI_AddrReq          = AddrReq,        DIR = O, BUS = MPMC_PIM
PORT NPI_AddrAck          = AddrAck,        DIR = I, BUS = MPMC_PIM
PORT NPI_RNW              = RNW,            DIR = O, BUS = MPMC_PIM
PORT NPI_Size             = Size,           DIR = O, BUS = MPMC_PIM, VEC = [3:0]
PORT NPI_RdModWr          = RdModWr,        DIR = O, BUS = MPMC_PIM
PORT NPI_WrFIFO_Data      = WrFIFO_Data,    DIR = O, BUS = MPMC_PIM, VEC = [(C_NPI_DATA_WIDTH-1):0]
PORT NPI_WrFIFO_BE        = WrFIFO_BE,      DIR = O, BUS = MPMC_PIM, VEC = [(C_NPI_DATA_WIDTH/8-1):0]
PORT NPI_WrFIFO_Push      = WrFIFO_Push,    DIR = O, BUS = MPMC_PIM
PORT NPI_RdFIFO_Data      = RdFIFO_Data,    DIR = I, BUS = MPMC_PIM, VEC = [(C_NPI_DATA_WIDTH-1):0]
PORT NPI_RdFIFO_Pop       = RdFIFO_Pop,     DIR = O, BUS = MPMC_PIM
PORT NPI_RdFIFO_RdWdAddr  = RdFIFO_RdWdAddr, DIR = I, BUS = MPMC_PIM, VEC = [3:0]
PORT NPI_WrFIFO_Empty     = WrFIFO_Empty,   DIR = I, BUS = MPMC_PIM
PORT NPI_WrFIFO_AlmostFull= WrFIFO_AlmostFull, DIR = I, BUS = MPMC_PIM
PORT NPI_WrFIFO_Flush     = WrFIFO_Flush,   DIR = O, BUS = MPMC_PIM
PORT NPI_RdFIFO_Empty     = RdFIFO_Empty,   DIR = I, BUS = MPMC_PIM
PORT NPI_RdFIFO_Flush     = RdFIFO_Flush,   DIR = O, BUS = MPMC_PIM
PORT NPI_RdFIFO_Latency   = RDFIFO_Latency, DIR = I, BUS = MPMC_PIM, VEC = [1:0]
PORT NPI_InitDone         = InitDone,       DIR = I, BUS = MPMC_PIM 

## Begining Memory Controller Interface, VFBC mode (Adil)
#Command FIFO
PORT VFBC2_cmd_clk = cmd_clk, 				DIR = O, BUS=VFBC
PORT VFBC2_cmd_reset = cmd_reset, 			DIR = O, BUS=VFBC
PORT VFBC2_cmd_data = cmd_data, 				DIR = O, VEC = [31:0], BUS=VFBC
PORT VFBC2_cmd_write = cmd_write, 			DIR = O, BUS=VFBC
PORT VFBC2_cmd_end = cmd_end, 				DIR = O, BUS=VFBC
PORT VFBC2_cmd_almost_full = cmd_almost_full, DIR = I, BUS=VFBC
PORT VFBC2_cmd_full = cmd_full, 				DIR = I, BUS=VFBC
PORT VFBC2_cmd_idle = cmd_idle, 				DIR = I, BUS=VFBC
#Write FIFO
PORT VFBC2_wd_clk = wd_clk, 					DIR = O, BUS=VFBC
PORT VFBC2_wd_reset = wd_reset, 				DIR = O, BUS=VFBC
PORT VFBC2_wd_write = wd_write, 				DIR = O, BUS=VFBC
PORT VFBC2_wd_end_burst = wd_end_burst, 		DIR = O, BUS=VFBC
PORT VFBC2_wd_flush = wd_flush, 				DIR = O, BUS=VFBC
PORT VFBC2_wd_data = wd_data, 				DIR = O, VEC = [31:0], BUS=VFBC
PORT VFBC2_wd_data_be = wd_data_be, 			DIR = O, VEC = [3:0], BUS=VFBC
PORT VFBC2_wd_almost_full = wd_almost_full, 	DIR = I, BUS=VFBC
PORT VFBC2_wd_full = wd_full, 				DIR = I, BUS=VFBC
#Read FIFO
PORT VFBC2_rd_clk = rd_clk, 					DIR = O, BUS=VFBC
PORT VFBC2_rd_reset = rd_reset, 				DIR = O, BUS=VFBC
PORT VFBC2_rd_read = rd_read, 				DIR = O, BUS=VFBC
PORT VFBC2_rd_end_burst = rd_end_burst,		DIR = O, BUS=VFBC
PORT VFBC2_rd_flush = rd_flush,				DIR = O, BUS=VFBC
PORT VFBC2_rd_data = rd_data, 				DIR = I, VEC = [31:0], BUS=VFBC
PORT VFBC2_rd_empty = rd_empty,				DIR = I, BUS=VFBC
PORT VFBC2_rd_almost_empty = rd_almost_empty,	DIR = I, BUS=VFBC
## End Memory Controller Interface, VFBC mode (Adil)

PORT EXT_TRIG_D = "", DIR = IO, VEC = [3:0], THREE_STATE = TRUE, TRI_I = EXT_TRIG_D_I, TRI_O = EXT_TRIG_D_O, TRI_T = EXT_TRIG_D_T, ENDIAN = LITTLE, ENABLE = MULTI, PERMIT = BASE_USER, DESC = 'External Trigger Signals for timing measurements', IO_IF = ethernet_0, IO_IS = EXT_TRIG_DATA
PORT EXT_TRIG_D_I = "", DIR = I, VEC = [3:0], ENDIAN = LITTLE
PORT EXT_TRIG_D_O = "", DIR = O, VEC = [3:0], ENDIAN = LITTLE
PORT EXT_TRIG_D_T = "", DIR = O, VEC = [3:0], ENDIAN = LITTLE

#PORT EXT_TRIG_D = "", DIR = O, VEC = [3:0], PERMIT = BASE_USER, DESC = 'External Trigger Signals for timing measurements', IO_IF = ethernet_0, IO_IS = EXT_TRIG_DATA
#PORT EXT_TRIG_D = "", DIR = I, VEC = [3:0], PERMIT = BASE_USER, DESC = 'External Trigger Signals for timing measurements', IO_IF = ethernet_0, IO_IS = EXT_TRIG_DATA

PORT PHY_tx_clk = "", DIR = I, PERMIT = BASE_USER, BUFFER_TYPE = IBUF, DESC = 'Ethernet Transmit Clock Input', IO_IF = ethernet_0, IO_IS = ETH_TXC
PORT PHY_rx_clk = "", DIR = I, PERMIT = BASE_USER, BUFFER_TYPE = IBUF, DESC = 'Ethernet Receive Clock Input', IO_IF = ethernet_0, IO_IS = ETH_RXC
PORT PHY_crs = "", DIR = I, PERMIT = BASE_USER, DESC = 'Ethernet Carrier Sense Input', IO_IF = ethernet_0, IO_IS = ETH_CRS
PORT PHY_dv = "", DIR = I, PERMIT = BASE_USER, DESC = 'Ethernet Receive Data Valid', IO_IF = ethernet_0, IO_IS = ETH_RXDV
PORT PHY_rx_data = "", DIR = I, VEC = [3:0], PERMIT = BASE_USER, DESC = 'Ethernet Receive Data Input', IO_IF = ethernet_0, IO_IS = ETH_RXD
PORT PHY_col = "", DIR = I, PERMIT = BASE_USER, DESC = 'Ethernet Collision Input', IO_IF = ethernet_0, IO_IS = ETH_COL
PORT PHY_rx_er = "", DIR = I, PERMIT = BASE_USER, DESC = 'Ethernet Receive Error Input', IO_IF = ethernet_0, IO_IS = ETH_RXER
PORT PHY_rst_n = "", DIR = O, PERMIT = BASE_USER, DESC = 'Ethernet PHY Reset', IO_IF = ethernet_0, IO_IS = PHY_RESETn
PORT PHY_tx_en = "", DIR = O, PERMIT = BASE_USER, DESC = 'Ethernet Transmit Enable', IO_IF = ethernet_0, IO_IS = ETH_TXEN
PORT PHY_tx_data = "", DIR = O, VEC = [3:0], PERMIT = BASE_USER, DESC = 'Ethernet Transmit Data Output', IO_IF = ethernet_0, IO_IS = ETH_TXD
PORT PHY_MDC = "", DIR = O, PERMIT = BASE_USER, ISVALID = (C_INCLUDE_MDIO==1), ASSIGNMENT = REQUIRE, DESC = 'Ethernet PHY Management Clock', IO_IF = ethernet_0, IO_IS = ETH_MDC
PORT PHY_MDIO_I = "", DIR = I
PORT PHY_MDIO_O = "", DIR = O
PORT PHY_MDIO_T = "", DIR = O
PORT IP2INTC_Irpt = "", DIR = O, SIGIS = INTERRUPT, SENSITIVITY = EDGE_RISING, INTERRUPT_PRIORITY = HIGH
PORT SPLB_Clk = "", DIR = I, SIGIS = CLK, BUS = SPLB
PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = RST, BUS = SPLB
PORT PLB_ABus = PLB_ABus, DIR = I, VEC = [0:(C_SPLB_AWIDTH-1)], BUS = SPLB
PORT PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB
PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB
PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB
PORT PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB
PORT PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB
PORT PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_MID_WIDTH-1)], BUS = SPLB
PORT PLB_abort = PLB_abort, DIR = I, BUS = SPLB
PORT PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB
PORT PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB
PORT PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_DWIDTH/8)-1)], BUS = SPLB
PORT PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB
PORT PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB
PORT PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB
PORT PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB
PORT PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB
PORT PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB
PORT PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB
PORT PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB
PORT PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB
PORT PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB
PORT PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB
PORT PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB
PORT PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB
PORT Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB
PORT Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB
PORT Sl_wait = Sl_wait, DIR = O, BUS = SPLB
PORT Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB
PORT Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB
PORT Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB
PORT Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB
PORT Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB
PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB
PORT Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB
PORT Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB
PORT Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB
PORT Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
PORT Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
PORT Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
PORT Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
PORT PHY_MDIO = "", DIR = IO, TRI_O = PHY_MDIO_O, TRI_T = PHY_MDIO_T, TRI_I = PHY_MDIO_I, THREE_STATE = TRUE, PERMIT = BASE_USER, ISVALID = (C_INCLUDE_MDIO==1), DESC = 'Ethernet PHY Management Data', IO_IF = ethernet_0, IO_IS = ETH_MDIO
PORT leds_GPIO_IO  = "", DIR = O, VEC = [7:0]
END
