{C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab4/SR/testbench/sr_tb.v} {1 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab4/SR/testbench/sr_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sr_tb

Top level modules:
	sr_tb

} {} {}} {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab4/SR/RTLcode/sr.v} {1 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab4/SR/RTLcode/sr.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sr

Top level modules:
	sr

} {} {}}
