// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_ln384,
        zext_ln368,
        buf_r_address0,
        buf_r_ce0,
        buf_r_q0,
        buf_r_address1,
        buf_r_ce1,
        buf_r_q1,
        zext_ln384,
        zext_ln344_3,
        a_address0,
        a_ce0,
        a_we0,
        a_d0,
        ctr_4_out,
        ctr_4_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] sub_ln384;
input  [7:0] zext_ln368;
output  [9:0] buf_r_address0;
output   buf_r_ce0;
input  [7:0] buf_r_q0;
output  [9:0] buf_r_address1;
output   buf_r_ce1;
input  [7:0] buf_r_q1;
input  [7:0] zext_ln384;
input  [11:0] zext_ln344_3;
output  [11:0] a_address0;
output   a_ce0;
output   a_we0;
output  [22:0] a_d0;
output  [31:0] ctr_4_out;
output   ctr_4_out_ap_vld;

reg ap_idle;
reg[9:0] buf_r_address0;
reg buf_r_ce0;
reg buf_r_ce1;
reg a_ce0;
reg a_we0;
reg ctr_4_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_subdone;
wire   [0:0] and_ln337_fu_186_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] zext_ln384_cast_fu_135_p1;
reg   [8:0] zext_ln384_cast_reg_300;
wire   [31:0] zext_ln368_cast_fu_139_p1;
reg   [31:0] zext_ln368_cast_reg_305;
wire   [31:0] sub_ln384_cast_fu_143_p1;
reg   [31:0] sub_ln384_cast_reg_310;
reg   [31:0] ctr_1_reg_315;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] pos_4_fu_169_p2;
reg   [31:0] pos_4_reg_321;
wire   [9:0] empty_fu_192_p1;
reg   [9:0] empty_reg_329;
reg   [7:0] buf_load_reg_344;
wire    ap_block_pp0_stage2_11001;
reg   [7:0] buf_load_9_reg_349;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln338_fu_202_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln339_fu_207_p1;
wire   [63:0] zext_ln340_fu_217_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln344_2_fu_267_p1;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln343_fu_235_p2;
reg   [31:0] pos_fu_50;
wire    ap_loop_init;
reg   [31:0] ctr_fu_54;
wire   [31:0] ctr_2_fu_241_p2;
wire    ap_block_pp0_stage1_01001;
wire   [22:0] t_fu_226_p4;
wire   [0:0] icmp_ln337_1_fu_175_p2;
wire   [0:0] icmp_ln337_fu_164_p2;
wire   [0:0] xor_ln337_fu_180_p2;
wire   [9:0] pos_2_fu_196_p2;
wire   [9:0] pos_3_fu_212_p2;
wire   [6:0] trunc_ln341_fu_222_p1;
wire   [7:0] trunc_ln344_fu_246_p1;
wire   [8:0] zext_ln344_fu_249_p1;
wire   [8:0] add_ln344_fu_253_p2;
wire   [11:0] zext_ln344_1_fu_258_p1;
wire   [11:0] add_ln344_2_fu_262_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

pqcrystals_dilithium2_ref_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ctr_fu_54 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln343_fu_235_p2 == 1'd1))) begin
            ctr_fu_54 <= ctr_2_fu_241_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pos_fu_50 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pos_fu_50 <= pos_4_reg_321;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        buf_load_9_reg_349 <= buf_r_q0;
        buf_load_reg_344 <= buf_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ctr_1_reg_315 <= ctr_fu_54;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln337_fu_186_p2))) begin
        empty_reg_329 <= empty_fu_192_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pos_4_reg_321 <= pos_4_fu_169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sub_ln384_cast_reg_310[8 : 0] <= sub_ln384_cast_fu_143_p1[8 : 0];
        zext_ln368_cast_reg_305[7 : 0] <= zext_ln368_cast_fu_139_p1[7 : 0];
        zext_ln384_cast_reg_300[7 : 0] <= zext_ln384_cast_fu_135_p1[7 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_ce0 = 1'b1;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln343_fu_235_p2 == 1'd1))) begin
        a_we0 = 1'b1;
    end else begin
        a_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln337_fu_186_p2) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            buf_r_address0 = zext_ln340_fu_217_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            buf_r_address0 = zext_ln339_fu_207_p1;
        end else begin
            buf_r_address0 = 'bx;
        end
    end else begin
        buf_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        buf_r_ce0 = 1'b1;
    end else begin
        buf_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        buf_r_ce1 = 1'b1;
    end else begin
        buf_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln337_fu_186_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ctr_4_out_ap_vld = 1'b1;
    end else begin
        ctr_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_address0 = zext_ln344_2_fu_267_p1;

assign a_d0 = t_fu_226_p4;

assign add_ln344_2_fu_262_p2 = (zext_ln344_3 + zext_ln344_1_fu_258_p1);

assign add_ln344_fu_253_p2 = (zext_ln344_fu_249_p1 + zext_ln384_cast_reg_300);

assign and_ln337_fu_186_p2 = (xor_ln337_fu_180_p2 & icmp_ln337_fu_164_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign buf_r_address1 = zext_ln338_fu_202_p1;

assign ctr_2_fu_241_p2 = (ctr_1_reg_315 + 32'd1);

assign ctr_4_out = ctr_fu_54;

assign empty_fu_192_p1 = pos_fu_50[9:0];

assign icmp_ln337_1_fu_175_p2 = ((zext_ln368_cast_reg_305 < pos_4_fu_169_p2) ? 1'b1 : 1'b0);

assign icmp_ln337_fu_164_p2 = ((ctr_fu_54 < sub_ln384_cast_reg_310) ? 1'b1 : 1'b0);

assign icmp_ln343_fu_235_p2 = ((t_fu_226_p4 < 23'd8380417) ? 1'b1 : 1'b0);

assign pos_2_fu_196_p2 = (empty_fu_192_p1 + 10'd1);

assign pos_3_fu_212_p2 = (empty_reg_329 + 10'd2);

assign pos_4_fu_169_p2 = (pos_fu_50 + 32'd3);

assign sub_ln384_cast_fu_143_p1 = sub_ln384;

assign t_fu_226_p4 = {{{trunc_ln341_fu_222_p1}, {buf_load_9_reg_349}}, {buf_load_reg_344}};

assign trunc_ln341_fu_222_p1 = buf_r_q0[6:0];

assign trunc_ln344_fu_246_p1 = ctr_1_reg_315[7:0];

assign xor_ln337_fu_180_p2 = (icmp_ln337_1_fu_175_p2 ^ 1'd1);

assign zext_ln338_fu_202_p1 = pos_fu_50;

assign zext_ln339_fu_207_p1 = pos_2_fu_196_p2;

assign zext_ln340_fu_217_p1 = pos_3_fu_212_p2;

assign zext_ln344_1_fu_258_p1 = add_ln344_fu_253_p2;

assign zext_ln344_2_fu_267_p1 = add_ln344_2_fu_262_p2;

assign zext_ln344_fu_249_p1 = trunc_ln344_fu_246_p1;

assign zext_ln368_cast_fu_139_p1 = zext_ln368;

assign zext_ln384_cast_fu_135_p1 = zext_ln384;

always @ (posedge ap_clk) begin
    zext_ln384_cast_reg_300[8] <= 1'b0;
    zext_ln368_cast_reg_305[31:8] <= 24'b000000000000000000000000;
    sub_ln384_cast_reg_310[31:9] <= 23'b00000000000000000000000;
end

endmodule //pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122
