// Seed: 35916657
`timescale 1 ps / 1 ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
module module_0 (
    output id_0,
    input logic id_1
);
  always @(1) begin
    id_0[1] = 1;
  end
  type_4(
      id_1, 1 & 1, id_1, id_1
  );
  logic id_2;
endmodule
