<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>CCC_0_0/CCC_0_0/pll_inst_0/OUT0</data>
<data>111.1 MHz</data>
<data>85.0 MHz</data>
<data>-2.759</data>
</row>
<row>
<data>COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock</data>
<data>100.0 MHz</data>
<data>13.5 MHz</data>
<data>-31.922</data>
</row>
<row>
<data>DDR3_0_0/CCC_0/pll_inst_0/OUT0</data>
<data>666.7 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>DDR3_0_0/CCC_0/pll_inst_0/OUT1</data>
<data>166.7 MHz</data>
<data>137.6 MHz</data>
<data>-1.269</data>
</row>
<row>
<data>DDR3_0_0/CCC_0/pll_inst_0/OUT2</data>
<data>666.7 MHz</data>
<data>274.8 MHz</data>
<data>-2.139</data>
</row>
<row>
<data>DDR3_0_0/CCC_0/pll_inst_0/OUT3</data>
<data>666.7 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock</data>
<data>100.0 MHz</data>
<data>291.6 MHz</data>
<data>6.571</data>
</row>
<row>
<data>DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>REF_CLK_0</data>
<data>50.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>TCK</data>
<data>30.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>26.6 MHz</data>
<data>-27.634</data>
</row>
</report_table>
