<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4162" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4162{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4162{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4162{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_4162{left:69px;bottom:1079px;letter-spacing:0.17px;}
#t5_4162{left:150px;bottom:1079px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t6_4162{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_4162{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t8_4162{left:69px;bottom:1020px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t9_4162{left:69px;bottom:962px;letter-spacing:0.14px;}
#ta_4162{left:151px;bottom:962px;letter-spacing:0.16px;word-spacing:0.01px;}
#tb_4162{left:69px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tc_4162{left:69px;bottom:921px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#td_4162{left:69px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_4162{left:69px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_4162{left:69px;bottom:863px;letter-spacing:-0.18px;word-spacing:-0.86px;}
#tg_4162{left:69px;bottom:846px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#th_4162{left:69px;bottom:830px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_4162{left:69px;bottom:805px;letter-spacing:-0.18px;word-spacing:-0.85px;}
#tj_4162{left:69px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_4162{left:465px;bottom:795px;}
#tl_4162{left:481px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_4162{left:69px;bottom:771px;letter-spacing:-0.21px;word-spacing:-0.36px;}
#tn_4162{left:69px;bottom:713px;letter-spacing:0.14px;}
#to_4162{left:151px;bottom:713px;letter-spacing:0.14px;word-spacing:0.01px;}
#tp_4162{left:69px;bottom:689px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#tq_4162{left:69px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tr_4162{left:69px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_4162{left:69px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_4162{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_4162{left:69px;bottom:597px;letter-spacing:-0.16px;word-spacing:-1.01px;}
#tv_4162{left:69px;bottom:580px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tw_4162{left:69px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tx_4162{left:69px;bottom:539px;letter-spacing:-0.17px;word-spacing:-0.97px;}
#ty_4162{left:69px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.86px;}
#tz_4162{left:386px;bottom:529px;}
#t10_4162{left:401px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t11_4162{left:69px;bottom:506px;letter-spacing:-0.16px;}
#t12_4162{left:69px;bottom:447px;letter-spacing:0.14px;}
#t13_4162{left:151px;bottom:447px;letter-spacing:0.15px;word-spacing:0.01px;}
#t14_4162{left:69px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_4162{left:69px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_4162{left:69px;bottom:389px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t17_4162{left:69px;bottom:373px;letter-spacing:-0.38px;word-spacing:-0.24px;}
#t18_4162{left:69px;bottom:348px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t19_4162{left:69px;bottom:331px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1a_4162{left:211px;bottom:338px;}
#t1b_4162{left:226px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.48px;}

.s1_4162{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4162{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4162{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4162{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4162{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4162{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4162" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4162Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4162" style="-webkit-user-select: none;"><object width="935" height="1210" data="4162/4162.svg" type="image/svg+xml" id="pdf4162" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4162" class="t s1_4162">32-30 </span><span id="t2_4162" class="t s1_4162">Vol. 3C </span>
<span id="t3_4162" class="t s2_4162">SYSTEM MANAGEMENT MODE </span>
<span id="t4_4162" class="t s3_4162">32.17 </span><span id="t5_4162" class="t s3_4162">MODEL-SPECIFIC SYSTEM MANAGEMENT ENHANCEMENT </span>
<span id="t6_4162" class="t s4_4162">This section describes enhancement of system management features that apply only to the 4th generation Intel </span>
<span id="t7_4162" class="t s4_4162">Core processors. These features are model-specific. BIOS and SMM handler must use CPUID to enumerate Display- </span>
<span id="t8_4162" class="t s4_4162">Family_DisplayModel signature when programming with these interfaces. </span>
<span id="t9_4162" class="t s5_4162">32.17.1 </span><span id="ta_4162" class="t s5_4162">SMM Handler Code Access Control </span>
<span id="tb_4162" class="t s4_4162">The BIOS may choose to restrict the address ranges of code that SMM handler executes. When SMM handler code </span>
<span id="tc_4162" class="t s4_4162">execution check is enabled, an attempt by the SMM handler to execute outside the ranges specified by SMRR (see </span>
<span id="td_4162" class="t s4_4162">Section 32.4.2.1) will cause the assertion of an unrecoverable machine check exception (MCE). </span>
<span id="te_4162" class="t s4_4162">The interface to enable SMM handler code access check resides in a per-package scope model-specific register </span>
<span id="tf_4162" class="t s4_4162">MSR_SMM_FEATURE_CONTROL at address 4E0H. An attempt to access MSR_SMM_FEATURE_CONTROL outside of </span>
<span id="tg_4162" class="t s4_4162">SMM will cause a #GP. Writes to MSR_SMM_FEATURE_CONTROL is further protected by configuration interface of </span>
<span id="th_4162" class="t s4_4162">MSR_SMM_MCA_CAP at address 17DH. </span>
<span id="ti_4162" class="t s4_4162">Details of the interface of MSR_SMM_FEATURE_CONTROL and MSR_SMM_MCA_CAP are described in Table 2-29 in </span>
<span id="tj_4162" class="t s4_4162">Chapter 2, “Model-Specific Registers (MSRs),” of the Intel </span>
<span id="tk_4162" class="t s6_4162">® </span>
<span id="tl_4162" class="t s4_4162">64 and IA-32 Architectures Software Developer’s </span>
<span id="tm_4162" class="t s4_4162">Manual, Volume 4. </span>
<span id="tn_4162" class="t s5_4162">32.17.2 </span><span id="to_4162" class="t s5_4162">SMI Delivery Delay Reporting </span>
<span id="tp_4162" class="t s4_4162">Entry into the system management mode occurs at instruction boundary. In situations where a logical processor is </span>
<span id="tq_4162" class="t s4_4162">executing an instruction involving a long flow of internal operations, servicing an SMI by that logical processor will </span>
<span id="tr_4162" class="t s4_4162">be delayed. Delayed servicing of SMI of each logical processor due to executing long flows of internal operation in </span>
<span id="ts_4162" class="t s4_4162">a physical processor can be queried via a package-scope register MSR_SMM_DELAYED at address 4E2H. </span>
<span id="tt_4162" class="t s4_4162">The interface to enable reporting of SMI delivery delay due to long internal flows resides in a per-package scope </span>
<span id="tu_4162" class="t s4_4162">model-specific register MSR_SMM_DELAYED. An attempt to access MSR_SMM_DELAYED outside of SMM will cause </span>
<span id="tv_4162" class="t s4_4162">a #GP. Availability to MSR_SMM_DELAYED is protected by configuration interface of MSR_SMM_MCA_CAP at </span>
<span id="tw_4162" class="t s4_4162">address 17DH. </span>
<span id="tx_4162" class="t s4_4162">Details of the interface of MSR_SMM_DELAYED and MSR_SMM_MCA_CAP are described in Table 2-29 in Chapter 2, </span>
<span id="ty_4162" class="t s4_4162">“Model-Specific Registers (MSRs),” of the Intel </span>
<span id="tz_4162" class="t s6_4162">® </span>
<span id="t10_4162" class="t s4_4162">64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="t11_4162" class="t s4_4162">4. </span>
<span id="t12_4162" class="t s5_4162">32.17.3 </span><span id="t13_4162" class="t s5_4162">Blocked SMI Reporting </span>
<span id="t14_4162" class="t s4_4162">A logical processor may have entered into a state and blocked from servicing other interrupts (including SMI). </span>
<span id="t15_4162" class="t s4_4162">Logical processors in a physical processor that are blocked in serving SMI can be queried in a package-scope </span>
<span id="t16_4162" class="t s4_4162">register MSR_SMM_BLOCKED at address 4E3H. An attempt to access MSR_SMM_BLOCKED outside of SMM will </span>
<span id="t17_4162" class="t s4_4162">cause a #GP. </span>
<span id="t18_4162" class="t s4_4162">Details of the interface of MSR_SMM_BLOCKED is described in Table 2-29 in Chapter 2, “Model-Specific Registers </span>
<span id="t19_4162" class="t s4_4162">(MSRs),” of the Intel </span>
<span id="t1a_4162" class="t s6_4162">® </span>
<span id="t1b_4162" class="t s4_4162">64 and IA-32 Architectures Software Developer’s Manual, Volume 4. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
