0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Peripheries/sine_tb.vhd,1528724322,vhdl,,,,sine_tb,,,,,,,,
C:/Users/Arthur/Documents/Workspace/Lab_DSD/Project/FPGA-Sequencer-and-Synthesizer/Peripheries/waveform/waveform.sim/sim_1/synth/timing/xsim/sine_tb_time_synth.v,1528724520,verilog,,,,glbl;sine_wave,,,,,,,,
