// Seed: 2610229484
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  logic id_3;
  type_6(
      !id_0, 1, id_2
  );
endmodule
