`timescale 1ns / 1ps

module tb_pulse_generator;

  reg clk;
  reg rst_n;
  reg data_in;
  wire out;

  // Instantiate the design under test
  pulse_generator uut (
    .clk(clk),
    .rst_n(rst_n),
    .data_in(data_in),
    .out(out)
  );

  // Clock generation: 10ns period (100MHz)
  always #5 clk = ~clk;

  initial begin
    // Initialize
    clk = 0;
    rst_n = 0;
    data_in = 0;

    // Apply reset
    #10;
    rst_n = 1;

    // Wait for a few clock cycles with data_in = 0
    #20;

    // Now raise data_in to 1 after the 1st posedge
    data_in = 1;

    // Keep it high to test the pulse (should only be 1 cycle)
    #50;

    // Lower it again
    data_in = 0;

    // Finish
    #20;
    $finish;
  end

  // Monitor signals
  initial begin
    $monitor("Time=%0t | clk=%b | rst_n=%b | data_in=%b | out=%b", 
              $time, clk, rst_n, data_in, out);
  end

endmodule
