# relevant FPGA Specs for MIPI CSI2


# Lattice ECP5
  -IDDRX2F Inputs up to 800Mbits/s per Lane at best Speed Grade
   https://www.latticesemi.com/-/media/LatticeSemi/Documents/DataSheets/ECP5/FPGA-DS-02012-2-8-ECP5-ECP5G-Family-Data-Sheet.ashx?document_id=50461 S.67

  -No 1:8 Deserialisation possible max at 1:4 with IDDRX2F

  -more possible with Lattice SERDES Primitives


# Spartan 7
  
  


# Artix 7