#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012c736362c0 .scope module, "mac_tb" "mac_tb" 2 5;
 .timescale 0 0;
P_0000012c735d2d20 .param/l "bw" 0 2 7, +C4<00000000000000000000000000000100>;
P_0000012c735d2d58 .param/l "psum_bw" 0 2 8, +C4<00000000000000000000000000010000>;
v0000012c7369dca0_0 .var "a", 15 0;
v0000012c7369d0c0 .array/i "a_q", 0 19, 31 0;
v0000012c7369c1c0_0 .var "b", 15 0;
v0000012c7369c3a0 .array/i "b_q", 0 19, 31 0;
v0000012c7369d7a0_0 .var "c", 15 0;
v0000012c7369c760_0 .var "clk", 0 0;
v0000012c7369dc00_0 .var "expected_out", 15 0;
v0000012c7369c6c0_0 .var "expected_out1", 15 0;
v0000012c7369c580_0 .var "expected_out2", 15 0;
v0000012c7369c620_0 .var "expected_out3", 15 0;
v0000012c7369d5c0_0 .var "expected_out4", 15 0;
v0000012c7369c260_0 .var/i "i", 31 0;
v0000012c7369cc60_0 .net "out", 15 0, L_0000012c736a2570;  1 drivers
v0000012c7369c800_0 .var/i "w_dec", 31 0;
v0000012c7369d480_0 .var/i "w_file", 31 0;
v0000012c7369db60_0 .var/i "w_scan_file", 31 0;
v0000012c7369dde0_0 .var/i "x_dec", 31 0;
v0000012c7369c300_0 .var/i "x_file", 31 0;
v0000012c7369d520_0 .var/i "x_scan_file", 31 0;
S_0000012c73641d10 .scope function.vec4.s16, "mac_predicted" "mac_predicted" 2 107, 2 107 0, S_0000012c736362c0;
 .timescale 0 0;
v0000012c7362dd20_0 .var "a", 3 0;
v0000012c7362e360_0 .var/s "a_q", 4 0;
v0000012c7362e7c0_0 .var/s "b", 3 0;
v0000012c7362dfa0_0 .var/s "c", 15 0;
; Variable mac_predicted is vec4 return value of scope S_0000012c73641d10
v0000012c7362e400_0 .var/s "multi", 7 0;
TD_mac_tb.mac_predicted ;
    %load/vec4 v0000012c7362dd20_0;
    %pad/u 5;
    %store/vec4 v0000012c7362e360_0, 0, 5;
    %load/vec4 v0000012c7362e360_0;
    %pad/s 8;
    %load/vec4 v0000012c7362e7c0_0;
    %pad/s 8;
    %mul;
    %store/vec4 v0000012c7362e400_0, 0, 8;
    %load/vec4 v0000012c7362e400_0;
    %pad/s 16;
    %load/vec4 v0000012c7362dfa0_0;
    %add;
    %ret/vec4 0, 0, 16;  Assign to mac_predicted (store_vec4_to_lval)
    %end;
S_0000012c73629cd0 .scope module, "mac_wrapper_instance" "mac_wrapper" 2 124, 3 3 0, S_0000012c736362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /INPUT 16 "c";
P_0000012c73605560 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0000012c73605598 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
v0000012c7369bc90_0 .net "a", 15 0, v0000012c7369dca0_0;  1 drivers
v0000012c7369a7f0_0 .var "a_q", 15 0;
v0000012c7369bdd0_0 .net "b", 15 0, v0000012c7369c1c0_0;  1 drivers
v0000012c7369a9d0_0 .var "b_q", 15 0;
v0000012c7369be70_0 .net "c", 15 0, v0000012c7369d7a0_0;  1 drivers
v0000012c7369a390_0 .var "c_q", 15 0;
v0000012c7369abb0_0 .net "clk", 0 0, v0000012c7369c760_0;  1 drivers
v0000012c7369a430_0 .net "out", 15 0, L_0000012c736a2570;  alias, 1 drivers
E_0000012c73638dd0 .event posedge, v0000012c7369abb0_0;
S_0000012c73629e60 .scope module, "mac_instance" "mac" 3 18, 4 3 0, S_0000012c73629cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /INPUT 16 "c";
P_0000012c735d2e70 .param/l "bw" 0 4 5, +C4<00000000000000000000000000000100>;
P_0000012c735d2ea8 .param/l "psum_bw" 0 4 6, +C4<00000000000000000000000000010000>;
v0000012c7362e900_0 .net *"_ivl_1", 3 0, L_0000012c7369d980;  1 drivers
L_0000012c73a900d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012c7362ddc0_0 .net *"_ivl_11", 0 0, L_0000012c73a900d0;  1 drivers
v0000012c7362e9a0_0 .net *"_ivl_13", 3 0, L_0000012c7369da20;  1 drivers
L_0000012c73a90118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012c7362eae0_0 .net *"_ivl_17", 0 0, L_0000012c73a90118;  1 drivers
v0000012c7362ec20_0 .net *"_ivl_19", 3 0, L_0000012c7369c9e0;  1 drivers
L_0000012c73a90160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012c7362de60_0 .net *"_ivl_23", 0 0, L_0000012c73a90160;  1 drivers
v0000012c7362e4a0_0 .net *"_ivl_24", 7 0, L_0000012c7369cee0;  1 drivers
L_0000012c73a901a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000012c7362df00_0 .net *"_ivl_27", 2 0, L_0000012c73a901a8;  1 drivers
v0000012c7362e540_0 .net *"_ivl_29", 0 0, L_0000012c7369d200;  1 drivers
v0000012c7362e040_0 .net *"_ivl_30", 3 0, L_0000012c7369d840;  1 drivers
v0000012c7362e180_0 .net *"_ivl_33", 3 0, L_0000012c7369de80;  1 drivers
v0000012c7369bb50_0 .net *"_ivl_34", 7 0, L_0000012c7369d660;  1 drivers
v0000012c7369b0b0_0 .net *"_ivl_38", 7 0, L_0000012c7369dac0;  1 drivers
L_0000012c73a901f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000012c7369a930_0 .net *"_ivl_41", 2 0, L_0000012c73a901f0;  1 drivers
v0000012c7369bbf0_0 .net *"_ivl_43", 0 0, L_0000012c7369c120;  1 drivers
v0000012c7369a890_0 .net *"_ivl_44", 3 0, L_0000012c7369c440;  1 drivers
v0000012c7369b150_0 .net *"_ivl_47", 3 0, L_0000012c7369df20;  1 drivers
v0000012c7369b8d0_0 .net *"_ivl_48", 7 0, L_0000012c7369c080;  1 drivers
L_0000012c73a90088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012c7369b6f0_0 .net *"_ivl_5", 0 0, L_0000012c73a90088;  1 drivers
v0000012c7369a2f0_0 .net *"_ivl_52", 7 0, L_0000012c7369c940;  1 drivers
L_0000012c73a90238 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000012c7369b330_0 .net *"_ivl_55", 2 0, L_0000012c73a90238;  1 drivers
v0000012c7369b1f0_0 .net *"_ivl_57", 0 0, L_0000012c7369ca80;  1 drivers
v0000012c7369a110_0 .net *"_ivl_58", 3 0, L_0000012c7369cb20;  1 drivers
v0000012c7369aed0_0 .net *"_ivl_61", 3 0, L_0000012c7369cbc0;  1 drivers
v0000012c7369ac50_0 .net *"_ivl_62", 7 0, L_0000012c7369cd00;  1 drivers
v0000012c7369b470_0 .net *"_ivl_66", 7 0, L_0000012c7369d2a0;  1 drivers
L_0000012c73a90280 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000012c7369ad90_0 .net *"_ivl_69", 2 0, L_0000012c73a90280;  1 drivers
v0000012c7369b790_0 .net *"_ivl_7", 3 0, L_0000012c7369d3e0;  1 drivers
v0000012c7369bab0_0 .net *"_ivl_71", 0 0, L_0000012c736a12b0;  1 drivers
v0000012c7369acf0_0 .net *"_ivl_72", 3 0, L_0000012c736a2250;  1 drivers
v0000012c7369a1b0_0 .net *"_ivl_75", 3 0, L_0000012c736a1530;  1 drivers
v0000012c7369aa70_0 .net *"_ivl_76", 7 0, L_0000012c736a15d0;  1 drivers
v0000012c7369b830_0 .net/s *"_ivl_80", 9 0, L_0000012c736a1490;  1 drivers
v0000012c7369ae30_0 .net/s *"_ivl_82", 9 0, L_0000012c736a0950;  1 drivers
v0000012c7369ab10_0 .net/s *"_ivl_86", 9 0, L_0000012c736a1670;  1 drivers
v0000012c7369b290_0 .net/s *"_ivl_88", 9 0, L_0000012c736a2070;  1 drivers
v0000012c7369a250_0 .net/s *"_ivl_92", 15 0, L_0000012c736a1cb0;  1 drivers
v0000012c7369a570_0 .net/s *"_ivl_94", 15 0, L_0000012c736a1710;  1 drivers
v0000012c7369af70_0 .net/s *"_ivl_96", 15 0, L_0000012c736a1990;  1 drivers
v0000012c7369b010_0 .net "a", 15 0, v0000012c7369a7f0_0;  1 drivers
v0000012c7369bd30_0 .net/s "a1", 4 0, L_0000012c7369c8a0;  1 drivers
v0000012c7369a610_0 .net/s "a2", 4 0, L_0000012c7369dd40;  1 drivers
v0000012c7369b3d0_0 .net/s "a3", 4 0, L_0000012c7369ce40;  1 drivers
v0000012c7369a4d0_0 .net/s "a4", 4 0, L_0000012c7369d020;  1 drivers
v0000012c7369b510_0 .net/s "add1", 9 0, L_0000012c736a1350;  1 drivers
v0000012c7369b970_0 .net/s "add2", 9 0, L_0000012c736a0a90;  1 drivers
v0000012c7369bf10_0 .net/s "b", 15 0, v0000012c7369a9d0_0;  1 drivers
v0000012c7369ba10_0 .net/s "c", 15 0, v0000012c7369a390_0;  1 drivers
v0000012c7369a6b0_0 .net/s "out", 15 0, L_0000012c736a2570;  alias, 1 drivers
v0000012c7369b5b0_0 .net/s "product1", 7 0, L_0000012c7369d8e0;  1 drivers
v0000012c7369a070_0 .net/s "product2", 7 0, L_0000012c7369c4e0;  1 drivers
v0000012c7369a750_0 .net/s "product3", 7 0, L_0000012c7369cf80;  1 drivers
v0000012c7369b650_0 .net/s "product4", 7 0, L_0000012c736a1170;  1 drivers
L_0000012c7369d980 .part v0000012c7369a7f0_0, 0, 4;
L_0000012c7369c8a0 .concat [ 4 1 0 0], L_0000012c7369d980, L_0000012c73a90088;
L_0000012c7369d3e0 .part v0000012c7369a7f0_0, 4, 4;
L_0000012c7369dd40 .concat [ 4 1 0 0], L_0000012c7369d3e0, L_0000012c73a900d0;
L_0000012c7369da20 .part v0000012c7369a7f0_0, 8, 4;
L_0000012c7369ce40 .concat [ 4 1 0 0], L_0000012c7369da20, L_0000012c73a90118;
L_0000012c7369c9e0 .part v0000012c7369a7f0_0, 12, 4;
L_0000012c7369d020 .concat [ 4 1 0 0], L_0000012c7369c9e0, L_0000012c73a90160;
L_0000012c7369cee0 .concat [ 5 3 0 0], L_0000012c7369c8a0, L_0000012c73a901a8;
L_0000012c7369d200 .part v0000012c7369a9d0_0, 3, 1;
L_0000012c7369d840 .concat [ 1 1 1 1], L_0000012c7369d200, L_0000012c7369d200, L_0000012c7369d200, L_0000012c7369d200;
L_0000012c7369de80 .part v0000012c7369a9d0_0, 0, 4;
L_0000012c7369d660 .concat [ 4 4 0 0], L_0000012c7369de80, L_0000012c7369d840;
L_0000012c7369d8e0 .arith/mult 8, L_0000012c7369cee0, L_0000012c7369d660;
L_0000012c7369dac0 .concat [ 5 3 0 0], L_0000012c7369dd40, L_0000012c73a901f0;
L_0000012c7369c120 .part v0000012c7369a9d0_0, 7, 1;
L_0000012c7369c440 .concat [ 1 1 1 1], L_0000012c7369c120, L_0000012c7369c120, L_0000012c7369c120, L_0000012c7369c120;
L_0000012c7369df20 .part v0000012c7369a9d0_0, 4, 4;
L_0000012c7369c080 .concat [ 4 4 0 0], L_0000012c7369df20, L_0000012c7369c440;
L_0000012c7369c4e0 .arith/mult 8, L_0000012c7369dac0, L_0000012c7369c080;
L_0000012c7369c940 .concat [ 5 3 0 0], L_0000012c7369ce40, L_0000012c73a90238;
L_0000012c7369ca80 .part v0000012c7369a9d0_0, 11, 1;
L_0000012c7369cb20 .concat [ 1 1 1 1], L_0000012c7369ca80, L_0000012c7369ca80, L_0000012c7369ca80, L_0000012c7369ca80;
L_0000012c7369cbc0 .part v0000012c7369a9d0_0, 8, 4;
L_0000012c7369cd00 .concat [ 4 4 0 0], L_0000012c7369cbc0, L_0000012c7369cb20;
L_0000012c7369cf80 .arith/mult 8, L_0000012c7369c940, L_0000012c7369cd00;
L_0000012c7369d2a0 .concat [ 5 3 0 0], L_0000012c7369d020, L_0000012c73a90280;
L_0000012c736a12b0 .part v0000012c7369a9d0_0, 15, 1;
L_0000012c736a2250 .concat [ 1 1 1 1], L_0000012c736a12b0, L_0000012c736a12b0, L_0000012c736a12b0, L_0000012c736a12b0;
L_0000012c736a1530 .part v0000012c7369a9d0_0, 12, 4;
L_0000012c736a15d0 .concat [ 4 4 0 0], L_0000012c736a1530, L_0000012c736a2250;
L_0000012c736a1170 .arith/mult 8, L_0000012c7369d2a0, L_0000012c736a15d0;
L_0000012c736a1490 .extend/s 10, L_0000012c7369d8e0;
L_0000012c736a0950 .extend/s 10, L_0000012c7369c4e0;
L_0000012c736a1350 .arith/sum 10, L_0000012c736a1490, L_0000012c736a0950;
L_0000012c736a1670 .extend/s 10, L_0000012c7369cf80;
L_0000012c736a2070 .extend/s 10, L_0000012c736a1170;
L_0000012c736a0a90 .arith/sum 10, L_0000012c736a1670, L_0000012c736a2070;
L_0000012c736a1cb0 .extend/s 16, L_0000012c736a1350;
L_0000012c736a1710 .extend/s 16, L_0000012c736a0a90;
L_0000012c736a1990 .arith/sum 16, L_0000012c736a1cb0, L_0000012c736a1710;
L_0000012c736a2570 .arith/sum 16, L_0000012c736a1990, v0000012c7369a390_0;
S_0000012c7360b010 .scope function.vec4.s4, "w_bin" "w_bin" 2 39, 2 39 0, S_0000012c736362c0;
 .timescale 0 0;
; Variable w_bin is vec4 return value of scope S_0000012c7360b010
v0000012c7369d340_0 .var/i "weight", 31 0;
TD_mac_tb.w_bin ;
    %load/vec4 v0000012c7369d340_0;
    %cmpi/s 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to w_bin (store_vec4_to_lval)
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to w_bin (store_vec4_to_lval)
    %load/vec4 v0000012c7369d340_0;
    %addi 8, 0, 32;
    %store/vec4 v0000012c7369d340_0, 0, 32;
T_1.1 ;
    %load/vec4 v0000012c7369d340_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to w_bin (store_vec4_to_lval)
    %load/vec4 v0000012c7369d340_0;
    %subi 4, 0, 32;
    %store/vec4 v0000012c7369d340_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to w_bin (store_vec4_to_lval)
T_1.3 ;
    %load/vec4 v0000012c7369d340_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to w_bin (store_vec4_to_lval)
    %load/vec4 v0000012c7369d340_0;
    %subi 2, 0, 32;
    %store/vec4 v0000012c7369d340_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to w_bin (store_vec4_to_lval)
T_1.5 ;
    %load/vec4 v0000012c7369d340_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to w_bin (store_vec4_to_lval)
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to w_bin (store_vec4_to_lval)
T_1.7 ;
    %end;
S_0000012c73640d30 .scope function.vec4.s4, "x_bin" "x_bin" 2 74, 2 74 0, S_0000012c736362c0;
 .timescale 0 0;
v0000012c7369d700_0 .var/i "x", 31 0;
; Variable x_bin is vec4 return value of scope S_0000012c73640d30
TD_mac_tb.x_bin ;
    %load/vec4 v0000012c7369d700_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.8, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to x_bin (store_vec4_to_lval)
    %load/vec4 v0000012c7369d700_0;
    %subi 8, 0, 32;
    %store/vec4 v0000012c7369d700_0, 0, 32;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to x_bin (store_vec4_to_lval)
T_2.9 ;
    %load/vec4 v0000012c7369d700_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to x_bin (store_vec4_to_lval)
    %load/vec4 v0000012c7369d700_0;
    %subi 4, 0, 32;
    %store/vec4 v0000012c7369d700_0, 0, 32;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to x_bin (store_vec4_to_lval)
T_2.11 ;
    %load/vec4 v0000012c7369d700_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to x_bin (store_vec4_to_lval)
    %load/vec4 v0000012c7369d700_0;
    %subi 2, 0, 32;
    %store/vec4 v0000012c7369d700_0, 0, 32;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to x_bin (store_vec4_to_lval)
T_2.13 ;
    %load/vec4 v0000012c7369d700_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to x_bin (store_vec4_to_lval)
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to x_bin (store_vec4_to_lval)
T_2.15 ;
    %end;
    .scope S_0000012c73629cd0;
T_3 ;
    %wait E_0000012c73638dd0;
    %load/vec4 v0000012c7369bdd0_0;
    %assign/vec4 v0000012c7369a9d0_0, 0;
    %load/vec4 v0000012c7369bc90_0;
    %assign/vec4 v0000012c7369a7f0_0, 0;
    %load/vec4 v0000012c7369be70_0;
    %assign/vec4 v0000012c7369a390_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000012c736362c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c7369c760_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012c7369dc00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012c7369c6c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012c7369c580_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012c7369c620_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012c7369d5c0_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0000012c736362c0;
T_5 ;
    %vpi_func 2 135 "$fopen" 32, "b_data.txt", "r" {0 0 0};
    %store/vec4 v0000012c7369d480_0, 0, 32;
    %vpi_func 2 136 "$fopen" 32, "a_data.txt", "r" {0 0 0};
    %store/vec4 v0000012c7369c300_0, 0, 32;
    %vpi_call 2 138 "$dumpfile", "mac_tb.vcd" {0 0 0};
    %vpi_call 2 139 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012c736362c0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c7369c760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c7369c760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c7369c760_0, 0, 1;
    %vpi_call 2 145 "$display", "-------------------- Computation start --------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c7369c260_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000012c7369c260_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.1, 5;
    %vpi_func 2 150 "$fscanf" 32, v0000012c7369d480_0, "%d\012", v0000012c7369c800_0 {0 0 0};
    %store/vec4 v0000012c7369db60_0, 0, 32;
    %vpi_func 2 151 "$fscanf" 32, v0000012c7369c300_0, "%d\012", v0000012c7369dde0_0 {0 0 0};
    %store/vec4 v0000012c7369d520_0, 0, 32;
    %load/vec4 v0000012c7369dde0_0;
    %ix/getv/s 4, v0000012c7369c260_0;
    %store/vec4a v0000012c7369d0c0, 4, 0;
    %load/vec4 v0000012c7369c800_0;
    %ix/getv/s 4, v0000012c7369c260_0;
    %store/vec4a v0000012c7369c3a0, 4, 0;
    %vpi_call 2 155 "$display", "a = %d", &A<v0000012c7369d0c0, v0000012c7369c260_0 > {0 0 0};
    %vpi_call 2 156 "$display", "b = %d", &A<v0000012c7369c3a0, v0000012c7369c260_0 > {0 0 0};
    %load/vec4 v0000012c7369c260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012c7369c260_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012c7369c260_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000012c7369c260_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_5.3, 5;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c7369c760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c7369c760_0, 0, 1;
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369d0c0, 4;
    %store/vec4 v0000012c7369d700_0, 0, 32;
    %callf/vec4 TD_mac_tb.x_bin, S_0000012c73640d30;
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369d0c0, 4;
    %store/vec4 v0000012c7369d700_0, 0, 32;
    %callf/vec4 TD_mac_tb.x_bin, S_0000012c73640d30;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369d0c0, 4;
    %store/vec4 v0000012c7369d700_0, 0, 32;
    %callf/vec4 TD_mac_tb.x_bin, S_0000012c73640d30;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369d0c0, 4;
    %store/vec4 v0000012c7369d700_0, 0, 32;
    %callf/vec4 TD_mac_tb.x_bin, S_0000012c73640d30;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000012c7369dca0_0, 0, 16;
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369c3a0, 4;
    %store/vec4 v0000012c7369d340_0, 0, 32;
    %callf/vec4 TD_mac_tb.w_bin, S_0000012c7360b010;
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369c3a0, 4;
    %store/vec4 v0000012c7369d340_0, 0, 32;
    %callf/vec4 TD_mac_tb.w_bin, S_0000012c7360b010;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369c3a0, 4;
    %store/vec4 v0000012c7369d340_0, 0, 32;
    %callf/vec4 TD_mac_tb.w_bin, S_0000012c7360b010;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369c3a0, 4;
    %store/vec4 v0000012c7369d340_0, 0, 32;
    %callf/vec4 TD_mac_tb.w_bin, S_0000012c7360b010;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000012c7369c1c0_0, 0, 16;
    %load/vec4 v0000012c7369dc00_0;
    %store/vec4 v0000012c7369d7a0_0, 0, 16;
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369d0c0, 4;
    %store/vec4 v0000012c7369d700_0, 0, 32;
    %callf/vec4 TD_mac_tb.x_bin, S_0000012c73640d30;
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369c3a0, 4;
    %store/vec4 v0000012c7369d340_0, 0, 32;
    %callf/vec4 TD_mac_tb.w_bin, S_0000012c7360b010;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012c7362dfa0_0, 0, 16;
    %store/vec4 v0000012c7362e7c0_0, 0, 4;
    %store/vec4 v0000012c7362dd20_0, 0, 4;
    %callf/vec4 TD_mac_tb.mac_predicted, S_0000012c73641d10;
    %store/vec4 v0000012c7369c6c0_0, 0, 16;
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369d0c0, 4;
    %store/vec4 v0000012c7369d700_0, 0, 32;
    %callf/vec4 TD_mac_tb.x_bin, S_0000012c73640d30;
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369c3a0, 4;
    %store/vec4 v0000012c7369d340_0, 0, 32;
    %callf/vec4 TD_mac_tb.w_bin, S_0000012c7360b010;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012c7362dfa0_0, 0, 16;
    %store/vec4 v0000012c7362e7c0_0, 0, 4;
    %store/vec4 v0000012c7362dd20_0, 0, 4;
    %callf/vec4 TD_mac_tb.mac_predicted, S_0000012c73641d10;
    %store/vec4 v0000012c7369c580_0, 0, 16;
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369d0c0, 4;
    %store/vec4 v0000012c7369d700_0, 0, 32;
    %callf/vec4 TD_mac_tb.x_bin, S_0000012c73640d30;
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369c3a0, 4;
    %store/vec4 v0000012c7369d340_0, 0, 32;
    %callf/vec4 TD_mac_tb.w_bin, S_0000012c7360b010;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012c7362dfa0_0, 0, 16;
    %store/vec4 v0000012c7362e7c0_0, 0, 4;
    %store/vec4 v0000012c7362dd20_0, 0, 4;
    %callf/vec4 TD_mac_tb.mac_predicted, S_0000012c73641d10;
    %store/vec4 v0000012c7369c620_0, 0, 16;
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369d0c0, 4;
    %store/vec4 v0000012c7369d700_0, 0, 32;
    %callf/vec4 TD_mac_tb.x_bin, S_0000012c73640d30;
    %load/vec4 v0000012c7369c260_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000012c7369c3a0, 4;
    %store/vec4 v0000012c7369d340_0, 0, 32;
    %callf/vec4 TD_mac_tb.w_bin, S_0000012c7360b010;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012c7362dfa0_0, 0, 16;
    %store/vec4 v0000012c7362e7c0_0, 0, 4;
    %store/vec4 v0000012c7362dd20_0, 0, 4;
    %callf/vec4 TD_mac_tb.mac_predicted, S_0000012c73641d10;
    %store/vec4 v0000012c7369d5c0_0, 0, 16;
    %load/vec4 v0000012c7369c6c0_0;
    %load/vec4 v0000012c7369c580_0;
    %add;
    %load/vec4 v0000012c7369c620_0;
    %add;
    %load/vec4 v0000012c7369d5c0_0;
    %add;
    %load/vec4 v0000012c7369d7a0_0;
    %add;
    %store/vec4 v0000012c7369dc00_0, 0, 16;
    %load/vec4 v0000012c7369c260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012c7369c260_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012c7369c760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012c7369c760_0, 0, 1;
    %vpi_call 2 183 "$display", "-------------------- Computation completed --------------------" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 185 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./verilog/mac_tb.v";
    "./verilog/mac_wrapper.v";
    "./verilog/mac.v";
