# FIFO-design-and-verification-using-Verilog-SV-