// Seed: 1801316271
module module_0 #(
    parameter id_1 = 32'd77
) ();
  logic _id_1;
  ;
  wire [-1 : id_1] id_2, id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd70,
    parameter id_2 = 32'd51,
    parameter id_3 = 32'd80
) (
    _id_1,
    _id_2,
    _id_3,
    id_4[(-1) : id_1?id_2 : id_1],
    id_5,
    id_6,
    id_7,
    id_8[(1'h0+id_2) : id_3],
    id_9
);
  output wire id_9;
  inout logic [7:0] id_8;
  module_0 modCall_1 ();
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire _id_3;
  input wire _id_2;
  inout wire _id_1;
  genvar id_10;
endmodule
