// Seed: 1555658903
module module_0 (
    input id_0,
    input logic id_1
    , id_7,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6
);
  logic id_8;
  wire [1 'b0] id_9;
endmodule
module module_1 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5
);
  initial #1 if (1) id_0 = id_4;
endmodule
