
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000fc5c  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001ac  20000000  0000fc5c  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002e48  200001ac  0000fe08  000181ac  2**2
                  ALLOC
  3 .stack        00002004  20002ff4  00012c50  000181ac  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000181ac  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000181d4  2**0
                  CONTENTS, READONLY
  6 .debug_info   0006db9b  00000000  00000000  0001822f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000901d  00000000  00000000  00085dca  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000105c8  00000000  00000000  0008ede7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000de0  00000000  00000000  0009f3af  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001318  00000000  00000000  000a018f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00025584  00000000  00000000  000a14a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00028e0b  00000000  00000000  000c6a2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008f489  00000000  00000000  000ef836  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000036e0  00000000  00000000  0017ecc0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20004ff8 	.word	0x20004ff8
       4:	00005fe9 	.word	0x00005fe9
       8:	00005fe5 	.word	0x00005fe5
       c:	00005fe5 	.word	0x00005fe5
	...
      2c:	00005fe5 	.word	0x00005fe5
	...
      38:	00005fe5 	.word	0x00005fe5
      3c:	00005fe5 	.word	0x00005fe5
      40:	00005fe5 	.word	0x00005fe5
      44:	00005fe5 	.word	0x00005fe5
      48:	00005fe5 	.word	0x00005fe5
      4c:	00001a3d 	.word	0x00001a3d
      50:	00001391 	.word	0x00001391
      54:	00005fe5 	.word	0x00005fe5
      58:	00005fe5 	.word	0x00005fe5
      5c:	00005fe5 	.word	0x00005fe5
      60:	00005fe5 	.word	0x00005fe5
      64:	0000498d 	.word	0x0000498d
      68:	0000499d 	.word	0x0000499d
      6c:	000049ad 	.word	0x000049ad
      70:	000049bd 	.word	0x000049bd
	...
      7c:	00005fe5 	.word	0x00005fe5
      80:	00005fe5 	.word	0x00005fe5
      84:	00005fe5 	.word	0x00005fe5
      88:	00005aad 	.word	0x00005aad
      8c:	00005abd 	.word	0x00005abd
      90:	00005acd 	.word	0x00005acd
	...
      9c:	00003aa5 	.word	0x00003aa5
      a0:	00005fe5 	.word	0x00005fe5
      a4:	00005fe5 	.word	0x00005fe5
      a8:	00005fe5 	.word	0x00005fe5
      ac:	00005fe5 	.word	0x00005fe5

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200001ac 	.word	0x200001ac
      d0:	00000000 	.word	0x00000000
      d4:	0000fc5c 	.word	0x0000fc5c

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000fc5c 	.word	0x0000fc5c
     104:	200001b0 	.word	0x200001b0
     108:	0000fc5c 	.word	0x0000fc5c
     10c:	00000000 	.word	0x00000000

00000110 <recalculate_accelerometer_values>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	465f      	mov	r7, fp
     114:	4656      	mov	r6, sl
     116:	464d      	mov	r5, r9
     118:	4644      	mov	r4, r8
     11a:	b4f0      	push	{r4, r5, r6, r7}
     11c:	b085      	sub	sp, #20
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     11e:	4958      	ldr	r1, [pc, #352]	; (280 <recalculate_accelerometer_values+0x170>)
     120:	4688      	mov	r8, r1
     122:	694c      	ldr	r4, [r1, #20]
     124:	6a0f      	ldr	r7, [r1, #32]
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     126:	8808      	ldrh	r0, [r1, #0]
     128:	4e56      	ldr	r6, [pc, #344]	; (284 <recalculate_accelerometer_values+0x174>)
     12a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     12c:	4d56      	ldr	r5, [pc, #344]	; (288 <recalculate_accelerometer_values+0x178>)
     12e:	1c21      	adds	r1, r4, #0
     130:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     132:	4c56      	ldr	r4, [pc, #344]	; (28c <recalculate_accelerometer_values+0x17c>)
     134:	1c39      	adds	r1, r7, #0
     136:	47a0      	blx	r4
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     138:	4641      	mov	r1, r8
     13a:	6088      	str	r0, [r1, #8]
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     13c:	698b      	ldr	r3, [r1, #24]
     13e:	4699      	mov	r9, r3
     140:	6a4f      	ldr	r7, [r1, #36]	; 0x24
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     142:	8848      	ldrh	r0, [r1, #2]
     144:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     146:	4649      	mov	r1, r9
     148:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     14a:	1c39      	adds	r1, r7, #0
     14c:	47a0      	blx	r4

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     14e:	4641      	mov	r1, r8
     150:	60c8      	str	r0, [r1, #12]
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     152:	69cb      	ldr	r3, [r1, #28]
     154:	4699      	mov	r9, r3
     156:	6a8f      	ldr	r7, [r1, #40]	; 0x28
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     158:	8888      	ldrh	r0, [r1, #4]
     15a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     15c:	4649      	mov	r1, r9
     15e:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     160:	1c39      	adds	r1, r7, #0
     162:	47a0      	blx	r4
     164:	1c04      	adds	r4, r0, #0
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     166:	4641      	mov	r1, r8
     168:	6108      	str	r0, [r1, #16]
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     16a:	4b49      	ldr	r3, [pc, #292]	; (290 <recalculate_accelerometer_values+0x180>)
     16c:	469a      	mov	sl, r3
     16e:	68c8      	ldr	r0, [r1, #12]
     170:	4798      	blx	r3
     172:	9000      	str	r0, [sp, #0]
     174:	9101      	str	r1, [sp, #4]
     176:	4641      	mov	r1, r8
     178:	6888      	ldr	r0, [r1, #8]
     17a:	47d0      	blx	sl
     17c:	1c06      	adds	r6, r0, #0
     17e:	1c0f      	adds	r7, r1, #0
     180:	1c20      	adds	r0, r4, #0
     182:	47d0      	blx	sl
     184:	1c04      	adds	r4, r0, #0
     186:	1c0d      	adds	r5, r1, #0
     188:	4b42      	ldr	r3, [pc, #264]	; (294 <recalculate_accelerometer_values+0x184>)
     18a:	4699      	mov	r9, r3
     18c:	1c22      	adds	r2, r4, #0
     18e:	1c2b      	adds	r3, r5, #0
     190:	47c8      	blx	r9
     192:	9002      	str	r0, [sp, #8]
     194:	9103      	str	r1, [sp, #12]
     196:	4940      	ldr	r1, [pc, #256]	; (298 <recalculate_accelerometer_values+0x188>)
     198:	468b      	mov	fp, r1
     19a:	1c20      	adds	r0, r4, #0
     19c:	1c29      	adds	r1, r5, #0
     19e:	1c22      	adds	r2, r4, #0
     1a0:	1c2b      	adds	r3, r5, #0
     1a2:	47c8      	blx	r9
     1a4:	1c04      	adds	r4, r0, #0
     1a6:	1c0d      	adds	r5, r1, #0
     1a8:	1c30      	adds	r0, r6, #0
     1aa:	1c39      	adds	r1, r7, #0
     1ac:	1c32      	adds	r2, r6, #0
     1ae:	1c3b      	adds	r3, r7, #0
     1b0:	47c8      	blx	r9
     1b2:	1c02      	adds	r2, r0, #0
     1b4:	1c0b      	adds	r3, r1, #0
     1b6:	1c20      	adds	r0, r4, #0
     1b8:	1c29      	adds	r1, r5, #0
     1ba:	47d8      	blx	fp
     1bc:	4c37      	ldr	r4, [pc, #220]	; (29c <recalculate_accelerometer_values+0x18c>)
     1be:	47a0      	blx	r4
     1c0:	1c02      	adds	r2, r0, #0
     1c2:	1c0b      	adds	r3, r1, #0
     1c4:	9800      	ldr	r0, [sp, #0]
     1c6:	9901      	ldr	r1, [sp, #4]
     1c8:	4c35      	ldr	r4, [pc, #212]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1ca:	47a0      	blx	r4
     1cc:	4c35      	ldr	r4, [pc, #212]	; (2a4 <recalculate_accelerometer_values+0x194>)
     1ce:	47a0      	blx	r4
     1d0:	4b28      	ldr	r3, [pc, #160]	; (274 <recalculate_accelerometer_values+0x164>)
     1d2:	4a27      	ldr	r2, [pc, #156]	; (270 <recalculate_accelerometer_values+0x160>)
     1d4:	47c8      	blx	r9
     1d6:	4a28      	ldr	r2, [pc, #160]	; (278 <recalculate_accelerometer_values+0x168>)
     1d8:	4b28      	ldr	r3, [pc, #160]	; (27c <recalculate_accelerometer_values+0x16c>)
     1da:	4c31      	ldr	r4, [pc, #196]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1dc:	47a0      	blx	r4
     1de:	4c32      	ldr	r4, [pc, #200]	; (2a8 <recalculate_accelerometer_values+0x198>)
     1e0:	47a0      	blx	r4
     1e2:	4641      	mov	r1, r8
     1e4:	62c8      	str	r0, [r1, #44]	; 0x2c
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     1e6:	6888      	ldr	r0, [r1, #8]
     1e8:	47d0      	blx	sl
     1ea:	9000      	str	r0, [sp, #0]
     1ec:	9101      	str	r1, [sp, #4]
     1ee:	4643      	mov	r3, r8
     1f0:	68d8      	ldr	r0, [r3, #12]
     1f2:	47d0      	blx	sl
     1f4:	1c06      	adds	r6, r0, #0
     1f6:	1c0f      	adds	r7, r1, #0
     1f8:	4644      	mov	r4, r8
     1fa:	6920      	ldr	r0, [r4, #16]
     1fc:	47d0      	blx	sl
     1fe:	1c04      	adds	r4, r0, #0
     200:	1c0d      	adds	r5, r1, #0
     202:	1c30      	adds	r0, r6, #0
     204:	1c39      	adds	r1, r7, #0
     206:	1c32      	adds	r2, r6, #0
     208:	1c3b      	adds	r3, r7, #0
     20a:	47c8      	blx	r9
     20c:	9002      	str	r0, [sp, #8]
     20e:	9103      	str	r1, [sp, #12]
     210:	1c30      	adds	r0, r6, #0
     212:	1c39      	adds	r1, r7, #0
     214:	1c32      	adds	r2, r6, #0
     216:	1c3b      	adds	r3, r7, #0
     218:	47c8      	blx	r9
     21a:	1c06      	adds	r6, r0, #0
     21c:	1c0f      	adds	r7, r1, #0
     21e:	1c20      	adds	r0, r4, #0
     220:	1c29      	adds	r1, r5, #0
     222:	1c22      	adds	r2, r4, #0
     224:	1c2b      	adds	r3, r5, #0
     226:	47c8      	blx	r9
     228:	1c02      	adds	r2, r0, #0
     22a:	1c0b      	adds	r3, r1, #0
     22c:	1c30      	adds	r0, r6, #0
     22e:	1c39      	adds	r1, r7, #0
     230:	47d8      	blx	fp
     232:	4c1a      	ldr	r4, [pc, #104]	; (29c <recalculate_accelerometer_values+0x18c>)
     234:	47a0      	blx	r4
     236:	1c02      	adds	r2, r0, #0
     238:	1c0b      	adds	r3, r1, #0
     23a:	9800      	ldr	r0, [sp, #0]
     23c:	9901      	ldr	r1, [sp, #4]
     23e:	4c18      	ldr	r4, [pc, #96]	; (2a0 <recalculate_accelerometer_values+0x190>)
     240:	47a0      	blx	r4
     242:	4c18      	ldr	r4, [pc, #96]	; (2a4 <recalculate_accelerometer_values+0x194>)
     244:	47a0      	blx	r4
     246:	4b0b      	ldr	r3, [pc, #44]	; (274 <recalculate_accelerometer_values+0x164>)
     248:	4a09      	ldr	r2, [pc, #36]	; (270 <recalculate_accelerometer_values+0x160>)
     24a:	47c8      	blx	r9
     24c:	4a0a      	ldr	r2, [pc, #40]	; (278 <recalculate_accelerometer_values+0x168>)
     24e:	4b0b      	ldr	r3, [pc, #44]	; (27c <recalculate_accelerometer_values+0x16c>)
     250:	4c13      	ldr	r4, [pc, #76]	; (2a0 <recalculate_accelerometer_values+0x190>)
     252:	47a0      	blx	r4
     254:	4c14      	ldr	r4, [pc, #80]	; (2a8 <recalculate_accelerometer_values+0x198>)
     256:	47a0      	blx	r4
     258:	4641      	mov	r1, r8
     25a:	6308      	str	r0, [r1, #48]	; 0x30
	
}
     25c:	b005      	add	sp, #20
     25e:	bc3c      	pop	{r2, r3, r4, r5}
     260:	4690      	mov	r8, r2
     262:	4699      	mov	r9, r3
     264:	46a2      	mov	sl, r4
     266:	46ab      	mov	fp, r5
     268:	bdf0      	pop	{r4, r5, r6, r7, pc}
     26a:	46c0      	nop			; (mov r8, r8)
     26c:	46c0      	nop			; (mov r8, r8)
     26e:	46c0      	nop			; (mov r8, r8)
     270:	00000000 	.word	0x00000000
     274:	40668000 	.word	0x40668000
     278:	60000000 	.word	0x60000000
     27c:	400921fb 	.word	0x400921fb
     280:	20000750 	.word	0x20000750
     284:	000004d9 	.word	0x000004d9
     288:	0000b76d 	.word	0x0000b76d
     28c:	0000b151 	.word	0x0000b151
     290:	0000d7dd 	.word	0x0000d7dd
     294:	0000cb09 	.word	0x0000cb09
     298:	0000bbf1 	.word	0x0000bbf1
     29c:	00006631 	.word	0x00006631
     2a0:	0000c235 	.word	0x0000c235
     2a4:	000062d9 	.word	0x000062d9
     2a8:	0000d881 	.word	0x0000d881
     2ac:	46c0      	nop			; (mov r8, r8)
     2ae:	46c0      	nop			; (mov r8, r8)

000002b0 <calibrate_accelerometer>:

//Generic template for calibrating accelerometer
//TODO: Include support for generic input and output
 void calibrate_accelerometer(ADXL_335_t *calibrate_me, const button_lib_t *wait_button)
{
     2b0:	b5f0      	push	{r4, r5, r6, r7, lr}
     2b2:	465f      	mov	r7, fp
     2b4:	4656      	mov	r6, sl
     2b6:	464d      	mov	r5, r9
     2b8:	4644      	mov	r4, r8
     2ba:	b4f0      	push	{r4, r5, r6, r7}
     2bc:	b091      	sub	sp, #68	; 0x44
     2be:	1c04      	adds	r4, r0, #0
     2c0:	1c0f      	adds	r7, r1, #0
	//Give shout out
	//printf("\n\rHello and welcome to the generic acccelerometer calibration routine!\n\r");
	
	//Update sseg for headless calibration
	set_seg_disp_num(9999);
     2c2:	4832      	ldr	r0, [pc, #200]	; (38c <calibrate_accelerometer+0xdc>)
     2c4:	4b32      	ldr	r3, [pc, #200]	; (390 <calibrate_accelerometer+0xe0>)
     2c6:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2c8:	1c38      	adds	r0, r7, #0
     2ca:	4e32      	ldr	r6, [pc, #200]	; (394 <calibrate_accelerometer+0xe4>)
     2cc:	47b0      	blx	r6
	//Using uart for now
	//X
	//printf("We will begin with the X axis, please place the sensor flat with X pointing up.\n\r");	
	
	//set_disp_led_color(LED_GREEN);
	wait_for_x_msg_platform();
     2ce:	4b32      	ldr	r3, [pc, #200]	; (398 <calibrate_accelerometer+0xe8>)
     2d0:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2d2:	1c38      	adds	r0, r7, #0
     2d4:	47b0      	blx	r6

	//Save values for zero points
	calibrate_me->y_zero_g_point = adc_to_volt(calibrate_me->raw_values.y);
     2d6:	8860      	ldrh	r0, [r4, #2]
     2d8:	4d30      	ldr	r5, [pc, #192]	; (39c <calibrate_accelerometer+0xec>)
     2da:	47a8      	blx	r5
     2dc:	61a0      	str	r0, [r4, #24]
	calibrate_me->z_zero_g_point = adc_to_volt(calibrate_me->raw_values.z);
     2de:	88a0      	ldrh	r0, [r4, #4]
     2e0:	47a8      	blx	r5
     2e2:	61e0      	str	r0, [r4, #28]
	
	//Save value for one G
	x_one_g = adc_to_volt(calibrate_me->raw_values.x);
     2e4:	8820      	ldrh	r0, [r4, #0]
     2e6:	47a8      	blx	r5
     2e8:	4682      	mov	sl, r0
	
	//Y
	//printf("Now please place the sensor flat with y pointing up.\n\r");
	
	//set_disp_led_color(LED_YELLOW);	
	wait_for_y_msg_platform();
     2ea:	4b2d      	ldr	r3, [pc, #180]	; (3a0 <calibrate_accelerometer+0xf0>)
     2ec:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2ee:	1c38      	adds	r0, r7, #0
     2f0:	47b0      	blx	r6
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = adc_to_volt(calibrate_me->raw_values.x);
     2f2:	8820      	ldrh	r0, [r4, #0]
     2f4:	47a8      	blx	r5
     2f6:	6160      	str	r0, [r4, #20]
	calibrate_me->z_zero_g_point = (adc_to_volt(calibrate_me->raw_values.z) + calibrate_me->z_zero_g_point) / 2;	//Select Z for using average for 0G
     2f8:	88a0      	ldrh	r0, [r4, #4]
     2fa:	47a8      	blx	r5
     2fc:	4b29      	ldr	r3, [pc, #164]	; (3a4 <calibrate_accelerometer+0xf4>)
     2fe:	469b      	mov	fp, r3
     300:	69e1      	ldr	r1, [r4, #28]
     302:	4798      	blx	r3
     304:	4b28      	ldr	r3, [pc, #160]	; (3a8 <calibrate_accelerometer+0xf8>)
     306:	4698      	mov	r8, r3
     308:	21fc      	movs	r1, #252	; 0xfc
     30a:	0589      	lsls	r1, r1, #22
     30c:	4798      	blx	r3
     30e:	61e0      	str	r0, [r4, #28]
	
	//Save value for one G
	y_one_g = adc_to_volt(calibrate_me->raw_values.y);
     310:	8860      	ldrh	r0, [r4, #2]
     312:	47a8      	blx	r5
     314:	4681      	mov	r9, r0
		
	//Z
	//printf("And lastly please place the sensor flat with Z pointing up.\n\r");
	
//	set_disp_led_color(LED_RED);	
	wait_for_z_msg_platform();
     316:	4b25      	ldr	r3, [pc, #148]	; (3ac <calibrate_accelerometer+0xfc>)
     318:	4798      	blx	r3
	wait_for_button_press(wait_button);
     31a:	1c38      	adds	r0, r7, #0
     31c:	47b0      	blx	r6
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = (adc_to_volt(calibrate_me->raw_values.x) + calibrate_me->x_zero_g_point) / 2;
     31e:	8820      	ldrh	r0, [r4, #0]
     320:	47a8      	blx	r5
     322:	6961      	ldr	r1, [r4, #20]
     324:	47d8      	blx	fp
     326:	21fc      	movs	r1, #252	; 0xfc
     328:	0589      	lsls	r1, r1, #22
     32a:	47c0      	blx	r8
     32c:	6160      	str	r0, [r4, #20]
	calibrate_me->y_zero_g_point = (adc_to_volt(calibrate_me->raw_values.y) + calibrate_me->y_zero_g_point) / 2;
     32e:	8860      	ldrh	r0, [r4, #2]
     330:	47a8      	blx	r5
     332:	69a1      	ldr	r1, [r4, #24]
     334:	47d8      	blx	fp
     336:	21fc      	movs	r1, #252	; 0xfc
     338:	0589      	lsls	r1, r1, #22
     33a:	47c0      	blx	r8
     33c:	61a0      	str	r0, [r4, #24]
	
	//Save value for one G
	z_one_g = adc_to_volt(calibrate_me->raw_values.z);
     33e:	88a0      	ldrh	r0, [r4, #4]
     340:	47a8      	blx	r5
     342:	1c06      	adds	r6, r0, #0
	
	//Now, calculate and save calibration
	calibrate_me->x_volt_per_one_g = x_one_g - calibrate_me->x_zero_g_point;
     344:	4d1a      	ldr	r5, [pc, #104]	; (3b0 <calibrate_accelerometer+0x100>)
     346:	4650      	mov	r0, sl
     348:	6961      	ldr	r1, [r4, #20]
     34a:	47a8      	blx	r5
     34c:	6220      	str	r0, [r4, #32]
	calibrate_me->y_volt_per_one_g = y_one_g - calibrate_me->y_zero_g_point;
     34e:	4648      	mov	r0, r9
     350:	69a1      	ldr	r1, [r4, #24]
     352:	47a8      	blx	r5
     354:	6260      	str	r0, [r4, #36]	; 0x24
	calibrate_me->z_volt_per_one_g = z_one_g - calibrate_me->z_zero_g_point;
     356:	1c30      	adds	r0, r6, #0
     358:	69e1      	ldr	r1, [r4, #28]
     35a:	47a8      	blx	r5
     35c:	62a0      	str	r0, [r4, #40]	; 0x28
	//Save data into eeprom
	uint8_t page_data[EEPROM_PAGE_SIZE];
	
	//Set calibration flag
	uint8_t is_calibrated = 0b10101010;
	page_data[0] = is_calibrated;
     35e:	ad01      	add	r5, sp, #4
     360:	23aa      	movs	r3, #170	; 0xaa
     362:	702b      	strb	r3, [r5, #0]
	
	*(ADXL_335_t*)&page_data[1] = *calibrate_me;
     364:	4668      	mov	r0, sp
     366:	3005      	adds	r0, #5
     368:	1c21      	adds	r1, r4, #0
     36a:	2234      	movs	r2, #52	; 0x34
     36c:	4b11      	ldr	r3, [pc, #68]	; (3b4 <calibrate_accelerometer+0x104>)
     36e:	4798      	blx	r3
			
	eeprom_emulator_write_page(0, page_data);
     370:	2000      	movs	r0, #0
     372:	1c29      	adds	r1, r5, #0
     374:	4b10      	ldr	r3, [pc, #64]	; (3b8 <calibrate_accelerometer+0x108>)
     376:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
     378:	4b10      	ldr	r3, [pc, #64]	; (3bc <calibrate_accelerometer+0x10c>)
     37a:	4798      	blx	r3
	//calibrate_me->y_zero_g_point, calibrate_me->y_volt_per_one_g, 
	//calibrate_me->z_zero_g_point, calibrate_me->z_volt_per_one_g);
	 
// 	set_disp_led_color(LED_WHITE);
// 	wait_for_button_press(wait_button);
}
     37c:	b011      	add	sp, #68	; 0x44
     37e:	bc3c      	pop	{r2, r3, r4, r5}
     380:	4690      	mov	r8, r2
     382:	4699      	mov	r9, r3
     384:	46a2      	mov	sl, r4
     386:	46ab      	mov	fp, r5
     388:	bdf0      	pop	{r4, r5, r6, r7, pc}
     38a:	46c0      	nop			; (mov r8, r8)
     38c:	461c3c00 	.word	0x461c3c00
     390:	000031b9 	.word	0x000031b9
     394:	00001d6d 	.word	0x00001d6d
     398:	00001acd 	.word	0x00001acd
     39c:	000004d9 	.word	0x000004d9
     3a0:	00001add 	.word	0x00001add
     3a4:	0000ae79 	.word	0x0000ae79
     3a8:	0000b519 	.word	0x0000b519
     3ac:	00001aed 	.word	0x00001aed
     3b0:	0000b76d 	.word	0x0000b76d
     3b4:	00006991 	.word	0x00006991
     3b8:	00005e4d 	.word	0x00005e4d
     3bc:	00005e21 	.word	0x00005e21

000003c0 <configure_eeprom>:
//Well, i'll probably let this rest here for now. Although, TODO
 void configure_eeprom(void)
{
     3c0:	b510      	push	{r4, lr}
    /* Setup EEPROM emulator service */
    enum status_code error_code = eeprom_emulator_init();
     3c2:	4b07      	ldr	r3, [pc, #28]	; (3e0 <configure_eeprom+0x20>)
     3c4:	4798      	blx	r3
    if (error_code == STATUS_ERR_NO_MEMORY) {
     3c6:	2816      	cmp	r0, #22
     3c8:	d103      	bne.n	3d2 <configure_eeprom+0x12>
        while (true) {
            /* No EEPROM section has been set in the device's fuses */
			set_disp_led_color(LED_RED);
     3ca:	4c06      	ldr	r4, [pc, #24]	; (3e4 <configure_eeprom+0x24>)
     3cc:	2001      	movs	r0, #1
     3ce:	47a0      	blx	r4
     3d0:	e7fc      	b.n	3cc <configure_eeprom+0xc>
        }
    }
    else if (error_code != STATUS_OK) {
     3d2:	2800      	cmp	r0, #0
     3d4:	d003      	beq.n	3de <configure_eeprom+0x1e>
        /* Erase the emulated EEPROM memory (assume it is unformatted or
         * irrecoverably corrupt) */
        eeprom_emulator_erase_memory();
     3d6:	4b04      	ldr	r3, [pc, #16]	; (3e8 <configure_eeprom+0x28>)
     3d8:	4798      	blx	r3
        eeprom_emulator_init();
     3da:	4b01      	ldr	r3, [pc, #4]	; (3e0 <configure_eeprom+0x20>)
     3dc:	4798      	blx	r3
    }
}
     3de:	bd10      	pop	{r4, pc}
     3e0:	00005bfd 	.word	0x00005bfd
     3e4:	0000315d 	.word	0x0000315d
     3e8:	00005cdd 	.word	0x00005cdd

000003ec <init_adxl_calibration>:
//Read eeprom, check for calibration and redo if necessary
 void init_adxl_calibration(button_lib_t *calibrate_button)
{
     3ec:	b530      	push	{r4, r5, lr}
     3ee:	b09d      	sub	sp, #116	; 0x74
     3f0:	1c05      	adds	r5, r0, #0
	
		configure_eeprom();
     3f2:	4b13      	ldr	r3, [pc, #76]	; (440 <init_adxl_calibration+0x54>)
     3f4:	4798      	blx	r3
		//Wait some for button read
		delay_ms(200);
     3f6:	20c8      	movs	r0, #200	; 0xc8
     3f8:	4b12      	ldr	r3, [pc, #72]	; (444 <init_adxl_calibration+0x58>)
     3fa:	4798      	blx	r3

		uint8_t page_data[EEPROM_PAGE_SIZE];
		eeprom_emulator_read_page(0, page_data);
     3fc:	ac0d      	add	r4, sp, #52	; 0x34
     3fe:	2000      	movs	r0, #0
     400:	1c21      	adds	r1, r4, #0
     402:	4b11      	ldr	r3, [pc, #68]	; (448 <init_adxl_calibration+0x5c>)
     404:	4798      	blx	r3
		
		uint8_t is_calibrated = page_data[0];
     406:	7824      	ldrb	r4, [r4, #0]
		ADXL_335_t saved_calibration = *(ADXL_335_t*)&page_data[1];
     408:	4668      	mov	r0, sp
     40a:	4669      	mov	r1, sp
     40c:	3135      	adds	r1, #53	; 0x35
     40e:	2234      	movs	r2, #52	; 0x34
     410:	4b0e      	ldr	r3, [pc, #56]	; (44c <init_adxl_calibration+0x60>)
     412:	4798      	blx	r3
		
		if ((is_calibrated == 0b10101010) && !button_read_button(calibrate_button))
     414:	2caa      	cmp	r4, #170	; 0xaa
     416:	d10d      	bne.n	434 <init_adxl_calibration+0x48>
     418:	1c28      	adds	r0, r5, #0
     41a:	4b0d      	ldr	r3, [pc, #52]	; (450 <init_adxl_calibration+0x64>)
     41c:	4798      	blx	r3
     41e:	2800      	cmp	r0, #0
     420:	d108      	bne.n	434 <init_adxl_calibration+0x48>
		{
			accelerometer = saved_calibration;
     422:	480c      	ldr	r0, [pc, #48]	; (454 <init_adxl_calibration+0x68>)
     424:	4669      	mov	r1, sp
     426:	2234      	movs	r2, #52	; 0x34
     428:	4b08      	ldr	r3, [pc, #32]	; (44c <init_adxl_calibration+0x60>)
     42a:	4798      	blx	r3
			//printf("Sensor calibrated with saved values! Press button during start to recalibrate! X 0G: %.3f 1G: %.3f  Y 0G: %.3f 1G: %.3f  Z 0G: %.3f 1G: %.3f \n\r",
			//saved_calibration.x_zero_g_point, saved_calibration.x_volt_per_one_g,
			//saved_calibration.y_zero_g_point, saved_calibration.y_volt_per_one_g,
			//saved_calibration.z_zero_g_point, saved_calibration.z_volt_per_one_g);
			set_disp_led_color(LED_WHITE);
     42c:	2005      	movs	r0, #5
     42e:	4b0a      	ldr	r3, [pc, #40]	; (458 <init_adxl_calibration+0x6c>)
     430:	4798      	blx	r3
     432:	e003      	b.n	43c <init_adxl_calibration+0x50>
		}else{
			calibrate_accelerometer(&accelerometer, calibrate_button);
     434:	4807      	ldr	r0, [pc, #28]	; (454 <init_adxl_calibration+0x68>)
     436:	1c29      	adds	r1, r5, #0
     438:	4b08      	ldr	r3, [pc, #32]	; (45c <init_adxl_calibration+0x70>)
     43a:	4798      	blx	r3
		}
}
     43c:	b01d      	add	sp, #116	; 0x74
     43e:	bd30      	pop	{r4, r5, pc}
     440:	000003c1 	.word	0x000003c1
     444:	000035f9 	.word	0x000035f9
     448:	00005db9 	.word	0x00005db9
     44c:	00006991 	.word	0x00006991
     450:	00001d51 	.word	0x00001d51
     454:	20000750 	.word	0x20000750
     458:	0000315d 	.word	0x0000315d
     45c:	000002b1 	.word	0x000002b1

00000460 <adc_complete_callback>:
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
}

//ADC callback. This is essentially a freerunning adc, just chose how many channels you want
void adc_complete_callback(struct adc_module *const module)
{
     460:	b510      	push	{r4, lr}
	static uint8_t curr_channel = 0;
	static const enum adc_positive_input inputs[4] = {ADC_POSITIVE_INPUT_PIN0, ADC_POSITIVE_INPUT_PIN4, ADC_POSITIVE_INPUT_PIN5, ADC_POSITIVE_INPUT_PIN6 };
	
	
// 	//Handle new value
	(callbacks)[curr_channel](adc_val);
     462:	4c14      	ldr	r4, [pc, #80]	; (4b4 <adc_complete_callback+0x54>)
     464:	7822      	ldrb	r2, [r4, #0]
     466:	4b14      	ldr	r3, [pc, #80]	; (4b8 <adc_complete_callback+0x58>)
     468:	681b      	ldr	r3, [r3, #0]
     46a:	0092      	lsls	r2, r2, #2
     46c:	4913      	ldr	r1, [pc, #76]	; (4bc <adc_complete_callback+0x5c>)
     46e:	8808      	ldrh	r0, [r1, #0]
     470:	58d3      	ldr	r3, [r2, r3]
     472:	4798      	blx	r3

	//Restart reading
	curr_channel++;
     474:	7820      	ldrb	r0, [r4, #0]
     476:	3001      	adds	r0, #1
	//wrap around num channels
	curr_channel %= num_channels;
     478:	b2c0      	uxtb	r0, r0
     47a:	4b11      	ldr	r3, [pc, #68]	; (4c0 <adc_complete_callback+0x60>)
     47c:	7819      	ldrb	r1, [r3, #0]
     47e:	4b11      	ldr	r3, [pc, #68]	; (4c4 <adc_complete_callback+0x64>)
     480:	4798      	blx	r3
     482:	b2c9      	uxtb	r1, r1
     484:	7021      	strb	r1, [r4, #0]
	
	adc_set_positive_input(&adc_instance, inputs[curr_channel]);
     486:	4b10      	ldr	r3, [pc, #64]	; (4c8 <adc_complete_callback+0x68>)
     488:	5c59      	ldrb	r1, [r3, r1]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     48a:	4b10      	ldr	r3, [pc, #64]	; (4cc <adc_complete_callback+0x6c>)
     48c:	681b      	ldr	r3, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     48e:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     490:	b252      	sxtb	r2, r2
     492:	2a00      	cmp	r2, #0
     494:	dbfb      	blt.n	48e <adc_complete_callback+0x2e>
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
     496:	691a      	ldr	r2, [r3, #16]
     498:	201f      	movs	r0, #31
     49a:	4382      	bics	r2, r0
     49c:	430a      	orrs	r2, r1
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
     49e:	611a      	str	r2, [r3, #16]
     4a0:	7e5a      	ldrb	r2, [r3, #25]
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
			(positive_input);

	while (adc_is_syncing(module_inst)) {
     4a2:	b252      	sxtb	r2, r2
     4a4:	2a00      	cmp	r2, #0
     4a6:	dbfb      	blt.n	4a0 <adc_complete_callback+0x40>
	
	adc_read_buffer_job(&adc_instance , &adc_val, 1);
     4a8:	4808      	ldr	r0, [pc, #32]	; (4cc <adc_complete_callback+0x6c>)
     4aa:	4904      	ldr	r1, [pc, #16]	; (4bc <adc_complete_callback+0x5c>)
     4ac:	2201      	movs	r2, #1
     4ae:	4b08      	ldr	r3, [pc, #32]	; (4d0 <adc_complete_callback+0x70>)
     4b0:	4798      	blx	r3
}
     4b2:	bd10      	pop	{r4, pc}
     4b4:	200001c8 	.word	0x200001c8
     4b8:	20002eac 	.word	0x20002eac
     4bc:	200002fc 	.word	0x200002fc
     4c0:	20000000 	.word	0x20000000
     4c4:	0000abf9 	.word	0x0000abf9
     4c8:	0000d9d4 	.word	0x0000d9d4
     4cc:	20002e3c 	.word	0x20002e3c
     4d0:	00003b75 	.word	0x00003b75
     4d4:	00000000 	.word	0x00000000

000004d8 <adc_to_volt>:
static uint8_t num_channels = 3;
//Callbacks for new value for a channel
void (**callbacks)(uint16_t);

inline float	adc_to_volt(uint16_t val)
{
     4d8:	b510      	push	{r4, lr}
	//Convert to voltage
	float volt = (float)val/ADC_MAX * VCC;
     4da:	4b09      	ldr	r3, [pc, #36]	; (500 <adc_to_volt+0x28>)
     4dc:	4798      	blx	r3
     4de:	4909      	ldr	r1, [pc, #36]	; (504 <adc_to_volt+0x2c>)
     4e0:	4b09      	ldr	r3, [pc, #36]	; (508 <adc_to_volt+0x30>)
     4e2:	4798      	blx	r3
     4e4:	4b09      	ldr	r3, [pc, #36]	; (50c <adc_to_volt+0x34>)
     4e6:	4798      	blx	r3
     4e8:	4b04      	ldr	r3, [pc, #16]	; (4fc <adc_to_volt+0x24>)
     4ea:	4a03      	ldr	r2, [pc, #12]	; (4f8 <adc_to_volt+0x20>)
     4ec:	4c08      	ldr	r4, [pc, #32]	; (510 <adc_to_volt+0x38>)
     4ee:	47a0      	blx	r4
     4f0:	4b08      	ldr	r3, [pc, #32]	; (514 <adc_to_volt+0x3c>)
     4f2:	4798      	blx	r3
	
	return  volt;
}
     4f4:	bd10      	pop	{r4, pc}
     4f6:	46c0      	nop			; (mov r8, r8)
     4f8:	66666666 	.word	0x66666666
     4fc:	400a6666 	.word	0x400a6666
     500:	0000bb51 	.word	0x0000bb51
     504:	477fff00 	.word	0x477fff00
     508:	0000b151 	.word	0x0000b151
     50c:	0000d7dd 	.word	0x0000d7dd
     510:	0000cb09 	.word	0x0000cb09
     514:	0000d881 	.word	0x0000d881

00000518 <configure_adc>:
//Call this with number of wanted channels and callbacks for each value
void configure_adc(uint8_t no_channels, void (*register_callbacks[])(uint16_t))
{
     518:	b5f0      	push	{r4, r5, r6, r7, lr}
     51a:	b08f      	sub	sp, #60	; 0x3c
     51c:	1c05      	adds	r5, r0, #0
     51e:	1c0e      	adds	r6, r1, #0
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
     520:	ac02      	add	r4, sp, #8
     522:	1c20      	adds	r0, r4, #0
     524:	4b32      	ldr	r3, [pc, #200]	; (5f0 <configure_adc+0xd8>)
     526:	4798      	blx	r3
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
     528:	2300      	movs	r3, #0
     52a:	60a3      	str	r3, [r4, #8]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     52c:	22e0      	movs	r2, #224	; 0xe0
     52e:	00d2      	lsls	r2, r2, #3
     530:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     532:	2203      	movs	r2, #3
     534:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     536:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     538:	2310      	movs	r3, #16
     53a:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     53c:	4f2d      	ldr	r7, [pc, #180]	; (5f4 <configure_adc+0xdc>)
     53e:	1c38      	adds	r0, r7, #0
     540:	492d      	ldr	r1, [pc, #180]	; (5f8 <configure_adc+0xe0>)
     542:	1c22      	adds	r2, r4, #0
     544:	4b2d      	ldr	r3, [pc, #180]	; (5fc <configure_adc+0xe4>)
     546:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     548:	683b      	ldr	r3, [r7, #0]
     54a:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     54c:	b252      	sxtb	r2, r2
     54e:	2a00      	cmp	r2, #0
     550:	dbfb      	blt.n	54a <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     552:	2180      	movs	r1, #128	; 0x80
     554:	0409      	lsls	r1, r1, #16
     556:	4a2a      	ldr	r2, [pc, #168]	; (600 <configure_adc+0xe8>)
     558:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     55a:	7819      	ldrb	r1, [r3, #0]
     55c:	2202      	movs	r2, #2
     55e:	430a      	orrs	r2, r1
     560:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     562:	4b24      	ldr	r3, [pc, #144]	; (5f4 <configure_adc+0xdc>)
     564:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     566:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     568:	b25b      	sxtb	r3, r3
     56a:	2b00      	cmp	r3, #0
     56c:	dbfb      	blt.n	566 <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     56e:	4c21      	ldr	r4, [pc, #132]	; (5f4 <configure_adc+0xdc>)
     570:	1c20      	adds	r0, r4, #0
     572:	4924      	ldr	r1, [pc, #144]	; (604 <configure_adc+0xec>)
     574:	2200      	movs	r2, #0
     576:	4b24      	ldr	r3, [pc, #144]	; (608 <configure_adc+0xf0>)
     578:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     57a:	7ee2      	ldrb	r2, [r4, #27]
     57c:	2301      	movs	r3, #1
     57e:	4313      	orrs	r3, r2
     580:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     582:	a901      	add	r1, sp, #4
     584:	2200      	movs	r2, #0
     586:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     588:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     58a:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     58c:	2201      	movs	r2, #1
     58e:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     590:	2003      	movs	r0, #3
     592:	4b1e      	ldr	r3, [pc, #120]	; (60c <configure_adc+0xf4>)
     594:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     596:	2d03      	cmp	r5, #3
     598:	d013      	beq.n	5c2 <configure_adc+0xaa>
     59a:	d802      	bhi.n	5a2 <configure_adc+0x8a>
     59c:	2d02      	cmp	r5, #2
     59e:	d016      	beq.n	5ce <configure_adc+0xb6>
     5a0:	e01b      	b.n	5da <configure_adc+0xc2>
     5a2:	2d04      	cmp	r5, #4
     5a4:	d007      	beq.n	5b6 <configure_adc+0x9e>
     5a6:	2d05      	cmp	r5, #5
     5a8:	d117      	bne.n	5da <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     5aa:	a901      	add	r1, sp, #4
     5ac:	2301      	movs	r3, #1
     5ae:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     5b0:	2004      	movs	r0, #4
     5b2:	4b16      	ldr	r3, [pc, #88]	; (60c <configure_adc+0xf4>)
     5b4:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     5b6:	a901      	add	r1, sp, #4
     5b8:	2301      	movs	r3, #1
     5ba:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     5bc:	2006      	movs	r0, #6
     5be:	4b13      	ldr	r3, [pc, #76]	; (60c <configure_adc+0xf4>)
     5c0:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     5c2:	a901      	add	r1, sp, #4
     5c4:	2301      	movs	r3, #1
     5c6:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     5c8:	2005      	movs	r0, #5
     5ca:	4b10      	ldr	r3, [pc, #64]	; (60c <configure_adc+0xf4>)
     5cc:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     5ce:	a901      	add	r1, sp, #4
     5d0:	2301      	movs	r3, #1
     5d2:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     5d4:	2004      	movs	r0, #4
     5d6:	4b0d      	ldr	r3, [pc, #52]	; (60c <configure_adc+0xf4>)
     5d8:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     5da:	4b0d      	ldr	r3, [pc, #52]	; (610 <configure_adc+0xf8>)
     5dc:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     5de:	4b0d      	ldr	r3, [pc, #52]	; (614 <configure_adc+0xfc>)
     5e0:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     5e2:	4804      	ldr	r0, [pc, #16]	; (5f4 <configure_adc+0xdc>)
     5e4:	490c      	ldr	r1, [pc, #48]	; (618 <configure_adc+0x100>)
     5e6:	2201      	movs	r2, #1
     5e8:	4b0c      	ldr	r3, [pc, #48]	; (61c <configure_adc+0x104>)
     5ea:	4798      	blx	r3
}
     5ec:	b00f      	add	sp, #60	; 0x3c
     5ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5f0:	00003625 	.word	0x00003625
     5f4:	20002e3c 	.word	0x20002e3c
     5f8:	42004000 	.word	0x42004000
     5fc:	0000366d 	.word	0x0000366d
     600:	e000e100 	.word	0xe000e100
     604:	00000461 	.word	0x00000461
     608:	00003b61 	.word	0x00003b61
     60c:	000056e5 	.word	0x000056e5
     610:	20000000 	.word	0x20000000
     614:	20002eac 	.word	0x20002eac
     618:	200002fc 	.word	0x200002fc
     61c:	00003b75 	.word	0x00003b75

00000620 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     620:	b5f0      	push	{r4, r5, r6, r7, lr}
     622:	b083      	sub	sp, #12
     624:	466f      	mov	r7, sp
     626:	71f8      	strb	r0, [r7, #7]
     628:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     62a:	4c0b      	ldr	r4, [pc, #44]	; (658 <ssd1306_write_command+0x38>)
     62c:	4e0b      	ldr	r6, [pc, #44]	; (65c <ssd1306_write_command+0x3c>)
     62e:	1c20      	adds	r0, r4, #0
     630:	1c31      	adds	r1, r6, #0
     632:	2201      	movs	r2, #1
     634:	4d0a      	ldr	r5, [pc, #40]	; (660 <ssd1306_write_command+0x40>)
     636:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     638:	2280      	movs	r2, #128	; 0x80
     63a:	03d2      	lsls	r2, r2, #15
     63c:	4b09      	ldr	r3, [pc, #36]	; (664 <ssd1306_write_command+0x44>)
     63e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     640:	1c20      	adds	r0, r4, #0
     642:	1c39      	adds	r1, r7, #0
     644:	2201      	movs	r2, #1
     646:	4b08      	ldr	r3, [pc, #32]	; (668 <ssd1306_write_command+0x48>)
     648:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     64a:	1c20      	adds	r0, r4, #0
     64c:	1c31      	adds	r1, r6, #0
     64e:	2200      	movs	r2, #0
     650:	47a8      	blx	r5
}
     652:	b003      	add	sp, #12
     654:	bdf0      	pop	{r4, r5, r6, r7, pc}
     656:	46c0      	nop			; (mov r8, r8)
     658:	20002eb0 	.word	0x20002eb0
     65c:	20002eec 	.word	0x20002eec
     660:	0000441d 	.word	0x0000441d
     664:	41004400 	.word	0x41004400
     668:	00004509 	.word	0x00004509

0000066c <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     66c:	b5f0      	push	{r4, r5, r6, r7, lr}
     66e:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     670:	4b64      	ldr	r3, [pc, #400]	; (804 <ssd1306_init+0x198>)
     672:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     674:	2000      	movs	r0, #0
     676:	4b64      	ldr	r3, [pc, #400]	; (808 <ssd1306_init+0x19c>)
     678:	4798      	blx	r3
     67a:	4964      	ldr	r1, [pc, #400]	; (80c <ssd1306_init+0x1a0>)
     67c:	4b64      	ldr	r3, [pc, #400]	; (810 <ssd1306_init+0x1a4>)
     67e:	4798      	blx	r3
     680:	0083      	lsls	r3, r0, #2
     682:	1818      	adds	r0, r3, r0
     684:	0040      	lsls	r0, r0, #1
     686:	2280      	movs	r2, #128	; 0x80
     688:	0412      	lsls	r2, r2, #16
     68a:	4b62      	ldr	r3, [pc, #392]	; (814 <ssd1306_init+0x1a8>)
     68c:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     68e:	2800      	cmp	r0, #0
     690:	d100      	bne.n	694 <ssd1306_init+0x28>
     692:	e0a3      	b.n	7dc <ssd1306_init+0x170>
		SysTick->LOAD = n;
     694:	4b60      	ldr	r3, [pc, #384]	; (818 <ssd1306_init+0x1ac>)
     696:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     698:	2200      	movs	r2, #0
     69a:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     69c:	1c19      	adds	r1, r3, #0
     69e:	2280      	movs	r2, #128	; 0x80
     6a0:	0252      	lsls	r2, r2, #9
     6a2:	680b      	ldr	r3, [r1, #0]
     6a4:	4213      	tst	r3, r2
     6a6:	d0fc      	beq.n	6a2 <ssd1306_init+0x36>
     6a8:	e09d      	b.n	7e6 <ssd1306_init+0x17a>
     6aa:	680b      	ldr	r3, [r1, #0]
     6ac:	4213      	tst	r3, r2
     6ae:	d0fc      	beq.n	6aa <ssd1306_init+0x3e>
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     6b0:	4c5a      	ldr	r4, [pc, #360]	; (81c <ssd1306_init+0x1b0>)
     6b2:	2318      	movs	r3, #24
     6b4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     6b6:	2300      	movs	r3, #0
     6b8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     6ba:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     6bc:	a902      	add	r1, sp, #8
     6be:	2201      	movs	r2, #1
     6c0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     6c2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     6c4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     6c6:	2018      	movs	r0, #24
     6c8:	4b55      	ldr	r3, [pc, #340]	; (820 <ssd1306_init+0x1b4>)
     6ca:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     6cc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     6ce:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     6d0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     6d2:	2900      	cmp	r1, #0
     6d4:	d103      	bne.n	6de <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     6d6:	095a      	lsrs	r2, r3, #5
     6d8:	01d2      	lsls	r2, r2, #7
     6da:	494e      	ldr	r1, [pc, #312]	; (814 <ssd1306_init+0x1a8>)
     6dc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     6de:	271f      	movs	r7, #31
     6e0:	403b      	ands	r3, r7
     6e2:	2401      	movs	r4, #1
     6e4:	1c21      	adds	r1, r4, #0
     6e6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     6e8:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     6ea:	aa02      	add	r2, sp, #8
     6ec:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     6ee:	2300      	movs	r3, #0
     6f0:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     6f2:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_E;	//do pad 1, di pad 0
     6f4:	2180      	movs	r1, #128	; 0x80
     6f6:	0249      	lsls	r1, r1, #9
     6f8:	60d1      	str	r1, [r2, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     6fa:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     6fc:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     6fe:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     700:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     702:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     704:	2124      	movs	r1, #36	; 0x24
     706:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     708:	9309      	str	r3, [sp, #36]	; 0x24
     70a:	930a      	str	r3, [sp, #40]	; 0x28

	/* Master config defaults */
	config->mode_specific.master.baudrate = 1000000;
     70c:	4b3f      	ldr	r3, [pc, #252]	; (80c <ssd1306_init+0x1a0>)
     70e:	6193      	str	r3, [r2, #24]
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     710:	4b44      	ldr	r3, [pc, #272]	; (824 <ssd1306_init+0x1b8>)
     712:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     714:	4b44      	ldr	r3, [pc, #272]	; (828 <ssd1306_init+0x1bc>)
     716:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     718:	4b44      	ldr	r3, [pc, #272]	; (82c <ssd1306_init+0x1c0>)
     71a:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     71c:	4b44      	ldr	r3, [pc, #272]	; (830 <ssd1306_init+0x1c4>)
     71e:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     720:	4e44      	ldr	r6, [pc, #272]	; (834 <ssd1306_init+0x1c8>)
     722:	1c30      	adds	r0, r6, #0
     724:	4944      	ldr	r1, [pc, #272]	; (838 <ssd1306_init+0x1cc>)
     726:	4b45      	ldr	r3, [pc, #276]	; (83c <ssd1306_init+0x1d0>)
     728:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     72a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     72c:	1c28      	adds	r0, r5, #0
     72e:	4b44      	ldr	r3, [pc, #272]	; (840 <ssd1306_init+0x1d4>)
     730:	4798      	blx	r3
     732:	4007      	ands	r7, r0
     734:	40bc      	lsls	r4, r7
     736:	4b43      	ldr	r3, [pc, #268]	; (844 <ssd1306_init+0x1d8>)
     738:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     73a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     73c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     73e:	2b00      	cmp	r3, #0
     740:	d1fc      	bne.n	73c <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     742:	682a      	ldr	r2, [r5, #0]
     744:	2302      	movs	r3, #2
     746:	4313      	orrs	r3, r2
     748:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     74a:	ac01      	add	r4, sp, #4
     74c:	2301      	movs	r3, #1
     74e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     750:	2200      	movs	r2, #0
     752:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     754:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     756:	2016      	movs	r0, #22
     758:	1c21      	adds	r1, r4, #0
     75a:	4d31      	ldr	r5, [pc, #196]	; (820 <ssd1306_init+0x1b4>)
     75c:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     75e:	2017      	movs	r0, #23
     760:	1c21      	adds	r1, r4, #0
     762:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     764:	2280      	movs	r2, #128	; 0x80
     766:	0412      	lsls	r2, r2, #16
     768:	4b2a      	ldr	r3, [pc, #168]	; (814 <ssd1306_init+0x1a8>)
     76a:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     76c:	20d5      	movs	r0, #213	; 0xd5
     76e:	4c36      	ldr	r4, [pc, #216]	; (848 <ssd1306_init+0x1dc>)
     770:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     772:	2080      	movs	r0, #128	; 0x80
     774:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     776:	20a8      	movs	r0, #168	; 0xa8
     778:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     77a:	203f      	movs	r0, #63	; 0x3f
     77c:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     77e:	20d3      	movs	r0, #211	; 0xd3
     780:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     782:	2000      	movs	r0, #0
     784:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     786:	2040      	movs	r0, #64	; 0x40
     788:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     78a:	208d      	movs	r0, #141	; 0x8d
     78c:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     78e:	2014      	movs	r0, #20
     790:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     792:	2020      	movs	r0, #32
     794:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     796:	2000      	movs	r0, #0
     798:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     79a:	20a1      	movs	r0, #161	; 0xa1
     79c:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     79e:	20c8      	movs	r0, #200	; 0xc8
     7a0:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     7a2:	20da      	movs	r0, #218	; 0xda
     7a4:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varfr
     7a6:	2012      	movs	r0, #18
     7a8:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     7aa:	2081      	movs	r0, #129	; 0x81
     7ac:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     7ae:	20ff      	movs	r0, #255	; 0xff
     7b0:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     7b2:	20a4      	movs	r0, #164	; 0xa4
     7b4:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     7b6:	20a6      	movs	r0, #166	; 0xa6
     7b8:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     7ba:	20db      	movs	r0, #219	; 0xdb
     7bc:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     7be:	2040      	movs	r0, #64	; 0x40
     7c0:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     7c2:	20d9      	movs	r0, #217	; 0xd9
     7c4:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     7c6:	20f1      	movs	r0, #241	; 0xf1
     7c8:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     7ca:	4820      	ldr	r0, [pc, #128]	; (84c <ssd1306_init+0x1e0>)
     7cc:	2100      	movs	r1, #0
     7ce:	2280      	movs	r2, #128	; 0x80
     7d0:	00d2      	lsls	r2, r2, #3
     7d2:	4b1f      	ldr	r3, [pc, #124]	; (850 <ssd1306_init+0x1e4>)
     7d4:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     7d6:	20af      	movs	r0, #175	; 0xaf
     7d8:	47a0      	blx	r4
     7da:	e010      	b.n	7fe <ssd1306_init+0x192>
     7dc:	2280      	movs	r2, #128	; 0x80
     7de:	0412      	lsls	r2, r2, #16
     7e0:	4b0c      	ldr	r3, [pc, #48]	; (814 <ssd1306_init+0x1a8>)
     7e2:	619a      	str	r2, [r3, #24]
     7e4:	e764      	b.n	6b0 <ssd1306_init+0x44>
     7e6:	2280      	movs	r2, #128	; 0x80
     7e8:	0412      	lsls	r2, r2, #16
     7ea:	4b0a      	ldr	r3, [pc, #40]	; (814 <ssd1306_init+0x1a8>)
     7ec:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     7ee:	4b0a      	ldr	r3, [pc, #40]	; (818 <ssd1306_init+0x1ac>)
     7f0:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     7f2:	2200      	movs	r2, #0
     7f4:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     7f6:	1c19      	adds	r1, r3, #0
     7f8:	2280      	movs	r2, #128	; 0x80
     7fa:	0252      	lsls	r2, r2, #9
     7fc:	e755      	b.n	6aa <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     7fe:	b011      	add	sp, #68	; 0x44
     800:	bdf0      	pop	{r4, r5, r6, r7, pc}
     802:	46c0      	nop			; (mov r8, r8)
     804:	000035bd 	.word	0x000035bd
     808:	000054f1 	.word	0x000054f1
     80c:	000f4240 	.word	0x000f4240
     810:	0000ab71 	.word	0x0000ab71
     814:	41004400 	.word	0x41004400
     818:	e000e010 	.word	0xe000e010
     81c:	20002eec 	.word	0x20002eec
     820:	00003e6d 	.word	0x00003e6d
     824:	00100002 	.word	0x00100002
     828:	00110002 	.word	0x00110002
     82c:	00120002 	.word	0x00120002
     830:	00130002 	.word	0x00130002
     834:	20002eb0 	.word	0x20002eb0
     838:	42000c00 	.word	0x42000c00
     83c:	00004205 	.word	0x00004205
     840:	00004961 	.word	0x00004961
     844:	e000e100 	.word	0xe000e100
     848:	00000621 	.word	0x00000621
     84c:	20000340 	.word	0x20000340
     850:	000069a3 	.word	0x000069a3

00000854 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     854:	b5f0      	push	{r4, r5, r6, r7, lr}
     856:	b083      	sub	sp, #12
     858:	466f      	mov	r7, sp
     85a:	71f8      	strb	r0, [r7, #7]
     85c:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     85e:	4c0b      	ldr	r4, [pc, #44]	; (88c <ssd1306_write_data+0x38>)
     860:	4e0b      	ldr	r6, [pc, #44]	; (890 <ssd1306_write_data+0x3c>)
     862:	1c20      	adds	r0, r4, #0
     864:	1c31      	adds	r1, r6, #0
     866:	2201      	movs	r2, #1
     868:	4d0a      	ldr	r5, [pc, #40]	; (894 <ssd1306_write_data+0x40>)
     86a:	47a8      	blx	r5
     86c:	2280      	movs	r2, #128	; 0x80
     86e:	03d2      	lsls	r2, r2, #15
     870:	4b09      	ldr	r3, [pc, #36]	; (898 <ssd1306_write_data+0x44>)
     872:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     874:	1c20      	adds	r0, r4, #0
     876:	1c39      	adds	r1, r7, #0
     878:	2201      	movs	r2, #1
     87a:	4b08      	ldr	r3, [pc, #32]	; (89c <ssd1306_write_data+0x48>)
     87c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     87e:	1c20      	adds	r0, r4, #0
     880:	1c31      	adds	r1, r6, #0
     882:	2200      	movs	r2, #0
     884:	47a8      	blx	r5
}
     886:	b003      	add	sp, #12
     888:	bdf0      	pop	{r4, r5, r6, r7, pc}
     88a:	46c0      	nop			; (mov r8, r8)
     88c:	20002eb0 	.word	0x20002eb0
     890:	20002eec 	.word	0x20002eec
     894:	0000441d 	.word	0x0000441d
     898:	41004400 	.word	0x41004400
     89c:	00004509 	.word	0x00004509

000008a0 <ssd1306_write_display>:





void ssd1306_write_display() {
     8a0:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     8a2:	480e      	ldr	r0, [pc, #56]	; (8dc <ssd1306_write_display+0x3c>)
     8a4:	490e      	ldr	r1, [pc, #56]	; (8e0 <ssd1306_write_display+0x40>)
     8a6:	2201      	movs	r2, #1
     8a8:	4b0e      	ldr	r3, [pc, #56]	; (8e4 <ssd1306_write_display+0x44>)
     8aa:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     8ac:	2021      	movs	r0, #33	; 0x21
     8ae:	4c0e      	ldr	r4, [pc, #56]	; (8e8 <ssd1306_write_display+0x48>)
     8b0:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     8b2:	2000      	movs	r0, #0
     8b4:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     8b6:	207f      	movs	r0, #127	; 0x7f
     8b8:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     8ba:	2022      	movs	r0, #34	; 0x22
     8bc:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     8be:	2000      	movs	r0, #0
     8c0:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     8c2:	2007      	movs	r0, #7
     8c4:	47a0      	blx	r4
     8c6:	4c09      	ldr	r4, [pc, #36]	; (8ec <ssd1306_write_display+0x4c>)
     8c8:	2380      	movs	r3, #128	; 0x80
     8ca:	00db      	lsls	r3, r3, #3
     8cc:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     8ce:	4d08      	ldr	r5, [pc, #32]	; (8f0 <ssd1306_write_display+0x50>)
     8d0:	7820      	ldrb	r0, [r4, #0]
     8d2:	47a8      	blx	r5
     8d4:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     8d6:	42b4      	cmp	r4, r6
     8d8:	d1fa      	bne.n	8d0 <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     8da:	bd70      	pop	{r4, r5, r6, pc}
     8dc:	20002eb0 	.word	0x20002eb0
     8e0:	20002eec 	.word	0x20002eec
     8e4:	0000441d 	.word	0x0000441d
     8e8:	00000621 	.word	0x00000621
     8ec:	200007b8 	.word	0x200007b8
     8f0:	00000855 	.word	0x00000855

000008f4 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     8f4:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     8f6:	480e      	ldr	r0, [pc, #56]	; (930 <ssd1306_clear_display+0x3c>)
     8f8:	490e      	ldr	r1, [pc, #56]	; (934 <ssd1306_clear_display+0x40>)
     8fa:	2201      	movs	r2, #1
     8fc:	4b0e      	ldr	r3, [pc, #56]	; (938 <ssd1306_clear_display+0x44>)
     8fe:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     900:	2021      	movs	r0, #33	; 0x21
     902:	4c0e      	ldr	r4, [pc, #56]	; (93c <ssd1306_clear_display+0x48>)
     904:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     906:	2000      	movs	r0, #0
     908:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     90a:	207f      	movs	r0, #127	; 0x7f
     90c:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     90e:	2022      	movs	r0, #34	; 0x22
     910:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     912:	2000      	movs	r0, #0
     914:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     916:	2007      	movs	r0, #7
     918:	47a0      	blx	r4
     91a:	2480      	movs	r4, #128	; 0x80
     91c:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     91e:	4d08      	ldr	r5, [pc, #32]	; (940 <ssd1306_clear_display+0x4c>)
     920:	2000      	movs	r0, #0
     922:	47a8      	blx	r5
     924:	3c01      	subs	r4, #1
     926:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     928:	2c00      	cmp	r4, #0
     92a:	d1f9      	bne.n	920 <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     92c:	bd38      	pop	{r3, r4, r5, pc}
     92e:	46c0      	nop			; (mov r8, r8)
     930:	20002eb0 	.word	0x20002eb0
     934:	20002eec 	.word	0x20002eec
     938:	0000441d 	.word	0x0000441d
     93c:	00000621 	.word	0x00000621
     940:	00000855 	.word	0x00000855

00000944 <ssd1306_set_coordinate>:
	
	
}

void ssd1306_set_coordinate(unsigned char x, unsigned char y)
{
     944:	b538      	push	{r3, r4, r5, lr}
     946:	1c05      	adds	r5, r0, #0
	ssd1306_write_command(0xB0 + y);					//Page start address
     948:	1c08      	adds	r0, r1, #0
     94a:	3850      	subs	r0, #80	; 0x50
     94c:	b2c0      	uxtb	r0, r0
     94e:	4c06      	ldr	r4, [pc, #24]	; (968 <ssd1306_set_coordinate+0x24>)
     950:	47a0      	blx	r4
	ssd1306_write_command(((x & 0xF0) >> 4) | 0x10);
     952:	0928      	lsrs	r0, r5, #4
     954:	2310      	movs	r3, #16
     956:	4318      	orrs	r0, r3
     958:	47a0      	blx	r4
	ssd1306_write_command((x & 0x0F) | 0x01);
     95a:	200e      	movs	r0, #14
     95c:	4005      	ands	r5, r0
     95e:	2301      	movs	r3, #1
     960:	1c28      	adds	r0, r5, #0
     962:	4318      	orrs	r0, r3
     964:	47a0      	blx	r4
}
     966:	bd38      	pop	{r3, r4, r5, pc}
     968:	00000621 	.word	0x00000621

0000096c <ssd1306_draw_huge_number>:
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     96c:	b5f0      	push	{r4, r5, r6, r7, lr}
     96e:	465f      	mov	r7, fp
     970:	4656      	mov	r6, sl
     972:	464d      	mov	r5, r9
     974:	4644      	mov	r4, r8
     976:	b4f0      	push	{r4, r5, r6, r7}
     978:	b085      	sub	sp, #20
     97a:	4683      	mov	fp, r0
     97c:	9101      	str	r1, [sp, #4]
     97e:	1c14      	adds	r4, r2, #0
     980:	2a63      	cmp	r2, #99	; 0x63
     982:	d900      	bls.n	986 <ssd1306_draw_huge_number+0x1a>
     984:	2463      	movs	r4, #99	; 0x63
     986:	b2e4      	uxtb	r4, r4
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
     988:	1c20      	adds	r0, r4, #0
     98a:	210a      	movs	r1, #10
     98c:	4b24      	ldr	r3, [pc, #144]	; (a20 <ssd1306_draw_huge_number+0xb4>)
     98e:	4798      	blx	r3
     990:	b2c9      	uxtb	r1, r1
     992:	ab03      	add	r3, sp, #12
     994:	7059      	strb	r1, [r3, #1]
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
     996:	2c09      	cmp	r4, #9
     998:	d82c      	bhi.n	9f4 <ssd1306_draw_huge_number+0x88>
     99a:	2200      	movs	r2, #0
     99c:	701a      	strb	r2, [r3, #0]
     99e:	e02f      	b.n	a00 <ssd1306_draw_huge_number+0x94>
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//Fr att skriva ut alla "rader" fr bokstaven
			ssd1306_set_coordinate(x, y+i);
     9a0:	4658      	mov	r0, fp
     9a2:	4651      	mov	r1, sl
     9a4:	4b1f      	ldr	r3, [pc, #124]	; (a24 <ssd1306_draw_huge_number+0xb8>)
     9a6:	4798      	blx	r3
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     9a8:	464d      	mov	r5, r9
     9aa:	2400      	movs	r4, #0
     9ac:	ab03      	add	r3, sp, #12
     9ae:	5cf3      	ldrb	r3, [r6, r3]
     9b0:	011a      	lsls	r2, r3, #4
     9b2:	18d2      	adds	r2, r2, r3
     9b4:	0112      	lsls	r2, r2, #4
     9b6:	18d3      	adds	r3, r2, r3
     9b8:	4443      	add	r3, r8
     9ba:	191b      	adds	r3, r3, r4
     9bc:	5d58      	ldrb	r0, [r3, r5]
     9be:	47b8      	blx	r7
     9c0:	3401      	adds	r4, #1
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//Fr att skriva ut alla "rader" fr bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
     9c2:	2c27      	cmp	r4, #39	; 0x27
     9c4:	d1f2      	bne.n	9ac <ssd1306_draw_huge_number+0x40>
     9c6:	4653      	mov	r3, sl
     9c8:	3301      	adds	r3, #1
     9ca:	b2db      	uxtb	r3, r3
     9cc:	469a      	mov	sl, r3
     9ce:	2327      	movs	r3, #39	; 0x27
     9d0:	4499      	add	r9, r3
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//Fr att skriva ut alla "rader" fr bokstaven
     9d2:	2312      	movs	r3, #18
     9d4:	33ff      	adds	r3, #255	; 0xff
     9d6:	4599      	cmp	r9, r3
     9d8:	d1e2      	bne.n	9a0 <ssd1306_draw_huge_number+0x34>
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
			}
		}
		x += 52;
     9da:	465b      	mov	r3, fp
     9dc:	3334      	adds	r3, #52	; 0x34
     9de:	b2db      	uxtb	r3, r3
     9e0:	469b      	mov	fp, r3
     9e2:	3601      	adds	r6, #1
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
     9e4:	9b00      	ldr	r3, [sp, #0]
     9e6:	459b      	cmp	fp, r3
     9e8:	d013      	beq.n	a12 <ssd1306_draw_huge_number+0xa6>
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     9ea:	9b01      	ldr	r3, [sp, #4]
     9ec:	469a      	mov	sl, r3
     9ee:	2300      	movs	r3, #0
     9f0:	4699      	mov	r9, r3
     9f2:	e7d5      	b.n	9a0 <ssd1306_draw_huge_number+0x34>
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
     9f4:	1a60      	subs	r0, r4, r1
     9f6:	210a      	movs	r1, #10
     9f8:	4b0b      	ldr	r3, [pc, #44]	; (a28 <ssd1306_draw_huge_number+0xbc>)
     9fa:	4798      	blx	r3
     9fc:	ab03      	add	r3, sp, #12
     9fe:	7018      	strb	r0, [r3, #0]
     a00:	465b      	mov	r3, fp
     a02:	3368      	adds	r3, #104	; 0x68
     a04:	b2db      	uxtb	r3, r3
     a06:	9300      	str	r3, [sp, #0]
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//Fr att skriva ut alla "rader" fr bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     a08:	2600      	movs	r6, #0
     a0a:	4b08      	ldr	r3, [pc, #32]	; (a2c <ssd1306_draw_huge_number+0xc0>)
     a0c:	4698      	mov	r8, r3
     a0e:	4f08      	ldr	r7, [pc, #32]	; (a30 <ssd1306_draw_huge_number+0xc4>)
     a10:	e7eb      	b.n	9ea <ssd1306_draw_huge_number+0x7e>
		}
		x += 52;
	}
	
	
}
     a12:	b005      	add	sp, #20
     a14:	bc3c      	pop	{r2, r3, r4, r5}
     a16:	4690      	mov	r8, r2
     a18:	4699      	mov	r9, r3
     a1a:	46a2      	mov	sl, r4
     a1c:	46ab      	mov	fp, r5
     a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a20:	0000abf9 	.word	0x0000abf9
     a24:	00000945 	.word	0x00000945
     a28:	0000ac0d 	.word	0x0000ac0d
     a2c:	0000d9d8 	.word	0x0000d9d8
     a30:	00000855 	.word	0x00000855

00000a34 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     a34:	4b01      	ldr	r3, [pc, #4]	; (a3c <gfx_mono_set_framebuffer+0x8>)
     a36:	6018      	str	r0, [r3, #0]
}
     a38:	4770      	bx	lr
     a3a:	46c0      	nop			; (mov r8, r8)
     a3c:	200001cc 	.word	0x200001cc

00000a40 <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
     a40:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
     a42:	01c9      	lsls	r1, r1, #7
     a44:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
     a46:	4906      	ldr	r1, [pc, #24]	; (a60 <gfx_mono_framebuffer_put_page+0x20>)
     a48:	6809      	ldr	r1, [r1, #0]
     a4a:	188a      	adds	r2, r1, r2
     a4c:	1e5c      	subs	r4, r3, #1
     a4e:	b2e4      	uxtb	r4, r4
     a50:	3401      	adds	r4, #1
     a52:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
     a54:	5cc1      	ldrb	r1, [r0, r3]
     a56:	54d1      	strb	r1, [r2, r3]
     a58:	3301      	adds	r3, #1
	} while (--width > 0);
     a5a:	42a3      	cmp	r3, r4
     a5c:	d1fa      	bne.n	a54 <gfx_mono_framebuffer_put_page+0x14>
}
     a5e:	bd10      	pop	{r4, pc}
     a60:	200001cc 	.word	0x200001cc

00000a64 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     a64:	4b02      	ldr	r3, [pc, #8]	; (a70 <gfx_mono_framebuffer_put_byte+0xc>)
     a66:	681b      	ldr	r3, [r3, #0]
     a68:	01c0      	lsls	r0, r0, #7
     a6a:	1841      	adds	r1, r0, r1
     a6c:	54ca      	strb	r2, [r1, r3]
}
     a6e:	4770      	bx	lr
     a70:	200001cc 	.word	0x200001cc

00000a74 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     a74:	4b02      	ldr	r3, [pc, #8]	; (a80 <gfx_mono_framebuffer_get_byte+0xc>)
     a76:	681b      	ldr	r3, [r3, #0]
     a78:	01c0      	lsls	r0, r0, #7
     a7a:	1840      	adds	r0, r0, r1
     a7c:	5c18      	ldrb	r0, [r3, r0]
}
     a7e:	4770      	bx	lr
     a80:	200001cc 	.word	0x200001cc

00000a84 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
     a84:	b5f0      	push	{r4, r5, r6, r7, lr}
     a86:	4647      	mov	r7, r8
     a88:	b480      	push	{r7}
     a8a:	1c04      	adds	r4, r0, #0
     a8c:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     a8e:	b243      	sxtb	r3, r0
     a90:	2b00      	cmp	r3, #0
     a92:	db22      	blt.n	ada <gfx_mono_framebuffer_draw_pixel+0x56>
     a94:	293f      	cmp	r1, #63	; 0x3f
     a96:	d820      	bhi.n	ada <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     a98:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     a9a:	00f7      	lsls	r7, r6, #3
     a9c:	1bc9      	subs	r1, r1, r7
     a9e:	2701      	movs	r7, #1
     aa0:	408f      	lsls	r7, r1
     aa2:	b2fb      	uxtb	r3, r7
     aa4:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
     aa6:	1c30      	adds	r0, r6, #0
     aa8:	1c21      	adds	r1, r4, #0
     aaa:	4b0d      	ldr	r3, [pc, #52]	; (ae0 <gfx_mono_framebuffer_draw_pixel+0x5c>)
     aac:	4798      	blx	r3
     aae:	1c02      	adds	r2, r0, #0

	switch (color) {
     ab0:	2d01      	cmp	r5, #1
     ab2:	d004      	beq.n	abe <gfx_mono_framebuffer_draw_pixel+0x3a>
     ab4:	2d00      	cmp	r5, #0
     ab6:	d006      	beq.n	ac6 <gfx_mono_framebuffer_draw_pixel+0x42>
     ab8:	2d02      	cmp	r5, #2
     aba:	d007      	beq.n	acc <gfx_mono_framebuffer_draw_pixel+0x48>
     abc:	e009      	b.n	ad2 <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     abe:	4643      	mov	r3, r8
     ac0:	4318      	orrs	r0, r3
     ac2:	b2c2      	uxtb	r2, r0
		break;
     ac4:	e005      	b.n	ad2 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     ac6:	43b8      	bics	r0, r7
     ac8:	b2c2      	uxtb	r2, r0
		break;
     aca:	e002      	b.n	ad2 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     acc:	4643      	mov	r3, r8
     ace:	4058      	eors	r0, r3
     ad0:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
     ad2:	1c30      	adds	r0, r6, #0
     ad4:	1c21      	adds	r1, r4, #0
     ad6:	4b03      	ldr	r3, [pc, #12]	; (ae4 <gfx_mono_framebuffer_draw_pixel+0x60>)
     ad8:	4798      	blx	r3
}
     ada:	bc04      	pop	{r2}
     adc:	4690      	mov	r8, r2
     ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ae0:	00000a75 	.word	0x00000a75
     ae4:	00000a65 	.word	0x00000a65

00000ae8 <gfx_mono_framebuffer_mask_byte>:
	gfx_mono_framebuffer_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_framebuffer_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
     ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
     aea:	4647      	mov	r7, r8
     aec:	b480      	push	{r7}
     aee:	1c06      	adds	r6, r0, #0
     af0:	1c0d      	adds	r5, r1, #0
     af2:	4690      	mov	r8, r2
     af4:	1c1c      	adds	r4, r3, #0
	gfx_mono_color_t temp;

	temp = gfx_mono_get_byte(page, column);
     af6:	4f0e      	ldr	r7, [pc, #56]	; (b30 <gfx_mono_framebuffer_mask_byte+0x48>)
     af8:	47b8      	blx	r7
     afa:	1c02      	adds	r2, r0, #0

	switch (color) {
     afc:	2c01      	cmp	r4, #1
     afe:	d004      	beq.n	b0a <gfx_mono_framebuffer_mask_byte+0x22>
     b00:	2c00      	cmp	r4, #0
     b02:	d006      	beq.n	b12 <gfx_mono_framebuffer_mask_byte+0x2a>
     b04:	2c02      	cmp	r4, #2
     b06:	d008      	beq.n	b1a <gfx_mono_framebuffer_mask_byte+0x32>
     b08:	e00a      	b.n	b20 <gfx_mono_framebuffer_mask_byte+0x38>
	case GFX_PIXEL_SET:
		temp |= pixel_mask;
     b0a:	4643      	mov	r3, r8
     b0c:	4318      	orrs	r0, r3
     b0e:	b2c2      	uxtb	r2, r0
		break;
     b10:	e006      	b.n	b20 <gfx_mono_framebuffer_mask_byte+0x38>

	case GFX_PIXEL_CLR:
		temp &= ~pixel_mask;
     b12:	4643      	mov	r3, r8
     b14:	4398      	bics	r0, r3
     b16:	b2c2      	uxtb	r2, r0
		break;
     b18:	e002      	b.n	b20 <gfx_mono_framebuffer_mask_byte+0x38>

	case GFX_PIXEL_XOR:
		temp ^= pixel_mask;
     b1a:	4643      	mov	r3, r8
     b1c:	4058      	eors	r0, r3
     b1e:	b2c2      	uxtb	r2, r0
		break;
	}

	gfx_mono_put_byte(page, column, temp);
     b20:	1c30      	adds	r0, r6, #0
     b22:	1c29      	adds	r1, r5, #0
     b24:	4b03      	ldr	r3, [pc, #12]	; (b34 <gfx_mono_framebuffer_mask_byte+0x4c>)
     b26:	4798      	blx	r3
}
     b28:	bc04      	pop	{r2}
     b2a:	4690      	mov	r8, r2
     b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b2e:	46c0      	nop			; (mov r8, r8)
     b30:	00000a75 	.word	0x00000a75
     b34:	00000a65 	.word	0x00000a65

00000b38 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     b38:	b5f0      	push	{r4, r5, r6, r7, lr}
     b3a:	4657      	mov	r7, sl
     b3c:	464e      	mov	r6, r9
     b3e:	4645      	mov	r5, r8
     b40:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     b42:	1884      	adds	r4, r0, r2
     b44:	2c80      	cmp	r4, #128	; 0x80
     b46:	dd03      	ble.n	b50 <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
     b48:	2280      	movs	r2, #128	; 0x80
     b4a:	4252      	negs	r2, r2
     b4c:	1a12      	subs	r2, r2, r0
     b4e:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     b50:	2a00      	cmp	r2, #0
     b52:	d053      	beq.n	bfc <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
     b54:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
     b56:	00e5      	lsls	r5, r4, #3
     b58:	1b49      	subs	r1, r1, r5
     b5a:	2501      	movs	r5, #1
     b5c:	408d      	lsls	r5, r1
     b5e:	46a8      	mov	r8, r5
     b60:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     b62:	2b01      	cmp	r3, #1
     b64:	d00b      	beq.n	b7e <gfx_mono_generic_draw_horizontal_line+0x46>
     b66:	2b00      	cmp	r3, #0
     b68:	d011      	beq.n	b8e <gfx_mono_generic_draw_horizontal_line+0x56>
     b6a:	2b02      	cmp	r3, #2
     b6c:	d146      	bne.n	bfc <gfx_mono_generic_draw_horizontal_line+0xc4>
     b6e:	1c15      	adds	r5, r2, #0
     b70:	3801      	subs	r0, #1
     b72:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     b74:	4b24      	ldr	r3, [pc, #144]	; (c08 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     b76:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     b78:	4924      	ldr	r1, [pc, #144]	; (c0c <gfx_mono_generic_draw_horizontal_line+0xd4>)
     b7a:	4688      	mov	r8, r1
     b7c:	e02f      	b.n	bde <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     b7e:	1c15      	adds	r5, r2, #0
     b80:	3801      	subs	r0, #1
     b82:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     b84:	4b20      	ldr	r3, [pc, #128]	; (c08 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     b86:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     b88:	4920      	ldr	r1, [pc, #128]	; (c0c <gfx_mono_generic_draw_horizontal_line+0xd4>)
     b8a:	4688      	mov	r8, r1
     b8c:	e006      	b.n	b9c <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     b8e:	1c15      	adds	r5, r2, #0
     b90:	3801      	subs	r0, #1
     b92:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     b94:	4b1c      	ldr	r3, [pc, #112]	; (c08 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     b96:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     b98:	4f1c      	ldr	r7, [pc, #112]	; (c0c <gfx_mono_generic_draw_horizontal_line+0xd4>)
     b9a:	e00f      	b.n	bbc <gfx_mono_generic_draw_horizontal_line+0x84>
     b9c:	4651      	mov	r1, sl
     b9e:	186e      	adds	r6, r5, r1
     ba0:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     ba2:	1c20      	adds	r0, r4, #0
     ba4:	1c31      	adds	r1, r6, #0
     ba6:	47c8      	blx	r9
			temp |= pixelmask;
     ba8:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     baa:	b2c2      	uxtb	r2, r0
     bac:	1c20      	adds	r0, r4, #0
     bae:	1c31      	adds	r1, r6, #0
     bb0:	47c0      	blx	r8
     bb2:	3d01      	subs	r5, #1
     bb4:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
     bb6:	2d00      	cmp	r5, #0
     bb8:	d1f0      	bne.n	b9c <gfx_mono_generic_draw_horizontal_line+0x64>
     bba:	e01f      	b.n	bfc <gfx_mono_generic_draw_horizontal_line+0xc4>
     bbc:	4653      	mov	r3, sl
     bbe:	18ee      	adds	r6, r5, r3
     bc0:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     bc2:	1c20      	adds	r0, r4, #0
     bc4:	1c31      	adds	r1, r6, #0
     bc6:	47c8      	blx	r9
			temp &= ~pixelmask;
     bc8:	4641      	mov	r1, r8
     bca:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
     bcc:	b2c2      	uxtb	r2, r0
     bce:	1c20      	adds	r0, r4, #0
     bd0:	1c31      	adds	r1, r6, #0
     bd2:	47b8      	blx	r7
     bd4:	3d01      	subs	r5, #1
     bd6:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
     bd8:	2d00      	cmp	r5, #0
     bda:	d1ef      	bne.n	bbc <gfx_mono_generic_draw_horizontal_line+0x84>
     bdc:	e00e      	b.n	bfc <gfx_mono_generic_draw_horizontal_line+0xc4>
     bde:	4653      	mov	r3, sl
     be0:	18ee      	adds	r6, r5, r3
     be2:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     be4:	1c20      	adds	r0, r4, #0
     be6:	1c31      	adds	r1, r6, #0
     be8:	47c8      	blx	r9
			temp ^= pixelmask;
     bea:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     bec:	b2c2      	uxtb	r2, r0
     bee:	1c20      	adds	r0, r4, #0
     bf0:	1c31      	adds	r1, r6, #0
     bf2:	47c0      	blx	r8
     bf4:	3d01      	subs	r5, #1
     bf6:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
     bf8:	2d00      	cmp	r5, #0
     bfa:	d1f0      	bne.n	bde <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
     bfc:	bc1c      	pop	{r2, r3, r4}
     bfe:	4690      	mov	r8, r2
     c00:	4699      	mov	r9, r3
     c02:	46a2      	mov	sl, r4
     c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c06:	46c0      	nop			; (mov r8, r8)
     c08:	00000a75 	.word	0x00000a75
     c0c:	00000a65 	.word	0x00000a65

00000c10 <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     c12:	464f      	mov	r7, r9
     c14:	4646      	mov	r6, r8
     c16:	b4c0      	push	{r6, r7}
     c18:	1c06      	adds	r6, r0, #0
     c1a:	1c1d      	adds	r5, r3, #0
	if (length == 0) {
     c1c:	2a00      	cmp	r2, #0
     c1e:	d03f      	beq.n	ca0 <gfx_mono_generic_draw_vertical_line+0x90>
		return;
	}

	gfx_coord_t y2 = y + length - 1;
     c20:	1e4b      	subs	r3, r1, #1
     c22:	18d3      	adds	r3, r2, r3
     c24:	b2db      	uxtb	r3, r3

	if (y == y2) {
     c26:	4299      	cmp	r1, r3
     c28:	d103      	bne.n	c32 <gfx_mono_generic_draw_vertical_line+0x22>
		gfx_mono_draw_pixel(x, y, color);
     c2a:	1c2a      	adds	r2, r5, #0
     c2c:	4b1e      	ldr	r3, [pc, #120]	; (ca8 <gfx_mono_generic_draw_vertical_line+0x98>)
     c2e:	4798      	blx	r3
		return;
     c30:	e036      	b.n	ca0 <gfx_mono_generic_draw_vertical_line+0x90>
	}

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
     c32:	2b3e      	cmp	r3, #62	; 0x3e
     c34:	d900      	bls.n	c38 <gfx_mono_generic_draw_vertical_line+0x28>
		y2 = GFX_MONO_LCD_HEIGHT - 1;
     c36:	233f      	movs	r3, #63	; 0x3f
	}

	gfx_coord_t y1page = y / 8;
     c38:	08ca      	lsrs	r2, r1, #3
     c3a:	4690      	mov	r8, r2
	gfx_coord_t y2page = y2 / 8;
     c3c:	08df      	lsrs	r7, r3, #3

	uint8_t y1bitpos = y & 0x07;
     c3e:	2207      	movs	r2, #7
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
     c40:	1c0c      	adds	r4, r1, #0
     c42:	4014      	ands	r4, r2
     c44:	20ff      	movs	r0, #255	; 0xff
     c46:	1c01      	adds	r1, r0, #0
     c48:	40a1      	lsls	r1, r4
     c4a:	b2cc      	uxtb	r4, r1
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
     c4c:	4013      	ands	r3, r2
     c4e:	1ad3      	subs	r3, r2, r3
     c50:	4118      	asrs	r0, r3
     c52:	b2c0      	uxtb	r0, r0
     c54:	4681      	mov	r9, r0

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
     c56:	45b8      	cmp	r8, r7
     c58:	d107      	bne.n	c6a <gfx_mono_generic_draw_vertical_line+0x5a>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
     c5a:	1c22      	adds	r2, r4, #0
     c5c:	4002      	ands	r2, r0
     c5e:	4640      	mov	r0, r8
     c60:	1c31      	adds	r1, r6, #0
     c62:	1c2b      	adds	r3, r5, #0
     c64:	4c11      	ldr	r4, [pc, #68]	; (cac <gfx_mono_generic_draw_vertical_line+0x9c>)
     c66:	47a0      	blx	r4
     c68:	e01a      	b.n	ca0 <gfx_mono_generic_draw_vertical_line+0x90>
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
     c6a:	4640      	mov	r0, r8
     c6c:	1c31      	adds	r1, r6, #0
     c6e:	1c22      	adds	r2, r4, #0
     c70:	1c2b      	adds	r3, r5, #0
     c72:	4c0e      	ldr	r4, [pc, #56]	; (cac <gfx_mono_generic_draw_vertical_line+0x9c>)
     c74:	47a0      	blx	r4

		while (++y1page < y2page) {
     c76:	4644      	mov	r4, r8
     c78:	3401      	adds	r4, #1
     c7a:	42a7      	cmp	r7, r4
     c7c:	d90a      	bls.n	c94 <gfx_mono_generic_draw_vertical_line+0x84>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
     c7e:	490b      	ldr	r1, [pc, #44]	; (cac <gfx_mono_generic_draw_vertical_line+0x9c>)
     c80:	4688      	mov	r8, r1
     c82:	1c20      	adds	r0, r4, #0
     c84:	1c31      	adds	r1, r6, #0
     c86:	22ff      	movs	r2, #255	; 0xff
     c88:	1c2b      	adds	r3, r5, #0
     c8a:	47c0      	blx	r8
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);

		while (++y1page < y2page) {
     c8c:	3401      	adds	r4, #1
     c8e:	b2e4      	uxtb	r4, r4
     c90:	42a7      	cmp	r7, r4
     c92:	d8f6      	bhi.n	c82 <gfx_mono_generic_draw_vertical_line+0x72>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
     c94:	1c38      	adds	r0, r7, #0
     c96:	1c31      	adds	r1, r6, #0
     c98:	464a      	mov	r2, r9
     c9a:	1c2b      	adds	r3, r5, #0
     c9c:	4c03      	ldr	r4, [pc, #12]	; (cac <gfx_mono_generic_draw_vertical_line+0x9c>)
     c9e:	47a0      	blx	r4
	}
}
     ca0:	bc0c      	pop	{r2, r3}
     ca2:	4690      	mov	r8, r2
     ca4:	4699      	mov	r9, r3
     ca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ca8:	00000a85 	.word	0x00000a85
     cac:	00000ae9 	.word	0x00000ae9

00000cb0 <gfx_mono_generic_draw_rect>:
 * \param[in] color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
     cb2:	4657      	mov	r7, sl
     cb4:	464e      	mov	r6, r9
     cb6:	4645      	mov	r5, r8
     cb8:	b4e0      	push	{r5, r6, r7}
     cba:	1c06      	adds	r6, r0, #0
     cbc:	1c0d      	adds	r5, r1, #0
     cbe:	4690      	mov	r8, r2
     cc0:	469a      	mov	sl, r3
     cc2:	ab08      	add	r3, sp, #32
     cc4:	781c      	ldrb	r4, [r3, #0]
	gfx_mono_draw_horizontal_line(x, y, width, color);
     cc6:	1c23      	adds	r3, r4, #0
     cc8:	4f0e      	ldr	r7, [pc, #56]	; (d04 <gfx_mono_generic_draw_rect+0x54>)
     cca:	47b8      	blx	r7
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);
     ccc:	4651      	mov	r1, sl
     cce:	3901      	subs	r1, #1
     cd0:	1869      	adds	r1, r5, r1
     cd2:	b2c9      	uxtb	r1, r1
     cd4:	1c30      	adds	r0, r6, #0
     cd6:	4642      	mov	r2, r8
     cd8:	1c23      	adds	r3, r4, #0
     cda:	47b8      	blx	r7

	gfx_mono_draw_vertical_line(x, y, height, color);
     cdc:	1c30      	adds	r0, r6, #0
     cde:	1c29      	adds	r1, r5, #0
     ce0:	4652      	mov	r2, sl
     ce2:	1c23      	adds	r3, r4, #0
     ce4:	4f08      	ldr	r7, [pc, #32]	; (d08 <gfx_mono_generic_draw_rect+0x58>)
     ce6:	47b8      	blx	r7
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
     ce8:	4640      	mov	r0, r8
     cea:	3801      	subs	r0, #1
     cec:	1836      	adds	r6, r6, r0
     cee:	b2f0      	uxtb	r0, r6
     cf0:	1c29      	adds	r1, r5, #0
     cf2:	4652      	mov	r2, sl
     cf4:	1c23      	adds	r3, r4, #0
     cf6:	47b8      	blx	r7
}
     cf8:	bc1c      	pop	{r2, r3, r4}
     cfa:	4690      	mov	r8, r2
     cfc:	4699      	mov	r9, r3
     cfe:	46a2      	mov	sl, r4
     d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d02:	46c0      	nop			; (mov r8, r8)
     d04:	00000b39 	.word	0x00000b39
     d08:	00000c11 	.word	0x00000c11

00000d0c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d0e:	464f      	mov	r7, r9
     d10:	4646      	mov	r6, r8
     d12:	b4c0      	push	{r6, r7}
     d14:	1c05      	adds	r5, r0, #0
     d16:	1c16      	adds	r6, r2, #0
     d18:	aa08      	add	r2, sp, #32
     d1a:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
     d1c:	2b00      	cmp	r3, #0
     d1e:	d00f      	beq.n	d40 <gfx_mono_generic_draw_filled_rect+0x34>
     d20:	1c1c      	adds	r4, r3, #0
     d22:	3901      	subs	r1, #1
     d24:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     d26:	4b08      	ldr	r3, [pc, #32]	; (d48 <gfx_mono_generic_draw_filled_rect+0x3c>)
     d28:	4698      	mov	r8, r3
     d2a:	464b      	mov	r3, r9
     d2c:	18e1      	adds	r1, r4, r3
     d2e:	b2c9      	uxtb	r1, r1
     d30:	1c28      	adds	r0, r5, #0
     d32:	1c32      	adds	r2, r6, #0
     d34:	1c3b      	adds	r3, r7, #0
     d36:	47c0      	blx	r8
     d38:	3c01      	subs	r4, #1
     d3a:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     d3c:	2c00      	cmp	r4, #0
     d3e:	d1f4      	bne.n	d2a <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     d40:	bc0c      	pop	{r2, r3}
     d42:	4690      	mov	r8, r2
     d44:	4699      	mov	r9, r3
     d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d48:	00000b39 	.word	0x00000b39

00000d4c <gfx_mono_generic_draw_circle>:
 * \param[in]  octant_mask Bitmask indicating which octants to draw.
 */
void gfx_mono_generic_draw_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t octant_mask)
{
     d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d4e:	465f      	mov	r7, fp
     d50:	4656      	mov	r6, sl
     d52:	464d      	mov	r5, r9
     d54:	4644      	mov	r4, r8
     d56:	b4f0      	push	{r4, r5, r6, r7}
     d58:	b087      	sub	sp, #28
     d5a:	4681      	mov	r9, r0
     d5c:	468a      	mov	sl, r1
     d5e:	1c14      	adds	r4, r2, #0
     d60:	469b      	mov	fp, r3
     d62:	ab10      	add	r3, sp, #64	; 0x40
     d64:	781b      	ldrb	r3, [r3, #0]
     d66:	4698      	mov	r8, r3
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     d68:	2a00      	cmp	r2, #0
     d6a:	d103      	bne.n	d74 <gfx_mono_generic_draw_circle+0x28>
		gfx_mono_draw_pixel(x, y, color);
     d6c:	465a      	mov	r2, fp
     d6e:	4b4f      	ldr	r3, [pc, #316]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     d70:	4798      	blx	r3
		return;
     d72:	e093      	b.n	e9c <gfx_mono_generic_draw_circle+0x150>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     d74:	03d7      	lsls	r7, r2, #15
     d76:	1abf      	subs	r7, r7, r2
     d78:	007f      	lsls	r7, r7, #1
     d7a:	3703      	adds	r7, #3
     d7c:	b2bf      	uxth	r7, r7
     d7e:	2600      	movs	r6, #0

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     d80:	2301      	movs	r3, #1
     d82:	4642      	mov	r2, r8
     d84:	401a      	ands	r2, r3
     d86:	9200      	str	r2, [sp, #0]
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT1) {
     d88:	2302      	movs	r3, #2
     d8a:	4642      	mov	r2, r8
     d8c:	401a      	ands	r2, r3
     d8e:	9201      	str	r2, [sp, #4]
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT2) {
     d90:	2304      	movs	r3, #4
     d92:	4642      	mov	r2, r8
     d94:	401a      	ands	r2, r3
     d96:	9202      	str	r2, [sp, #8]
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT3) {
     d98:	2308      	movs	r3, #8
     d9a:	4642      	mov	r2, r8
     d9c:	401a      	ands	r2, r3
     d9e:	9203      	str	r2, [sp, #12]
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT4) {
     da0:	2310      	movs	r3, #16
     da2:	4642      	mov	r2, r8
     da4:	401a      	ands	r2, r3
     da6:	9204      	str	r2, [sp, #16]
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
		}

		if (octant_mask & GFX_OCTANT5) {
     da8:	2320      	movs	r3, #32
     daa:	4642      	mov	r2, r8
     dac:	401a      	ands	r2, r3
     dae:	9205      	str	r2, [sp, #20]
     db0:	b2f5      	uxtb	r5, r6
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     db2:	9b00      	ldr	r3, [sp, #0]
     db4:	2b00      	cmp	r3, #0
     db6:	d008      	beq.n	dca <gfx_mono_generic_draw_circle+0x7e>
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
     db8:	464a      	mov	r2, r9
     dba:	18a0      	adds	r0, r4, r2
     dbc:	b2c0      	uxtb	r0, r0
     dbe:	4653      	mov	r3, sl
     dc0:	1b59      	subs	r1, r3, r5
     dc2:	b2c9      	uxtb	r1, r1
     dc4:	465a      	mov	r2, fp
     dc6:	4b39      	ldr	r3, [pc, #228]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     dc8:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT1) {
     dca:	9a01      	ldr	r2, [sp, #4]
     dcc:	2a00      	cmp	r2, #0
     dce:	d008      	beq.n	de2 <gfx_mono_generic_draw_circle+0x96>
     dd0:	464b      	mov	r3, r9
     dd2:	1958      	adds	r0, r3, r5
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
     dd4:	b2c0      	uxtb	r0, r0
     dd6:	4652      	mov	r2, sl
     dd8:	1b11      	subs	r1, r2, r4
     dda:	b2c9      	uxtb	r1, r1
     ddc:	465a      	mov	r2, fp
     dde:	4b33      	ldr	r3, [pc, #204]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     de0:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT2) {
     de2:	9b02      	ldr	r3, [sp, #8]
     de4:	2b00      	cmp	r3, #0
     de6:	d008      	beq.n	dfa <gfx_mono_generic_draw_circle+0xae>
     de8:	464a      	mov	r2, r9
     dea:	1b50      	subs	r0, r2, r5
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
     dec:	b2c0      	uxtb	r0, r0
     dee:	4653      	mov	r3, sl
     df0:	1b19      	subs	r1, r3, r4
     df2:	b2c9      	uxtb	r1, r1
     df4:	465a      	mov	r2, fp
     df6:	4b2d      	ldr	r3, [pc, #180]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     df8:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT3) {
     dfa:	9a03      	ldr	r2, [sp, #12]
     dfc:	2a00      	cmp	r2, #0
     dfe:	d008      	beq.n	e12 <gfx_mono_generic_draw_circle+0xc6>
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
     e00:	464b      	mov	r3, r9
     e02:	1b18      	subs	r0, r3, r4
     e04:	b2c0      	uxtb	r0, r0
     e06:	4652      	mov	r2, sl
     e08:	1b51      	subs	r1, r2, r5
     e0a:	b2c9      	uxtb	r1, r1
     e0c:	465a      	mov	r2, fp
     e0e:	4b27      	ldr	r3, [pc, #156]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     e10:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT4) {
     e12:	9b04      	ldr	r3, [sp, #16]
     e14:	2b00      	cmp	r3, #0
     e16:	d008      	beq.n	e2a <gfx_mono_generic_draw_circle+0xde>
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
     e18:	464a      	mov	r2, r9
     e1a:	1b10      	subs	r0, r2, r4
     e1c:	b2c0      	uxtb	r0, r0
     e1e:	4653      	mov	r3, sl
     e20:	1959      	adds	r1, r3, r5
     e22:	b2c9      	uxtb	r1, r1
     e24:	465a      	mov	r2, fp
     e26:	4b21      	ldr	r3, [pc, #132]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     e28:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT5) {
     e2a:	9a05      	ldr	r2, [sp, #20]
     e2c:	2a00      	cmp	r2, #0
     e2e:	d008      	beq.n	e42 <gfx_mono_generic_draw_circle+0xf6>
     e30:	464b      	mov	r3, r9
     e32:	1b58      	subs	r0, r3, r5
			gfx_mono_draw_pixel(x - offset_x, y + offset_y, color);
     e34:	b2c0      	uxtb	r0, r0
     e36:	4652      	mov	r2, sl
     e38:	18a1      	adds	r1, r4, r2
     e3a:	b2c9      	uxtb	r1, r1
     e3c:	465a      	mov	r2, fp
     e3e:	4b1b      	ldr	r3, [pc, #108]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     e40:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT6) {
     e42:	4643      	mov	r3, r8
     e44:	065b      	lsls	r3, r3, #25
     e46:	d508      	bpl.n	e5a <gfx_mono_generic_draw_circle+0x10e>
     e48:	464a      	mov	r2, r9
     e4a:	1950      	adds	r0, r2, r5
			gfx_mono_draw_pixel(x + offset_x, y + offset_y, color);
     e4c:	b2c0      	uxtb	r0, r0
     e4e:	4653      	mov	r3, sl
     e50:	18e1      	adds	r1, r4, r3
     e52:	b2c9      	uxtb	r1, r1
     e54:	465a      	mov	r2, fp
     e56:	4b15      	ldr	r3, [pc, #84]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     e58:	4798      	blx	r3
		}

		if (octant_mask & GFX_OCTANT7) {
     e5a:	4642      	mov	r2, r8
     e5c:	b253      	sxtb	r3, r2
     e5e:	2b00      	cmp	r3, #0
     e60:	da08      	bge.n	e74 <gfx_mono_generic_draw_circle+0x128>
			gfx_mono_draw_pixel(x + offset_y, y + offset_x, color);
     e62:	464b      	mov	r3, r9
     e64:	18e0      	adds	r0, r4, r3
     e66:	b2c0      	uxtb	r0, r0
     e68:	4652      	mov	r2, sl
     e6a:	1951      	adds	r1, r2, r5
     e6c:	b2c9      	uxtb	r1, r1
     e6e:	465a      	mov	r2, fp
     e70:	4b0e      	ldr	r3, [pc, #56]	; (eac <gfx_mono_generic_draw_circle+0x160>)
     e72:	4798      	blx	r3
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     e74:	b23b      	sxth	r3, r7
     e76:	2b00      	cmp	r3, #0
     e78:	da04      	bge.n	e84 <gfx_mono_generic_draw_circle+0x138>
			error += ((offset_x << 2) + 6);
     e7a:	3706      	adds	r7, #6
     e7c:	00ab      	lsls	r3, r5, #2
     e7e:	18ff      	adds	r7, r7, r3
     e80:	b2bf      	uxth	r7, r7
     e82:	e006      	b.n	e92 <gfx_mono_generic_draw_circle+0x146>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     e84:	370a      	adds	r7, #10
     e86:	1b2b      	subs	r3, r5, r4
     e88:	009b      	lsls	r3, r3, #2
     e8a:	18ff      	adds	r7, r7, r3
     e8c:	b2bf      	uxth	r7, r7
			--offset_y;
     e8e:	3c01      	subs	r4, #1
     e90:	b2e4      	uxtb	r4, r4
     e92:	3601      	adds	r6, #1
     e94:	3501      	adds	r5, #1
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
     e96:	b2ed      	uxtb	r5, r5
     e98:	42a5      	cmp	r5, r4
     e9a:	d989      	bls.n	db0 <gfx_mono_generic_draw_circle+0x64>
		}

		/* Next X. */
		++offset_x;
	}
}
     e9c:	b007      	add	sp, #28
     e9e:	bc3c      	pop	{r2, r3, r4, r5}
     ea0:	4690      	mov	r8, r2
     ea2:	4699      	mov	r9, r3
     ea4:	46a2      	mov	sl, r4
     ea6:	46ab      	mov	fp, r5
     ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     eaa:	46c0      	nop			; (mov r8, r8)
     eac:	00000a85 	.word	0x00000a85

00000eb0 <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
     eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     eb2:	465f      	mov	r7, fp
     eb4:	4656      	mov	r6, sl
     eb6:	464d      	mov	r5, r9
     eb8:	4644      	mov	r4, r8
     eba:	b4f0      	push	{r4, r5, r6, r7}
     ebc:	1c05      	adds	r5, r0, #0
     ebe:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
     ec0:	7843      	ldrb	r3, [r0, #1]
     ec2:	08db      	lsrs	r3, r3, #3
     ec4:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
     ec6:	08d2      	lsrs	r2, r2, #3
     ec8:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
     eca:	7883      	ldrb	r3, [r0, #2]
     ecc:	2b00      	cmp	r3, #0
     ece:	d008      	beq.n	ee2 <gfx_mono_generic_put_bitmap+0x32>
     ed0:	2b01      	cmp	r3, #1
     ed2:	d134      	bne.n	f3e <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     ed4:	4650      	mov	r0, sl
     ed6:	2800      	cmp	r0, #0
     ed8:	d031      	beq.n	f3e <gfx_mono_generic_put_bitmap+0x8e>
     eda:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     edc:	491b      	ldr	r1, [pc, #108]	; (f4c <gfx_mono_generic_put_bitmap+0x9c>)
     ede:	4689      	mov	r9, r1
     ee0:	e015      	b.n	f0e <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     ee2:	2400      	movs	r4, #0
     ee4:	4652      	mov	r2, sl
     ee6:	2a00      	cmp	r2, #0
     ee8:	d11a      	bne.n	f20 <gfx_mono_generic_put_bitmap+0x70>
     eea:	e028      	b.n	f3e <gfx_mono_generic_put_bitmap+0x8e>
     eec:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     eee:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
     ef0:	4373      	muls	r3, r6
     ef2:	6868      	ldr	r0, [r5, #4]
     ef4:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     ef6:	5cd2      	ldrb	r2, [r2, r3]
     ef8:	4640      	mov	r0, r8
     efa:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
     efc:	3401      	adds	r4, #1
     efe:	b2e4      	uxtb	r4, r4
     f00:	782b      	ldrb	r3, [r5, #0]
     f02:	42a3      	cmp	r3, r4
     f04:	d8f2      	bhi.n	eec <gfx_mono_generic_put_bitmap+0x3c>
     f06:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     f08:	b2f3      	uxtb	r3, r6
     f0a:	4553      	cmp	r3, sl
     f0c:	d217      	bcs.n	f3e <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
     f0e:	782b      	ldrb	r3, [r5, #0]
     f10:	2b00      	cmp	r3, #0
     f12:	d0f8      	beq.n	f06 <gfx_mono_generic_put_bitmap+0x56>
     f14:	2400      	movs	r4, #0
     f16:	4659      	mov	r1, fp
     f18:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     f1a:	b2d2      	uxtb	r2, r2
     f1c:	4690      	mov	r8, r2
     f1e:	e7e5      	b.n	eec <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
     f20:	4e0b      	ldr	r6, [pc, #44]	; (f50 <gfx_mono_generic_put_bitmap+0xa0>)
     f22:	782b      	ldrb	r3, [r5, #0]
     f24:	1c18      	adds	r0, r3, #0
     f26:	4360      	muls	r0, r4
     f28:	686a      	ldr	r2, [r5, #4]
     f2a:	1810      	adds	r0, r2, r0
     f2c:	465a      	mov	r2, fp
     f2e:	1911      	adds	r1, r2, r4
     f30:	b2c9      	uxtb	r1, r1
     f32:	1c3a      	adds	r2, r7, #0
     f34:	47b0      	blx	r6
     f36:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     f38:	b2e3      	uxtb	r3, r4
     f3a:	459a      	cmp	sl, r3
     f3c:	d8f1      	bhi.n	f22 <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
     f3e:	bc3c      	pop	{r2, r3, r4, r5}
     f40:	4690      	mov	r8, r2
     f42:	4699      	mov	r9, r3
     f44:	46a2      	mov	sl, r4
     f46:	46ab      	mov	fp, r5
     f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     f4a:	46c0      	nop			; (mov r8, r8)
     f4c:	00000a65 	.word	0x00000a65
     f50:	00000a41 	.word	0x00000a41

00000f54 <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
     f54:	b5f0      	push	{r4, r5, r6, r7, lr}
     f56:	464f      	mov	r7, r9
     f58:	4646      	mov	r6, r8
     f5a:	b4c0      	push	{r6, r7}
     f5c:	b083      	sub	sp, #12
     f5e:	1c06      	adds	r6, r0, #0
     f60:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
     f62:	7c40      	ldrb	r0, [r0, #17]
     f64:	2103      	movs	r1, #3
     f66:	4b2a      	ldr	r3, [pc, #168]	; (1010 <menu_draw+0xbc>)
     f68:	4798      	blx	r3
     f6a:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
     f6c:	7cb3      	ldrb	r3, [r6, #18]
     f6e:	42bb      	cmp	r3, r7
     f70:	d101      	bne.n	f76 <menu_draw+0x22>
     f72:	2c00      	cmp	r4, #0
     f74:	d00a      	beq.n	f8c <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     f76:	2300      	movs	r3, #0
     f78:	9300      	str	r3, [sp, #0]
     f7a:	2000      	movs	r0, #0
     f7c:	2110      	movs	r1, #16
     f7e:	2280      	movs	r2, #128	; 0x80
     f80:	2330      	movs	r3, #48	; 0x30
     f82:	4c24      	ldr	r4, [pc, #144]	; (1014 <menu_draw+0xc0>)
     f84:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
     f86:	2201      	movs	r2, #1
     f88:	4b23      	ldr	r3, [pc, #140]	; (1018 <menu_draw+0xc4>)
     f8a:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
     f8c:	74b7      	strb	r7, [r6, #18]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     f8e:	2300      	movs	r3, #0
     f90:	9300      	str	r3, [sp, #0]
     f92:	2000      	movs	r0, #0
     f94:	2110      	movs	r1, #16
     f96:	2206      	movs	r2, #6
     f98:	2330      	movs	r3, #48	; 0x30
     f9a:	4c1e      	ldr	r4, [pc, #120]	; (1014 <menu_draw+0xc0>)
     f9c:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
     f9e:	7c70      	ldrb	r0, [r6, #17]
     fa0:	2103      	movs	r1, #3
     fa2:	4b1e      	ldr	r3, [pc, #120]	; (101c <menu_draw+0xc8>)
     fa4:	4798      	blx	r3
     fa6:	b2ca      	uxtb	r2, r1
     fa8:	3201      	adds	r2, #1
     faa:	0112      	lsls	r2, r2, #4
     fac:	b2d2      	uxtb	r2, r2
     fae:	481c      	ldr	r0, [pc, #112]	; (1020 <menu_draw+0xcc>)
     fb0:	2100      	movs	r1, #0
     fb2:	4b1c      	ldr	r3, [pc, #112]	; (1024 <menu_draw+0xd0>)
     fb4:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
     fb6:	4b18      	ldr	r3, [pc, #96]	; (1018 <menu_draw+0xc4>)
     fb8:	781b      	ldrb	r3, [r3, #0]
     fba:	2b00      	cmp	r3, #0
     fbc:	d022      	beq.n	1004 <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     fbe:	007c      	lsls	r4, r7, #1
     fc0:	193c      	adds	r4, r7, r4
     fc2:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
     fc4:	3701      	adds	r7, #1
     fc6:	007b      	lsls	r3, r7, #1
     fc8:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     fca:	42bc      	cmp	r4, r7
     fcc:	da17      	bge.n	ffe <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     fce:	7a33      	ldrb	r3, [r6, #8]
     fd0:	42a3      	cmp	r3, r4
     fd2:	d914      	bls.n	ffe <menu_draw+0xaa>
     fd4:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
     fd6:	4a14      	ldr	r2, [pc, #80]	; (1028 <menu_draw+0xd4>)
     fd8:	4691      	mov	r9, r2
     fda:	4b14      	ldr	r3, [pc, #80]	; (102c <menu_draw+0xd8>)
     fdc:	4698      	mov	r8, r3
     fde:	00a3      	lsls	r3, r4, #2
     fe0:	6872      	ldr	r2, [r6, #4]
     fe2:	5898      	ldr	r0, [r3, r2]
     fe4:	2107      	movs	r1, #7
     fe6:	1c2a      	adds	r2, r5, #0
     fe8:	464b      	mov	r3, r9
     fea:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
     fec:	3401      	adds	r4, #1
     fee:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     ff0:	42bc      	cmp	r4, r7
     ff2:	da04      	bge.n	ffe <menu_draw+0xaa>
     ff4:	3510      	adds	r5, #16
     ff6:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     ff8:	7a33      	ldrb	r3, [r6, #8]
     ffa:	42a3      	cmp	r3, r4
     ffc:	d8ef      	bhi.n	fde <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
     ffe:	2200      	movs	r2, #0
    1000:	4b05      	ldr	r3, [pc, #20]	; (1018 <menu_draw+0xc4>)
    1002:	701a      	strb	r2, [r3, #0]
	}
}
    1004:	b003      	add	sp, #12
    1006:	bc0c      	pop	{r2, r3}
    1008:	4690      	mov	r8, r2
    100a:	4699      	mov	r9, r3
    100c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    100e:	46c0      	nop			; (mov r8, r8)
    1010:	0000ab71 	.word	0x0000ab71
    1014:	00000d0d 	.word	0x00000d0d
    1018:	200001d0 	.word	0x200001d0
    101c:	0000abf9 	.word	0x0000abf9
    1020:	20000004 	.word	0x20000004
    1024:	00000eb1 	.word	0x00000eb1
    1028:	2000000c 	.word	0x2000000c
    102c:	000011ed 	.word	0x000011ed

00001030 <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
    1030:	b530      	push	{r4, r5, lr}
    1032:	b083      	sub	sp, #12
    1034:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
    1036:	2300      	movs	r3, #0
    1038:	9300      	str	r3, [sp, #0]
    103a:	2000      	movs	r0, #0
    103c:	2100      	movs	r1, #0
    103e:	2280      	movs	r2, #128	; 0x80
    1040:	2340      	movs	r3, #64	; 0x40
    1042:	4d07      	ldr	r5, [pc, #28]	; (1060 <gfx_mono_menu_init+0x30>)
    1044:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
    1046:	6820      	ldr	r0, [r4, #0]
    1048:	2100      	movs	r1, #0
    104a:	2200      	movs	r2, #0
    104c:	4b05      	ldr	r3, [pc, #20]	; (1064 <gfx_mono_menu_init+0x34>)
    104e:	4d06      	ldr	r5, [pc, #24]	; (1068 <gfx_mono_menu_init+0x38>)
    1050:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
    1052:	1c20      	adds	r0, r4, #0
    1054:	2101      	movs	r1, #1
    1056:	4b05      	ldr	r3, [pc, #20]	; (106c <gfx_mono_menu_init+0x3c>)
    1058:	4798      	blx	r3
}
    105a:	b003      	add	sp, #12
    105c:	bd30      	pop	{r4, r5, pc}
    105e:	46c0      	nop			; (mov r8, r8)
    1060:	00000d0d 	.word	0x00000d0d
    1064:	2000000c 	.word	0x2000000c
    1068:	000011ed 	.word	0x000011ed
    106c:	00000f55 	.word	0x00000f55

00001070 <gfx_mono_menu_process_key>:
 * \param[in] keycode  keycode to process
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
    1070:	b508      	push	{r3, lr}
	switch (keycode) {
    1072:	290d      	cmp	r1, #13
    1074:	d025      	beq.n	10c2 <gfx_mono_menu_process_key+0x52>
    1076:	d803      	bhi.n	1080 <gfx_mono_menu_process_key+0x10>
		/* Got what we want. Return selection. */
		return menu->current_selection;

	case GFX_MONO_MENU_KEYCODE_BACK:
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;
    1078:	20fe      	movs	r0, #254	; 0xfe
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
	switch (keycode) {
    107a:	2908      	cmp	r1, #8
    107c:	d024      	beq.n	10c8 <gfx_mono_menu_process_key+0x58>
    107e:	e022      	b.n	10c6 <gfx_mono_menu_process_key+0x56>
    1080:	2926      	cmp	r1, #38	; 0x26
    1082:	d010      	beq.n	10a6 <gfx_mono_menu_process_key+0x36>
    1084:	2928      	cmp	r1, #40	; 0x28
    1086:	d11e      	bne.n	10c6 <gfx_mono_menu_process_key+0x56>
	case GFX_MONO_MENU_KEYCODE_DOWN:
		if (menu->current_selection == menu->num_elements - 1) {
    1088:	7c43      	ldrb	r3, [r0, #17]
    108a:	7a02      	ldrb	r2, [r0, #8]
    108c:	3a01      	subs	r2, #1
    108e:	4293      	cmp	r3, r2
    1090:	d102      	bne.n	1098 <gfx_mono_menu_process_key+0x28>
			menu->current_selection = 0;
    1092:	2300      	movs	r3, #0
    1094:	7443      	strb	r3, [r0, #17]
    1096:	e001      	b.n	109c <gfx_mono_menu_process_key+0x2c>
		} else {
			menu->current_selection++;
    1098:	3301      	adds	r3, #1
    109a:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
    109c:	2100      	movs	r1, #0
    109e:	4b0b      	ldr	r3, [pc, #44]	; (10cc <gfx_mono_menu_process_key+0x5c>)
    10a0:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
    10a2:	20ff      	movs	r0, #255	; 0xff
    10a4:	e010      	b.n	10c8 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_UP:
		if (menu->current_selection) {
    10a6:	7c43      	ldrb	r3, [r0, #17]
    10a8:	2b00      	cmp	r3, #0
    10aa:	d002      	beq.n	10b2 <gfx_mono_menu_process_key+0x42>
			menu->current_selection--;
    10ac:	3b01      	subs	r3, #1
    10ae:	7443      	strb	r3, [r0, #17]
    10b0:	e002      	b.n	10b8 <gfx_mono_menu_process_key+0x48>
		} else {
			menu->current_selection = menu->num_elements - 1;
    10b2:	7a03      	ldrb	r3, [r0, #8]
    10b4:	3b01      	subs	r3, #1
    10b6:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
    10b8:	2100      	movs	r1, #0
    10ba:	4b04      	ldr	r3, [pc, #16]	; (10cc <gfx_mono_menu_process_key+0x5c>)
    10bc:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
    10be:	20ff      	movs	r0, #255	; 0xff
    10c0:	e002      	b.n	10c8 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_ENTER:
		/* Got what we want. Return selection. */
		return menu->current_selection;
    10c2:	7c40      	ldrb	r0, [r0, #17]
    10c4:	e000      	b.n	10c8 <gfx_mono_menu_process_key+0x58>
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;

	default:
		/* Unknown key event */
		return GFX_MONO_MENU_EVENT_IDLE;
    10c6:	20ff      	movs	r0, #255	; 0xff
	}
}
    10c8:	bd08      	pop	{r3, pc}
    10ca:	46c0      	nop			; (mov r8, r8)
    10cc:	00000f55 	.word	0x00000f55

000010d0 <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
    10d0:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
    10d2:	4802      	ldr	r0, [pc, #8]	; (10dc <gfx_mono_null_init+0xc>)
    10d4:	4b02      	ldr	r3, [pc, #8]	; (10e0 <gfx_mono_null_init+0x10>)
    10d6:	4798      	blx	r3
}
    10d8:	bd08      	pop	{r3, pc}
    10da:	46c0      	nop			; (mov r8, r8)
    10dc:	200007b8 	.word	0x200007b8
    10e0:	00000a35 	.word	0x00000a35

000010e4 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    10e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    10e6:	465f      	mov	r7, fp
    10e8:	4656      	mov	r6, sl
    10ea:	464d      	mov	r5, r9
    10ec:	4644      	mov	r4, r8
    10ee:	b4f0      	push	{r4, r5, r6, r7}
    10f0:	b085      	sub	sp, #20
    10f2:	1c06      	adds	r6, r0, #0
    10f4:	4688      	mov	r8, r1
    10f6:	1c14      	adds	r4, r2, #0
    10f8:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    10fa:	7a1a      	ldrb	r2, [r3, #8]
    10fc:	7a5b      	ldrb	r3, [r3, #9]
    10fe:	2100      	movs	r1, #0
    1100:	9100      	str	r1, [sp, #0]
    1102:	4640      	mov	r0, r8
    1104:	1c21      	adds	r1, r4, #0
    1106:	4d23      	ldr	r5, [pc, #140]	; (1194 <gfx_mono_draw_char+0xb0>)
    1108:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
    110a:	9903      	ldr	r1, [sp, #12]
    110c:	780b      	ldrb	r3, [r1, #0]
    110e:	2b00      	cmp	r3, #0
    1110:	d139      	bne.n	1186 <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    1112:	7a0a      	ldrb	r2, [r1, #8]
    1114:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    1116:	0751      	lsls	r1, r2, #29
    1118:	d000      	beq.n	111c <gfx_mono_draw_char+0x38>
		char_row_size++;
    111a:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
    111c:	9a03      	ldr	r2, [sp, #12]
    111e:	7a52      	ldrb	r2, [r2, #9]
    1120:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
    1122:	9903      	ldr	r1, [sp, #12]
    1124:	7a8a      	ldrb	r2, [r1, #10]
    1126:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
    1128:	465a      	mov	r2, fp
    112a:	4356      	muls	r6, r2
    112c:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    112e:	b2b6      	uxth	r6, r6
    1130:	684b      	ldr	r3, [r1, #4]
    1132:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
    1134:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1136:	2107      	movs	r1, #7
    1138:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    113a:	9a03      	ldr	r2, [sp, #12]
    113c:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
    113e:	2f00      	cmp	r7, #0
    1140:	d017      	beq.n	1172 <gfx_mono_draw_char+0x8e>
    1142:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
    1144:	2500      	movs	r5, #0
    1146:	b2e3      	uxtb	r3, r4
    1148:	4641      	mov	r1, r8
    114a:	1858      	adds	r0, r3, r1
    114c:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    114e:	464a      	mov	r2, r9
    1150:	421a      	tst	r2, r3
    1152:	d101      	bne.n	1158 <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    1154:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
    1156:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
    1158:	b26b      	sxtb	r3, r5
    115a:	2b00      	cmp	r3, #0
    115c:	da03      	bge.n	1166 <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
    115e:	4651      	mov	r1, sl
    1160:	2201      	movs	r2, #1
    1162:	4b0d      	ldr	r3, [pc, #52]	; (1198 <gfx_mono_draw_char+0xb4>)
    1164:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    1166:	006d      	lsls	r5, r5, #1
    1168:	b2ed      	uxtb	r5, r5
    116a:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    116c:	b2e3      	uxtb	r3, r4
    116e:	429f      	cmp	r7, r3
    1170:	d8e9      	bhi.n	1146 <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    1172:	4653      	mov	r3, sl
    1174:	3301      	adds	r3, #1
    1176:	b2db      	uxtb	r3, r3
    1178:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
    117a:	465b      	mov	r3, fp
    117c:	3b01      	subs	r3, #1
    117e:	b2db      	uxtb	r3, r3
    1180:	469b      	mov	fp, r3
	} while (rows_left > 0);
    1182:	2b00      	cmp	r3, #0
    1184:	d1d9      	bne.n	113a <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    1186:	b005      	add	sp, #20
    1188:	bc3c      	pop	{r2, r3, r4, r5}
    118a:	4690      	mov	r8, r2
    118c:	4699      	mov	r9, r3
    118e:	46a2      	mov	sl, r4
    1190:	46ab      	mov	fp, r5
    1192:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1194:	00000d0d 	.word	0x00000d0d
    1198:	00000a85 	.word	0x00000a85

0000119c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    119c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    119e:	464f      	mov	r7, r9
    11a0:	4646      	mov	r6, r8
    11a2:	b4c0      	push	{r6, r7}
    11a4:	1c04      	adds	r4, r0, #0
    11a6:	4688      	mov	r8, r1
    11a8:	4691      	mov	r9, r2
    11aa:	1c1f      	adds	r7, r3, #0
    11ac:	1c0e      	adds	r6, r1, #0
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
    11ae:	7820      	ldrb	r0, [r4, #0]
    11b0:	280a      	cmp	r0, #10
    11b2:	d106      	bne.n	11c2 <gfx_mono_draw_string+0x26>
			x = start_of_string_position_x;
			y += font->height + 1;
    11b4:	7a7b      	ldrb	r3, [r7, #9]
    11b6:	3301      	adds	r3, #1
    11b8:	444b      	add	r3, r9
    11ba:	b2db      	uxtb	r3, r3
    11bc:	4699      	mov	r9, r3

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    11be:	4646      	mov	r6, r8
    11c0:	e009      	b.n	11d6 <gfx_mono_draw_string+0x3a>
			y += font->height + 1;
		} else if (*str == '\r') {
    11c2:	280d      	cmp	r0, #13
    11c4:	d007      	beq.n	11d6 <gfx_mono_draw_string+0x3a>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
    11c6:	1c31      	adds	r1, r6, #0
    11c8:	464a      	mov	r2, r9
    11ca:	1c3b      	adds	r3, r7, #0
    11cc:	4d06      	ldr	r5, [pc, #24]	; (11e8 <gfx_mono_draw_string+0x4c>)
    11ce:	47a8      	blx	r5
			x += font->width;
    11d0:	7a3b      	ldrb	r3, [r7, #8]
    11d2:	18f6      	adds	r6, r6, r3
    11d4:	b2f6      	uxtb	r6, r6
		}
	} while (*(++str));
    11d6:	3401      	adds	r4, #1
    11d8:	7820      	ldrb	r0, [r4, #0]
    11da:	2800      	cmp	r0, #0
    11dc:	d1e7      	bne.n	11ae <gfx_mono_draw_string+0x12>
}
    11de:	bc0c      	pop	{r2, r3}
    11e0:	4690      	mov	r8, r2
    11e2:	4699      	mov	r9, r3
    11e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    11e6:	46c0      	nop			; (mov r8, r8)
    11e8:	000010e5 	.word	0x000010e5

000011ec <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
    11ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    11ee:	464f      	mov	r7, r9
    11f0:	4646      	mov	r6, r8
    11f2:	b4c0      	push	{r6, r7}
    11f4:	1c04      	adds	r4, r0, #0
    11f6:	4688      	mov	r8, r1
    11f8:	4691      	mov	r9, r2
    11fa:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
    11fc:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
    11fe:	2800      	cmp	r0, #0
    1200:	d017      	beq.n	1232 <gfx_mono_draw_progmem_string+0x46>
    1202:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
    1204:	280a      	cmp	r0, #10
    1206:	d106      	bne.n	1216 <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    1208:	7a7b      	ldrb	r3, [r7, #9]
    120a:	3301      	adds	r3, #1
    120c:	444b      	add	r3, r9
    120e:	b2db      	uxtb	r3, r3
    1210:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
    1212:	4645      	mov	r5, r8
    1214:	e009      	b.n	122a <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
    1216:	280d      	cmp	r0, #13
    1218:	d007      	beq.n	122a <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
    121a:	1c29      	adds	r1, r5, #0
    121c:	464a      	mov	r2, r9
    121e:	1c3b      	adds	r3, r7, #0
    1220:	4e06      	ldr	r6, [pc, #24]	; (123c <gfx_mono_draw_progmem_string+0x50>)
    1222:	47b0      	blx	r6
			x += font->width;
    1224:	7a3b      	ldrb	r3, [r7, #8]
    1226:	18ed      	adds	r5, r5, r3
    1228:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
    122a:	3401      	adds	r4, #1
    122c:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
    122e:	2800      	cmp	r0, #0
    1230:	d1e8      	bne.n	1204 <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
    1232:	bc0c      	pop	{r2, r3}
    1234:	4690      	mov	r8, r2
    1236:	4699      	mov	r9, r3
    1238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    123a:	46c0      	nop			; (mov r8, r8)
    123c:	000010e5 	.word	0x000010e5

00001240 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    1240:	4b05      	ldr	r3, [pc, #20]	; (1258 <_extint_enable+0x18>)
    1242:	7819      	ldrb	r1, [r3, #0]
    1244:	2202      	movs	r2, #2
    1246:	430a      	orrs	r2, r1
    1248:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    124a:	1c1a      	adds	r2, r3, #0
    124c:	7853      	ldrb	r3, [r2, #1]
    124e:	b25b      	sxtb	r3, r3
    1250:	2b00      	cmp	r3, #0
    1252:	dbfb      	blt.n	124c <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    1254:	4770      	bx	lr
    1256:	46c0      	nop			; (mov r8, r8)
    1258:	40001800 	.word	0x40001800

0000125c <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    125c:	b500      	push	{lr}
    125e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1260:	4b12      	ldr	r3, [pc, #72]	; (12ac <_system_extint_init+0x50>)
    1262:	6999      	ldr	r1, [r3, #24]
    1264:	2240      	movs	r2, #64	; 0x40
    1266:	430a      	orrs	r2, r1
    1268:	619a      	str	r2, [r3, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    126a:	a901      	add	r1, sp, #4
    126c:	2300      	movs	r3, #0
    126e:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    1270:	2005      	movs	r0, #5
    1272:	4b0f      	ldr	r3, [pc, #60]	; (12b0 <_system_extint_init+0x54>)
    1274:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    1276:	2005      	movs	r0, #5
    1278:	4b0e      	ldr	r3, [pc, #56]	; (12b4 <_system_extint_init+0x58>)
    127a:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    127c:	4b0e      	ldr	r3, [pc, #56]	; (12b8 <_system_extint_init+0x5c>)
    127e:	7819      	ldrb	r1, [r3, #0]
    1280:	2201      	movs	r2, #1
    1282:	430a      	orrs	r2, r1
    1284:	701a      	strb	r2, [r3, #0]
    1286:	1c1a      	adds	r2, r3, #0
    1288:	7853      	ldrb	r3, [r2, #1]
    128a:	b25b      	sxtb	r3, r3
    128c:	2b00      	cmp	r3, #0
    128e:	dbfb      	blt.n	1288 <_system_extint_init+0x2c>
    1290:	4b0a      	ldr	r3, [pc, #40]	; (12bc <_system_extint_init+0x60>)
    1292:	1c19      	adds	r1, r3, #0
    1294:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    1296:	2200      	movs	r2, #0
    1298:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    129a:	428b      	cmp	r3, r1
    129c:	d1fc      	bne.n	1298 <_system_extint_init+0x3c>
    129e:	2210      	movs	r2, #16
    12a0:	4b07      	ldr	r3, [pc, #28]	; (12c0 <_system_extint_init+0x64>)
    12a2:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    12a4:	4b07      	ldr	r3, [pc, #28]	; (12c4 <_system_extint_init+0x68>)
    12a6:	4798      	blx	r3
}
    12a8:	b003      	add	sp, #12
    12aa:	bd00      	pop	{pc}
    12ac:	40000400 	.word	0x40000400
    12b0:	00005609 	.word	0x00005609
    12b4:	0000557d 	.word	0x0000557d
    12b8:	40001800 	.word	0x40001800
    12bc:	20002ef0 	.word	0x20002ef0
    12c0:	e000e100 	.word	0xe000e100
    12c4:	00001241 	.word	0x00001241

000012c8 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    12c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    12ca:	b083      	sub	sp, #12
    12cc:	1c05      	adds	r5, r0, #0
    12ce:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    12d0:	a901      	add	r1, sp, #4
    12d2:	2300      	movs	r3, #0
    12d4:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    12d6:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    12d8:	6863      	ldr	r3, [r4, #4]
    12da:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    12dc:	7a23      	ldrb	r3, [r4, #8]
    12de:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    12e0:	7820      	ldrb	r0, [r4, #0]
    12e2:	4b15      	ldr	r3, [pc, #84]	; (1338 <extint_chan_set_config+0x70>)
    12e4:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    12e6:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    12e8:	2d1f      	cmp	r5, #31
    12ea:	d800      	bhi.n	12ee <extint_chan_set_config+0x26>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    12ec:	4b13      	ldr	r3, [pc, #76]	; (133c <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    12ee:	2107      	movs	r1, #7
    12f0:	4029      	ands	r1, r5
    12f2:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    12f4:	7ae0      	ldrb	r0, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    12f6:	7aa2      	ldrb	r2, [r4, #10]
    12f8:	2a00      	cmp	r2, #0
    12fa:	d001      	beq.n	1300 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
    12fc:	2208      	movs	r2, #8
    12fe:	4310      	orrs	r0, r2
    1300:	08ea      	lsrs	r2, r5, #3
    1302:	0092      	lsls	r2, r2, #2
    1304:	189a      	adds	r2, r3, r2
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    1306:	6996      	ldr	r6, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
    1308:	4088      	lsls	r0, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    130a:	270f      	movs	r7, #15
    130c:	408f      	lsls	r7, r1
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    130e:	43be      	bics	r6, r7
    1310:	1c31      	adds	r1, r6, #0
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    1312:	4301      	orrs	r1, r0
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    1314:	6191      	str	r1, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    1316:	7a62      	ldrb	r2, [r4, #9]
    1318:	2a00      	cmp	r2, #0
    131a:	d006      	beq.n	132a <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    131c:	695a      	ldr	r2, [r3, #20]
    131e:	2101      	movs	r1, #1
    1320:	40a9      	lsls	r1, r5
    1322:	1c0d      	adds	r5, r1, #0
    1324:	4315      	orrs	r5, r2
    1326:	615d      	str	r5, [r3, #20]
    1328:	e004      	b.n	1334 <extint_chan_set_config+0x6c>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    132a:	695a      	ldr	r2, [r3, #20]
    132c:	2101      	movs	r1, #1
    132e:	40a9      	lsls	r1, r5
    1330:	438a      	bics	r2, r1
    1332:	615a      	str	r2, [r3, #20]
	}
}
    1334:	b003      	add	sp, #12
    1336:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1338:	000056e5 	.word	0x000056e5
    133c:	40001800 	.word	0x40001800

00001340 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1340:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    1342:	2a00      	cmp	r2, #0
    1344:	d10f      	bne.n	1366 <extint_register_callback+0x26>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    1346:	008b      	lsls	r3, r1, #2
    1348:	4a08      	ldr	r2, [pc, #32]	; (136c <extint_register_callback+0x2c>)
    134a:	589a      	ldr	r2, [r3, r2]
    134c:	2a00      	cmp	r2, #0
    134e:	d104      	bne.n	135a <extint_register_callback+0x1a>
		_extint_dev.callbacks[channel] = callback;
    1350:	1c19      	adds	r1, r3, #0
    1352:	4b06      	ldr	r3, [pc, #24]	; (136c <extint_register_callback+0x2c>)
    1354:	50c8      	str	r0, [r1, r3]
		return STATUS_OK;
    1356:	2300      	movs	r3, #0
    1358:	e005      	b.n	1366 <extint_register_callback+0x26>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    135a:	231d      	movs	r3, #29

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    135c:	1a12      	subs	r2, r2, r0
    135e:	1e50      	subs	r0, r2, #1
    1360:	4182      	sbcs	r2, r0
    1362:	4252      	negs	r2, r2
    1364:	4013      	ands	r3, r2
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1366:	1c18      	adds	r0, r3, #0
    1368:	4770      	bx	lr
    136a:	46c0      	nop			; (mov r8, r8)
    136c:	20002ef0 	.word	0x20002ef0

00001370 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1370:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    1372:	2900      	cmp	r1, #0
    1374:	d107      	bne.n	1386 <extint_chan_enable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
    1376:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    1378:	281f      	cmp	r0, #31
    137a:	d800      	bhi.n	137e <extint_chan_enable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    137c:	4b03      	ldr	r3, [pc, #12]	; (138c <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    137e:	2201      	movs	r2, #1
    1380:	4082      	lsls	r2, r0
    1382:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1384:	2300      	movs	r3, #0
}
    1386:	1c18      	adds	r0, r3, #0
    1388:	4770      	bx	lr
    138a:	46c0      	nop			; (mov r8, r8)
    138c:	40001800 	.word	0x40001800

00001390 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    1390:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1392:	2200      	movs	r2, #0
    1394:	4b16      	ldr	r3, [pc, #88]	; (13f0 <EIC_Handler+0x60>)
    1396:	701a      	strb	r2, [r3, #0]
    1398:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    139a:	261f      	movs	r6, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    139c:	4d15      	ldr	r5, [pc, #84]	; (13f4 <EIC_Handler+0x64>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    139e:	4c14      	ldr	r4, [pc, #80]	; (13f0 <EIC_Handler+0x60>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    13a0:	2b1f      	cmp	r3, #31
    13a2:	d910      	bls.n	13c6 <EIC_Handler+0x36>
    13a4:	e019      	b.n	13da <EIC_Handler+0x4a>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    13a6:	4914      	ldr	r1, [pc, #80]	; (13f8 <EIC_Handler+0x68>)
    13a8:	e000      	b.n	13ac <EIC_Handler+0x1c>
	} else {
		Assert(false);
		return NULL;
    13aa:	2100      	movs	r1, #0
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    13ac:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    13ae:	009b      	lsls	r3, r3, #2
    13b0:	595b      	ldr	r3, [r3, r5]
    13b2:	2b00      	cmp	r3, #0
    13b4:	d000      	beq.n	13b8 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    13b6:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    13b8:	7823      	ldrb	r3, [r4, #0]
    13ba:	3301      	adds	r3, #1
    13bc:	b2db      	uxtb	r3, r3
    13be:	7023      	strb	r3, [r4, #0]
    13c0:	2b0f      	cmp	r3, #15
    13c2:	d814      	bhi.n	13ee <EIC_Handler+0x5e>
    13c4:	e7ec      	b.n	13a0 <EIC_Handler+0x10>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    13c6:	1c32      	adds	r2, r6, #0
    13c8:	401a      	ands	r2, r3
    13ca:	2101      	movs	r1, #1
    13cc:	4091      	lsls	r1, r2
    13ce:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
    13d0:	4909      	ldr	r1, [pc, #36]	; (13f8 <EIC_Handler+0x68>)
    13d2:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    13d4:	4211      	tst	r1, r2
    13d6:	d1e6      	bne.n	13a6 <EIC_Handler+0x16>
    13d8:	e7ee      	b.n	13b8 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    13da:	1c32      	adds	r2, r6, #0
    13dc:	401a      	ands	r2, r3
    13de:	2101      	movs	r1, #1
    13e0:	4091      	lsls	r1, r2
    13e2:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
    13e4:	2100      	movs	r1, #0
    13e6:	6909      	ldr	r1, [r1, #16]
    13e8:	4211      	tst	r1, r2
    13ea:	d1de      	bne.n	13aa <EIC_Handler+0x1a>
    13ec:	e7e4      	b.n	13b8 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    13ee:	bd70      	pop	{r4, r5, r6, pc}
    13f0:	20002f30 	.word	0x20002f30
    13f4:	20002ef0 	.word	0x20002ef0
    13f8:	40001800 	.word	0x40001800

000013fc <cadence_sensor_extint_setup>:
	
	delay_ms(500);
	cadence_sensor_update();
}

void cadence_sensor_extint_setup() {
    13fc:	b500      	push	{lr}
    13fe:	b085      	sub	sp, #20
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
	config->gpio_pin_mux        = 0;
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    1400:	a901      	add	r1, sp, #4
    1402:	2301      	movs	r3, #1
    1404:	720b      	strb	r3, [r1, #8]
	config->wake_if_sleeping    = true;
    1406:	724b      	strb	r3, [r1, #9]
	config->filter_input_signal = false;
    1408:	2300      	movs	r3, #0
    140a:	728b      	strb	r3, [r1, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    140c:	2302      	movs	r3, #2
    140e:	72cb      	strb	r3, [r1, #11]
	struct extint_chan_conf config_extint_chan;	
	extint_chan_get_config_defaults(&config_extint_chan);
	
	config_extint_chan.gpio_pin           = PIN_PA07;
    1410:	2307      	movs	r3, #7
    1412:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux		  = PINMUX_PA07A_EIC_EXTINT7;
    1414:	23e0      	movs	r3, #224	; 0xe0
    1416:	02db      	lsls	r3, r3, #11
    1418:	604b      	str	r3, [r1, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_UP;
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;

	extint_chan_set_config(PA07_EIC_LINE, &config_extint_chan);
    141a:	2007      	movs	r0, #7
    141c:	4b06      	ldr	r3, [pc, #24]	; (1438 <cadence_sensor_extint_setup+0x3c>)
    141e:	4798      	blx	r3
	
	// Configure callback
	extint_register_callback(cadence_interrupt_callback, PA07_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
    1420:	4806      	ldr	r0, [pc, #24]	; (143c <cadence_sensor_extint_setup+0x40>)
    1422:	2107      	movs	r1, #7
    1424:	2200      	movs	r2, #0
    1426:	4b06      	ldr	r3, [pc, #24]	; (1440 <cadence_sensor_extint_setup+0x44>)
    1428:	4798      	blx	r3
	extint_chan_enable_callback(PA07_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
    142a:	2007      	movs	r0, #7
    142c:	2100      	movs	r1, #0
    142e:	4b05      	ldr	r3, [pc, #20]	; (1444 <cadence_sensor_extint_setup+0x48>)
    1430:	4798      	blx	r3
}
    1432:	b005      	add	sp, #20
    1434:	bd00      	pop	{pc}
    1436:	46c0      	nop			; (mov r8, r8)
    1438:	000012c9 	.word	0x000012c9
    143c:	00001559 	.word	0x00001559
    1440:	00001341 	.word	0x00001341
    1444:	00001371 	.word	0x00001371

00001448 <cadence_sensor_calculate_rpm>:
		
		cadence_sensor.lastTime = timerVal;			
	}
}

uint8_t cadence_sensor_calculate_rpm(uint16_t timerVal) {
    1448:	b510      	push	{r4, lr}
	uint16_t dt = timerVal - cadence_sensor.lastTime;	// Millisecs since last interrupt
    144a:	4b0d      	ldr	r3, [pc, #52]	; (1480 <cadence_sensor_calculate_rpm+0x38>)
    144c:	889b      	ldrh	r3, [r3, #4]
    144e:	1ac1      	subs	r1, r0, r3
	uint16_t cadence = ((60000/dt)+0.5);
    1450:	b289      	uxth	r1, r1
    1452:	480c      	ldr	r0, [pc, #48]	; (1484 <cadence_sensor_calculate_rpm+0x3c>)
    1454:	4b0c      	ldr	r3, [pc, #48]	; (1488 <cadence_sensor_calculate_rpm+0x40>)
    1456:	4798      	blx	r3
    1458:	4b0c      	ldr	r3, [pc, #48]	; (148c <cadence_sensor_calculate_rpm+0x44>)
    145a:	4798      	blx	r3
    145c:	4b07      	ldr	r3, [pc, #28]	; (147c <cadence_sensor_calculate_rpm+0x34>)
    145e:	4a06      	ldr	r2, [pc, #24]	; (1478 <cadence_sensor_calculate_rpm+0x30>)
    1460:	4c0b      	ldr	r4, [pc, #44]	; (1490 <cadence_sensor_calculate_rpm+0x48>)
    1462:	47a0      	blx	r4
    1464:	4b0b      	ldr	r3, [pc, #44]	; (1494 <cadence_sensor_calculate_rpm+0x4c>)
    1466:	4798      	blx	r3
    1468:	b283      	uxth	r3, r0
    146a:	1c18      	adds	r0, r3, #0
    146c:	2bff      	cmp	r3, #255	; 0xff
    146e:	d900      	bls.n	1472 <cadence_sensor_calculate_rpm+0x2a>
    1470:	20ff      	movs	r0, #255	; 0xff
	if(cadence > 255) {
		cadence = 255;
	}
	return cadence;
    1472:	b2c0      	uxtb	r0, r0
    1474:	bd10      	pop	{r4, pc}
    1476:	46c0      	nop			; (mov r8, r8)
    1478:	00000000 	.word	0x00000000
    147c:	3fe00000 	.word	0x3fe00000
    1480:	20000cb8 	.word	0x20000cb8
    1484:	0000ea60 	.word	0x0000ea60
    1488:	0000ac0d 	.word	0x0000ac0d
    148c:	0000d6f9 	.word	0x0000d6f9
    1490:	0000bbf1 	.word	0x0000bbf1
    1494:	0000ae39 	.word	0x0000ae39

00001498 <cadence_sensor_update>:
void cadence_interrupt_callback(void)
{
	cadence_sensor_update();
}

void cadence_sensor_update() {
    1498:	b538      	push	{r3, r4, r5, lr}
	uint16_t timerVal = tc_get_count_value(&cadence_timer_instance);
    149a:	4817      	ldr	r0, [pc, #92]	; (14f8 <cadence_sensor_update+0x60>)
    149c:	4b17      	ldr	r3, [pc, #92]	; (14fc <cadence_sensor_update+0x64>)
    149e:	4798      	blx	r3
    14a0:	b284      	uxth	r4, r0
	uint16_t dt = timerVal - cadence_sensor.lastTime;
    14a2:	4b17      	ldr	r3, [pc, #92]	; (1500 <cadence_sensor_update+0x68>)
    14a4:	8899      	ldrh	r1, [r3, #4]
    14a6:	1a61      	subs	r1, r4, r1
	if(dt > cadence_sensor.debounce) {
    14a8:	885a      	ldrh	r2, [r3, #2]
    14aa:	b28b      	uxth	r3, r1
    14ac:	429a      	cmp	r2, r3
    14ae:	d21c      	bcs.n	14ea <cadence_sensor_update+0x52>
		if(cadence_sensor.cadence == 0) {
    14b0:	4b13      	ldr	r3, [pc, #76]	; (1500 <cadence_sensor_update+0x68>)
    14b2:	781d      	ldrb	r5, [r3, #0]
    14b4:	2d00      	cmp	r5, #0
    14b6:	d105      	bne.n	14c4 <cadence_sensor_update+0x2c>
			cadence_sensor.cadence = cadence_sensor_calculate_rpm(timerVal);
    14b8:	1c20      	adds	r0, r4, #0
    14ba:	4b12      	ldr	r3, [pc, #72]	; (1504 <cadence_sensor_update+0x6c>)
    14bc:	4798      	blx	r3
    14be:	4b10      	ldr	r3, [pc, #64]	; (1500 <cadence_sensor_update+0x68>)
    14c0:	7018      	strb	r0, [r3, #0]
    14c2:	e010      	b.n	14e6 <cadence_sensor_update+0x4e>
		}
		else {
			cadence_sensor.cadence = ((cadence_sensor.cadence + cadence_sensor_calculate_rpm(timerVal))/2)+0.5;
    14c4:	1c20      	adds	r0, r4, #0
    14c6:	4b0f      	ldr	r3, [pc, #60]	; (1504 <cadence_sensor_update+0x6c>)
    14c8:	4798      	blx	r3
    14ca:	182d      	adds	r5, r5, r0
    14cc:	0fe8      	lsrs	r0, r5, #31
    14ce:	1945      	adds	r5, r0, r5
    14d0:	1068      	asrs	r0, r5, #1
    14d2:	4b0d      	ldr	r3, [pc, #52]	; (1508 <cadence_sensor_update+0x70>)
    14d4:	4798      	blx	r3
    14d6:	4b07      	ldr	r3, [pc, #28]	; (14f4 <cadence_sensor_update+0x5c>)
    14d8:	4a05      	ldr	r2, [pc, #20]	; (14f0 <cadence_sensor_update+0x58>)
    14da:	4d0c      	ldr	r5, [pc, #48]	; (150c <cadence_sensor_update+0x74>)
    14dc:	47a8      	blx	r5
    14de:	4b0c      	ldr	r3, [pc, #48]	; (1510 <cadence_sensor_update+0x78>)
    14e0:	4798      	blx	r3
    14e2:	4b07      	ldr	r3, [pc, #28]	; (1500 <cadence_sensor_update+0x68>)
    14e4:	7018      	strb	r0, [r3, #0]
		}
		
		cadence_sensor.lastTime = timerVal;			
    14e6:	4b06      	ldr	r3, [pc, #24]	; (1500 <cadence_sensor_update+0x68>)
    14e8:	809c      	strh	r4, [r3, #4]
	}
}
    14ea:	bd38      	pop	{r3, r4, r5, pc}
    14ec:	46c0      	nop			; (mov r8, r8)
    14ee:	46c0      	nop			; (mov r8, r8)
    14f0:	00000000 	.word	0x00000000
    14f4:	3fe00000 	.word	0x3fe00000
    14f8:	20002e90 	.word	0x20002e90
    14fc:	000059ed 	.word	0x000059ed
    1500:	20000cb8 	.word	0x20000cb8
    1504:	00001449 	.word	0x00001449
    1508:	0000d6f9 	.word	0x0000d6f9
    150c:	0000bbf1 	.word	0x0000bbf1
    1510:	0000ae39 	.word	0x0000ae39
    1514:	46c0      	nop			; (mov r8, r8)
    1516:	46c0      	nop			; (mov r8, r8)

00001518 <cadence_sensor_init>:
 *  Author: jiut0001
 */ 

#include "cadence_sensor.h"

void cadence_sensor_init() {
    1518:	b510      	push	{r4, lr}
	cadence_sensor.cadence = 0;
    151a:	4c09      	ldr	r4, [pc, #36]	; (1540 <cadence_sensor_init+0x28>)
    151c:	2300      	movs	r3, #0
    151e:	7023      	strb	r3, [r4, #0]
	cadence_sensor.lastTime = tc_get_count_value(&cadence_timer_instance);
    1520:	4808      	ldr	r0, [pc, #32]	; (1544 <cadence_sensor_init+0x2c>)
    1522:	4b09      	ldr	r3, [pc, #36]	; (1548 <cadence_sensor_init+0x30>)
    1524:	4798      	blx	r3
    1526:	80a0      	strh	r0, [r4, #4]
	cadence_sensor.debounce = 300;
    1528:	2396      	movs	r3, #150	; 0x96
    152a:	005b      	lsls	r3, r3, #1
    152c:	8063      	strh	r3, [r4, #2]
	
	//TODO: initiate external interrupt on cadence pin
	cadence_sensor_extint_setup();
    152e:	4b07      	ldr	r3, [pc, #28]	; (154c <cadence_sensor_init+0x34>)
    1530:	4798      	blx	r3
	
	delay_ms(500);
    1532:	20fa      	movs	r0, #250	; 0xfa
    1534:	0040      	lsls	r0, r0, #1
    1536:	4b06      	ldr	r3, [pc, #24]	; (1550 <cadence_sensor_init+0x38>)
    1538:	4798      	blx	r3
	cadence_sensor_update();
    153a:	4b06      	ldr	r3, [pc, #24]	; (1554 <cadence_sensor_init+0x3c>)
    153c:	4798      	blx	r3
}
    153e:	bd10      	pop	{r4, pc}
    1540:	20000cb8 	.word	0x20000cb8
    1544:	20002e90 	.word	0x20002e90
    1548:	000059ed 	.word	0x000059ed
    154c:	000013fd 	.word	0x000013fd
    1550:	000035f9 	.word	0x000035f9
    1554:	00001499 	.word	0x00001499

00001558 <cadence_interrupt_callback>:
	extint_register_callback(cadence_interrupt_callback, PA07_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(PA07_EIC_LINE, EXTINT_CALLBACK_TYPE_DETECT);
}

void cadence_interrupt_callback(void)
{
    1558:	b508      	push	{r3, lr}
	cadence_sensor_update();
    155a:	4b01      	ldr	r3, [pc, #4]	; (1560 <cadence_interrupt_callback+0x8>)
    155c:	4798      	blx	r3
}
    155e:	bd08      	pop	{r3, pc}
    1560:	00001499 	.word	0x00001499
    1564:	00000000 	.word	0x00000000

00001568 <draw_speed_view>:
	gfx_mono_draw_string("Waiting for",10, 18, &sysfont);
	gfx_mono_draw_string("GPS fix",30, 32, &sysfont);
	ssd1306_write_display();
}

void draw_speed_view(uint8_t refresh) {
    1568:	b510      	push	{r4, lr}
	//if(gps_data.status != 'A') {
	//display_view(NO_GPS_VIEW);
	//}
	
	// On first draw.
	if(!refresh) {
    156a:	2800      	cmp	r0, #0
    156c:	d114      	bne.n	1598 <draw_speed_view+0x30>
		device.speed = gps_data.ground_speed;
    156e:	4b1c      	ldr	r3, [pc, #112]	; (15e0 <draw_speed_view+0x78>)
    1570:	69d8      	ldr	r0, [r3, #28]
    1572:	4b1c      	ldr	r3, [pc, #112]	; (15e4 <draw_speed_view+0x7c>)
    1574:	4798      	blx	r3
    1576:	b2c0      	uxtb	r0, r0
    1578:	4b1b      	ldr	r3, [pc, #108]	; (15e8 <draw_speed_view+0x80>)
    157a:	7018      	strb	r0, [r3, #0]
		ssd1306_draw_huge_number(15,1,(uint8_t)(device.speed +0.5));	
    157c:	4b1b      	ldr	r3, [pc, #108]	; (15ec <draw_speed_view+0x84>)
    157e:	4798      	blx	r3
    1580:	4b16      	ldr	r3, [pc, #88]	; (15dc <draw_speed_view+0x74>)
    1582:	4a15      	ldr	r2, [pc, #84]	; (15d8 <draw_speed_view+0x70>)
    1584:	4c1a      	ldr	r4, [pc, #104]	; (15f0 <draw_speed_view+0x88>)
    1586:	47a0      	blx	r4
    1588:	4b1a      	ldr	r3, [pc, #104]	; (15f4 <draw_speed_view+0x8c>)
    158a:	4798      	blx	r3
    158c:	b2c2      	uxtb	r2, r0
    158e:	200f      	movs	r0, #15
    1590:	2101      	movs	r1, #1
    1592:	4b19      	ldr	r3, [pc, #100]	; (15f8 <draw_speed_view+0x90>)
    1594:	4798      	blx	r3
    1596:	e01e      	b.n	15d6 <draw_speed_view+0x6e>
	}
	else {
		if(gps_data.ground_speed != device.speed) {
    1598:	4b11      	ldr	r3, [pc, #68]	; (15e0 <draw_speed_view+0x78>)
    159a:	69dc      	ldr	r4, [r3, #28]
    159c:	4b12      	ldr	r3, [pc, #72]	; (15e8 <draw_speed_view+0x80>)
    159e:	7818      	ldrb	r0, [r3, #0]
    15a0:	4b16      	ldr	r3, [pc, #88]	; (15fc <draw_speed_view+0x94>)
    15a2:	4798      	blx	r3
    15a4:	1c01      	adds	r1, r0, #0
    15a6:	1c20      	adds	r0, r4, #0
    15a8:	4b15      	ldr	r3, [pc, #84]	; (1600 <draw_speed_view+0x98>)
    15aa:	4798      	blx	r3
    15ac:	2800      	cmp	r0, #0
    15ae:	d112      	bne.n	15d6 <draw_speed_view+0x6e>
			device.speed = gps_data.ground_speed;
    15b0:	1c20      	adds	r0, r4, #0
    15b2:	4b0c      	ldr	r3, [pc, #48]	; (15e4 <draw_speed_view+0x7c>)
    15b4:	4798      	blx	r3
    15b6:	b2c0      	uxtb	r0, r0
    15b8:	4b0b      	ldr	r3, [pc, #44]	; (15e8 <draw_speed_view+0x80>)
    15ba:	7018      	strb	r0, [r3, #0]
			ssd1306_draw_huge_number(15,1,(uint8_t)(device.speed + 0.5));
    15bc:	4b0b      	ldr	r3, [pc, #44]	; (15ec <draw_speed_view+0x84>)
    15be:	4798      	blx	r3
    15c0:	4b06      	ldr	r3, [pc, #24]	; (15dc <draw_speed_view+0x74>)
    15c2:	4a05      	ldr	r2, [pc, #20]	; (15d8 <draw_speed_view+0x70>)
    15c4:	4c0a      	ldr	r4, [pc, #40]	; (15f0 <draw_speed_view+0x88>)
    15c6:	47a0      	blx	r4
    15c8:	4b0a      	ldr	r3, [pc, #40]	; (15f4 <draw_speed_view+0x8c>)
    15ca:	4798      	blx	r3
    15cc:	b2c2      	uxtb	r2, r0
    15ce:	200f      	movs	r0, #15
    15d0:	2101      	movs	r1, #1
    15d2:	4b09      	ldr	r3, [pc, #36]	; (15f8 <draw_speed_view+0x90>)
    15d4:	4798      	blx	r3
		}	
	}

}
    15d6:	bd10      	pop	{r4, pc}
    15d8:	00000000 	.word	0x00000000
    15dc:	3fe00000 	.word	0x3fe00000
    15e0:	20000bf8 	.word	0x20000bf8
    15e4:	0000ae05 	.word	0x0000ae05
    15e8:	20002e34 	.word	0x20002e34
    15ec:	0000d6f9 	.word	0x0000d6f9
    15f0:	0000bbf1 	.word	0x0000bbf1
    15f4:	0000ae39 	.word	0x0000ae39
    15f8:	0000096d 	.word	0x0000096d
    15fc:	0000ba99 	.word	0x0000ba99
    1600:	0000ad65 	.word	0x0000ad65
    1604:	46c0      	nop			; (mov r8, r8)
    1606:	46c0      	nop			; (mov r8, r8)

00001608 <draw_cadence_view>:

void draw_cadence_view(uint8_t refresh) {
    1608:	b530      	push	{r4, r5, lr}
    160a:	b083      	sub	sp, #12
	
	// On first draw.
	if(!refresh) {
    160c:	2800      	cmp	r0, #0
    160e:	d123      	bne.n	1658 <draw_cadence_view+0x50>
				
		ssd1306_clear_buffer();
    1610:	4b1f      	ldr	r3, [pc, #124]	; (1690 <draw_cadence_view+0x88>)
    1612:	4798      	blx	r3
		gfx_mono_draw_rect(0,0, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_SET);
    1614:	2501      	movs	r5, #1
    1616:	9500      	str	r5, [sp, #0]
    1618:	2000      	movs	r0, #0
    161a:	2100      	movs	r1, #0
    161c:	2280      	movs	r2, #128	; 0x80
    161e:	2340      	movs	r3, #64	; 0x40
    1620:	4c1c      	ldr	r4, [pc, #112]	; (1694 <draw_cadence_view+0x8c>)
    1622:	47a0      	blx	r4
		gfx_mono_draw_rect(1,1, GFX_MONO_LCD_WIDTH-2, GFX_MONO_LCD_HEIGHT-2, GFX_PIXEL_SET);
    1624:	9500      	str	r5, [sp, #0]
    1626:	2001      	movs	r0, #1
    1628:	2101      	movs	r1, #1
    162a:	227e      	movs	r2, #126	; 0x7e
    162c:	233e      	movs	r3, #62	; 0x3e
    162e:	47a0      	blx	r4
		ssd1306_write_display();
    1630:	4b19      	ldr	r3, [pc, #100]	; (1698 <draw_cadence_view+0x90>)
    1632:	4798      	blx	r3
		device.cadence = cadence_sensor.cadence;
    1634:	4b19      	ldr	r3, [pc, #100]	; (169c <draw_cadence_view+0x94>)
    1636:	7818      	ldrb	r0, [r3, #0]
    1638:	4b19      	ldr	r3, [pc, #100]	; (16a0 <draw_cadence_view+0x98>)
    163a:	7058      	strb	r0, [r3, #1]
		ssd1306_draw_huge_number(15,1,device.cadence + 0.5);
    163c:	4b19      	ldr	r3, [pc, #100]	; (16a4 <draw_cadence_view+0x9c>)
    163e:	4798      	blx	r3
    1640:	4b12      	ldr	r3, [pc, #72]	; (168c <draw_cadence_view+0x84>)
    1642:	4a11      	ldr	r2, [pc, #68]	; (1688 <draw_cadence_view+0x80>)
    1644:	4c18      	ldr	r4, [pc, #96]	; (16a8 <draw_cadence_view+0xa0>)
    1646:	47a0      	blx	r4
    1648:	4b18      	ldr	r3, [pc, #96]	; (16ac <draw_cadence_view+0xa4>)
    164a:	4798      	blx	r3
    164c:	b2c2      	uxtb	r2, r0
    164e:	200f      	movs	r0, #15
    1650:	2101      	movs	r1, #1
    1652:	4b17      	ldr	r3, [pc, #92]	; (16b0 <draw_cadence_view+0xa8>)
    1654:	4798      	blx	r3
    1656:	e014      	b.n	1682 <draw_cadence_view+0x7a>

	}
	else {
		if(device.cadence != cadence_sensor.cadence) {
    1658:	4b10      	ldr	r3, [pc, #64]	; (169c <draw_cadence_view+0x94>)
    165a:	7818      	ldrb	r0, [r3, #0]
    165c:	4b10      	ldr	r3, [pc, #64]	; (16a0 <draw_cadence_view+0x98>)
    165e:	785b      	ldrb	r3, [r3, #1]
    1660:	4283      	cmp	r3, r0
    1662:	d00e      	beq.n	1682 <draw_cadence_view+0x7a>
			device.cadence = cadence_sensor.cadence;
    1664:	4b0e      	ldr	r3, [pc, #56]	; (16a0 <draw_cadence_view+0x98>)
    1666:	7058      	strb	r0, [r3, #1]
			ssd1306_draw_huge_number(15,1,device.cadence + 0.5);
    1668:	4b0e      	ldr	r3, [pc, #56]	; (16a4 <draw_cadence_view+0x9c>)
    166a:	4798      	blx	r3
    166c:	4b07      	ldr	r3, [pc, #28]	; (168c <draw_cadence_view+0x84>)
    166e:	4a06      	ldr	r2, [pc, #24]	; (1688 <draw_cadence_view+0x80>)
    1670:	4c0d      	ldr	r4, [pc, #52]	; (16a8 <draw_cadence_view+0xa0>)
    1672:	47a0      	blx	r4
    1674:	4b0d      	ldr	r3, [pc, #52]	; (16ac <draw_cadence_view+0xa4>)
    1676:	4798      	blx	r3
    1678:	b2c2      	uxtb	r2, r0
    167a:	200f      	movs	r0, #15
    167c:	2101      	movs	r1, #1
    167e:	4b0c      	ldr	r3, [pc, #48]	; (16b0 <draw_cadence_view+0xa8>)
    1680:	4798      	blx	r3
		}
	}
}
    1682:	b003      	add	sp, #12
    1684:	bd30      	pop	{r4, r5, pc}
    1686:	46c0      	nop			; (mov r8, r8)
    1688:	00000000 	.word	0x00000000
    168c:	3fe00000 	.word	0x3fe00000
    1690:	00003141 	.word	0x00003141
    1694:	00000cb1 	.word	0x00000cb1
    1698:	000008a1 	.word	0x000008a1
    169c:	20000cb8 	.word	0x20000cb8
    16a0:	20002e34 	.word	0x20002e34
    16a4:	0000d6f9 	.word	0x0000d6f9
    16a8:	0000bbf1 	.word	0x0000bbf1
    16ac:	0000ae39 	.word	0x0000ae39
    16b0:	0000096d 	.word	0x0000096d
    16b4:	46c0      	nop			; (mov r8, r8)
    16b6:	46c0      	nop			; (mov r8, r8)

000016b8 <draw_inclination_view>:

void draw_inclination_view(uint8_t refresh) {
    16b8:	b510      	push	{r4, lr}
    16ba:	b082      	sub	sp, #8
	// On first draw.
	if(!refresh) {
    16bc:	2800      	cmp	r0, #0
    16be:	d115      	bne.n	16ec <draw_inclination_view+0x34>
				
		ssd1306_clear_buffer();
    16c0:	4b10      	ldr	r3, [pc, #64]	; (1704 <draw_inclination_view+0x4c>)
    16c2:	4798      	blx	r3
		gfx_mono_draw_circle(112,8,6,GFX_PIXEL_SET, 0xFF);		//Degree sign
    16c4:	23ff      	movs	r3, #255	; 0xff
    16c6:	9300      	str	r3, [sp, #0]
    16c8:	2070      	movs	r0, #112	; 0x70
    16ca:	2108      	movs	r1, #8
    16cc:	2206      	movs	r2, #6
    16ce:	2301      	movs	r3, #1
    16d0:	4c0d      	ldr	r4, [pc, #52]	; (1708 <draw_inclination_view+0x50>)
    16d2:	47a0      	blx	r4
		ssd1306_write_display();
    16d4:	4b0d      	ldr	r3, [pc, #52]	; (170c <draw_inclination_view+0x54>)
    16d6:	4798      	blx	r3

		ssd1306_draw_huge_number(15,1, (uint8_t)accelerometer.angle_x);
    16d8:	4b0d      	ldr	r3, [pc, #52]	; (1710 <draw_inclination_view+0x58>)
    16da:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    16dc:	4b0d      	ldr	r3, [pc, #52]	; (1714 <draw_inclination_view+0x5c>)
    16de:	4798      	blx	r3
    16e0:	b2c2      	uxtb	r2, r0
    16e2:	200f      	movs	r0, #15
    16e4:	2101      	movs	r1, #1
    16e6:	4b0c      	ldr	r3, [pc, #48]	; (1718 <draw_inclination_view+0x60>)
    16e8:	4798      	blx	r3
    16ea:	e008      	b.n	16fe <draw_inclination_view+0x46>

	}
	else {
		ssd1306_draw_huge_number(15,1, (uint8_t)accelerometer.angle_x);
    16ec:	4b08      	ldr	r3, [pc, #32]	; (1710 <draw_inclination_view+0x58>)
    16ee:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    16f0:	4b08      	ldr	r3, [pc, #32]	; (1714 <draw_inclination_view+0x5c>)
    16f2:	4798      	blx	r3
    16f4:	b2c2      	uxtb	r2, r0
    16f6:	200f      	movs	r0, #15
    16f8:	2101      	movs	r1, #1
    16fa:	4b07      	ldr	r3, [pc, #28]	; (1718 <draw_inclination_view+0x60>)
    16fc:	4798      	blx	r3
	}
    16fe:	b002      	add	sp, #8
    1700:	bd10      	pop	{r4, pc}
    1702:	46c0      	nop			; (mov r8, r8)
    1704:	00003141 	.word	0x00003141
    1708:	00000d4d 	.word	0x00000d4d
    170c:	000008a1 	.word	0x000008a1
    1710:	20000750 	.word	0x20000750
    1714:	0000ae05 	.word	0x0000ae05
    1718:	0000096d 	.word	0x0000096d

0000171c <draw_view>:
// Called when current view should be updated/redrawn.
void refresh_view() {
	draw_view(gfx_mono_active_menu, 1);
}

void draw_view(menu_link view, uint8_t refresh) {
    171c:	b508      	push	{r3, lr}
	switch(view) {
    171e:	2801      	cmp	r0, #1
    1720:	d00e      	beq.n	1740 <draw_view+0x24>
    1722:	2800      	cmp	r0, #0
    1724:	d004      	beq.n	1730 <draw_view+0x14>
    1726:	2802      	cmp	r0, #2
    1728:	d00e      	beq.n	1748 <draw_view+0x2c>
    172a:	2803      	cmp	r0, #3
    172c:	d004      	beq.n	1738 <draw_view+0x1c>
    172e:	e00e      	b.n	174e <draw_view+0x32>
		case SPEED_VIEW:
			draw_speed_view(refresh);
    1730:	1c08      	adds	r0, r1, #0
    1732:	4b07      	ldr	r3, [pc, #28]	; (1750 <draw_view+0x34>)
    1734:	4798      	blx	r3
			break;
    1736:	e00a      	b.n	174e <draw_view+0x32>
		
		case NO_GPS_VIEW:
			draw_no_gps_view(refresh);
    1738:	1c08      	adds	r0, r1, #0
    173a:	4b06      	ldr	r3, [pc, #24]	; (1754 <draw_view+0x38>)
    173c:	4798      	blx	r3
			break;
    173e:	e006      	b.n	174e <draw_view+0x32>
		
		case CADENCE_VIEW:
			draw_cadence_view(refresh);
    1740:	1c08      	adds	r0, r1, #0
    1742:	4b05      	ldr	r3, [pc, #20]	; (1758 <draw_view+0x3c>)
    1744:	4798      	blx	r3
			break;
    1746:	e002      	b.n	174e <draw_view+0x32>
		
		case INCLINATION_VIEW:
			draw_inclination_view(refresh);
    1748:	1c08      	adds	r0, r1, #0
    174a:	4b04      	ldr	r3, [pc, #16]	; (175c <draw_view+0x40>)
    174c:	4798      	blx	r3
			break;
	}
}
    174e:	bd08      	pop	{r3, pc}
    1750:	00001569 	.word	0x00001569
    1754:	000017c5 	.word	0x000017c5
    1758:	00001609 	.word	0x00001609
    175c:	000016b9 	.word	0x000016b9

00001760 <display_view>:
#include "views.h"
#include "cadence_sensor.h"
#include "accelerometer_lib.h"

// Called when changing from one menu/view to display a new one.
void display_view(menu_link view) {
    1760:	b510      	push	{r4, lr}
    1762:	1c04      	adds	r4, r0, #0
	gfx_mono_prev_menu = gfx_mono_active_menu;
    1764:	4b05      	ldr	r3, [pc, #20]	; (177c <display_view+0x1c>)
    1766:	7819      	ldrb	r1, [r3, #0]
    1768:	4a05      	ldr	r2, [pc, #20]	; (1780 <display_view+0x20>)
    176a:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = view;
    176c:	7018      	strb	r0, [r3, #0]
	
	ssd1306_clear_display();
    176e:	4b05      	ldr	r3, [pc, #20]	; (1784 <display_view+0x24>)
    1770:	4798      	blx	r3
	draw_view(view, 0);
    1772:	1c20      	adds	r0, r4, #0
    1774:	2100      	movs	r1, #0
    1776:	4b04      	ldr	r3, [pc, #16]	; (1788 <display_view+0x28>)
    1778:	4798      	blx	r3
}
    177a:	bd10      	pop	{r4, pc}
    177c:	2000033d 	.word	0x2000033d
    1780:	20000bb8 	.word	0x20000bb8
    1784:	000008f5 	.word	0x000008f5
    1788:	0000171d 	.word	0x0000171d

0000178c <display_next_view>:
			draw_inclination_view(refresh);
			break;
	}
}

void display_next_view() {
    178c:	b510      	push	{r4, lr}
	menu_link next_view;
	if(is_view(gfx_mono_active_menu) && gfx_mono_active_menu != NO_GPS_VIEW) {
    178e:	4a0a      	ldr	r2, [pc, #40]	; (17b8 <display_next_view+0x2c>)
    1790:	7810      	ldrb	r0, [r2, #0]
    1792:	4a0a      	ldr	r2, [pc, #40]	; (17bc <display_next_view+0x30>)
    1794:	4790      	blx	r2
    1796:	2800      	cmp	r0, #0
    1798:	d009      	beq.n	17ae <display_next_view+0x22>
    179a:	4b07      	ldr	r3, [pc, #28]	; (17b8 <display_next_view+0x2c>)
    179c:	781b      	ldrb	r3, [r3, #0]
    179e:	2b03      	cmp	r3, #3
    17a0:	d005      	beq.n	17ae <display_next_view+0x22>
		if(gfx_mono_active_menu == VIEW_MAX_INDEX-1) {
    17a2:	2b02      	cmp	r3, #2
    17a4:	d002      	beq.n	17ac <display_next_view+0x20>
			next_view = 0;
		}
		else {
			next_view = gfx_mono_active_menu + 1;
    17a6:	3301      	adds	r3, #1
    17a8:	b2dc      	uxtb	r4, r3
    17aa:	e000      	b.n	17ae <display_next_view+0x22>

void display_next_view() {
	menu_link next_view;
	if(is_view(gfx_mono_active_menu) && gfx_mono_active_menu != NO_GPS_VIEW) {
		if(gfx_mono_active_menu == VIEW_MAX_INDEX-1) {
			next_view = 0;
    17ac:	2400      	movs	r4, #0
		else {
			next_view = gfx_mono_active_menu + 1;
		}
	}
	
	display_view(next_view);
    17ae:	1c20      	adds	r0, r4, #0
    17b0:	4b03      	ldr	r3, [pc, #12]	; (17c0 <display_next_view+0x34>)
    17b2:	4798      	blx	r3
}
    17b4:	bd10      	pop	{r4, pc}
    17b6:	46c0      	nop			; (mov r8, r8)
    17b8:	2000033d 	.word	0x2000033d
    17bc:	00002331 	.word	0x00002331
    17c0:	00001761 	.word	0x00001761

000017c4 <draw_no_gps_view>:

void draw_no_gps_view(uint8_t refresh) {
    17c4:	b538      	push	{r3, r4, r5, lr}
	if(gps_data.status == 'A') {
    17c6:	4b0c      	ldr	r3, [pc, #48]	; (17f8 <draw_no_gps_view+0x34>)
    17c8:	7b1b      	ldrb	r3, [r3, #12]
    17ca:	2b41      	cmp	r3, #65	; 0x41
    17cc:	d102      	bne.n	17d4 <draw_no_gps_view+0x10>
		display_view(SPEED_VIEW);
    17ce:	2000      	movs	r0, #0
    17d0:	4b0a      	ldr	r3, [pc, #40]	; (17fc <draw_no_gps_view+0x38>)
    17d2:	4798      	blx	r3
	}
	
	ssd1306_clear_buffer();
    17d4:	4b0a      	ldr	r3, [pc, #40]	; (1800 <draw_no_gps_view+0x3c>)
    17d6:	4798      	blx	r3
	gfx_mono_draw_string("Waiting for",10, 18, &sysfont);
    17d8:	4d0a      	ldr	r5, [pc, #40]	; (1804 <draw_no_gps_view+0x40>)
    17da:	480b      	ldr	r0, [pc, #44]	; (1808 <draw_no_gps_view+0x44>)
    17dc:	210a      	movs	r1, #10
    17de:	2212      	movs	r2, #18
    17e0:	1c2b      	adds	r3, r5, #0
    17e2:	4c0a      	ldr	r4, [pc, #40]	; (180c <draw_no_gps_view+0x48>)
    17e4:	47a0      	blx	r4
	gfx_mono_draw_string("GPS fix",30, 32, &sysfont);
    17e6:	480a      	ldr	r0, [pc, #40]	; (1810 <draw_no_gps_view+0x4c>)
    17e8:	211e      	movs	r1, #30
    17ea:	2220      	movs	r2, #32
    17ec:	1c2b      	adds	r3, r5, #0
    17ee:	47a0      	blx	r4
	ssd1306_write_display();
    17f0:	4b08      	ldr	r3, [pc, #32]	; (1814 <draw_no_gps_view+0x50>)
    17f2:	4798      	blx	r3
}
    17f4:	bd38      	pop	{r3, r4, r5, pc}
    17f6:	46c0      	nop			; (mov r8, r8)
    17f8:	20000bf8 	.word	0x20000bf8
    17fc:	00001761 	.word	0x00001761
    1800:	00003141 	.word	0x00003141
    1804:	2000000c 	.word	0x2000000c
    1808:	0000f160 	.word	0x0000f160
    180c:	0000119d 	.word	0x0000119d
    1810:	0000f16c 	.word	0x0000f16c
    1814:	000008a1 	.word	0x000008a1

00001818 <refresh_view>:
	ssd1306_clear_display();
	draw_view(view, 0);
}

// Called when current view should be updated/redrawn.
void refresh_view() {
    1818:	b508      	push	{r3, lr}
	draw_view(gfx_mono_active_menu, 1);
    181a:	4b03      	ldr	r3, [pc, #12]	; (1828 <refresh_view+0x10>)
    181c:	7818      	ldrb	r0, [r3, #0]
    181e:	2101      	movs	r1, #1
    1820:	4b02      	ldr	r3, [pc, #8]	; (182c <refresh_view+0x14>)
    1822:	4798      	blx	r3
}
    1824:	bd08      	pop	{r3, pc}
    1826:	46c0      	nop			; (mov r8, r8)
    1828:	2000033d 	.word	0x2000033d
    182c:	0000171d 	.word	0x0000171d

00001830 <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    1830:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
    1832:	88ca      	ldrh	r2, [r1, #6]
    1834:	88c3      	ldrh	r3, [r0, #6]
    1836:	1ad2      	subs	r2, r2, r3
    1838:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
    183a:	790c      	ldrb	r4, [r1, #4]
    183c:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
    183e:	794b      	ldrb	r3, [r1, #5]
    1840:	059b      	lsls	r3, r3, #22
    1842:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
    1844:	788c      	ldrb	r4, [r1, #2]
    1846:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
    1848:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
    184a:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
    184c:	7902      	ldrb	r2, [r0, #4]
    184e:	2a00      	cmp	r2, #0
    1850:	d105      	bne.n	185e <_rtc_calendar_time_to_register_value+0x2e>
    1852:	78ca      	ldrb	r2, [r1, #3]
    1854:	2a00      	cmp	r2, #0
    1856:	d002      	beq.n	185e <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
    1858:	2280      	movs	r2, #128	; 0x80
    185a:	0252      	lsls	r2, r2, #9
    185c:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
    185e:	7848      	ldrb	r0, [r1, #1]
    1860:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
    1862:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
    1864:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
    1866:	4318      	orrs	r0, r3

	return register_value;
}
    1868:	bd10      	pop	{r4, pc}
    186a:	46c0      	nop			; (mov r8, r8)

0000186c <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
    186c:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
    186e:	0e8c      	lsrs	r4, r1, #26
    1870:	88c3      	ldrh	r3, [r0, #6]
    1872:	18e3      	adds	r3, r4, r3
    1874:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
    1876:	018b      	lsls	r3, r1, #6
    1878:	0f1b      	lsrs	r3, r3, #28
    187a:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
    187c:	028b      	lsls	r3, r1, #10
    187e:	0edb      	lsrs	r3, r3, #27
    1880:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
    1882:	7903      	ldrb	r3, [r0, #4]
    1884:	2b00      	cmp	r3, #0
    1886:	d003      	beq.n	1890 <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
    1888:	03cb      	lsls	r3, r1, #15
    188a:	0edb      	lsrs	r3, r3, #27
    188c:	7093      	strb	r3, [r2, #2]
    188e:	e005      	b.n	189c <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
    1890:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
    1892:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
    1894:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
    1896:	03cb      	lsls	r3, r1, #15
    1898:	0fdb      	lsrs	r3, r3, #31
    189a:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
    189c:	050b      	lsls	r3, r1, #20
    189e:	0e9b      	lsrs	r3, r3, #26
    18a0:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
    18a2:	233f      	movs	r3, #63	; 0x3f
    18a4:	4019      	ands	r1, r3
    18a6:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
    18a8:	bd10      	pop	{r4, pc}
    18aa:	46c0      	nop			; (mov r8, r8)

000018ac <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
    18ac:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    18ae:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    18b0:	2408      	movs	r4, #8
    18b2:	2380      	movs	r3, #128	; 0x80
    18b4:	490b      	ldr	r1, [pc, #44]	; (18e4 <rtc_calendar_reset+0x38>)
    18b6:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    18b8:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    18ba:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    18bc:	b25b      	sxtb	r3, r3
    18be:	2b00      	cmp	r3, #0
    18c0:	dbfb      	blt.n	18ba <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
    18c2:	8813      	ldrh	r3, [r2, #0]
    18c4:	2102      	movs	r1, #2
    18c6:	438b      	bics	r3, r1
    18c8:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
    18ca:	2300      	movs	r3, #0
    18cc:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
    18ce:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    18d0:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    18d2:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
    18d4:	b25b      	sxtb	r3, r3
    18d6:	2b00      	cmp	r3, #0
    18d8:	dbfb      	blt.n	18d2 <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
    18da:	8811      	ldrh	r1, [r2, #0]
    18dc:	2301      	movs	r3, #1
    18de:	430b      	orrs	r3, r1
    18e0:	8013      	strh	r3, [r2, #0]
}
    18e2:	bd10      	pop	{r4, pc}
    18e4:	e000e100 	.word	0xe000e100

000018e8 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    18e8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    18ea:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
    18ec:	4b03      	ldr	r3, [pc, #12]	; (18fc <rtc_calendar_set_time+0x14>)
    18ee:	4798      	blx	r3
    18f0:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
    18f2:	b25b      	sxtb	r3, r3
    18f4:	2b00      	cmp	r3, #0
    18f6:	dbfb      	blt.n	18f0 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
    18f8:	6120      	str	r0, [r4, #16]
}
    18fa:	bd10      	pop	{r4, pc}
    18fc:	00001831 	.word	0x00001831

00001900 <rtc_calendar_get_time>:
 * \param[out] time  Pointer to value that will be filled with current time.
 */
void rtc_calendar_get_time(
		struct rtc_module *const module,
		struct rtc_calendar_time *const time)
{
    1900:	b510      	push	{r4, lr}
    1902:	1c0a      	adds	r2, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1904:	6803      	ldr	r3, [r0, #0]

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if (!(module->continuously_update)) {
    1906:	7941      	ldrb	r1, [r0, #5]
    1908:	2900      	cmp	r1, #0
    190a:	d106      	bne.n	191a <rtc_calendar_get_time+0x1a>
		/* Request read on CLOCK register. */
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;
    190c:	4905      	ldr	r1, [pc, #20]	; (1924 <rtc_calendar_get_time+0x24>)
    190e:	8059      	strh	r1, [r3, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1910:	6804      	ldr	r4, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    1912:	7aa1      	ldrb	r1, [r4, #10]

		while (rtc_calendar_is_syncing(module)) {
    1914:	b249      	sxtb	r1, r1
    1916:	2900      	cmp	r1, #0
    1918:	dbfb      	blt.n	1912 <rtc_calendar_get_time+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value. */
	uint32_t register_value = rtc_module->MODE2.CLOCK.reg;
    191a:	6919      	ldr	r1, [r3, #16]

	/* Convert value to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, time);
    191c:	4b02      	ldr	r3, [pc, #8]	; (1928 <rtc_calendar_get_time+0x28>)
    191e:	4798      	blx	r3
}
    1920:	bd10      	pop	{r4, pc}
    1922:	46c0      	nop			; (mov r8, r8)
    1924:	ffff8000 	.word	0xffff8000
    1928:	0000186d 	.word	0x0000186d

0000192c <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
    192c:	b570      	push	{r4, r5, r6, lr}
    192e:	1c0e      	adds	r6, r1, #0
    1930:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1932:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
    1934:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
    1936:	2a01      	cmp	r2, #1
    1938:	d80d      	bhi.n	1956 <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
    193a:	4b08      	ldr	r3, [pc, #32]	; (195c <rtc_calendar_set_alarm+0x30>)
    193c:	4798      	blx	r3
    193e:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
    1940:	b25b      	sxtb	r3, r3
    1942:	2b00      	cmp	r3, #0
    1944:	dbfb      	blt.n	193e <rtc_calendar_set_alarm+0x12>
    1946:	00e4      	lsls	r4, r4, #3
    1948:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
    194a:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
    194c:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
    194e:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
    1950:	2a06      	cmp	r2, #6
    1952:	d800      	bhi.n	1956 <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
    1954:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
    1956:	1c18      	adds	r0, r3, #0
    1958:	bd70      	pop	{r4, r5, r6, pc}
    195a:	46c0      	nop			; (mov r8, r8)
    195c:	00001831 	.word	0x00001831

00001960 <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
    1960:	b530      	push	{r4, r5, lr}
    1962:	b083      	sub	sp, #12
    1964:	1c04      	adds	r4, r0, #0
    1966:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1968:	6001      	str	r1, [r0, #0]
    196a:	4b1c      	ldr	r3, [pc, #112]	; (19dc <rtc_calendar_init+0x7c>)
    196c:	6999      	ldr	r1, [r3, #24]
    196e:	2220      	movs	r2, #32
    1970:	430a      	orrs	r2, r1
    1972:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
    1974:	a901      	add	r1, sp, #4
    1976:	2302      	movs	r3, #2
    1978:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
    197a:	2004      	movs	r0, #4
    197c:	4b18      	ldr	r3, [pc, #96]	; (19e0 <rtc_calendar_init+0x80>)
    197e:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
    1980:	2004      	movs	r0, #4
    1982:	4b18      	ldr	r3, [pc, #96]	; (19e4 <rtc_calendar_init+0x84>)
    1984:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
    1986:	1c20      	adds	r0, r4, #0
    1988:	4b17      	ldr	r3, [pc, #92]	; (19e8 <rtc_calendar_init+0x88>)
    198a:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
    198c:	792b      	ldrb	r3, [r5, #4]
    198e:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
    1990:	78eb      	ldrb	r3, [r5, #3]
    1992:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
    1994:	88eb      	ldrh	r3, [r5, #6]
    1996:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
    1998:	4b14      	ldr	r3, [pc, #80]	; (19ec <rtc_calendar_init+0x8c>)
    199a:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    199c:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    199e:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
    19a0:	7929      	ldrb	r1, [r5, #4]
    19a2:	2900      	cmp	r1, #0
    19a4:	d002      	beq.n	19ac <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    19a6:	2108      	movs	r1, #8
    19a8:	430a      	orrs	r2, r1
    19aa:	e001      	b.n	19b0 <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
    19ac:	2148      	movs	r1, #72	; 0x48
    19ae:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
    19b0:	78a9      	ldrb	r1, [r5, #2]
    19b2:	2900      	cmp	r1, #0
    19b4:	d001      	beq.n	19ba <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
    19b6:	2180      	movs	r1, #128	; 0x80
    19b8:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
    19ba:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
    19bc:	78ea      	ldrb	r2, [r5, #3]
    19be:	2a00      	cmp	r2, #0
    19c0:	d004      	beq.n	19cc <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
    19c2:	8859      	ldrh	r1, [r3, #2]
    19c4:	2280      	movs	r2, #128	; 0x80
    19c6:	01d2      	lsls	r2, r2, #7
    19c8:	430a      	orrs	r2, r1
    19ca:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
    19cc:	1c29      	adds	r1, r5, #0
    19ce:	3108      	adds	r1, #8
    19d0:	1c20      	adds	r0, r4, #0
    19d2:	2200      	movs	r2, #0
    19d4:	4b06      	ldr	r3, [pc, #24]	; (19f0 <rtc_calendar_init+0x90>)
    19d6:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
    19d8:	b003      	add	sp, #12
    19da:	bd30      	pop	{r4, r5, pc}
    19dc:	40000400 	.word	0x40000400
    19e0:	00005609 	.word	0x00005609
    19e4:	0000557d 	.word	0x0000557d
    19e8:	000018ad 	.word	0x000018ad
    19ec:	20002f34 	.word	0x20002f34
    19f0:	0000192d 	.word	0x0000192d

000019f4 <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
    19f4:	2a01      	cmp	r2, #1
    19f6:	d901      	bls.n	19fc <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
    19f8:	2017      	movs	r0, #23
    19fa:	e00a      	b.n	1a12 <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
    19fc:	1c93      	adds	r3, r2, #2
    19fe:	009b      	lsls	r3, r3, #2
    1a00:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    1a02:	7c03      	ldrb	r3, [r0, #16]
    1a04:	2101      	movs	r1, #1
    1a06:	4091      	lsls	r1, r2
    1a08:	1c0a      	adds	r2, r1, #0
    1a0a:	431a      	orrs	r2, r3
    1a0c:	b2d2      	uxtb	r2, r2
    1a0e:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
    1a10:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
    1a12:	4770      	bx	lr

00001a14 <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
    1a14:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1a16:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
    1a18:	2901      	cmp	r1, #1
    1a1a:	d102      	bne.n	1a22 <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
    1a1c:	2280      	movs	r2, #128	; 0x80
    1a1e:	71da      	strb	r2, [r3, #7]
    1a20:	e004      	b.n	1a2c <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
    1a22:	2201      	movs	r2, #1
    1a24:	408a      	lsls	r2, r1
    1a26:	2401      	movs	r4, #1
    1a28:	4022      	ands	r2, r4
    1a2a:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    1a2c:	7c43      	ldrb	r3, [r0, #17]
    1a2e:	2201      	movs	r2, #1
    1a30:	408a      	lsls	r2, r1
    1a32:	1c11      	adds	r1, r2, #0
    1a34:	4319      	orrs	r1, r3
    1a36:	b2c9      	uxtb	r1, r1
    1a38:	7441      	strb	r1, [r0, #17]
}
    1a3a:	bd10      	pop	{r4, pc}

00001a3c <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    1a3c:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
    1a3e:	4b0e      	ldr	r3, [pc, #56]	; (1a78 <RTC_Handler+0x3c>)
    1a40:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
    1a42:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1a44:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
    1a46:	7c19      	ldrb	r1, [r3, #16]
    1a48:	1c08      	adds	r0, r1, #0
    1a4a:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    1a4c:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    1a4e:	79e1      	ldrb	r1, [r4, #7]
    1a50:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    1a52:	09d1      	lsrs	r1, r2, #7
    1a54:	d006      	beq.n	1a64 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    1a56:	0781      	lsls	r1, r0, #30
    1a58:	d501      	bpl.n	1a5e <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    1a5a:	68db      	ldr	r3, [r3, #12]
    1a5c:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    1a5e:	2380      	movs	r3, #128	; 0x80
    1a60:	7223      	strb	r3, [r4, #8]
    1a62:	e007      	b.n	1a74 <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    1a64:	07d1      	lsls	r1, r2, #31
    1a66:	d505      	bpl.n	1a74 <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    1a68:	07c2      	lsls	r2, r0, #31
    1a6a:	d501      	bpl.n	1a70 <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    1a6c:	689b      	ldr	r3, [r3, #8]
    1a6e:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    1a70:	2301      	movs	r3, #1
    1a72:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
    1a74:	bd10      	pop	{r4, pc}
    1a76:	46c0      	nop			; (mov r8, r8)
    1a78:	20002f34 	.word	0x20002f34

00001a7c <display_adc_calibration_msg>:
}
void wait_for_z_msg_platform() {
	display_adc_calibration_msg('Z');
}

void display_adc_calibration_msg(unsigned char axis) {
    1a7c:	b530      	push	{r4, r5, lr}
    1a7e:	b083      	sub	sp, #12
    1a80:	1c02      	adds	r2, r0, #0
	unsigned char axisText[6];
	sprintf(axisText, "%c axis", axis);
    1a82:	4668      	mov	r0, sp
    1a84:	490a      	ldr	r1, [pc, #40]	; (1ab0 <display_adc_calibration_msg+0x34>)
    1a86:	4b0b      	ldr	r3, [pc, #44]	; (1ab4 <display_adc_calibration_msg+0x38>)
    1a88:	4798      	blx	r3
	ssd1306_clear_buffer();
    1a8a:	4b0b      	ldr	r3, [pc, #44]	; (1ab8 <display_adc_calibration_msg+0x3c>)
    1a8c:	4798      	blx	r3
	gfx_mono_draw_string("Calibrate", 18, 11, &sysfont);
    1a8e:	4d0b      	ldr	r5, [pc, #44]	; (1abc <display_adc_calibration_msg+0x40>)
    1a90:	480b      	ldr	r0, [pc, #44]	; (1ac0 <display_adc_calibration_msg+0x44>)
    1a92:	2112      	movs	r1, #18
    1a94:	220b      	movs	r2, #11
    1a96:	1c2b      	adds	r3, r5, #0
    1a98:	4c0a      	ldr	r4, [pc, #40]	; (1ac4 <display_adc_calibration_msg+0x48>)
    1a9a:	47a0      	blx	r4
	gfx_mono_draw_string(axisText ,37, 32, &sysfont);
    1a9c:	4668      	mov	r0, sp
    1a9e:	2125      	movs	r1, #37	; 0x25
    1aa0:	2220      	movs	r2, #32
    1aa2:	1c2b      	adds	r3, r5, #0
    1aa4:	47a0      	blx	r4
	ssd1306_write_display();
    1aa6:	4b08      	ldr	r3, [pc, #32]	; (1ac8 <display_adc_calibration_msg+0x4c>)
    1aa8:	4798      	blx	r3
}
    1aaa:	b003      	add	sp, #12
    1aac:	bd30      	pop	{r4, r5, pc}
    1aae:	46c0      	nop			; (mov r8, r8)
    1ab0:	0000f174 	.word	0x0000f174
    1ab4:	00006b09 	.word	0x00006b09
    1ab8:	00003141 	.word	0x00003141
    1abc:	2000000c 	.word	0x2000000c
    1ac0:	0000f17c 	.word	0x0000f17c
    1ac4:	0000119d 	.word	0x0000119d
    1ac8:	000008a1 	.word	0x000008a1

00001acc <wait_for_x_msg_platform>:


#include "bike.h"

//Platform functions for ADC calibration
void wait_for_x_msg_platform() {
    1acc:	b508      	push	{r3, lr}
	display_adc_calibration_msg('X');
    1ace:	2058      	movs	r0, #88	; 0x58
    1ad0:	4b01      	ldr	r3, [pc, #4]	; (1ad8 <wait_for_x_msg_platform+0xc>)
    1ad2:	4798      	blx	r3
}
    1ad4:	bd08      	pop	{r3, pc}
    1ad6:	46c0      	nop			; (mov r8, r8)
    1ad8:	00001a7d 	.word	0x00001a7d

00001adc <wait_for_y_msg_platform>:
void wait_for_y_msg_platform() {
    1adc:	b508      	push	{r3, lr}
	display_adc_calibration_msg('Y');	
    1ade:	2059      	movs	r0, #89	; 0x59
    1ae0:	4b01      	ldr	r3, [pc, #4]	; (1ae8 <wait_for_y_msg_platform+0xc>)
    1ae2:	4798      	blx	r3
}
    1ae4:	bd08      	pop	{r3, pc}
    1ae6:	46c0      	nop			; (mov r8, r8)
    1ae8:	00001a7d 	.word	0x00001a7d

00001aec <wait_for_z_msg_platform>:
void wait_for_z_msg_platform() {
    1aec:	b508      	push	{r3, lr}
	display_adc_calibration_msg('Z');
    1aee:	205a      	movs	r0, #90	; 0x5a
    1af0:	4b01      	ldr	r3, [pc, #4]	; (1af8 <wait_for_z_msg_platform+0xc>)
    1af2:	4798      	blx	r3
}
    1af4:	bd08      	pop	{r3, pc}
    1af6:	46c0      	nop			; (mov r8, r8)
    1af8:	00001a7d 	.word	0x00001a7d

00001afc <before_sim_init_platform>:
	gfx_mono_draw_string("Calibrate", 18, 11, &sysfont);
	gfx_mono_draw_string(axisText ,37, 32, &sysfont);
	ssd1306_write_display();
}

void before_sim_init_platform() {
    1afc:	b538      	push	{r3, r4, r5, lr}
	ssd1306_clear_buffer();
    1afe:	4b08      	ldr	r3, [pc, #32]	; (1b20 <before_sim_init_platform+0x24>)
    1b00:	4798      	blx	r3
	gfx_mono_draw_string("Enabling",23, 18, &sysfont);
    1b02:	4d08      	ldr	r5, [pc, #32]	; (1b24 <before_sim_init_platform+0x28>)
    1b04:	4808      	ldr	r0, [pc, #32]	; (1b28 <before_sim_init_platform+0x2c>)
    1b06:	2117      	movs	r1, #23
    1b08:	2212      	movs	r2, #18
    1b0a:	1c2b      	adds	r3, r5, #0
    1b0c:	4c07      	ldr	r4, [pc, #28]	; (1b2c <before_sim_init_platform+0x30>)
    1b0e:	47a0      	blx	r4
	gfx_mono_draw_string("GPRS",44, 32, &sysfont);
    1b10:	4807      	ldr	r0, [pc, #28]	; (1b30 <before_sim_init_platform+0x34>)
    1b12:	212c      	movs	r1, #44	; 0x2c
    1b14:	2220      	movs	r2, #32
    1b16:	1c2b      	adds	r3, r5, #0
    1b18:	47a0      	blx	r4
	ssd1306_write_display();
    1b1a:	4b06      	ldr	r3, [pc, #24]	; (1b34 <before_sim_init_platform+0x38>)
    1b1c:	4798      	blx	r3
}
    1b1e:	bd38      	pop	{r3, r4, r5, pc}
    1b20:	00003141 	.word	0x00003141
    1b24:	2000000c 	.word	0x2000000c
    1b28:	0000f188 	.word	0x0000f188
    1b2c:	0000119d 	.word	0x0000119d
    1b30:	0000f194 	.word	0x0000f194
    1b34:	000008a1 	.word	0x000008a1

00001b38 <before_main_loop_platform>:

void before_main_loop_platform() {
    1b38:	b508      	push	{r3, lr}
	display_view(SPEED_VIEW);
    1b3a:	2000      	movs	r0, #0
    1b3c:	4b01      	ldr	r3, [pc, #4]	; (1b44 <before_main_loop_platform+0xc>)
    1b3e:	4798      	blx	r3
}
    1b40:	bd08      	pop	{r3, pc}
    1b42:	46c0      	nop			; (mov r8, r8)
    1b44:	00001761 	.word	0x00001761

00001b48 <sim808_fail_to_connect_platform>:


void sim808_fail_to_connect_platform() {
    1b48:	b082      	sub	sp, #8
	//TODO: Write message to display
	volatile uint8_t result = 0;
    1b4a:	2200      	movs	r2, #0
    1b4c:	466b      	mov	r3, sp
    1b4e:	71da      	strb	r2, [r3, #7]
}
    1b50:	b002      	add	sp, #8
    1b52:	4770      	bx	lr

00001b54 <main_platform>:

void main_platform() {
    1b54:	b530      	push	{r4, r5, lr}
    1b56:	b083      	sub	sp, #12
	
	if(button_read_button(&down_btn)) {
    1b58:	4838      	ldr	r0, [pc, #224]	; (1c3c <main_platform+0xe8>)
    1b5a:	4b39      	ldr	r3, [pc, #228]	; (1c40 <main_platform+0xec>)
    1b5c:	4798      	blx	r3
    1b5e:	2800      	cmp	r0, #0
    1b60:	d015      	beq.n	1b8e <main_platform+0x3a>
		if(is_view(gfx_mono_active_menu)) {
    1b62:	4b38      	ldr	r3, [pc, #224]	; (1c44 <main_platform+0xf0>)
    1b64:	7818      	ldrb	r0, [r3, #0]
    1b66:	4b38      	ldr	r3, [pc, #224]	; (1c48 <main_platform+0xf4>)
    1b68:	4798      	blx	r3
    1b6a:	2800      	cmp	r0, #0
    1b6c:	d002      	beq.n	1b74 <main_platform+0x20>
			display_next_view();						
    1b6e:	4b37      	ldr	r3, [pc, #220]	; (1c4c <main_platform+0xf8>)
    1b70:	4798      	blx	r3
    1b72:	e00c      	b.n	1b8e <main_platform+0x3a>
		}
		
		// If it's not a view then the down button should be used for menu navigation.
		else {
			gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_DOWN);
    1b74:	4b33      	ldr	r3, [pc, #204]	; (1c44 <main_platform+0xf0>)
    1b76:	781b      	ldrb	r3, [r3, #0]
    1b78:	3b04      	subs	r3, #4
    1b7a:	0098      	lsls	r0, r3, #2
    1b7c:	18c3      	adds	r3, r0, r3
    1b7e:	009b      	lsls	r3, r3, #2
    1b80:	4833      	ldr	r0, [pc, #204]	; (1c50 <main_platform+0xfc>)
    1b82:	18c0      	adds	r0, r0, r3
    1b84:	2128      	movs	r1, #40	; 0x28
    1b86:	4b33      	ldr	r3, [pc, #204]	; (1c54 <main_platform+0x100>)
    1b88:	4798      	blx	r3
			ssd1306_write_display();	
    1b8a:	4b33      	ldr	r3, [pc, #204]	; (1c58 <main_platform+0x104>)
    1b8c:	4798      	blx	r3
		}

	}

	if(button_read_button(&select_btn)) {
    1b8e:	4833      	ldr	r0, [pc, #204]	; (1c5c <main_platform+0x108>)
    1b90:	4b2b      	ldr	r3, [pc, #172]	; (1c40 <main_platform+0xec>)
    1b92:	4798      	blx	r3
    1b94:	2800      	cmp	r0, #0
    1b96:	d04f      	beq.n	1c38 <main_platform+0xe4>
		if(is_view(gfx_mono_active_menu)) {
    1b98:	4b2a      	ldr	r3, [pc, #168]	; (1c44 <main_platform+0xf0>)
    1b9a:	7818      	ldrb	r0, [r3, #0]
    1b9c:	4b2a      	ldr	r3, [pc, #168]	; (1c48 <main_platform+0xf4>)
    1b9e:	4798      	blx	r3
    1ba0:	2800      	cmp	r0, #0
    1ba2:	d005      	beq.n	1bb0 <main_platform+0x5c>
			ssd1306_clear_display();
    1ba4:	4b2e      	ldr	r3, [pc, #184]	; (1c60 <main_platform+0x10c>)
    1ba6:	4798      	blx	r3
			display_menu(MAIN_MENU);
    1ba8:	2004      	movs	r0, #4
    1baa:	4b2e      	ldr	r3, [pc, #184]	; (1c64 <main_platform+0x110>)
    1bac:	4798      	blx	r3
    1bae:	e043      	b.n	1c38 <main_platform+0xe4>
		}
		else {
			volatile uint8_t menuChoice = gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_ENTER);
    1bb0:	4c27      	ldr	r4, [pc, #156]	; (1c50 <main_platform+0xfc>)
    1bb2:	4d24      	ldr	r5, [pc, #144]	; (1c44 <main_platform+0xf0>)
    1bb4:	782b      	ldrb	r3, [r5, #0]
    1bb6:	3b04      	subs	r3, #4
    1bb8:	0098      	lsls	r0, r3, #2
    1bba:	18c0      	adds	r0, r0, r3
    1bbc:	0080      	lsls	r0, r0, #2
    1bbe:	1820      	adds	r0, r4, r0
    1bc0:	210d      	movs	r1, #13
    1bc2:	4b24      	ldr	r3, [pc, #144]	; (1c54 <main_platform+0x100>)
    1bc4:	4798      	blx	r3
    1bc6:	466a      	mov	r2, sp
    1bc8:	71d0      	strb	r0, [r2, #7]
    1bca:	3207      	adds	r2, #7
			menu_link menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].element_links[menuChoice];
    1bcc:	782b      	ldrb	r3, [r5, #0]
    1bce:	3b04      	subs	r3, #4
    1bd0:	7812      	ldrb	r2, [r2, #0]
    1bd2:	b2d2      	uxtb	r2, r2
    1bd4:	0099      	lsls	r1, r3, #2
    1bd6:	18c9      	adds	r1, r1, r3
    1bd8:	0089      	lsls	r1, r1, #2
    1bda:	1864      	adds	r4, r4, r1
    1bdc:	68e1      	ldr	r1, [r4, #12]
    1bde:	5c88      	ldrb	r0, [r1, r2]
		
			// TODO: Skriv om snyggare
			if(menu == EXIT_MENU) {
    1be0:	280b      	cmp	r0, #11
    1be2:	d127      	bne.n	1c34 <main_platform+0xe0>
				menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_page = 0;
    1be4:	4a1a      	ldr	r2, [pc, #104]	; (1c50 <main_platform+0xfc>)
    1be6:	0099      	lsls	r1, r3, #2
    1be8:	18c8      	adds	r0, r1, r3
    1bea:	0080      	lsls	r0, r0, #2
    1bec:	1810      	adds	r0, r2, r0
    1bee:	2400      	movs	r4, #0
    1bf0:	7484      	strb	r4, [r0, #18]
				menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_selection = 0;
    1bf2:	7444      	strb	r4, [r0, #17]
			
			
				if(is_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent)) {
    1bf4:	18cb      	adds	r3, r1, r3
    1bf6:	009b      	lsls	r3, r3, #2
    1bf8:	18d2      	adds	r2, r2, r3
    1bfa:	7c10      	ldrb	r0, [r2, #16]
    1bfc:	4b12      	ldr	r3, [pc, #72]	; (1c48 <main_platform+0xf4>)
    1bfe:	4798      	blx	r3
    1c00:	2800      	cmp	r0, #0
    1c02:	d00b      	beq.n	1c1c <main_platform+0xc8>
					display_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent);
    1c04:	4b0f      	ldr	r3, [pc, #60]	; (1c44 <main_platform+0xf0>)
    1c06:	781b      	ldrb	r3, [r3, #0]
    1c08:	3b04      	subs	r3, #4
    1c0a:	009a      	lsls	r2, r3, #2
    1c0c:	18d3      	adds	r3, r2, r3
    1c0e:	009b      	lsls	r3, r3, #2
    1c10:	4a0f      	ldr	r2, [pc, #60]	; (1c50 <main_platform+0xfc>)
    1c12:	18d3      	adds	r3, r2, r3
    1c14:	7c18      	ldrb	r0, [r3, #16]
    1c16:	4b14      	ldr	r3, [pc, #80]	; (1c68 <main_platform+0x114>)
    1c18:	4798      	blx	r3
    1c1a:	e00d      	b.n	1c38 <main_platform+0xe4>
				}
				else {
					menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent;
    1c1c:	4b09      	ldr	r3, [pc, #36]	; (1c44 <main_platform+0xf0>)
    1c1e:	781b      	ldrb	r3, [r3, #0]
    1c20:	3b04      	subs	r3, #4
    1c22:	009a      	lsls	r2, r3, #2
    1c24:	18d3      	adds	r3, r2, r3
    1c26:	009b      	lsls	r3, r3, #2
    1c28:	4a09      	ldr	r2, [pc, #36]	; (1c50 <main_platform+0xfc>)
    1c2a:	18d3      	adds	r3, r2, r3
					display_menu(menu);
    1c2c:	7c18      	ldrb	r0, [r3, #16]
    1c2e:	4b0d      	ldr	r3, [pc, #52]	; (1c64 <main_platform+0x110>)
    1c30:	4798      	blx	r3
    1c32:	e001      	b.n	1c38 <main_platform+0xe4>
				}
			
			}
			else {
				display_menu(menu);
    1c34:	4b0b      	ldr	r3, [pc, #44]	; (1c64 <main_platform+0x110>)
    1c36:	4798      	blx	r3
			}
		}
	
	}
}
    1c38:	b003      	add	sp, #12
    1c3a:	bd30      	pop	{r4, r5, pc}
    1c3c:	20002dac 	.word	0x20002dac
    1c40:	00001d51 	.word	0x00001d51
    1c44:	2000033d 	.word	0x2000033d
    1c48:	00002331 	.word	0x00002331
    1c4c:	0000178d 	.word	0x0000178d
    1c50:	20000088 	.word	0x20000088
    1c54:	00001071 	.word	0x00001071
    1c58:	000008a1 	.word	0x000008a1
    1c5c:	20000300 	.word	0x20000300
    1c60:	000008f5 	.word	0x000008f5
    1c64:	000022f9 	.word	0x000022f9
    1c68:	00001761 	.word	0x00001761

00001c6c <init_platform>:

void init_platform() {
    1c6c:	b538      	push	{r3, r4, r5, lr}
	button_init(&select_btn, PIN_PA14);
    1c6e:	4813      	ldr	r0, [pc, #76]	; (1cbc <init_platform+0x50>)
    1c70:	210e      	movs	r1, #14
    1c72:	4c13      	ldr	r4, [pc, #76]	; (1cc0 <init_platform+0x54>)
    1c74:	47a0      	blx	r4
	button_init(&down_btn, PIN_PA15);
    1c76:	4813      	ldr	r0, [pc, #76]	; (1cc4 <init_platform+0x58>)
    1c78:	210f      	movs	r1, #15
    1c7a:	47a0      	blx	r4
	device.speed = 255;
    1c7c:	22ff      	movs	r2, #255	; 0xff
    1c7e:	4b12      	ldr	r3, [pc, #72]	; (1cc8 <init_platform+0x5c>)
    1c80:	701a      	strb	r2, [r3, #0]
	
	gfx_mono_init();
    1c82:	4b12      	ldr	r3, [pc, #72]	; (1ccc <init_platform+0x60>)
    1c84:	4798      	blx	r3
	ssd1306_init();
    1c86:	4b12      	ldr	r3, [pc, #72]	; (1cd0 <init_platform+0x64>)
    1c88:	4798      	blx	r3
	configure_tc_cadence();
    1c8a:	4b12      	ldr	r3, [pc, #72]	; (1cd4 <init_platform+0x68>)
    1c8c:	4798      	blx	r3
	cadence_sensor_init();
    1c8e:	4b12      	ldr	r3, [pc, #72]	; (1cd8 <init_platform+0x6c>)
    1c90:	4798      	blx	r3
	// The page address to write to
	uint8_t page_address = 0;
	// The column address, or the X pixel.
	uint8_t column_address = 0;
	
	ssd1306_clear_buffer();
    1c92:	4b12      	ldr	r3, [pc, #72]	; (1cdc <init_platform+0x70>)
    1c94:	4798      	blx	r3
	gfx_mono_draw_string("Accelerometer",1, 18, &sysfont);
    1c96:	4d12      	ldr	r5, [pc, #72]	; (1ce0 <init_platform+0x74>)
    1c98:	4812      	ldr	r0, [pc, #72]	; (1ce4 <init_platform+0x78>)
    1c9a:	2101      	movs	r1, #1
    1c9c:	2212      	movs	r2, #18
    1c9e:	1c2b      	adds	r3, r5, #0
    1ca0:	4c11      	ldr	r4, [pc, #68]	; (1ce8 <init_platform+0x7c>)
    1ca2:	47a0      	blx	r4
	gfx_mono_draw_string("Setup",37, 32, &sysfont);
    1ca4:	4811      	ldr	r0, [pc, #68]	; (1cec <init_platform+0x80>)
    1ca6:	2125      	movs	r1, #37	; 0x25
    1ca8:	2220      	movs	r2, #32
    1caa:	1c2b      	adds	r3, r5, #0
    1cac:	47a0      	blx	r4
	ssd1306_write_display();
    1cae:	4b10      	ldr	r3, [pc, #64]	; (1cf0 <init_platform+0x84>)
    1cb0:	4798      	blx	r3
	
	gfx_mono_active_menu = SPEED_VIEW;
    1cb2:	2200      	movs	r2, #0
    1cb4:	4b0f      	ldr	r3, [pc, #60]	; (1cf4 <init_platform+0x88>)
    1cb6:	701a      	strb	r2, [r3, #0]
	
}
    1cb8:	bd38      	pop	{r3, r4, r5, pc}
    1cba:	46c0      	nop			; (mov r8, r8)
    1cbc:	20000300 	.word	0x20000300
    1cc0:	00001d21 	.word	0x00001d21
    1cc4:	20002dac 	.word	0x20002dac
    1cc8:	20002e34 	.word	0x20002e34
    1ccc:	000010d1 	.word	0x000010d1
    1cd0:	0000066d 	.word	0x0000066d
    1cd4:	00003491 	.word	0x00003491
    1cd8:	00001519 	.word	0x00001519
    1cdc:	00003141 	.word	0x00003141
    1ce0:	2000000c 	.word	0x2000000c
    1ce4:	0000f19c 	.word	0x0000f19c
    1ce8:	0000119d 	.word	0x0000119d
    1cec:	0000f1ac 	.word	0x0000f1ac
    1cf0:	000008a1 	.word	0x000008a1
    1cf4:	2000033d 	.word	0x2000033d

00001cf8 <run_every_second_platform>:

void run_every_second_platform() {
    1cf8:	b508      	push	{r3, lr}
	refresh_view();
    1cfa:	4b01      	ldr	r3, [pc, #4]	; (1d00 <run_every_second_platform+0x8>)
    1cfc:	4798      	blx	r3
}
    1cfe:	bd08      	pop	{r3, pc}
    1d00:	00001819 	.word	0x00001819

00001d04 <background_service_platform>:

void background_service_platform() {
    1d04:	b510      	push	{r4, lr}
	button_handler(&select_btn);
    1d06:	4803      	ldr	r0, [pc, #12]	; (1d14 <background_service_platform+0x10>)
    1d08:	4c03      	ldr	r4, [pc, #12]	; (1d18 <background_service_platform+0x14>)
    1d0a:	47a0      	blx	r4
	button_handler(&down_btn);
    1d0c:	4803      	ldr	r0, [pc, #12]	; (1d1c <background_service_platform+0x18>)
    1d0e:	47a0      	blx	r4
}
    1d10:	bd10      	pop	{r4, pc}
    1d12:	46c0      	nop			; (mov r8, r8)
    1d14:	20000300 	.word	0x20000300
    1d18:	00001d81 	.word	0x00001d81
    1d1c:	20002dac 	.word	0x20002dac

00001d20 <button_init>:
 */ 
#include <asf.h>
#include "button_lib.h"

void button_init(button_lib_t * make_me_normal, uint8_t pin)
{
    1d20:	b530      	push	{r4, r5, lr}
    1d22:	b083      	sub	sp, #12
    1d24:	1c05      	adds	r5, r0, #0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1d26:	ab01      	add	r3, sp, #4
    1d28:	2280      	movs	r2, #128	; 0x80
    1d2a:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1d2c:	2400      	movs	r4, #0
    1d2e:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d30:	2201      	movs	r2, #1
    1d32:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1d34:	70dc      	strb	r4, [r3, #3]
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	
	make_me_normal->gpio_pin = pin;
    1d36:	7081      	strb	r1, [r0, #2]
	system_pinmux_pin_set_config(make_me_normal->gpio_pin, &config);	//Todo, set this to read from struct
    1d38:	1c08      	adds	r0, r1, #0
    1d3a:	1c19      	adds	r1, r3, #0
    1d3c:	4b03      	ldr	r3, [pc, #12]	; (1d4c <button_init+0x2c>)
    1d3e:	4798      	blx	r3

	make_me_normal->pressed = false;
    1d40:	702c      	strb	r4, [r5, #0]
	make_me_normal->read = false;
    1d42:	706c      	strb	r4, [r5, #1]
	make_me_normal->active_high = false;
    1d44:	72ac      	strb	r4, [r5, #10]
	make_me_normal->button_debounce = false;
    1d46:	80ac      	strh	r4, [r5, #4]
	

}
    1d48:	b003      	add	sp, #12
    1d4a:	bd30      	pop	{r4, r5, pc}
    1d4c:	000056e5 	.word	0x000056e5

00001d50 <button_read_button>:

//Read and handle buttonpress
bool button_read_button(button_lib_t * read_me)
{
    1d50:	1c03      	adds	r3, r0, #0
	if (read_me->pressed && !read_me->read)
    1d52:	7800      	ldrb	r0, [r0, #0]
    1d54:	b2c0      	uxtb	r0, r0
    1d56:	2800      	cmp	r0, #0
    1d58:	d006      	beq.n	1d68 <button_read_button+0x18>
    1d5a:	785a      	ldrb	r2, [r3, #1]
    1d5c:	2a00      	cmp	r2, #0
    1d5e:	d102      	bne.n	1d66 <button_read_button+0x16>
	{
		read_me->read = true;
    1d60:	2201      	movs	r2, #1
    1d62:	705a      	strb	r2, [r3, #1]
		return true;
    1d64:	e000      	b.n	1d68 <button_read_button+0x18>
	}
	return false;
    1d66:	2000      	movs	r0, #0
}
    1d68:	4770      	bx	lr
    1d6a:	46c0      	nop			; (mov r8, r8)

00001d6c <wait_for_button_press>:

//Wait for button on display to be pressed
void wait_for_button_press(const button_lib_t * read_me)
{
    1d6c:	b538      	push	{r3, r4, r5, lr}
    1d6e:	1c05      	adds	r5, r0, #0
	while (!button_read_button(read_me));
    1d70:	4c02      	ldr	r4, [pc, #8]	; (1d7c <wait_for_button_press+0x10>)
    1d72:	1c28      	adds	r0, r5, #0
    1d74:	47a0      	blx	r4
    1d76:	2800      	cmp	r0, #0
    1d78:	d0fb      	beq.n	1d72 <wait_for_button_press+0x6>
}
    1d7a:	bd38      	pop	{r3, r4, r5, pc}
    1d7c:	00001d51 	.word	0x00001d51

00001d80 <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
    1d80:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1d82:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1d84:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1d86:	2900      	cmp	r1, #0
    1d88:	d103      	bne.n	1d92 <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
    1d8a:	095a      	lsrs	r2, r3, #5
    1d8c:	01d2      	lsls	r2, r2, #7
    1d8e:	4912      	ldr	r1, [pc, #72]	; (1dd8 <button_handler+0x58>)
    1d90:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    1d92:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1d94:	211f      	movs	r1, #31
    1d96:	400b      	ands	r3, r1
    1d98:	2101      	movs	r1, #1
    1d9a:	4099      	lsls	r1, r3
    1d9c:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
    1d9e:	4013      	ands	r3, r2
    1da0:	1e5a      	subs	r2, r3, #1
    1da2:	4193      	sbcs	r3, r2
    1da4:	7a82      	ldrb	r2, [r0, #10]
    1da6:	429a      	cmp	r2, r3
    1da8:	d10d      	bne.n	1dc6 <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
    1daa:	8883      	ldrh	r3, [r0, #4]
    1dac:	3301      	adds	r3, #1
    1dae:	b29b      	uxth	r3, r3
    1db0:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 35 && !btn_to_read->pressed)
    1db2:	2b22      	cmp	r3, #34	; 0x22
    1db4:	d90e      	bls.n	1dd4 <button_handler+0x54>
    1db6:	7803      	ldrb	r3, [r0, #0]
    1db8:	2b00      	cmp	r3, #0
    1dba:	d10b      	bne.n	1dd4 <button_handler+0x54>
		{
			btn_to_read->pressed = true;
    1dbc:	2301      	movs	r3, #1
    1dbe:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
    1dc0:	2300      	movs	r3, #0
    1dc2:	7043      	strb	r3, [r0, #1]
    1dc4:	e006      	b.n	1dd4 <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
    1dc6:	7843      	ldrb	r3, [r0, #1]
    1dc8:	2b00      	cmp	r3, #0
    1dca:	d001      	beq.n	1dd0 <button_handler+0x50>
		{
			btn_to_read->pressed = false;
    1dcc:	2300      	movs	r3, #0
    1dce:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
    1dd0:	2300      	movs	r3, #0
    1dd2:	8083      	strh	r3, [r0, #4]
	}
    1dd4:	4770      	bx	lr
    1dd6:	46c0      	nop			; (mov r8, r8)
    1dd8:	41004400 	.word	0x41004400

00001ddc <json_add_variable>:
#include "platform.h"
#include "sim808_uart.h"
#include "response_actions.h"

// Add json variable to string.
void json_add_variable(char *target, uint16_t *target_pos, const char *variable, char *value, uint8_t first) {
    1ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1dde:	1c06      	adds	r6, r0, #0
    1de0:	1c0c      	adds	r4, r1, #0
    1de2:	1c17      	adds	r7, r2, #0
    1de4:	1c1d      	adds	r5, r3, #0
    1de6:	ab06      	add	r3, sp, #24
    1de8:	781b      	ldrb	r3, [r3, #0]
	
	if(first != 1) {
    1dea:	2b01      	cmp	r3, #1
    1dec:	d007      	beq.n	1dfe <json_add_variable+0x22>
		sprintf((target + (*target_pos)++), ",");
    1dee:	8808      	ldrh	r0, [r1, #0]
    1df0:	1c43      	adds	r3, r0, #1
    1df2:	800b      	strh	r3, [r1, #0]
    1df4:	1830      	adds	r0, r6, r0
    1df6:	490f      	ldr	r1, [pc, #60]	; (1e34 <json_add_variable+0x58>)
    1df8:	2202      	movs	r2, #2
    1dfa:	4b0f      	ldr	r3, [pc, #60]	; (1e38 <json_add_variable+0x5c>)
    1dfc:	4798      	blx	r3
	}
	
	sprintf((target + (*target_pos)), "\"%s\":", variable);
    1dfe:	8820      	ldrh	r0, [r4, #0]
    1e00:	1830      	adds	r0, r6, r0
    1e02:	490e      	ldr	r1, [pc, #56]	; (1e3c <json_add_variable+0x60>)
    1e04:	1c3a      	adds	r2, r7, #0
    1e06:	4b0e      	ldr	r3, [pc, #56]	; (1e40 <json_add_variable+0x64>)
    1e08:	4798      	blx	r3
	*target_pos += 3 + strlen(variable);
    1e0a:	1c38      	adds	r0, r7, #0
    1e0c:	4b0d      	ldr	r3, [pc, #52]	; (1e44 <json_add_variable+0x68>)
    1e0e:	4798      	blx	r3
    1e10:	8823      	ldrh	r3, [r4, #0]
    1e12:	3303      	adds	r3, #3
    1e14:	1818      	adds	r0, r3, r0
    1e16:	b280      	uxth	r0, r0
    1e18:	8020      	strh	r0, [r4, #0]
	
	if(value != '\0') {
    1e1a:	2d00      	cmp	r5, #0
    1e1c:	d009      	beq.n	1e32 <json_add_variable+0x56>
		sprintf((target + (*target_pos)), "%s", value);
    1e1e:	1830      	adds	r0, r6, r0
    1e20:	1c29      	adds	r1, r5, #0
    1e22:	4b09      	ldr	r3, [pc, #36]	; (1e48 <json_add_variable+0x6c>)
    1e24:	4798      	blx	r3
		*target_pos += strlen(value);
    1e26:	1c28      	adds	r0, r5, #0
    1e28:	4b06      	ldr	r3, [pc, #24]	; (1e44 <json_add_variable+0x68>)
    1e2a:	4798      	blx	r3
    1e2c:	8823      	ldrh	r3, [r4, #0]
    1e2e:	18c0      	adds	r0, r0, r3
    1e30:	8020      	strh	r0, [r4, #0]
	}

}
    1e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1e34:	0000f270 	.word	0x0000f270
    1e38:	00006991 	.word	0x00006991
    1e3c:	0000f274 	.word	0x0000f274
    1e40:	00006b09 	.word	0x00006b09
    1e44:	00006b89 	.word	0x00006b89
    1e48:	00006b79 	.word	0x00006b79

00001e4c <gprs_send_buf_init>:
	}
}

// Initiate gprs_buffer with default values.
void gprs_send_buf_init(gprs_send_buffer *buf) {
	buf->len = 299;
    1e4c:	222c      	movs	r2, #44	; 0x2c
    1e4e:	32ff      	adds	r2, #255	; 0xff
    1e50:	4b07      	ldr	r3, [pc, #28]	; (1e70 <gprs_send_buf_init+0x24>)
    1e52:	52c2      	strh	r2, [r0, r3]
	buf->temp_tail = 0;
    1e54:	2300      	movs	r3, #0
    1e56:	4a07      	ldr	r2, [pc, #28]	; (1e74 <gprs_send_buf_init+0x28>)
    1e58:	5283      	strh	r3, [r0, r2]
	buf->tail = 0;
    1e5a:	4a07      	ldr	r2, [pc, #28]	; (1e78 <gprs_send_buf_init+0x2c>)
    1e5c:	5283      	strh	r3, [r0, r2]
	buf->head = 0;
    1e5e:	4a07      	ldr	r2, [pc, #28]	; (1e7c <gprs_send_buf_init+0x30>)
    1e60:	5283      	strh	r3, [r0, r2]
	buf->ready = 1;
    1e62:	2201      	movs	r2, #1
    1e64:	4b06      	ldr	r3, [pc, #24]	; (1e80 <gprs_send_buf_init+0x34>)
    1e66:	54c2      	strb	r2, [r0, r3]
	buf->data.device = DEVICE_ID;
    1e68:	2384      	movs	r3, #132	; 0x84
    1e6a:	60c3      	str	r3, [r0, #12]
}
    1e6c:	4770      	bx	lr
    1e6e:	46c0      	nop			; (mov r8, r8)
    1e70:	000020e0 	.word	0x000020e0
    1e74:	000020e4 	.word	0x000020e4
    1e78:	000020e6 	.word	0x000020e6
    1e7c:	000020e2 	.word	0x000020e2
    1e80:	000020e8 	.word	0x000020e8

00001e84 <gprs_buf_push>:

// Add log entry to gprs buffer
void gprs_buf_push(log_entry entry, gprs_send_buffer *buf) {
    1e84:	b084      	sub	sp, #16
    1e86:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e88:	9005      	str	r0, [sp, #20]
    1e8a:	9106      	str	r1, [sp, #24]
    1e8c:	9207      	str	r2, [sp, #28]
    1e8e:	9308      	str	r3, [sp, #32]
    1e90:	990c      	ldr	r1, [sp, #48]	; 0x30
	buf->data.entries[buf->head] = entry;
    1e92:	4d0e      	ldr	r5, [pc, #56]	; (1ecc <gprs_buf_push+0x48>)
    1e94:	5b4c      	ldrh	r4, [r1, r5]
    1e96:	00e0      	lsls	r0, r4, #3
    1e98:	1b00      	subs	r0, r0, r4
    1e9a:	0080      	lsls	r0, r0, #2
    1e9c:	1808      	adds	r0, r1, r0
    1e9e:	3010      	adds	r0, #16
    1ea0:	1c03      	adds	r3, r0, #0
    1ea2:	aa05      	add	r2, sp, #20
    1ea4:	cac1      	ldmia	r2!, {r0, r6, r7}
    1ea6:	c3c1      	stmia	r3!, {r0, r6, r7}
    1ea8:	cac1      	ldmia	r2!, {r0, r6, r7}
    1eaa:	c3c1      	stmia	r3!, {r0, r6, r7}
    1eac:	6812      	ldr	r2, [r2, #0]
    1eae:	601a      	str	r2, [r3, #0]
	buf->head++;
    1eb0:	3401      	adds	r4, #1
    1eb2:	b2a4      	uxth	r4, r4
    1eb4:	534c      	strh	r4, [r1, r5]
	if(buf->head == buf->len) buf->head = 0;
    1eb6:	4b06      	ldr	r3, [pc, #24]	; (1ed0 <gprs_buf_push+0x4c>)
    1eb8:	5acb      	ldrh	r3, [r1, r3]
    1eba:	42a3      	cmp	r3, r4
    1ebc:	d101      	bne.n	1ec2 <gprs_buf_push+0x3e>
    1ebe:	2200      	movs	r2, #0
    1ec0:	534a      	strh	r2, [r1, r5]
}
    1ec2:	bcf0      	pop	{r4, r5, r6, r7}
    1ec4:	bc08      	pop	{r3}
    1ec6:	b004      	add	sp, #16
    1ec8:	4718      	bx	r3
    1eca:	46c0      	nop			; (mov r8, r8)
    1ecc:	000020e2 	.word	0x000020e2
    1ed0:	000020e0 	.word	0x000020e0

00001ed4 <gprs_buf_temp_pull>:

// Pull log entry but only increment temp_tail. Makes it possible to 
// regret the pull if the transfer does not succeed later on. 
log_entry gprs_buf_temp_pull(gprs_send_buffer *buf) {
    1ed4:	b5f0      	push	{r4, r5, r6, r7, lr}
	log_entry entry2 = buf->data.entries[buf->temp_tail];
    1ed6:	4a0d      	ldr	r2, [pc, #52]	; (1f0c <gprs_buf_temp_pull+0x38>)
    1ed8:	4694      	mov	ip, r2
    1eda:	5a8c      	ldrh	r4, [r1, r2]
    1edc:	00e2      	lsls	r2, r4, #3
    1ede:	1b12      	subs	r2, r2, r4
    1ee0:	0092      	lsls	r2, r2, #2
    1ee2:	188a      	adds	r2, r1, r2
    1ee4:	3210      	adds	r2, #16
    1ee6:	1c03      	adds	r3, r0, #0
    1ee8:	cae0      	ldmia	r2!, {r5, r6, r7}
    1eea:	c3e0      	stmia	r3!, {r5, r6, r7}
    1eec:	cae0      	ldmia	r2!, {r5, r6, r7}
    1eee:	c3e0      	stmia	r3!, {r5, r6, r7}
    1ef0:	6812      	ldr	r2, [r2, #0]
    1ef2:	601a      	str	r2, [r3, #0]
	buf->temp_tail++;
    1ef4:	3401      	adds	r4, #1
    1ef6:	b2a4      	uxth	r4, r4
    1ef8:	4662      	mov	r2, ip
    1efa:	528c      	strh	r4, [r1, r2]
	if(buf->temp_tail == buf->len) buf->temp_tail = 0;
    1efc:	4b04      	ldr	r3, [pc, #16]	; (1f10 <gprs_buf_temp_pull+0x3c>)
    1efe:	5acb      	ldrh	r3, [r1, r3]
    1f00:	42a3      	cmp	r3, r4
    1f02:	d102      	bne.n	1f0a <gprs_buf_temp_pull+0x36>
    1f04:	2200      	movs	r2, #0
    1f06:	4663      	mov	r3, ip
    1f08:	52ca      	strh	r2, [r1, r3]
	
	return entry2;
}
    1f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f0c:	000020e4 	.word	0x000020e4
    1f10:	000020e0 	.word	0x000020e0

00001f14 <gprs_send_data_log>:
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
}

void gprs_send_data_log() {
    1f14:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f16:	465f      	mov	r7, fp
    1f18:	4656      	mov	r6, sl
    1f1a:	464d      	mov	r5, r9
    1f1c:	4644      	mov	r4, r8
    1f1e:	b4f0      	push	{r4, r5, r6, r7}
    1f20:	4c95      	ldr	r4, [pc, #596]	; (2178 <STACK_SIZE+0x178>)
    1f22:	44a5      	add	sp, r4
	
	if(gprs_log_buf.head != gprs_log_buf.temp_tail) {
    1f24:	4b95      	ldr	r3, [pc, #596]	; (217c <STACK_SIZE+0x17c>)
    1f26:	4a96      	ldr	r2, [pc, #600]	; (2180 <STACK_SIZE+0x180>)
    1f28:	5a9a      	ldrh	r2, [r3, r2]
    1f2a:	4996      	ldr	r1, [pc, #600]	; (2184 <STACK_SIZE+0x184>)
    1f2c:	5a5b      	ldrh	r3, [r3, r1]
    1f2e:	b292      	uxth	r2, r2
    1f30:	429a      	cmp	r2, r3
    1f32:	d100      	bne.n	1f36 <gprs_send_data_log+0x22>
    1f34:	e118      	b.n	2168 <STACK_SIZE+0x168>
		gps_logging_enabled = 0;	//Disable gps request commands, enabled again in post request callback.
    1f36:	2700      	movs	r7, #0
    1f38:	4b93      	ldr	r3, [pc, #588]	; (2188 <STACK_SIZE+0x188>)
    1f3a:	701f      	strb	r7, [r3, #0]
		gprs_log_buf.ready = 0;
    1f3c:	4d8f      	ldr	r5, [pc, #572]	; (217c <STACK_SIZE+0x17c>)
    1f3e:	4b93      	ldr	r3, [pc, #588]	; (218c <STACK_SIZE+0x18c>)
    1f40:	54ef      	strb	r7, [r5, r3]
		uint16_t pos = 0;
		log_entry entry;
		char tempVar[15];
		uint8_t i = 0;

		memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
    1f42:	ac1c      	add	r4, sp, #112	; 0x70
    1f44:	1c20      	adds	r0, r4, #0
    1f46:	2100      	movs	r1, #0
    1f48:	4a91      	ldr	r2, [pc, #580]	; (2190 <STACK_SIZE+0x190>)
    1f4a:	4b92      	ldr	r3, [pc, #584]	; (2194 <STACK_SIZE+0x194>)
    1f4c:	4798      	blx	r3
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
    1f4e:	2201      	movs	r2, #1
    1f50:	4690      	mov	r8, r2
    1f52:	466b      	mov	r3, sp
    1f54:	829a      	strh	r2, [r3, #20]
    1f56:	237b      	movs	r3, #123	; 0x7b
    1f58:	8023      	strh	r3, [r4, #0]

		memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
	
		json_begin_object(send_string, &pos, !i);
	
		sprintf(tempVar, "%d", gprs_log_buf.data.device);
    1f5a:	68ea      	ldr	r2, [r5, #12]
    1f5c:	a806      	add	r0, sp, #24
    1f5e:	498e      	ldr	r1, [pc, #568]	; (2198 <STACK_SIZE+0x198>)
    1f60:	4b8e      	ldr	r3, [pc, #568]	; (219c <STACK_SIZE+0x19c>)
    1f62:	4798      	blx	r3
		json_add_variable(send_string, &pos, "Device", tempVar, 1);
    1f64:	4642      	mov	r2, r8
    1f66:	9200      	str	r2, [sp, #0]
    1f68:	1c20      	adds	r0, r4, #0
    1f6a:	a905      	add	r1, sp, #20
    1f6c:	4a8c      	ldr	r2, [pc, #560]	; (21a0 <STACK_SIZE+0x1a0>)
    1f6e:	ab06      	add	r3, sp, #24
    1f70:	4e8c      	ldr	r6, [pc, #560]	; (21a4 <STACK_SIZE+0x1a4>)
    1f72:	47b0      	blx	r6
	
		json_add_variable(send_string, &pos, "Entries", '\0', 0);
    1f74:	9700      	str	r7, [sp, #0]
    1f76:	1c20      	adds	r0, r4, #0
    1f78:	a905      	add	r1, sp, #20
    1f7a:	4a8b      	ldr	r2, [pc, #556]	; (21a8 <STACK_SIZE+0x1a8>)
    1f7c:	2300      	movs	r3, #0
    1f7e:	47b0      	blx	r6

}

static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
    1f80:	466a      	mov	r2, sp
    1f82:	8a90      	ldrh	r0, [r2, #20]
    1f84:	1c43      	adds	r3, r0, #1
    1f86:	8293      	strh	r3, [r2, #20]
    1f88:	1820      	adds	r0, r4, r0
    1f8a:	4988      	ldr	r1, [pc, #544]	; (21ac <STACK_SIZE+0x1ac>)
    1f8c:	2202      	movs	r2, #2
    1f8e:	4b88      	ldr	r3, [pc, #544]	; (21b0 <STACK_SIZE+0x1b0>)
    1f90:	4798      	blx	r3
	
		json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
		json_begin_array(send_string, &pos, 1);
	
		while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
    1f92:	4b7b      	ldr	r3, [pc, #492]	; (2180 <STACK_SIZE+0x180>)
    1f94:	5aea      	ldrh	r2, [r5, r3]
    1f96:	4b7b      	ldr	r3, [pc, #492]	; (2184 <STACK_SIZE+0x184>)
    1f98:	5aeb      	ldrh	r3, [r5, r3]
    1f9a:	b292      	uxth	r2, r2
    1f9c:	429a      	cmp	r2, r3
    1f9e:	d000      	beq.n	1fa2 <gprs_send_data_log+0x8e>
    1fa0:	e0d9      	b.n	2156 <STACK_SIZE+0x156>
    1fa2:	e0a0      	b.n	20e6 <STACK_SIZE+0xe6>
		
			entry = gprs_buf_temp_pull(&gprs_log_buf);
    1fa4:	a815      	add	r0, sp, #84	; 0x54
    1fa6:	4975      	ldr	r1, [pc, #468]	; (217c <STACK_SIZE+0x17c>)
    1fa8:	4b82      	ldr	r3, [pc, #520]	; (21b4 <STACK_SIZE+0x1b4>)
    1faa:	4798      	blx	r3
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
    1fac:	9e03      	ldr	r6, [sp, #12]
    1fae:	2e00      	cmp	r6, #0
    1fb0:	d009      	beq.n	1fc6 <gprs_send_data_log+0xb2>
    1fb2:	466a      	mov	r2, sp
    1fb4:	8a90      	ldrh	r0, [r2, #20]
    1fb6:	1c43      	adds	r3, r0, #1
    1fb8:	8293      	strh	r3, [r2, #20]
    1fba:	aa1c      	add	r2, sp, #112	; 0x70
    1fbc:	1810      	adds	r0, r2, r0
    1fbe:	497e      	ldr	r1, [pc, #504]	; (21b8 <STACK_SIZE+0x1b8>)
    1fc0:	2202      	movs	r2, #2
    1fc2:	4b7b      	ldr	r3, [pc, #492]	; (21b0 <STACK_SIZE+0x1b0>)
    1fc4:	4798      	blx	r3
	sprintf((target + (*target_pos)++), "{");
    1fc6:	af05      	add	r7, sp, #20
    1fc8:	8838      	ldrh	r0, [r7, #0]
    1fca:	1c43      	adds	r3, r0, #1
    1fcc:	803b      	strh	r3, [r7, #0]
    1fce:	ab1c      	add	r3, sp, #112	; 0x70
    1fd0:	1818      	adds	r0, r3, r0
    1fd2:	497a      	ldr	r1, [pc, #488]	; (21bc <STACK_SIZE+0x1bc>)
    1fd4:	2202      	movs	r2, #2
    1fd6:	4e76      	ldr	r6, [pc, #472]	; (21b0 <STACK_SIZE+0x1b0>)
    1fd8:	47b0      	blx	r6
		
			entry = gprs_buf_temp_pull(&gprs_log_buf);
		
			json_begin_object(send_string, &pos, !i);
		
			sprintf(tempVar, "%d", entry.time);
    1fda:	ae15      	add	r6, sp, #84	; 0x54
    1fdc:	a806      	add	r0, sp, #24
    1fde:	4651      	mov	r1, sl
    1fe0:	9a15      	ldr	r2, [sp, #84]	; 0x54
    1fe2:	4d6e      	ldr	r5, [pc, #440]	; (219c <STACK_SIZE+0x19c>)
    1fe4:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "t", tempVar, 1);
    1fe6:	2301      	movs	r3, #1
    1fe8:	9300      	str	r3, [sp, #0]
    1fea:	a81c      	add	r0, sp, #112	; 0x70
    1fec:	a905      	add	r1, sp, #20
    1fee:	4a74      	ldr	r2, [pc, #464]	; (21c0 <STACK_SIZE+0x1c0>)
    1ff0:	ab06      	add	r3, sp, #24
    1ff2:	4c6c      	ldr	r4, [pc, #432]	; (21a4 <STACK_SIZE+0x1a4>)
    1ff4:	47a0      	blx	r4
		
			sprintf(tempVar, "%.5f", entry.lat);
    1ff6:	4a73      	ldr	r2, [pc, #460]	; (21c4 <STACK_SIZE+0x1c4>)
    1ff8:	4693      	mov	fp, r2
    1ffa:	4b73      	ldr	r3, [pc, #460]	; (21c8 <STACK_SIZE+0x1c8>)
    1ffc:	4699      	mov	r9, r3
    1ffe:	6870      	ldr	r0, [r6, #4]
    2000:	4798      	blx	r3
    2002:	1c02      	adds	r2, r0, #0
    2004:	1c0b      	adds	r3, r1, #0
    2006:	a806      	add	r0, sp, #24
    2008:	4659      	mov	r1, fp
    200a:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "la", tempVar, 0);
    200c:	2200      	movs	r2, #0
    200e:	4690      	mov	r8, r2
    2010:	9200      	str	r2, [sp, #0]
    2012:	a81c      	add	r0, sp, #112	; 0x70
    2014:	a905      	add	r1, sp, #20
    2016:	4a6d      	ldr	r2, [pc, #436]	; (21cc <STACK_SIZE+0x1cc>)
    2018:	ab06      	add	r3, sp, #24
    201a:	47a0      	blx	r4
		
			sprintf(tempVar, "%.5f", entry.lng);
    201c:	68b0      	ldr	r0, [r6, #8]
    201e:	47c8      	blx	r9
    2020:	1c02      	adds	r2, r0, #0
    2022:	1c0b      	adds	r3, r1, #0
    2024:	a806      	add	r0, sp, #24
    2026:	4659      	mov	r1, fp
    2028:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "ln", tempVar, 0);
    202a:	4642      	mov	r2, r8
    202c:	9200      	str	r2, [sp, #0]
    202e:	a81c      	add	r0, sp, #112	; 0x70
    2030:	a905      	add	r1, sp, #20
    2032:	4a67      	ldr	r2, [pc, #412]	; (21d0 <STACK_SIZE+0x1d0>)
    2034:	ab06      	add	r3, sp, #24
    2036:	47a0      	blx	r4
		
			sprintf(tempVar, "%.1f", entry.speed);
    2038:	4b66      	ldr	r3, [pc, #408]	; (21d4 <STACK_SIZE+0x1d4>)
    203a:	469b      	mov	fp, r3
    203c:	68f0      	ldr	r0, [r6, #12]
    203e:	47c8      	blx	r9
    2040:	1c02      	adds	r2, r0, #0
    2042:	1c0b      	adds	r3, r1, #0
    2044:	a806      	add	r0, sp, #24
    2046:	4659      	mov	r1, fp
    2048:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "s", tempVar, 0);
    204a:	4642      	mov	r2, r8
    204c:	9200      	str	r2, [sp, #0]
    204e:	a81c      	add	r0, sp, #112	; 0x70
    2050:	a905      	add	r1, sp, #20
    2052:	4a61      	ldr	r2, [pc, #388]	; (21d8 <STACK_SIZE+0x1d8>)
    2054:	ab06      	add	r3, sp, #24
    2056:	47a0      	blx	r4
		
			sprintf(tempVar, "%d", entry.cadence);
    2058:	7c32      	ldrb	r2, [r6, #16]
    205a:	a806      	add	r0, sp, #24
    205c:	4651      	mov	r1, sl
    205e:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "c", tempVar, 0);
    2060:	4643      	mov	r3, r8
    2062:	9300      	str	r3, [sp, #0]
    2064:	a81c      	add	r0, sp, #112	; 0x70
    2066:	a905      	add	r1, sp, #20
    2068:	4a5c      	ldr	r2, [pc, #368]	; (21dc <STACK_SIZE+0x1dc>)
    206a:	ab06      	add	r3, sp, #24
    206c:	47a0      	blx	r4
		
			sprintf(tempVar, "%d", entry.inclination);
    206e:	7c72      	ldrb	r2, [r6, #17]
    2070:	a806      	add	r0, sp, #24
    2072:	4651      	mov	r1, sl
    2074:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "i", tempVar, 0);
    2076:	4642      	mov	r2, r8
    2078:	9200      	str	r2, [sp, #0]
    207a:	a81c      	add	r0, sp, #112	; 0x70
    207c:	a905      	add	r1, sp, #20
    207e:	4a58      	ldr	r2, [pc, #352]	; (21e0 <STACK_SIZE+0x1e0>)
    2080:	ab06      	add	r3, sp, #24
    2082:	47a0      	blx	r4
		
			sprintf(tempVar, "%.1f", entry.g_force);
    2084:	6970      	ldr	r0, [r6, #20]
    2086:	47c8      	blx	r9
    2088:	1c02      	adds	r2, r0, #0
    208a:	1c0b      	adds	r3, r1, #0
    208c:	a806      	add	r0, sp, #24
    208e:	4659      	mov	r1, fp
    2090:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "g", tempVar, 0);
    2092:	4643      	mov	r3, r8
    2094:	9300      	str	r3, [sp, #0]
    2096:	a81c      	add	r0, sp, #112	; 0x70
    2098:	a905      	add	r1, sp, #20
    209a:	4a52      	ldr	r2, [pc, #328]	; (21e4 <STACK_SIZE+0x1e4>)
    209c:	ab06      	add	r3, sp, #24
    209e:	47a0      	blx	r4
		
			sprintf(tempVar, "%d", entry.upload_interval);
    20a0:	8b32      	ldrh	r2, [r6, #24]
    20a2:	a806      	add	r0, sp, #24
    20a4:	4651      	mov	r1, sl
    20a6:	47a8      	blx	r5
			json_add_variable(send_string, &pos, "f", tempVar, 0);
    20a8:	4646      	mov	r6, r8
    20aa:	9600      	str	r6, [sp, #0]
    20ac:	a81c      	add	r0, sp, #112	; 0x70
    20ae:	a905      	add	r1, sp, #20
    20b0:	4a4d      	ldr	r2, [pc, #308]	; (21e8 <STACK_SIZE+0x1e8>)
    20b2:	ab06      	add	r3, sp, #24
    20b4:	47a0      	blx	r4
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
    20b6:	8838      	ldrh	r0, [r7, #0]
    20b8:	1c43      	adds	r3, r0, #1
    20ba:	803b      	strh	r3, [r7, #0]
    20bc:	aa1c      	add	r2, sp, #112	; 0x70
    20be:	1810      	adds	r0, r2, r0
    20c0:	494a      	ldr	r1, [pc, #296]	; (21ec <STACK_SIZE+0x1ec>)
    20c2:	2202      	movs	r2, #2
    20c4:	4e3a      	ldr	r6, [pc, #232]	; (21b0 <STACK_SIZE+0x1b0>)
    20c6:	47b0      	blx	r6
			sprintf(tempVar, "%d", entry.upload_interval);
			json_add_variable(send_string, &pos, "f", tempVar, 0);
		
			json_close_object(send_string, &pos);
		
			i++;
    20c8:	9b03      	ldr	r3, [sp, #12]
    20ca:	3301      	adds	r3, #1
    20cc:	b2db      	uxtb	r3, r3
    20ce:	9303      	str	r3, [sp, #12]
	
		json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
		json_begin_array(send_string, &pos, 1);
	
		while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
    20d0:	2b28      	cmp	r3, #40	; 0x28
    20d2:	d008      	beq.n	20e6 <STACK_SIZE+0xe6>
    20d4:	4b29      	ldr	r3, [pc, #164]	; (217c <STACK_SIZE+0x17c>)
    20d6:	4a2a      	ldr	r2, [pc, #168]	; (2180 <STACK_SIZE+0x180>)
    20d8:	5a9a      	ldrh	r2, [r3, r2]
    20da:	492a      	ldr	r1, [pc, #168]	; (2184 <STACK_SIZE+0x184>)
    20dc:	5a5b      	ldrh	r3, [r3, r1]
    20de:	b292      	uxth	r2, r2
    20e0:	429a      	cmp	r2, r3
    20e2:	d000      	beq.n	20e6 <STACK_SIZE+0xe6>
    20e4:	e75e      	b.n	1fa4 <gprs_send_data_log+0x90>
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
    20e6:	466a      	mov	r2, sp
    20e8:	8a94      	ldrh	r4, [r2, #20]
    20ea:	ab1c      	add	r3, sp, #112	; 0x70
    20ec:	1918      	adds	r0, r3, r4
    20ee:	4940      	ldr	r1, [pc, #256]	; (21f0 <STACK_SIZE+0x1f0>)
    20f0:	2202      	movs	r2, #2
    20f2:	4d2f      	ldr	r5, [pc, #188]	; (21b0 <STACK_SIZE+0x1b0>)
    20f4:	47a8      	blx	r5
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
    20f6:	1ca3      	adds	r3, r4, #2
    20f8:	466e      	mov	r6, sp
    20fa:	82b3      	strh	r3, [r6, #20]
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
    20fc:	1c60      	adds	r0, r4, #1
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
    20fe:	b280      	uxth	r0, r0
    2100:	aa1c      	add	r2, sp, #112	; 0x70
    2102:	1810      	adds	r0, r2, r0
    2104:	4939      	ldr	r1, [pc, #228]	; (21ec <STACK_SIZE+0x1ec>)
    2106:	2202      	movs	r2, #2
    2108:	47a8      	blx	r5
	
		// ONLY FOR DEBUG:
		char *completeString;
		volatile uint16_t len;
		completeString = &send_string;
		len = strlen(completeString);
    210a:	a81c      	add	r0, sp, #112	; 0x70
    210c:	4c39      	ldr	r4, [pc, #228]	; (21f4 <STACK_SIZE+0x1f4>)
    210e:	47a0      	blx	r4
    2110:	b280      	uxth	r0, r0
    2112:	82f0      	strh	r0, [r6, #22]
	
		// TODO: Send post request to server:
		command cmd;
		char cmd_name[25];
	
		sprintf(cmd_name, "AT+HTTPDATA=%d,30000", strlen(send_string));
    2114:	a81c      	add	r0, sp, #112	; 0x70
    2116:	47a0      	blx	r4
    2118:	1c02      	adds	r2, r0, #0
    211a:	a80e      	add	r0, sp, #56	; 0x38
    211c:	4936      	ldr	r1, [pc, #216]	; (21f8 <STACK_SIZE+0x1f8>)
    211e:	4b1f      	ldr	r3, [pc, #124]	; (219c <STACK_SIZE+0x19c>)
    2120:	4798      	blx	r3
		cmd.cmd = cmd_name;
    2122:	ab0a      	add	r3, sp, #40	; 0x28
		cmd.expected_response = "DOWNLOAD";
		cmd.callback_enabled = 0;
    2124:	2200      	movs	r2, #0
    2126:	721a      	strb	r2, [r3, #8]
	
		sim808_send_command(cmd);
    2128:	a80e      	add	r0, sp, #56	; 0x38
    212a:	4934      	ldr	r1, [pc, #208]	; (21fc <STACK_SIZE+0x1fc>)
    212c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    212e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2130:	4c33      	ldr	r4, [pc, #204]	; (2200 <STACK_SIZE+0x200>)
    2132:	47a0      	blx	r4
		if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL)) {
    2134:	20fa      	movs	r0, #250	; 0xfa
    2136:	0040      	lsls	r0, r0, #1
    2138:	4b32      	ldr	r3, [pc, #200]	; (2204 <STACK_SIZE+0x204>)
    213a:	4798      	blx	r3
    213c:	2800      	cmp	r0, #0
    213e:	d013      	beq.n	2168 <STACK_SIZE+0x168>
			printf(send_string);
    2140:	a81c      	add	r0, sp, #112	; 0x70
    2142:	4b31      	ldr	r3, [pc, #196]	; (2208 <STACK_SIZE+0x208>)
    2144:	4798      	blx	r3
			last_command.expected_response = "OK";
    2146:	4b31      	ldr	r3, [pc, #196]	; (220c <STACK_SIZE+0x20c>)
    2148:	4a31      	ldr	r2, [pc, #196]	; (2210 <STACK_SIZE+0x210>)
    214a:	605a      	str	r2, [r3, #4]
			last_command.callback_enabled = 1;
    214c:	2201      	movs	r2, #1
    214e:	721a      	strb	r2, [r3, #8]
			last_command.response_cb = SIM808_response_gprs_send_post_request;
    2150:	4a30      	ldr	r2, [pc, #192]	; (2214 <STACK_SIZE+0x214>)
    2152:	60da      	str	r2, [r3, #12]
    2154:	e008      	b.n	2168 <STACK_SIZE+0x168>
	
		json_begin_array(send_string, &pos, 1);
	
		while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
		
			entry = gprs_buf_temp_pull(&gprs_log_buf);
    2156:	a815      	add	r0, sp, #84	; 0x54
    2158:	4908      	ldr	r1, [pc, #32]	; (217c <STACK_SIZE+0x17c>)
    215a:	4b16      	ldr	r3, [pc, #88]	; (21b4 <STACK_SIZE+0x1b4>)
    215c:	4798      	blx	r3
	
		char send_string[HTTP_PACKAGE_STRING_LENGTH];
		uint16_t pos = 0;
		log_entry entry;
		char tempVar[15];
		uint8_t i = 0;
    215e:	2600      	movs	r6, #0
    2160:	9603      	str	r6, [sp, #12]
		
			entry = gprs_buf_temp_pull(&gprs_log_buf);
		
			json_begin_object(send_string, &pos, !i);
		
			sprintf(tempVar, "%d", entry.time);
    2162:	4a0d      	ldr	r2, [pc, #52]	; (2198 <STACK_SIZE+0x198>)
    2164:	4692      	mov	sl, r2
    2166:	e72e      	b.n	1fc6 <gprs_send_data_log+0xb2>
			last_command.callback_enabled = 1;
			last_command.response_cb = SIM808_response_gprs_send_post_request;
			//sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
		}		
	}
}
    2168:	4b2b      	ldr	r3, [pc, #172]	; (2218 <STACK_SIZE+0x218>)
    216a:	449d      	add	sp, r3
    216c:	bc3c      	pop	{r2, r3, r4, r5}
    216e:	4690      	mov	r8, r2
    2170:	4699      	mov	r9, r3
    2172:	46a2      	mov	sl, r4
    2174:	46ab      	mov	fp, r5
    2176:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2178:	fffff294 	.word	0xfffff294
    217c:	20000cc0 	.word	0x20000cc0
    2180:	000020e2 	.word	0x000020e2
    2184:	000020e4 	.word	0x000020e4
    2188:	20000794 	.word	0x20000794
    218c:	000020e8 	.word	0x000020e8
    2190:	00000cf8 	.word	0x00000cf8
    2194:	000069a3 	.word	0x000069a3
    2198:	0000f27c 	.word	0x0000f27c
    219c:	00006b09 	.word	0x00006b09
    21a0:	0000f280 	.word	0x0000f280
    21a4:	00001ddd 	.word	0x00001ddd
    21a8:	0000f288 	.word	0x0000f288
    21ac:	0000f290 	.word	0x0000f290
    21b0:	00006991 	.word	0x00006991
    21b4:	00001ed5 	.word	0x00001ed5
    21b8:	0000f270 	.word	0x0000f270
    21bc:	0000f294 	.word	0x0000f294
    21c0:	0000f298 	.word	0x0000f298
    21c4:	0000f29c 	.word	0x0000f29c
    21c8:	0000d7dd 	.word	0x0000d7dd
    21cc:	0000f2a4 	.word	0x0000f2a4
    21d0:	0000f2a8 	.word	0x0000f2a8
    21d4:	0000f2ac 	.word	0x0000f2ac
    21d8:	0000f2b4 	.word	0x0000f2b4
    21dc:	0000f2b8 	.word	0x0000f2b8
    21e0:	0000f2bc 	.word	0x0000f2bc
    21e4:	0000f2c0 	.word	0x0000f2c0
    21e8:	0000f2c4 	.word	0x0000f2c4
    21ec:	0000f2c8 	.word	0x0000f2c8
    21f0:	0000f2cc 	.word	0x0000f2cc
    21f4:	00006b89 	.word	0x00006b89
    21f8:	0000f2d0 	.word	0x0000f2d0
    21fc:	0000f2e8 	.word	0x0000f2e8
    2200:	00002a65 	.word	0x00002a65
    2204:	00002b49 	.word	0x00002b49
    2208:	000069b5 	.word	0x000069b5
    220c:	200007a8 	.word	0x200007a8
    2210:	0000f2f4 	.word	0x0000f2f4
    2214:	0000233d 	.word	0x0000233d
    2218:	00000d6c 	.word	0x00000d6c

0000221c <gps_utils_raw_data_to_send_buffer>:
 * Created: 2015-10-15 15:04:36
 *  Author: jiut0001
 */ 
#include "gps_utils.h"

void gps_utils_raw_data_to_send_buffer(data_log *send_buf) {
    221c:	b570      	push	{r4, r5, r6, lr}
    221e:	b08c      	sub	sp, #48	; 0x30
	log_entry entry;
	entry.time = gps_data.utc_time;
    2220:	ab05      	add	r3, sp, #20
    2222:	4a0f      	ldr	r2, [pc, #60]	; (2260 <gps_utils_raw_data_to_send_buffer+0x44>)
    2224:	6890      	ldr	r0, [r2, #8]
	entry.lat = gps_data.lat;
    2226:	6911      	ldr	r1, [r2, #16]
    2228:	9106      	str	r1, [sp, #24]
	entry.lng = gps_data.lng;
    222a:	6954      	ldr	r4, [r2, #20]
    222c:	9407      	str	r4, [sp, #28]
	entry.speed = gps_data.ground_speed;
    222e:	69d2      	ldr	r2, [r2, #28]
    2230:	9208      	str	r2, [sp, #32]
	entry.inclination = 14;
    2232:	220e      	movs	r2, #14
    2234:	745a      	strb	r2, [r3, #17]
	entry.g_force = 2.21;
    2236:	4a0b      	ldr	r2, [pc, #44]	; (2264 <gps_utils_raw_data_to_send_buffer+0x48>)
    2238:	920a      	str	r2, [sp, #40]	; 0x28
	
	//TODO: add actual value
	entry.upload_interval = 80;				//Upload interval in seconds
    223a:	2250      	movs	r2, #80	; 0x50
    223c:	831a      	strh	r2, [r3, #24]
	
	entry.cadence = device.cadence;
    223e:	4a0a      	ldr	r2, [pc, #40]	; (2268 <gps_utils_raw_data_to_send_buffer+0x4c>)
    2240:	7852      	ldrb	r2, [r2, #1]
    2242:	741a      	strb	r2, [r3, #16]
	
	gprs_buf_push(entry, &gprs_log_buf);
    2244:	4a09      	ldr	r2, [pc, #36]	; (226c <gps_utils_raw_data_to_send_buffer+0x50>)
    2246:	9203      	str	r2, [sp, #12]
    2248:	aa09      	add	r2, sp, #36	; 0x24
    224a:	4669      	mov	r1, sp
    224c:	ca70      	ldmia	r2!, {r4, r5, r6}
    224e:	c170      	stmia	r1!, {r4, r5, r6}
    2250:	9906      	ldr	r1, [sp, #24]
    2252:	9a07      	ldr	r2, [sp, #28]
    2254:	9b08      	ldr	r3, [sp, #32]
    2256:	4c06      	ldr	r4, [pc, #24]	; (2270 <gps_utils_raw_data_to_send_buffer+0x54>)
    2258:	47a0      	blx	r4
}
    225a:	b00c      	add	sp, #48	; 0x30
    225c:	bd70      	pop	{r4, r5, r6, pc}
    225e:	46c0      	nop			; (mov r8, r8)
    2260:	20000bf8 	.word	0x20000bf8
    2264:	400d70a4 	.word	0x400d70a4
    2268:	20002e34 	.word	0x20002e34
    226c:	20000cc0 	.word	0x20000cc0
    2270:	00001e85 	.word	0x00001e85
    2274:	00000000 	.word	0x00000000

00002278 <gps_utils_coord_to_dec>:

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
    2278:	b5f0      	push	{r4, r5, r6, r7, lr}
    227a:	b083      	sub	sp, #12
    227c:	af00      	add	r7, sp, #0
    227e:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
    2280:	212e      	movs	r1, #46	; 0x2e
    2282:	4b17      	ldr	r3, [pc, #92]	; (22e0 <gps_utils_coord_to_dec+0x68>)
    2284:	4798      	blx	r3
	
	char degrees[dotPointer - val];
    2286:	1b06      	subs	r6, r0, r4
    2288:	1df3      	adds	r3, r6, #7
    228a:	08db      	lsrs	r3, r3, #3
    228c:	00db      	lsls	r3, r3, #3
    228e:	466a      	mov	r2, sp
    2290:	1ad2      	subs	r2, r2, r3
    2292:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
    2294:	1e81      	subs	r1, r0, #2
    2296:	1c38      	adds	r0, r7, #0
    2298:	2207      	movs	r2, #7
    229a:	4d12      	ldr	r5, [pc, #72]	; (22e4 <gps_utils_coord_to_dec+0x6c>)
    229c:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
    229e:	1eb2      	subs	r2, r6, #2
    22a0:	4668      	mov	r0, sp
    22a2:	1c21      	adds	r1, r4, #0
    22a4:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
    22a6:	4668      	mov	r0, sp
    22a8:	4e0f      	ldr	r6, [pc, #60]	; (22e8 <gps_utils_coord_to_dec+0x70>)
    22aa:	47b0      	blx	r6
    22ac:	1c04      	adds	r4, r0, #0
    22ae:	1c0d      	adds	r5, r1, #0
    22b0:	1c38      	adds	r0, r7, #0
    22b2:	47b0      	blx	r6
    22b4:	4b09      	ldr	r3, [pc, #36]	; (22dc <gps_utils_coord_to_dec+0x64>)
    22b6:	4a08      	ldr	r2, [pc, #32]	; (22d8 <gps_utils_coord_to_dec+0x60>)
    22b8:	4e0c      	ldr	r6, [pc, #48]	; (22ec <gps_utils_coord_to_dec+0x74>)
    22ba:	47b0      	blx	r6
    22bc:	1c02      	adds	r2, r0, #0
    22be:	1c0b      	adds	r3, r1, #0
    22c0:	1c20      	adds	r0, r4, #0
    22c2:	1c29      	adds	r1, r5, #0
    22c4:	4c0a      	ldr	r4, [pc, #40]	; (22f0 <gps_utils_coord_to_dec+0x78>)
    22c6:	47a0      	blx	r4
    22c8:	4b0a      	ldr	r3, [pc, #40]	; (22f4 <gps_utils_coord_to_dec+0x7c>)
    22ca:	4798      	blx	r3
	
	return o;
    22cc:	46bd      	mov	sp, r7
    22ce:	b003      	add	sp, #12
    22d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    22d2:	46c0      	nop			; (mov r8, r8)
    22d4:	46c0      	nop			; (mov r8, r8)
    22d6:	46c0      	nop			; (mov r8, r8)
    22d8:	00000000 	.word	0x00000000
    22dc:	404e0000 	.word	0x404e0000
    22e0:	00006b4d 	.word	0x00006b4d
    22e4:	00006b97 	.word	0x00006b97
    22e8:	00006921 	.word	0x00006921
    22ec:	0000c235 	.word	0x0000c235
    22f0:	0000bbf1 	.word	0x0000bbf1
    22f4:	0000d881 	.word	0x0000d881

000022f8 <display_menu>:
#include "menus.h"

extern struct gfx_mono_menu menu_list[];

//TODO: Flytta?
void display_menu(menu_link menu) {
    22f8:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
    22fa:	4b08      	ldr	r3, [pc, #32]	; (231c <display_menu+0x24>)
    22fc:	7819      	ldrb	r1, [r3, #0]
    22fe:	4a08      	ldr	r2, [pc, #32]	; (2320 <display_menu+0x28>)
    2300:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = menu;
    2302:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu-(VIEW_MAX_INDEX+1)]);
    2304:	3804      	subs	r0, #4
    2306:	0083      	lsls	r3, r0, #2
    2308:	1818      	adds	r0, r3, r0
    230a:	0080      	lsls	r0, r0, #2
    230c:	4b05      	ldr	r3, [pc, #20]	; (2324 <display_menu+0x2c>)
    230e:	18c0      	adds	r0, r0, r3
    2310:	4b05      	ldr	r3, [pc, #20]	; (2328 <display_menu+0x30>)
    2312:	4798      	blx	r3
	ssd1306_write_display();
    2314:	4b05      	ldr	r3, [pc, #20]	; (232c <display_menu+0x34>)
    2316:	4798      	blx	r3
}
    2318:	bd08      	pop	{r3, pc}
    231a:	46c0      	nop			; (mov r8, r8)
    231c:	2000033d 	.word	0x2000033d
    2320:	20000bb8 	.word	0x20000bb8
    2324:	20000088 	.word	0x20000088
    2328:	00001031 	.word	0x00001031
    232c:	000008a1 	.word	0x000008a1

00002330 <is_view>:

//TODO: Flytta till views?
uint8_t is_view(menu_link l) {
	if(l <= VIEW_MAX_INDEX) return 1;
    2330:	2300      	movs	r3, #0
    2332:	2203      	movs	r2, #3
    2334:	4282      	cmp	r2, r0
    2336:	415b      	adcs	r3, r3
    2338:	b2d8      	uxtb	r0, r3
	return 0;
    233a:	4770      	bx	lr

0000233c <SIM808_response_gprs_send_post_request>:
 *  Author: jiut0001
 */ 
#include "response_actions.h"

// Send previously added JSON POST data to web server.
void SIM808_response_gprs_send_post_request(volatile uint8_t success, volatile char *cmd) {
    233c:	b510      	push	{r4, lr}
    233e:	b084      	sub	sp, #16
    2340:	466b      	mov	r3, sp
    2342:	71d8      	strb	r0, [r3, #7]
    2344:	3307      	adds	r3, #7
	if(success == 1) {
    2346:	781b      	ldrb	r3, [r3, #0]
    2348:	2b01      	cmp	r3, #1
    234a:	d111      	bne.n	2370 <SIM808_response_gprs_send_post_request+0x34>
		sim808_send_command(CMD_GPRS_POST_REQ);	
    234c:	4b09      	ldr	r3, [pc, #36]	; (2374 <SIM808_response_gprs_send_post_request+0x38>)
    234e:	6818      	ldr	r0, [r3, #0]
    2350:	6859      	ldr	r1, [r3, #4]
    2352:	689a      	ldr	r2, [r3, #8]
    2354:	68db      	ldr	r3, [r3, #12]
    2356:	4c08      	ldr	r4, [pc, #32]	; (2378 <SIM808_response_gprs_send_post_request+0x3c>)
    2358:	47a0      	blx	r4
		volatile uint8_t res = sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL); // Perhaps make asynchronous.
    235a:	20fa      	movs	r0, #250	; 0xfa
    235c:	0040      	lsls	r0, r0, #1
    235e:	4b07      	ldr	r3, [pc, #28]	; (237c <SIM808_response_gprs_send_post_request+0x40>)
    2360:	4798      	blx	r3
    2362:	466b      	mov	r3, sp
    2364:	73d8      	strb	r0, [r3, #15]
		last_command.callback_enabled = 1;
    2366:	4b06      	ldr	r3, [pc, #24]	; (2380 <SIM808_response_gprs_send_post_request+0x44>)
    2368:	2201      	movs	r2, #1
    236a:	721a      	strb	r2, [r3, #8]
		last_command.expected_response = "+HTTPACTION";
    236c:	4a05      	ldr	r2, [pc, #20]	; (2384 <SIM808_response_gprs_send_post_request+0x48>)
    236e:	605a      	str	r2, [r3, #4]
	}
}
    2370:	b004      	add	sp, #16
    2372:	bd10      	pop	{r4, pc}
    2374:	20000ca8 	.word	0x20000ca8
    2378:	00002a65 	.word	0x00002a65
    237c:	00002b49 	.word	0x00002b49
    2380:	200007a8 	.word	0x200007a8
    2384:	0000f328 	.word	0x0000f328

00002388 <SIM808_response_gprs_post>:

void SIM808_response_gprs_post(volatile uint8_t success, volatile char *cmd) {
    2388:	b510      	push	{r4, lr}
    238a:	b084      	sub	sp, #16
    238c:	1c0c      	adds	r4, r1, #0
    238e:	466b      	mov	r3, sp
    2390:	71d8      	strb	r0, [r3, #7]
    2392:	3307      	adds	r3, #7
	if(success) {
    2394:	781b      	ldrb	r3, [r3, #0]
    2396:	2b00      	cmp	r3, #0
    2398:	d034      	beq.n	2404 <SIM808_response_gprs_post+0x7c>
		if(strcmp(last_command.expected_response, "OK") == 0) {
    239a:	4b1b      	ldr	r3, [pc, #108]	; (2408 <SIM808_response_gprs_post+0x80>)
    239c:	6858      	ldr	r0, [r3, #4]
    239e:	491b      	ldr	r1, [pc, #108]	; (240c <SIM808_response_gprs_post+0x84>)
    23a0:	4b1b      	ldr	r3, [pc, #108]	; (2410 <SIM808_response_gprs_post+0x88>)
    23a2:	4798      	blx	r3
    23a4:	2800      	cmp	r0, #0
    23a6:	d103      	bne.n	23b0 <SIM808_response_gprs_post+0x28>
			last_command.expected_response = "+HTTPACTION";
    23a8:	4a1a      	ldr	r2, [pc, #104]	; (2414 <SIM808_response_gprs_post+0x8c>)
    23aa:	4b17      	ldr	r3, [pc, #92]	; (2408 <SIM808_response_gprs_post+0x80>)
    23ac:	605a      	str	r2, [r3, #4]
    23ae:	e029      	b.n	2404 <SIM808_response_gprs_post+0x7c>
		}
		else {	 
			gprs_log_buf.ready = 1;		//The buffer is free to use again
    23b0:	4b19      	ldr	r3, [pc, #100]	; (2418 <SIM808_response_gprs_post+0x90>)
    23b2:	2101      	movs	r1, #1
    23b4:	4a19      	ldr	r2, [pc, #100]	; (241c <SIM808_response_gprs_post+0x94>)
    23b6:	5499      	strb	r1, [r3, r2]
			
			// Enable gps communication if transfer complete.
			if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
    23b8:	4a19      	ldr	r2, [pc, #100]	; (2420 <SIM808_response_gprs_post+0x98>)
    23ba:	5a9a      	ldrh	r2, [r3, r2]
    23bc:	4919      	ldr	r1, [pc, #100]	; (2424 <SIM808_response_gprs_post+0x9c>)
    23be:	5a5b      	ldrh	r3, [r3, r1]
    23c0:	b292      	uxth	r2, r2
    23c2:	429a      	cmp	r2, r3
    23c4:	d102      	bne.n	23cc <SIM808_response_gprs_post+0x44>
				gps_logging_enabled = 1;	
    23c6:	2201      	movs	r2, #1
    23c8:	4b17      	ldr	r3, [pc, #92]	; (2428 <SIM808_response_gprs_post+0xa0>)
    23ca:	701a      	strb	r2, [r3, #0]
			}
			
			volatile uint8_t len = strlen(cmd);
    23cc:	1c20      	adds	r0, r4, #0
    23ce:	4b17      	ldr	r3, [pc, #92]	; (242c <SIM808_response_gprs_post+0xa4>)
    23d0:	4798      	blx	r3
    23d2:	b2c0      	uxtb	r0, r0
    23d4:	466b      	mov	r3, sp
    23d6:	73d8      	strb	r0, [r3, #15]
			char *errorCodeString = cmd+15;		// Beginning of error code
			*(errorCodeString+3) = '\0';		// Close string after error code
    23d8:	2300      	movs	r3, #0
    23da:	74a3      	strb	r3, [r4, #18]
			if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
				gps_logging_enabled = 1;	
			}
			
			volatile uint8_t len = strlen(cmd);
			char *errorCodeString = cmd+15;		// Beginning of error code
    23dc:	1c20      	adds	r0, r4, #0
    23de:	300f      	adds	r0, #15
			*(errorCodeString+3) = '\0';		// Close string after error code
			
			// Bttre att jmfra strngvrdet prestandamssigt?
			uint16_t errorCode = atoi(errorCodeString);	
    23e0:	4b13      	ldr	r3, [pc, #76]	; (2430 <SIM808_response_gprs_post+0xa8>)
    23e2:	4798      	blx	r3
			
			if(errorCode == 200) {
    23e4:	b280      	uxth	r0, r0
    23e6:	28c8      	cmp	r0, #200	; 0xc8
    23e8:	d106      	bne.n	23f8 <SIM808_response_gprs_post+0x70>
				// Success
				gprs_log_buf.tail = gprs_log_buf.temp_tail;
    23ea:	4b0b      	ldr	r3, [pc, #44]	; (2418 <SIM808_response_gprs_post+0x90>)
    23ec:	4a0c      	ldr	r2, [pc, #48]	; (2420 <SIM808_response_gprs_post+0x98>)
    23ee:	5a99      	ldrh	r1, [r3, r2]
    23f0:	b289      	uxth	r1, r1
    23f2:	4a10      	ldr	r2, [pc, #64]	; (2434 <SIM808_response_gprs_post+0xac>)
    23f4:	5299      	strh	r1, [r3, r2]
    23f6:	e005      	b.n	2404 <SIM808_response_gprs_post+0x7c>
				
			}
			else {
				// Failure, retry transfer next time.
				gprs_log_buf.temp_tail = gprs_log_buf.tail;
    23f8:	4b07      	ldr	r3, [pc, #28]	; (2418 <SIM808_response_gprs_post+0x90>)
    23fa:	4a0e      	ldr	r2, [pc, #56]	; (2434 <SIM808_response_gprs_post+0xac>)
    23fc:	5a99      	ldrh	r1, [r3, r2]
    23fe:	b289      	uxth	r1, r1
    2400:	4a07      	ldr	r2, [pc, #28]	; (2420 <SIM808_response_gprs_post+0x98>)
    2402:	5299      	strh	r1, [r3, r2]
		}
	}
	else {
		// TODO: Wrong command received, handle error (if any error handling is wanted here)
	}
}
    2404:	b004      	add	sp, #16
    2406:	bd10      	pop	{r4, pc}
    2408:	200007a8 	.word	0x200007a8
    240c:	0000f2f4 	.word	0x0000f2f4
    2410:	00006b65 	.word	0x00006b65
    2414:	0000f328 	.word	0x0000f328
    2418:	20000cc0 	.word	0x20000cc0
    241c:	000020e8 	.word	0x000020e8
    2420:	000020e4 	.word	0x000020e4
    2424:	000020e2 	.word	0x000020e2
    2428:	20000794 	.word	0x20000794
    242c:	00006b89 	.word	0x00006b89
    2430:	0000692b 	.word	0x0000692b
    2434:	000020e6 	.word	0x000020e6

00002438 <SIM808_response_gprs_get>:

void SIM808_response_gprs_get(volatile uint8_t success, volatile char *cmd) {
    2438:	b082      	sub	sp, #8
    243a:	466b      	mov	r3, sp
    243c:	71d8      	strb	r0, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
    243e:	4a02      	ldr	r2, [pc, #8]	; (2448 <SIM808_response_gprs_get+0x10>)
    2440:	4b02      	ldr	r3, [pc, #8]	; (244c <SIM808_response_gprs_get+0x14>)
    2442:	605a      	str	r2, [r3, #4]
}
    2444:	b002      	add	sp, #8
    2446:	4770      	bx	lr
    2448:	0000f328 	.word	0x0000f328
    244c:	200007a8 	.word	0x200007a8

00002450 <SIM808_response_gps_data>:

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
    2450:	b5f0      	push	{r4, r5, r6, r7, lr}
    2452:	b087      	sub	sp, #28
    2454:	1c0e      	adds	r6, r1, #0
    2456:	466b      	mov	r3, sp
    2458:	71d8      	strb	r0, [r3, #7]
	
	volatile uint8_t testVar = success;
    245a:	79d9      	ldrb	r1, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
}

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
    245c:	3307      	adds	r3, #7
	
	volatile uint8_t testVar = success;
    245e:	b2c9      	uxtb	r1, r1
    2460:	466a      	mov	r2, sp
    2462:	75d1      	strb	r1, [r2, #23]
	testVar = success;
    2464:	781b      	ldrb	r3, [r3, #0]
    2466:	b2db      	uxtb	r3, r3
    2468:	75d3      	strb	r3, [r2, #23]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
    246a:	1c30      	adds	r0, r6, #0
    246c:	212c      	movs	r1, #44	; 0x2c
    246e:	4b44      	ldr	r3, [pc, #272]	; (2580 <SIM808_response_gps_data+0x130>)
    2470:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
    2472:	2800      	cmp	r0, #0
    2474:	d072      	beq.n	255c <SIM808_response_gps_data+0x10c>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
    2476:	2700      	movs	r7, #0
		// Add a NULL to the end of the string
		field[i] = '\0';
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
    2478:	4c42      	ldr	r4, [pc, #264]	; (2584 <SIM808_response_gps_data+0x134>)
    247a:	e06a      	b.n	2552 <SIM808_response_gps_data+0x102>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
    247c:	7819      	ldrb	r1, [r3, #0]
    247e:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
    2480:	3301      	adds	r3, #1
    2482:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
    2484:	4283      	cmp	r3, r0
    2486:	d1f9      	bne.n	247c <SIM808_response_gps_data+0x2c>
    2488:	1b81      	subs	r1, r0, r6
    248a:	1c06      	adds	r6, r0, #0
    248c:	e000      	b.n	2490 <SIM808_response_gps_data+0x40>
    248e:	2100      	movs	r1, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';
    2490:	2200      	movs	r2, #0
    2492:	ab02      	add	r3, sp, #8
    2494:	545a      	strb	r2, [r3, r1]
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
    2496:	2f0b      	cmp	r7, #11
    2498:	d852      	bhi.n	2540 <SIM808_response_gps_data+0xf0>
    249a:	00bb      	lsls	r3, r7, #2
    249c:	58e3      	ldr	r3, [r4, r3]
    249e:	469f      	mov	pc, r3
			case 1:
			gps_data.utc_time = atoi(field);
    24a0:	a802      	add	r0, sp, #8
    24a2:	4b39      	ldr	r3, [pc, #228]	; (2588 <SIM808_response_gps_data+0x138>)
    24a4:	4798      	blx	r3
    24a6:	4b39      	ldr	r3, [pc, #228]	; (258c <SIM808_response_gps_data+0x13c>)
    24a8:	6098      	str	r0, [r3, #8]
			break;
    24aa:	e049      	b.n	2540 <SIM808_response_gps_data+0xf0>
			case 2:
			gps_data.status = field[0];
    24ac:	ab02      	add	r3, sp, #8
    24ae:	781a      	ldrb	r2, [r3, #0]
    24b0:	4b36      	ldr	r3, [pc, #216]	; (258c <SIM808_response_gps_data+0x13c>)
    24b2:	731a      	strb	r2, [r3, #12]
			break;
    24b4:	e044      	b.n	2540 <SIM808_response_gps_data+0xf0>
			case 3:
			if(gps_data.status != 'V') {
    24b6:	4b35      	ldr	r3, [pc, #212]	; (258c <SIM808_response_gps_data+0x13c>)
    24b8:	7b1b      	ldrb	r3, [r3, #12]
    24ba:	2b56      	cmp	r3, #86	; 0x56
    24bc:	d005      	beq.n	24ca <SIM808_response_gps_data+0x7a>
				gps_data.lat = gps_utils_coord_to_dec(field);
    24be:	a802      	add	r0, sp, #8
    24c0:	4b33      	ldr	r3, [pc, #204]	; (2590 <SIM808_response_gps_data+0x140>)
    24c2:	4798      	blx	r3
    24c4:	4b31      	ldr	r3, [pc, #196]	; (258c <SIM808_response_gps_data+0x13c>)
    24c6:	6118      	str	r0, [r3, #16]
    24c8:	e03a      	b.n	2540 <SIM808_response_gps_data+0xf0>
			}
			else {
				gps_data.lat = 0;
    24ca:	2200      	movs	r2, #0
    24cc:	4b2f      	ldr	r3, [pc, #188]	; (258c <SIM808_response_gps_data+0x13c>)
    24ce:	611a      	str	r2, [r3, #16]
    24d0:	e036      	b.n	2540 <SIM808_response_gps_data+0xf0>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
    24d2:	ab02      	add	r3, sp, #8
    24d4:	781a      	ldrb	r2, [r3, #0]
    24d6:	4b2d      	ldr	r3, [pc, #180]	; (258c <SIM808_response_gps_data+0x13c>)
    24d8:	761a      	strb	r2, [r3, #24]
			break;
    24da:	e031      	b.n	2540 <SIM808_response_gps_data+0xf0>
			case 5:
			if(gps_data.status != 'V') {
    24dc:	4b2b      	ldr	r3, [pc, #172]	; (258c <SIM808_response_gps_data+0x13c>)
    24de:	7b1b      	ldrb	r3, [r3, #12]
    24e0:	2b56      	cmp	r3, #86	; 0x56
    24e2:	d005      	beq.n	24f0 <SIM808_response_gps_data+0xa0>
				gps_data.lng = gps_utils_coord_to_dec(field);
    24e4:	a802      	add	r0, sp, #8
    24e6:	4b2a      	ldr	r3, [pc, #168]	; (2590 <SIM808_response_gps_data+0x140>)
    24e8:	4798      	blx	r3
    24ea:	4b28      	ldr	r3, [pc, #160]	; (258c <SIM808_response_gps_data+0x13c>)
    24ec:	6158      	str	r0, [r3, #20]
    24ee:	e027      	b.n	2540 <SIM808_response_gps_data+0xf0>
			}
			else {
				gps_data.lng = 0;
    24f0:	2200      	movs	r2, #0
    24f2:	4b26      	ldr	r3, [pc, #152]	; (258c <SIM808_response_gps_data+0x13c>)
    24f4:	615a      	str	r2, [r3, #20]
    24f6:	e023      	b.n	2540 <SIM808_response_gps_data+0xf0>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
    24f8:	ab02      	add	r3, sp, #8
    24fa:	781a      	ldrb	r2, [r3, #0]
    24fc:	4b23      	ldr	r3, [pc, #140]	; (258c <SIM808_response_gps_data+0x13c>)
    24fe:	765a      	strb	r2, [r3, #25]
			break;
    2500:	e01e      	b.n	2540 <SIM808_response_gps_data+0xf0>
			case 7:
			gps_data.ground_speed = atof(field)*1.852;
    2502:	a802      	add	r0, sp, #8
    2504:	4b23      	ldr	r3, [pc, #140]	; (2594 <SIM808_response_gps_data+0x144>)
    2506:	4798      	blx	r3
    2508:	4b1c      	ldr	r3, [pc, #112]	; (257c <SIM808_response_gps_data+0x12c>)
    250a:	4a1b      	ldr	r2, [pc, #108]	; (2578 <SIM808_response_gps_data+0x128>)
    250c:	4d22      	ldr	r5, [pc, #136]	; (2598 <SIM808_response_gps_data+0x148>)
    250e:	47a8      	blx	r5
    2510:	4b22      	ldr	r3, [pc, #136]	; (259c <SIM808_response_gps_data+0x14c>)
    2512:	4798      	blx	r3
    2514:	4b1d      	ldr	r3, [pc, #116]	; (258c <SIM808_response_gps_data+0x13c>)
    2516:	61d8      	str	r0, [r3, #28]
			break;
    2518:	e012      	b.n	2540 <SIM808_response_gps_data+0xf0>
			case 8:
			gps_data.ground_course = atof(field);
    251a:	a802      	add	r0, sp, #8
    251c:	4b1d      	ldr	r3, [pc, #116]	; (2594 <SIM808_response_gps_data+0x144>)
    251e:	4798      	blx	r3
    2520:	4b1e      	ldr	r3, [pc, #120]	; (259c <SIM808_response_gps_data+0x14c>)
    2522:	4798      	blx	r3
    2524:	4b19      	ldr	r3, [pc, #100]	; (258c <SIM808_response_gps_data+0x13c>)
    2526:	6218      	str	r0, [r3, #32]
			break;
    2528:	e00a      	b.n	2540 <SIM808_response_gps_data+0xf0>
			case 9:
			gps_data.date = atoi(field);
    252a:	a802      	add	r0, sp, #8
    252c:	4b16      	ldr	r3, [pc, #88]	; (2588 <SIM808_response_gps_data+0x138>)
    252e:	4798      	blx	r3
    2530:	4b16      	ldr	r3, [pc, #88]	; (258c <SIM808_response_gps_data+0x13c>)
    2532:	6258      	str	r0, [r3, #36]	; 0x24
			break;
    2534:	e004      	b.n	2540 <SIM808_response_gps_data+0xf0>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
    2536:	ab02      	add	r3, sp, #8
    2538:	781a      	ldrb	r2, [r3, #0]
    253a:	2328      	movs	r3, #40	; 0x28
    253c:	4913      	ldr	r1, [pc, #76]	; (258c <SIM808_response_gps_data+0x13c>)
    253e:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
    2540:	3601      	adds	r6, #1
		j++;
    2542:	3701      	adds	r7, #1
    2544:	b2ff      	uxtb	r7, r7
		comma = strchr (position, ',');
    2546:	1c30      	adds	r0, r6, #0
    2548:	212c      	movs	r1, #44	; 0x2c
    254a:	4b0d      	ldr	r3, [pc, #52]	; (2580 <SIM808_response_gps_data+0x130>)
    254c:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
    254e:	2800      	cmp	r0, #0
    2550:	d004      	beq.n	255c <SIM808_response_gps_data+0x10c>
		int i = 0;

		while (position < comma) {
    2552:	4286      	cmp	r6, r0
    2554:	d29b      	bcs.n	248e <SIM808_response_gps_data+0x3e>
    2556:	aa02      	add	r2, sp, #8
    2558:	1c33      	adds	r3, r6, #0
    255a:	e78f      	b.n	247c <SIM808_response_gps_data+0x2c>
		position++;
		j++;
		comma = strchr (position, ',');
	}

	if(gps_data.status == 'A') {
    255c:	4b0b      	ldr	r3, [pc, #44]	; (258c <SIM808_response_gps_data+0x13c>)
    255e:	7b1b      	ldrb	r3, [r3, #12]
    2560:	2b41      	cmp	r3, #65	; 0x41
    2562:	d106      	bne.n	2572 <SIM808_response_gps_data+0x122>
		gps_utils_raw_data_to_send_buffer(&gprs_log_buf);
    2564:	480e      	ldr	r0, [pc, #56]	; (25a0 <SIM808_response_gps_data+0x150>)
    2566:	4b0f      	ldr	r3, [pc, #60]	; (25a4 <SIM808_response_gps_data+0x154>)
    2568:	4798      	blx	r3
		gps_counter++;
    256a:	4b0f      	ldr	r3, [pc, #60]	; (25a8 <SIM808_response_gps_data+0x158>)
    256c:	781a      	ldrb	r2, [r3, #0]
    256e:	3201      	adds	r2, #1
    2570:	701a      	strb	r2, [r3, #0]
	}
}
    2572:	b007      	add	sp, #28
    2574:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2576:	46c0      	nop			; (mov r8, r8)
    2578:	c083126f 	.word	0xc083126f
    257c:	3ffda1ca 	.word	0x3ffda1ca
    2580:	00006b4d 	.word	0x00006b4d
    2584:	0000f2f8 	.word	0x0000f2f8
    2588:	0000692b 	.word	0x0000692b
    258c:	20000bf8 	.word	0x20000bf8
    2590:	00002279 	.word	0x00002279
    2594:	00006921 	.word	0x00006921
    2598:	0000cb09 	.word	0x0000cb09
    259c:	0000d881 	.word	0x0000d881
    25a0:	20000cc0 	.word	0x20000cc0
    25a4:	0000221d 	.word	0x0000221d
    25a8:	200002fe 	.word	0x200002fe
    25ac:	46c0      	nop			; (mov r8, r8)
    25ae:	46c0      	nop			; (mov r8, r8)

000025b0 <rtc_lib_soft_alarm_handler>:
	return false;
}
//handle soft alarms! This should be registered as alarm 0
//This could also be added as an invisible extension to the normal alarms
static void rtc_lib_soft_alarm_handler(void)
{
    25b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    25b2:	465f      	mov	r7, fp
    25b4:	4656      	mov	r6, sl
    25b6:	464d      	mov	r5, r9
    25b8:	4644      	mov	r4, r8
    25ba:	b4f0      	push	{r4, r5, r6, r7}
    25bc:	b085      	sub	sp, #20
	soft_alarm_t * curr_alarm = soft_alarm_conf;
	//Get current time
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
    25be:	482c      	ldr	r0, [pc, #176]	; (2670 <rtc_lib_soft_alarm_handler+0xc0>)
    25c0:	a902      	add	r1, sp, #8
    25c2:	4b2c      	ldr	r3, [pc, #176]	; (2674 <rtc_lib_soft_alarm_handler+0xc4>)
    25c4:	4798      	blx	r3
	//Loop through soft alarms
	while(curr_alarm->alarm_settings.active)
    25c6:	4b2c      	ldr	r3, [pc, #176]	; (2678 <rtc_lib_soft_alarm_handler+0xc8>)
    25c8:	7a1b      	ldrb	r3, [r3, #8]
    25ca:	2b00      	cmp	r3, #0
    25cc:	d048      	beq.n	2660 <rtc_lib_soft_alarm_handler+0xb0>
    25ce:	4c2b      	ldr	r4, [pc, #172]	; (267c <rtc_lib_soft_alarm_handler+0xcc>)
}
//handle soft alarms! This should be registered as alarm 0
//This could also be added as an invisible extension to the normal alarms
static void rtc_lib_soft_alarm_handler(void)
{
	soft_alarm_t * curr_alarm = soft_alarm_conf;
    25d0:	1c25      	adds	r5, r4, #0
    25d2:	3d0e      	subs	r5, #14
		time->hour %= 24;
}
static inline bool rtc_lib_compare_time(struct rtc_calendar_time* time1, struct rtc_calendar_time* time2)
{
	//Normalize am/pm
	time1->hour %= 12;
    25d4:	4f2a      	ldr	r7, [pc, #168]	; (2680 <rtc_lib_soft_alarm_handler+0xd0>)
    25d6:	466a      	mov	r2, sp
    25d8:	7a90      	ldrb	r0, [r2, #10]
    25da:	210c      	movs	r1, #12
    25dc:	47b8      	blx	r7
    25de:	b2ce      	uxtb	r6, r1
    25e0:	466b      	mov	r3, sp
    25e2:	729e      	strb	r6, [r3, #10]
    25e4:	46a1      	mov	r9, r4
	time2->hour %= 12;	
    25e6:	7820      	ldrb	r0, [r4, #0]
    25e8:	210c      	movs	r1, #12
    25ea:	47b8      	blx	r7
    25ec:	b2c9      	uxtb	r1, r1
    25ee:	7021      	strb	r1, [r4, #0]
	
	if ((time1->second == time2->second) &&
    25f0:	4668      	mov	r0, sp
    25f2:	7a03      	ldrb	r3, [r0, #8]
    25f4:	1ea2      	subs	r2, r4, #2
    25f6:	4690      	mov	r8, r2
    25f8:	7812      	ldrb	r2, [r2, #0]
    25fa:	429a      	cmp	r2, r3
    25fc:	d10b      	bne.n	2616 <rtc_lib_soft_alarm_handler+0x66>
    25fe:	428e      	cmp	r6, r1
    2600:	d109      	bne.n	2616 <rtc_lib_soft_alarm_handler+0x66>
    2602:	2001      	movs	r0, #1
    2604:	4240      	negs	r0, r0
    2606:	4682      	mov	sl, r0
    2608:	44ca      	add	sl, r9
		(time1->hour == time2->hour) &&
    260a:	466a      	mov	r2, sp
    260c:	7a51      	ldrb	r1, [r2, #9]
    260e:	4650      	mov	r0, sl
    2610:	7802      	ldrb	r2, [r0, #0]
    2612:	4291      	cmp	r1, r2
    2614:	d005      	beq.n	2622 <rtc_lib_soft_alarm_handler+0x72>
			//Alarm has gone off, handle!
			rtc_lib_update_alarm_time(&curr_alarm->next_alarm, curr_alarm->alarm_settings);
			curr_alarm->alarm_settings.external_callback_func();
		}
		//Move on to the next one
		curr_alarm++;
    2616:	3514      	adds	r5, #20
    2618:	3414      	adds	r4, #20
	soft_alarm_t * curr_alarm = soft_alarm_conf;
	//Get current time
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
	//Loop through soft alarms
	while(curr_alarm->alarm_settings.active)
    261a:	7a2b      	ldrb	r3, [r5, #8]
    261c:	2b00      	cmp	r3, #0
    261e:	d1da      	bne.n	25d6 <rtc_lib_soft_alarm_handler+0x26>
    2620:	e01e      	b.n	2660 <rtc_lib_soft_alarm_handler+0xb0>
    2622:	786a      	ldrb	r2, [r5, #1]
    2624:	4693      	mov	fp, r2
    2626:	78a8      	ldrb	r0, [r5, #2]
    2628:	9001      	str	r0, [sp, #4]

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    262a:	7828      	ldrb	r0, [r5, #0]
    262c:	181b      	adds	r3, r3, r0
		time->second %= 60;
    262e:	b2d8      	uxtb	r0, r3
    2630:	213c      	movs	r1, #60	; 0x3c
    2632:	4a13      	ldr	r2, [pc, #76]	; (2680 <rtc_lib_soft_alarm_handler+0xd0>)
    2634:	4790      	blx	r2
    2636:	4643      	mov	r3, r8
    2638:	7019      	strb	r1, [r3, #0]
		time->minute += active_alarm.alarm_interval_min;
    263a:	4652      	mov	r2, sl
    263c:	7810      	ldrb	r0, [r2, #0]
    263e:	4458      	add	r0, fp
		time->minute %= 60;
    2640:	b2c0      	uxtb	r0, r0
    2642:	213c      	movs	r1, #60	; 0x3c
    2644:	4b0e      	ldr	r3, [pc, #56]	; (2680 <rtc_lib_soft_alarm_handler+0xd0>)
    2646:	4798      	blx	r3
    2648:	4650      	mov	r0, sl
    264a:	7001      	strb	r1, [r0, #0]
		time->hour += active_alarm.alarm_interval_hour;
    264c:	9a01      	ldr	r2, [sp, #4]
    264e:	18b0      	adds	r0, r6, r2
		time->hour %= 24;
    2650:	b2c0      	uxtb	r0, r0
    2652:	2118      	movs	r1, #24
    2654:	4b0a      	ldr	r3, [pc, #40]	; (2680 <rtc_lib_soft_alarm_handler+0xd0>)
    2656:	4798      	blx	r3
    2658:	7021      	strb	r1, [r4, #0]
	{
		if (rtc_lib_compare_time(&now, &curr_alarm->next_alarm))
		{
			//Alarm has gone off, handle!
			rtc_lib_update_alarm_time(&curr_alarm->next_alarm, curr_alarm->alarm_settings);
			curr_alarm->alarm_settings.external_callback_func();
    265a:	686a      	ldr	r2, [r5, #4]
    265c:	4790      	blx	r2
    265e:	e7da      	b.n	2616 <rtc_lib_soft_alarm_handler+0x66>
		}
		//Move on to the next one
		curr_alarm++;
	}
	
}
    2660:	b005      	add	sp, #20
    2662:	bc3c      	pop	{r2, r3, r4, r5}
    2664:	4690      	mov	r8, r2
    2666:	4699      	mov	r9, r3
    2668:	46a2      	mov	sl, r4
    266a:	46ab      	mov	fp, r5
    266c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    266e:	46c0      	nop			; (mov r8, r8)
    2670:	20002f44 	.word	0x20002f44
    2674:	00001901 	.word	0x00001901
    2678:	20002f58 	.word	0x20002f58
    267c:	20002f66 	.word	0x20002f66
    2680:	0000abf9 	.word	0x0000abf9

00002684 <rtc_match_callback0>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
//Wrappers
static void rtc_match_callback0(void)
{
    2684:	b5f0      	push	{r4, r5, r6, r7, lr}
    2686:	464f      	mov	r7, r9
    2688:	4646      	mov	r6, r8
    268a:	b4c0      	push	{r6, r7}
    268c:	b083      	sub	sp, #12
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	
	//Get current time to not mess with am/pm bull
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
    268e:	4f19      	ldr	r7, [pc, #100]	; (26f4 <rtc_match_callback0+0x70>)
    2690:	466d      	mov	r5, sp
    2692:	1c38      	adds	r0, r7, #0
    2694:	4669      	mov	r1, sp
    2696:	4b18      	ldr	r3, [pc, #96]	; (26f8 <rtc_match_callback0+0x74>)
    2698:	4798      	blx	r3
	
	alarm.time = now;
    269a:	4c18      	ldr	r4, [pc, #96]	; (26fc <rtc_match_callback0+0x78>)
    269c:	1c23      	adds	r3, r4, #0
    269e:	cd06      	ldmia	r5!, {r1, r2}
    26a0:	c306      	stmia	r3!, {r1, r2}
	
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
    26a2:	2307      	movs	r3, #7
    26a4:	7223      	strb	r3, [r4, #8]
    26a6:	4d16      	ldr	r5, [pc, #88]	; (2700 <rtc_match_callback0+0x7c>)
    26a8:	786b      	ldrb	r3, [r5, #1]
    26aa:	4699      	mov	r9, r3
    26ac:	78a9      	ldrb	r1, [r5, #2]
    26ae:	4688      	mov	r8, r1

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    26b0:	7820      	ldrb	r0, [r4, #0]
    26b2:	782b      	ldrb	r3, [r5, #0]
    26b4:	18c0      	adds	r0, r0, r3
		time->second %= 60;
    26b6:	b2c0      	uxtb	r0, r0
    26b8:	4e12      	ldr	r6, [pc, #72]	; (2704 <rtc_match_callback0+0x80>)
    26ba:	213c      	movs	r1, #60	; 0x3c
    26bc:	47b0      	blx	r6
    26be:	7021      	strb	r1, [r4, #0]
		time->minute += active_alarm.alarm_interval_min;
    26c0:	7860      	ldrb	r0, [r4, #1]
    26c2:	4448      	add	r0, r9
		time->minute %= 60;
    26c4:	b2c0      	uxtb	r0, r0
    26c6:	213c      	movs	r1, #60	; 0x3c
    26c8:	47b0      	blx	r6
    26ca:	7061      	strb	r1, [r4, #1]
		time->hour += active_alarm.alarm_interval_hour;
    26cc:	78a0      	ldrb	r0, [r4, #2]
    26ce:	4440      	add	r0, r8
		time->hour %= 24;
    26d0:	b2c0      	uxtb	r0, r0
    26d2:	2118      	movs	r1, #24
    26d4:	47b0      	blx	r6
    26d6:	70a1      	strb	r1, [r4, #2]
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
	
	//Update and normalize alarm time
	rtc_lib_update_alarm_time(&alarm.time, alarm_conf[alarm_number]);
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);
    26d8:	1c38      	adds	r0, r7, #0
    26da:	1c21      	adds	r1, r4, #0
    26dc:	2200      	movs	r2, #0
    26de:	4b0a      	ldr	r3, [pc, #40]	; (2708 <rtc_match_callback0+0x84>)
    26e0:	4798      	blx	r3
	
	//Do we have a valid callback? 
	if (*alarm_conf[alarm_number].external_callback_func)
    26e2:	686b      	ldr	r3, [r5, #4]
    26e4:	2b00      	cmp	r3, #0
    26e6:	d000      	beq.n	26ea <rtc_match_callback0+0x66>
	{
		//Call it then
		alarm_conf[alarm_number].external_callback_func();
    26e8:	4798      	blx	r3
}
//Wrappers
static void rtc_match_callback0(void)
{
	rtc_match_callback(RTC_CALENDAR_ALARM_0);
}
    26ea:	b003      	add	sp, #12
    26ec:	bc0c      	pop	{r2, r3}
    26ee:	4690      	mov	r8, r2
    26f0:	4699      	mov	r9, r3
    26f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    26f4:	20002f44 	.word	0x20002f44
    26f8:	00001901 	.word	0x00001901
    26fc:	200001d4 	.word	0x200001d4
    2700:	20002f38 	.word	0x20002f38
    2704:	0000abf9 	.word	0x0000abf9
    2708:	0000192d 	.word	0x0000192d

0000270c <rtc_lib_configure_calendar>:
soft_alarm_t soft_alarm_conf[NO_SOFT_RTC_ALARMS];

uint8_t no_active_alarms;

 void rtc_lib_configure_calendar(void)
{
    270c:	b510      	push	{r4, lr}
    270e:	b088      	sub	sp, #32
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
    2710:	aa03      	add	r2, sp, #12
    2712:	23a0      	movs	r3, #160	; 0xa0
    2714:	011b      	lsls	r3, r3, #4
    2716:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
    2718:	2300      	movs	r3, #0
    271a:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
    271c:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
    271e:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
    2720:	21fa      	movs	r1, #250	; 0xfa
    2722:	00c9      	lsls	r1, r1, #3
    2724:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
    2726:	a805      	add	r0, sp, #20
    2728:	7003      	strb	r3, [r0, #0]
    272a:	4668      	mov	r0, sp
    272c:	7543      	strb	r3, [r0, #21]
    272e:	4668      	mov	r0, sp
    2730:	7583      	strb	r3, [r0, #22]
    2732:	4668      	mov	r0, sp
    2734:	75c3      	strb	r3, [r0, #23]
    2736:	2301      	movs	r3, #1
    2738:	a806      	add	r0, sp, #24
    273a:	7003      	strb	r3, [r0, #0]
    273c:	4668      	mov	r0, sp
    273e:	7643      	strb	r3, [r0, #25]
    2740:	466b      	mov	r3, sp
    2742:	8359      	strh	r1, [r3, #26]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
    2744:	2306      	movs	r3, #6
    2746:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
    2748:	4c11      	ldr	r4, [pc, #68]	; (2790 <rtc_lib_configure_calendar+0x84>)
    274a:	1c20      	adds	r0, r4, #0
    274c:	4911      	ldr	r1, [pc, #68]	; (2794 <rtc_lib_configure_calendar+0x88>)
    274e:	4b12      	ldr	r3, [pc, #72]	; (2798 <rtc_lib_configure_calendar+0x8c>)
    2750:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    2752:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2754:	2208      	movs	r2, #8
    2756:	4b11      	ldr	r3, [pc, #68]	; (279c <rtc_lib_configure_calendar+0x90>)
    2758:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    275a:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    275c:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    275e:	b25b      	sxtb	r3, r3
    2760:	2b00      	cmp	r3, #0
    2762:	dbfb      	blt.n	275c <rtc_lib_configure_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
    2764:	880a      	ldrh	r2, [r1, #0]
    2766:	2302      	movs	r3, #2
    2768:	4313      	orrs	r3, r2
    276a:	800b      	strh	r3, [r1, #0]
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
    276c:	a901      	add	r1, sp, #4
    276e:	2300      	movs	r3, #0
    2770:	700b      	strb	r3, [r1, #0]
	time->minute = 0;
    2772:	704b      	strb	r3, [r1, #1]
	time->hour   = 0;
    2774:	708b      	strb	r3, [r1, #2]
	time->pm     = 0;
    2776:	70cb      	strb	r3, [r1, #3]
	time->day 	 = 1;
    2778:	2301      	movs	r3, #1
    277a:	710b      	strb	r3, [r1, #4]
	rtc_calendar_enable(&rtc_instance);
	
	//Set time to something more recent
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
    277c:	4b08      	ldr	r3, [pc, #32]	; (27a0 <rtc_lib_configure_calendar+0x94>)
    277e:	80cb      	strh	r3, [r1, #6]
	time.month = 10;
    2780:	230a      	movs	r3, #10
    2782:	714b      	strb	r3, [r1, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
    2784:	4802      	ldr	r0, [pc, #8]	; (2790 <rtc_lib_configure_calendar+0x84>)
    2786:	4b07      	ldr	r3, [pc, #28]	; (27a4 <rtc_lib_configure_calendar+0x98>)
    2788:	4798      	blx	r3

}
    278a:	b008      	add	sp, #32
    278c:	bd10      	pop	{r4, pc}
    278e:	46c0      	nop			; (mov r8, r8)
    2790:	20002f44 	.word	0x20002f44
    2794:	40001400 	.word	0x40001400
    2798:	00001961 	.word	0x00001961
    279c:	e000e100 	.word	0xe000e100
    27a0:	000007df 	.word	0x000007df
    27a4:	000018e9 	.word	0x000018e9

000027a8 <rtc_lib_set_alarm>:
	
	alarm_number++;
}
	
void rtc_lib_set_alarm(uint16_t interval, void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
{
    27a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    27aa:	465f      	mov	r7, fp
    27ac:	4656      	mov	r6, sl
    27ae:	464d      	mov	r5, r9
    27b0:	4644      	mov	r4, r8
    27b2:	b4f0      	push	{r4, r5, r6, r7}
    27b4:	b087      	sub	sp, #28
    27b6:	1c04      	adds	r4, r0, #0
    27b8:	1c0e      	adds	r6, r1, #0
	//Validate arguments
	if (alarm_number >= NO_RTC_ALARMS || !callback_func )
    27ba:	2a00      	cmp	r2, #0
    27bc:	d14b      	bne.n	2856 <rtc_lib_set_alarm+0xae>
    27be:	2900      	cmp	r1, #0
    27c0:	d049      	beq.n	2856 <rtc_lib_set_alarm+0xae>
	{
		return;	//Fail
	}
	
	//Set all parts of the alarm struct. (This is to speed up the interrupt)
	alarm_conf[alarm_number].alarm_interval_hour = interval / (60 * 60);
    27c2:	4d28      	ldr	r5, [pc, #160]	; (2864 <rtc_lib_set_alarm+0xbc>)
    27c4:	4f28      	ldr	r7, [pc, #160]	; (2868 <rtc_lib_set_alarm+0xc0>)
    27c6:	21e1      	movs	r1, #225	; 0xe1
    27c8:	0109      	lsls	r1, r1, #4
    27ca:	47b8      	blx	r7
    27cc:	70a8      	strb	r0, [r5, #2]
	alarm_conf[alarm_number].alarm_interval_min = interval % (60 * 60) / 60;
    27ce:	4827      	ldr	r0, [pc, #156]	; (286c <rtc_lib_set_alarm+0xc4>)
    27d0:	4680      	mov	r8, r0
    27d2:	1c20      	adds	r0, r4, #0
    27d4:	21e1      	movs	r1, #225	; 0xe1
    27d6:	0109      	lsls	r1, r1, #4
    27d8:	47c0      	blx	r8
    27da:	b288      	uxth	r0, r1
    27dc:	213c      	movs	r1, #60	; 0x3c
    27de:	47b8      	blx	r7
    27e0:	7068      	strb	r0, [r5, #1]
	alarm_conf[alarm_number].alarm_interval_sec = interval % 60;
    27e2:	1c20      	adds	r0, r4, #0
    27e4:	213c      	movs	r1, #60	; 0x3c
    27e6:	47c0      	blx	r8
    27e8:	7029      	strb	r1, [r5, #0]
	
	//Set to active, for future generations
	alarm_conf[alarm_number].active = true;
    27ea:	2101      	movs	r1, #1
    27ec:	468a      	mov	sl, r1
    27ee:	7229      	strb	r1, [r5, #8]
	
	//Get current time to sync alarm and time
	struct rtc_calendar_time time;
	/* Get current time. */
	rtc_calendar_get_time(&rtc_instance, &time);
    27f0:	481f      	ldr	r0, [pc, #124]	; (2870 <rtc_lib_set_alarm+0xc8>)
    27f2:	4681      	mov	r9, r0
    27f4:	ac04      	add	r4, sp, #16
    27f6:	1c21      	adds	r1, r4, #0
    27f8:	4b1e      	ldr	r3, [pc, #120]	; (2874 <rtc_lib_set_alarm+0xcc>)
    27fa:	4798      	blx	r3
	
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
    27fc:	af01      	add	r7, sp, #4
    27fe:	1c3b      	adds	r3, r7, #0
    2800:	1c22      	adds	r2, r4, #0
    2802:	ca03      	ldmia	r2!, {r0, r1}
    2804:	c303      	stmia	r3!, {r0, r1}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;	//Match on HH:MM:SS
    2806:	4651      	mov	r1, sl
    2808:	7239      	strb	r1, [r7, #8]
    280a:	786b      	ldrb	r3, [r5, #1]
    280c:	469b      	mov	fp, r3
    280e:	78a8      	ldrb	r0, [r5, #2]
    2810:	4682      	mov	sl, r0

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    2812:	7828      	ldrb	r0, [r5, #0]
    2814:	7823      	ldrb	r3, [r4, #0]
    2816:	18c0      	adds	r0, r0, r3
		time->second %= 60;
    2818:	b2c0      	uxtb	r0, r0
    281a:	213c      	movs	r1, #60	; 0x3c
    281c:	47c0      	blx	r8
    281e:	7021      	strb	r1, [r4, #0]
		time->minute += active_alarm.alarm_interval_min;
    2820:	7860      	ldrb	r0, [r4, #1]
    2822:	4458      	add	r0, fp
		time->minute %= 60;
    2824:	b2c0      	uxtb	r0, r0
    2826:	213c      	movs	r1, #60	; 0x3c
    2828:	47c0      	blx	r8
    282a:	7061      	strb	r1, [r4, #1]
		time->hour += active_alarm.alarm_interval_hour;
    282c:	78a0      	ldrb	r0, [r4, #2]
    282e:	4450      	add	r0, sl
		time->hour %= 24;
    2830:	b2c0      	uxtb	r0, r0
    2832:	2118      	movs	r1, #24
    2834:	47c0      	blx	r8
    2836:	70a1      	strb	r1, [r4, #2]
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, alarm_conf[alarm_number]);
	
	//Update alarm
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);		
    2838:	4648      	mov	r0, r9
    283a:	1c39      	adds	r1, r7, #0
    283c:	2200      	movs	r2, #0
    283e:	4b0e      	ldr	r3, [pc, #56]	; (2878 <rtc_lib_set_alarm+0xd0>)
    2840:	4798      	blx	r3
// 	rtc_match_callback(RTC_CALENDAR_ALARM_3);
// }
//Set upp a callback for an alarm
 static void configure_rtc_callbacks( void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
{
	alarm_conf[alarm_number].external_callback_func = callback_func;
    2842:	606e      	str	r6, [r5, #4]
	void(*callback_wrappers[NO_RTC_ALARMS])(void) = {rtc_match_callback0};
	//const void(*callback_wrappers[NO_RTC_ALARMS])(void) = {rtc_match_callback0, rtc_match_callback1, rtc_match_callback2, rtc_match_callback3 };
		
	
	//And register callback
	rtc_calendar_register_callback(	&rtc_instance, callback_wrappers[alarm_number], alarm_number);
    2844:	4648      	mov	r0, r9
    2846:	490d      	ldr	r1, [pc, #52]	; (287c <rtc_lib_set_alarm+0xd4>)
    2848:	2200      	movs	r2, #0
    284a:	4b0d      	ldr	r3, [pc, #52]	; (2880 <rtc_lib_set_alarm+0xd8>)
    284c:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, alarm_number);
    284e:	4648      	mov	r0, r9
    2850:	2100      	movs	r1, #0
    2852:	4b0c      	ldr	r3, [pc, #48]	; (2884 <rtc_lib_set_alarm+0xdc>)
    2854:	4798      	blx	r3
	//Update alarm
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);		
	
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func, alarm_number);
}
    2856:	b007      	add	sp, #28
    2858:	bc3c      	pop	{r2, r3, r4, r5}
    285a:	4690      	mov	r8, r2
    285c:	4699      	mov	r9, r3
    285e:	46a2      	mov	sl, r4
    2860:	46ab      	mov	fp, r5
    2862:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2864:	20002f38 	.word	0x20002f38
    2868:	0000ab71 	.word	0x0000ab71
    286c:	0000abf9 	.word	0x0000abf9
    2870:	20002f44 	.word	0x20002f44
    2874:	00001901 	.word	0x00001901
    2878:	0000192d 	.word	0x0000192d
    287c:	00002685 	.word	0x00002685
    2880:	000019f5 	.word	0x000019f5
    2884:	00001a15 	.word	0x00001a15

00002888 <rtc_lib_set_alarm_simple>:
}

//Set RTC from arguments and do cleanup relevant to this project
//void rtc_simple_configuration(uint16_t interval, void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
void rtc_lib_set_alarm_simple(uint16_t interval, void(*callback_func)(void))
{
    2888:	b510      	push	{r4, lr}
	//Slight hack to keep it SIMPLE
	static enum rtc_calendar_alarm alarm_number = 0;
	
	//And then set the alarm!
	rtc_lib_set_alarm(interval, callback_func, alarm_number);
    288a:	4c04      	ldr	r4, [pc, #16]	; (289c <rtc_lib_set_alarm_simple+0x14>)
    288c:	7822      	ldrb	r2, [r4, #0]
    288e:	4b04      	ldr	r3, [pc, #16]	; (28a0 <rtc_lib_set_alarm_simple+0x18>)
    2890:	4798      	blx	r3
	
	alarm_number++;
    2892:	7823      	ldrb	r3, [r4, #0]
    2894:	3301      	adds	r3, #1
    2896:	7023      	strb	r3, [r4, #0]
}
    2898:	bd10      	pop	{r4, pc}
    289a:	46c0      	nop			; (mov r8, r8)
    289c:	200001d1 	.word	0x200001d1
    28a0:	000027a9 	.word	0x000027a9

000028a4 <rtc_lib_configure_soft_alarms>:
	configure_rtc_callbacks(callback_func, alarm_number);
}

//Set up handler for soft alarms
void rtc_lib_configure_soft_alarms(void)
{
    28a4:	b508      	push	{r3, lr}
	//Set up calendar and register handler for soft alarms
	rtc_lib_configure_calendar();
    28a6:	4b07      	ldr	r3, [pc, #28]	; (28c4 <rtc_lib_configure_soft_alarms+0x20>)
    28a8:	4798      	blx	r3
	//init items
	for (int i = 0; i < NO_SOFT_RTC_ALARMS;i++)
	{
		soft_alarm_conf[i].alarm_settings.active = false;
    28aa:	4b07      	ldr	r3, [pc, #28]	; (28c8 <rtc_lib_configure_soft_alarms+0x24>)
    28ac:	2200      	movs	r2, #0
    28ae:	721a      	strb	r2, [r3, #8]
    28b0:	771a      	strb	r2, [r3, #28]
    28b2:	2130      	movs	r1, #48	; 0x30
    28b4:	545a      	strb	r2, [r3, r1]
    28b6:	2144      	movs	r1, #68	; 0x44
    28b8:	545a      	strb	r2, [r3, r1]
	}
	rtc_lib_set_alarm_simple(0, rtc_lib_soft_alarm_handler);
    28ba:	2000      	movs	r0, #0
    28bc:	4903      	ldr	r1, [pc, #12]	; (28cc <rtc_lib_configure_soft_alarms+0x28>)
    28be:	4b04      	ldr	r3, [pc, #16]	; (28d0 <rtc_lib_configure_soft_alarms+0x2c>)
    28c0:	4798      	blx	r3
}
    28c2:	bd08      	pop	{r3, pc}
    28c4:	0000270d 	.word	0x0000270d
    28c8:	20002f58 	.word	0x20002f58
    28cc:	000025b1 	.word	0x000025b1
    28d0:	00002889 	.word	0x00002889

000028d4 <rtc_lib_set_soft_alarm_simple>:
//Simple way to set up a soft alarm
void rtc_lib_set_soft_alarm_simple(uint16_t interval, void(*callback_func)(void))
{
    28d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    28d6:	465f      	mov	r7, fp
    28d8:	4656      	mov	r6, sl
    28da:	464d      	mov	r5, r9
    28dc:	4644      	mov	r4, r8
    28de:	b4f0      	push	{r4, r5, r6, r7}
    28e0:	b085      	sub	sp, #20
    28e2:	4681      	mov	r9, r0
    28e4:	9101      	str	r1, [sp, #4]
	//Slight hack to keep it SIMPLE
	static uint8_t alarm_number = 0;
	
	//TODO: Write code here
	//Set all parts of the alarm struct. (This is to speed up the interrupt)
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_hour = interval / (60 * 60);
    28e6:	4f2d      	ldr	r7, [pc, #180]	; (299c <rtc_lib_set_soft_alarm_simple+0xc8>)
    28e8:	783e      	ldrb	r6, [r7, #0]
    28ea:	4c2d      	ldr	r4, [pc, #180]	; (29a0 <rtc_lib_set_soft_alarm_simple+0xcc>)
    28ec:	00b1      	lsls	r1, r6, #2
    28ee:	4688      	mov	r8, r1
    28f0:	198d      	adds	r5, r1, r6
    28f2:	00ad      	lsls	r5, r5, #2
    28f4:	4a2b      	ldr	r2, [pc, #172]	; (29a4 <rtc_lib_set_soft_alarm_simple+0xd0>)
    28f6:	4693      	mov	fp, r2
    28f8:	21e1      	movs	r1, #225	; 0xe1
    28fa:	0109      	lsls	r1, r1, #4
    28fc:	4790      	blx	r2
    28fe:	192d      	adds	r5, r5, r4
    2900:	46aa      	mov	sl, r5
    2902:	70a8      	strb	r0, [r5, #2]
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_min = interval % (60 * 60) / 60;
    2904:	4d28      	ldr	r5, [pc, #160]	; (29a8 <rtc_lib_set_soft_alarm_simple+0xd4>)
    2906:	4648      	mov	r0, r9
    2908:	21e1      	movs	r1, #225	; 0xe1
    290a:	0109      	lsls	r1, r1, #4
    290c:	47a8      	blx	r5
    290e:	b288      	uxth	r0, r1
    2910:	213c      	movs	r1, #60	; 0x3c
    2912:	47d8      	blx	fp
    2914:	4653      	mov	r3, sl
    2916:	7058      	strb	r0, [r3, #1]
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_sec = interval % 60;
    2918:	4641      	mov	r1, r8
    291a:	198b      	adds	r3, r1, r6
    291c:	009b      	lsls	r3, r3, #2
    291e:	469a      	mov	sl, r3
    2920:	4648      	mov	r0, r9
    2922:	213c      	movs	r1, #60	; 0x3c
    2924:	47a8      	blx	r5
    2926:	4652      	mov	r2, sl
    2928:	5511      	strb	r1, [r2, r4]
		
	//Set to active, for future generations
	soft_alarm_conf[alarm_number].alarm_settings.active = true;
    292a:	18a6      	adds	r6, r4, r2
    292c:	2301      	movs	r3, #1
    292e:	7233      	strb	r3, [r6, #8]
		
	//Get current time to sync alarm and time
	struct rtc_calendar_time time;
	/* Get current time. */
	rtc_calendar_get_time(&rtc_instance, &time);
    2930:	ae02      	add	r6, sp, #8
    2932:	481e      	ldr	r0, [pc, #120]	; (29ac <rtc_lib_set_soft_alarm_simple+0xd8>)
    2934:	1c31      	adds	r1, r6, #0
    2936:	4b1e      	ldr	r3, [pc, #120]	; (29b0 <rtc_lib_set_soft_alarm_simple+0xdc>)
    2938:	4798      	blx	r3
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, soft_alarm_conf[alarm_number].alarm_settings);
    293a:	783b      	ldrb	r3, [r7, #0]
    293c:	4698      	mov	r8, r3
    293e:	009b      	lsls	r3, r3, #2
    2940:	4443      	add	r3, r8
    2942:	009b      	lsls	r3, r3, #2
    2944:	191b      	adds	r3, r3, r4
    2946:	4699      	mov	r9, r3
    2948:	785a      	ldrb	r2, [r3, #1]
    294a:	4693      	mov	fp, r2
    294c:	789b      	ldrb	r3, [r3, #2]
    294e:	9300      	str	r3, [sp, #0]

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
    2950:	4649      	mov	r1, r9
    2952:	7808      	ldrb	r0, [r1, #0]
    2954:	7833      	ldrb	r3, [r6, #0]
    2956:	18c0      	adds	r0, r0, r3
		time->second %= 60;
    2958:	b2c0      	uxtb	r0, r0
    295a:	213c      	movs	r1, #60	; 0x3c
    295c:	47a8      	blx	r5
    295e:	7031      	strb	r1, [r6, #0]
		time->minute += active_alarm.alarm_interval_min;
    2960:	7870      	ldrb	r0, [r6, #1]
    2962:	4458      	add	r0, fp
		time->minute %= 60;
    2964:	b2c0      	uxtb	r0, r0
    2966:	213c      	movs	r1, #60	; 0x3c
    2968:	47a8      	blx	r5
    296a:	7071      	strb	r1, [r6, #1]
		time->hour += active_alarm.alarm_interval_hour;
    296c:	78b0      	ldrb	r0, [r6, #2]
    296e:	9a00      	ldr	r2, [sp, #0]
    2970:	1810      	adds	r0, r2, r0
		time->hour %= 24;
    2972:	b2c0      	uxtb	r0, r0
    2974:	2118      	movs	r1, #24
    2976:	47a8      	blx	r5
    2978:	70b1      	strb	r1, [r6, #2]
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, soft_alarm_conf[alarm_number].alarm_settings);
	
	//Set alarm time to that time
	soft_alarm_conf[alarm_number].next_alarm = time;
    297a:	464b      	mov	r3, r9
    297c:	330c      	adds	r3, #12
    297e:	ce06      	ldmia	r6!, {r1, r2}
    2980:	c306      	stmia	r3!, {r1, r2}
		
	/* Configure and enable callback */
	soft_alarm_conf[alarm_number].alarm_settings.external_callback_func = callback_func;
    2982:	464c      	mov	r4, r9
    2984:	9a01      	ldr	r2, [sp, #4]
    2986:	6062      	str	r2, [r4, #4]
	
	alarm_number++;
    2988:	4643      	mov	r3, r8
    298a:	3301      	adds	r3, #1
    298c:	703b      	strb	r3, [r7, #0]
    298e:	b005      	add	sp, #20
    2990:	bc3c      	pop	{r2, r3, r4, r5}
    2992:	4690      	mov	r8, r2
    2994:	4699      	mov	r9, r3
    2996:	46a2      	mov	sl, r4
    2998:	46ab      	mov	fp, r5
    299a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    299c:	200001e0 	.word	0x200001e0
    29a0:	20002f58 	.word	0x20002f58
    29a4:	0000ab71 	.word	0x0000ab71
    29a8:	0000abf9 	.word	0x0000abf9
    29ac:	20002f44 	.word	0x20002f44
    29b0:	00001901 	.word	0x00001901

000029b4 <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
    29b4:	4770      	bx	lr
    29b6:	46c0      	nop			; (mov r8, r8)

000029b8 <usart_read_callback>:
	
	return result;
}

void usart_read_callback(struct usart_module *const usart_module)
{
    29b8:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
    29ba:	4b15      	ldr	r3, [pc, #84]	; (2a10 <usart_read_callback+0x58>)
    29bc:	781b      	ldrb	r3, [r3, #0]
    29be:	2b0a      	cmp	r3, #10
    29c0:	d10f      	bne.n	29e2 <usart_read_callback+0x2a>
		if(SIM808_buf.position > 1) {
    29c2:	2380      	movs	r3, #128	; 0x80
    29c4:	4a13      	ldr	r2, [pc, #76]	; (2a14 <usart_read_callback+0x5c>)
    29c6:	5cd3      	ldrb	r3, [r2, r3]
    29c8:	b2db      	uxtb	r3, r3
    29ca:	2b01      	cmp	r3, #1
    29cc:	d919      	bls.n	2a02 <usart_read_callback+0x4a>
			SIM808_buf.command[SIM808_buf.position] = '\0';
    29ce:	1c13      	adds	r3, r2, #0
    29d0:	2280      	movs	r2, #128	; 0x80
    29d2:	5c9a      	ldrb	r2, [r3, r2]
    29d4:	b2d2      	uxtb	r2, r2
    29d6:	2100      	movs	r1, #0
    29d8:	5499      	strb	r1, [r3, r2]
			SIM808_buf.available = 1;
    29da:	2101      	movs	r1, #1
    29dc:	2281      	movs	r2, #129	; 0x81
    29de:	5499      	strb	r1, [r3, r2]
    29e0:	e00f      	b.n	2a02 <usart_read_callback+0x4a>
		}
	}
	else if(incoming_byte[0] != '\r'){
    29e2:	4b0b      	ldr	r3, [pc, #44]	; (2a10 <usart_read_callback+0x58>)
    29e4:	781b      	ldrb	r3, [r3, #0]
    29e6:	2b0d      	cmp	r3, #13
    29e8:	d00b      	beq.n	2a02 <usart_read_callback+0x4a>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
    29ea:	4b0a      	ldr	r3, [pc, #40]	; (2a14 <usart_read_callback+0x5c>)
    29ec:	2280      	movs	r2, #128	; 0x80
    29ee:	5c99      	ldrb	r1, [r3, r2]
    29f0:	b2c9      	uxtb	r1, r1
    29f2:	4807      	ldr	r0, [pc, #28]	; (2a10 <usart_read_callback+0x58>)
    29f4:	7800      	ldrb	r0, [r0, #0]
    29f6:	b2c0      	uxtb	r0, r0
    29f8:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
    29fa:	5c99      	ldrb	r1, [r3, r2]
    29fc:	3101      	adds	r1, #1
    29fe:	b2c9      	uxtb	r1, r1
    2a00:	5499      	strb	r1, [r3, r2]
	}
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    2a02:	4805      	ldr	r0, [pc, #20]	; (2a18 <usart_read_callback+0x60>)
    2a04:	4902      	ldr	r1, [pc, #8]	; (2a10 <usart_read_callback+0x58>)
    2a06:	2201      	movs	r2, #1
    2a08:	4b04      	ldr	r3, [pc, #16]	; (2a1c <usart_read_callback+0x64>)
    2a0a:	4798      	blx	r3
}
    2a0c:	bd08      	pop	{r3, pc}
    2a0e:	46c0      	nop			; (mov r8, r8)
    2a10:	2000033c 	.word	0x2000033c
    2a14:	20000c24 	.word	0x20000c24
    2a18:	20002e5c 	.word	0x20002e5c
    2a1c:	00004e45 	.word	0x00004e45

00002a20 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    2a20:	b570      	push	{r4, r5, r6, lr}
    2a22:	b082      	sub	sp, #8
    2a24:	1c05      	adds	r5, r0, #0
    2a26:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    2a28:	2200      	movs	r2, #0
    2a2a:	466b      	mov	r3, sp
    2a2c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    2a2e:	4c06      	ldr	r4, [pc, #24]	; (2a48 <usart_serial_getchar+0x28>)
    2a30:	1c28      	adds	r0, r5, #0
    2a32:	4669      	mov	r1, sp
    2a34:	3106      	adds	r1, #6
    2a36:	47a0      	blx	r4
    2a38:	2800      	cmp	r0, #0
    2a3a:	d1f9      	bne.n	2a30 <usart_serial_getchar+0x10>

	*c = temp;
    2a3c:	466b      	mov	r3, sp
    2a3e:	3306      	adds	r3, #6
    2a40:	881b      	ldrh	r3, [r3, #0]
    2a42:	7033      	strb	r3, [r6, #0]
}
    2a44:	b002      	add	sp, #8
    2a46:	bd70      	pop	{r4, r5, r6, pc}
    2a48:	00004d65 	.word	0x00004d65

00002a4c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    2a4c:	b570      	push	{r4, r5, r6, lr}
    2a4e:	1c06      	adds	r6, r0, #0
    2a50:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    2a52:	4c03      	ldr	r4, [pc, #12]	; (2a60 <usart_serial_putchar+0x14>)
    2a54:	1c30      	adds	r0, r6, #0
    2a56:	1c29      	adds	r1, r5, #0
    2a58:	47a0      	blx	r4
    2a5a:	2800      	cmp	r0, #0
    2a5c:	d1fa      	bne.n	2a54 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    2a5e:	bd70      	pop	{r4, r5, r6, pc}
    2a60:	00004d39 	.word	0x00004d39

00002a64 <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
    2a64:	b570      	push	{r4, r5, r6, lr}
    2a66:	b084      	sub	sp, #16
    2a68:	466c      	mov	r4, sp
    2a6a:	9000      	str	r0, [sp, #0]
    2a6c:	9101      	str	r1, [sp, #4]
    2a6e:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
    2a70:	4a05      	ldr	r2, [pc, #20]	; (2a88 <sim808_send_command+0x24>)
    2a72:	1c11      	adds	r1, r2, #0
    2a74:	cc61      	ldmia	r4!, {r0, r5, r6}
    2a76:	c161      	stmia	r1!, {r0, r5, r6}
    2a78:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
    2a7a:	4804      	ldr	r0, [pc, #16]	; (2a8c <sim808_send_command+0x28>)
    2a7c:	9900      	ldr	r1, [sp, #0]
    2a7e:	4b04      	ldr	r3, [pc, #16]	; (2a90 <sim808_send_command+0x2c>)
    2a80:	4798      	blx	r3
}
    2a82:	b004      	add	sp, #16
    2a84:	bd70      	pop	{r4, r5, r6, pc}
    2a86:	46c0      	nop			; (mov r8, r8)
    2a88:	200007a8 	.word	0x200007a8
    2a8c:	0000f334 	.word	0x0000f334
    2a90:	000069b5 	.word	0x000069b5

00002a94 <sim808_parse_response>:
	
	return 0;
	
}

uint8_t sim808_parse_response() {
    2a94:	b570      	push	{r4, r5, r6, lr}
    2a96:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
    2a98:	2200      	movs	r2, #0
    2a9a:	466b      	mov	r3, sp
    2a9c:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
    2a9e:	4e25      	ldr	r6, [pc, #148]	; (2b34 <sim808_parse_response+0xa0>)
    2aa0:	2380      	movs	r3, #128	; 0x80
    2aa2:	5cf3      	ldrb	r3, [r6, r3]
    2aa4:	b2db      	uxtb	r3, r3
    2aa6:	466c      	mov	r4, sp
    2aa8:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    2aaa:	4b23      	ldr	r3, [pc, #140]	; (2b38 <sim808_parse_response+0xa4>)
    2aac:	685d      	ldr	r5, [r3, #4]
    2aae:	1c28      	adds	r0, r5, #0
    2ab0:	4b22      	ldr	r3, [pc, #136]	; (2b3c <sim808_parse_response+0xa8>)
    2ab2:	4798      	blx	r3
    2ab4:	b2c0      	uxtb	r0, r0
    2ab6:	466b      	mov	r3, sp
    2ab8:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    2aba:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    2abc:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    2abe:	b2d2      	uxtb	r2, r2
    2ac0:	5cb1      	ldrb	r1, [r6, r2]
    2ac2:	b2c9      	uxtb	r1, r1
    2ac4:	aa01      	add	r2, sp, #4
    2ac6:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
    2ac8:	79a2      	ldrb	r2, [r4, #6]
    2aca:	781b      	ldrb	r3, [r3, #0]
    2acc:	b2d2      	uxtb	r2, r2
    2ace:	429a      	cmp	r2, r3
    2ad0:	d905      	bls.n	2ade <sim808_parse_response+0x4a>
		SIM808_buf.command[resp_len] = '\0';
    2ad2:	466b      	mov	r3, sp
    2ad4:	3305      	adds	r3, #5
    2ad6:	781b      	ldrb	r3, [r3, #0]
    2ad8:	b2db      	uxtb	r3, r3
    2ada:	2100      	movs	r1, #0
    2adc:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
    2ade:	4815      	ldr	r0, [pc, #84]	; (2b34 <sim808_parse_response+0xa0>)
    2ae0:	1c29      	adds	r1, r5, #0
    2ae2:	4b17      	ldr	r3, [pc, #92]	; (2b40 <sim808_parse_response+0xac>)
    2ae4:	4798      	blx	r3
    2ae6:	2800      	cmp	r0, #0
    2ae8:	d102      	bne.n	2af0 <sim808_parse_response+0x5c>
		result = 1;
    2aea:	2201      	movs	r2, #1
    2aec:	466b      	mov	r3, sp
    2aee:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
    2af0:	466b      	mov	r3, sp
    2af2:	3305      	adds	r3, #5
    2af4:	781b      	ldrb	r3, [r3, #0]
    2af6:	b2db      	uxtb	r3, r3
    2af8:	aa01      	add	r2, sp, #4
    2afa:	7811      	ldrb	r1, [r2, #0]
    2afc:	b2c9      	uxtb	r1, r1
    2afe:	4a0d      	ldr	r2, [pc, #52]	; (2b34 <sim808_parse_response+0xa0>)
    2b00:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
    2b02:	4b0d      	ldr	r3, [pc, #52]	; (2b38 <sim808_parse_response+0xa4>)
    2b04:	7a1b      	ldrb	r3, [r3, #8]
    2b06:	2b00      	cmp	r3, #0
    2b08:	d006      	beq.n	2b18 <sim808_parse_response+0x84>
		(*last_command.response_cb)(result, SIM808_buf.command);	
    2b0a:	466b      	mov	r3, sp
    2b0c:	79d8      	ldrb	r0, [r3, #7]
    2b0e:	b2c0      	uxtb	r0, r0
    2b10:	4b09      	ldr	r3, [pc, #36]	; (2b38 <sim808_parse_response+0xa4>)
    2b12:	68db      	ldr	r3, [r3, #12]
    2b14:	1c11      	adds	r1, r2, #0
    2b16:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
    2b18:	4806      	ldr	r0, [pc, #24]	; (2b34 <sim808_parse_response+0xa0>)
    2b1a:	2300      	movs	r3, #0
    2b1c:	2281      	movs	r2, #129	; 0x81
    2b1e:	5483      	strb	r3, [r0, r2]
	SIM808_buf.position = 0;
    2b20:	2280      	movs	r2, #128	; 0x80
    2b22:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    2b24:	2100      	movs	r1, #0
    2b26:	4b07      	ldr	r3, [pc, #28]	; (2b44 <sim808_parse_response+0xb0>)
    2b28:	4798      	blx	r3
	
	return result;
    2b2a:	466b      	mov	r3, sp
    2b2c:	79d8      	ldrb	r0, [r3, #7]
    2b2e:	b2c0      	uxtb	r0, r0
}
    2b30:	b002      	add	sp, #8
    2b32:	bd70      	pop	{r4, r5, r6, pc}
    2b34:	20000c24 	.word	0x20000c24
    2b38:	200007a8 	.word	0x200007a8
    2b3c:	00006b89 	.word	0x00006b89
    2b40:	00006b65 	.word	0x00006b65
    2b44:	000069a3 	.word	0x000069a3

00002b48 <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
    2b48:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b4a:	b083      	sub	sp, #12
    2b4c:	1c05      	adds	r5, r0, #0
	volatile uint16_t i = 0;
    2b4e:	466b      	mov	r3, sp
    2b50:	2200      	movs	r2, #0
    2b52:	80da      	strh	r2, [r3, #6]
    2b54:	3306      	adds	r3, #6
	
	while(i < timeout) {
    2b56:	881b      	ldrh	r3, [r3, #0]
    2b58:	b29b      	uxth	r3, r3
    2b5a:	4298      	cmp	r0, r3
    2b5c:	d91c      	bls.n	2b98 <sim808_parse_response_wait+0x50>
		if(SIM808_buf.available == 1) {
    2b5e:	2381      	movs	r3, #129	; 0x81
    2b60:	4a0f      	ldr	r2, [pc, #60]	; (2ba0 <sim808_parse_response_wait+0x58>)
    2b62:	5cd3      	ldrb	r3, [r2, r3]
    2b64:	2b01      	cmp	r3, #1
    2b66:	d107      	bne.n	2b78 <sim808_parse_response_wait+0x30>
    2b68:	e003      	b.n	2b72 <sim808_parse_response_wait+0x2a>
    2b6a:	2381      	movs	r3, #129	; 0x81
    2b6c:	5cfb      	ldrb	r3, [r7, r3]
    2b6e:	2b01      	cmp	r3, #1
    2b70:	d106      	bne.n	2b80 <sim808_parse_response_wait+0x38>
			return sim808_parse_response();
    2b72:	4b0c      	ldr	r3, [pc, #48]	; (2ba4 <sim808_parse_response_wait+0x5c>)
    2b74:	4798      	blx	r3
    2b76:	e010      	b.n	2b9a <sim808_parse_response_wait+0x52>
		}
		delay_ms(1);
    2b78:	4e0b      	ldr	r6, [pc, #44]	; (2ba8 <sim808_parse_response_wait+0x60>)
		i++;
    2b7a:	466c      	mov	r4, sp
    2b7c:	3406      	adds	r4, #6

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
		if(SIM808_buf.available == 1) {
    2b7e:	4f08      	ldr	r7, [pc, #32]	; (2ba0 <sim808_parse_response_wait+0x58>)
			return sim808_parse_response();
		}
		delay_ms(1);
    2b80:	2001      	movs	r0, #1
    2b82:	47b0      	blx	r6
		i++;
    2b84:	8823      	ldrh	r3, [r4, #0]
    2b86:	3301      	adds	r3, #1
    2b88:	b29b      	uxth	r3, r3
    2b8a:	8023      	strh	r3, [r4, #0]
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
    2b8c:	8823      	ldrh	r3, [r4, #0]
    2b8e:	b29b      	uxth	r3, r3
    2b90:	42ab      	cmp	r3, r5
    2b92:	d3ea      	bcc.n	2b6a <sim808_parse_response_wait+0x22>
		}
		delay_ms(1);
		i++;
	}
	
	return 0;
    2b94:	2000      	movs	r0, #0
    2b96:	e000      	b.n	2b9a <sim808_parse_response_wait+0x52>
    2b98:	2000      	movs	r0, #0
	
}
    2b9a:	b003      	add	sp, #12
    2b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b9e:	46c0      	nop			; (mov r8, r8)
    2ba0:	20000c24 	.word	0x20000c24
    2ba4:	00002a95 	.word	0x00002a95
    2ba8:	000035f9 	.word	0x000035f9

00002bac <sim808_reset>:
		sim808_init_http();
		connection = sim808_connect();	
	} while(connection == 0);
}

void sim808_reset() {
    2bac:	b570      	push	{r4, r5, r6, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2bae:	4d0e      	ldr	r5, [pc, #56]	; (2be8 <sim808_reset+0x3c>)
    2bb0:	2680      	movs	r6, #128	; 0x80
    2bb2:	0536      	lsls	r6, r6, #20
    2bb4:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(3000);
    2bb6:	480d      	ldr	r0, [pc, #52]	; (2bec <sim808_reset+0x40>)
    2bb8:	4c0d      	ldr	r4, [pc, #52]	; (2bf0 <sim808_reset+0x44>)
    2bba:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2bbc:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	delay_ms(100);
    2bbe:	2064      	movs	r0, #100	; 0x64
    2bc0:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2bc2:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(4000);
    2bc4:	20fa      	movs	r0, #250	; 0xfa
    2bc6:	0100      	lsls	r0, r0, #4
    2bc8:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2bca:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    2bcc:	4b09      	ldr	r3, [pc, #36]	; (2bf4 <sim808_reset+0x48>)
    2bce:	6818      	ldr	r0, [r3, #0]
    2bd0:	6859      	ldr	r1, [r3, #4]
    2bd2:	689a      	ldr	r2, [r3, #8]
    2bd4:	68db      	ldr	r3, [r3, #12]
    2bd6:	4d08      	ldr	r5, [pc, #32]	; (2bf8 <sim808_reset+0x4c>)
    2bd8:	47a8      	blx	r5
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    2bda:	20fa      	movs	r0, #250	; 0xfa
    2bdc:	0040      	lsls	r0, r0, #1
    2bde:	4b07      	ldr	r3, [pc, #28]	; (2bfc <sim808_reset+0x50>)
    2be0:	4798      	blx	r3
	delay_ms(200);
    2be2:	20c8      	movs	r0, #200	; 0xc8
    2be4:	47a0      	blx	r4
}
    2be6:	bd70      	pop	{r4, r5, r6, pc}
    2be8:	41004400 	.word	0x41004400
    2bec:	00000bb8 	.word	0x00000bb8
    2bf0:	000035f9 	.word	0x000035f9
    2bf4:	20000784 	.word	0x20000784
    2bf8:	00002a65 	.word	0x00002a65
    2bfc:	00002b49 	.word	0x00002b49

00002c00 <sim808_init_http>:

void sim808_init_http() {
    2c00:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c02:	465f      	mov	r7, fp
    2c04:	4656      	mov	r6, sl
    2c06:	464d      	mov	r5, r9
    2c08:	4644      	mov	r4, r8
    2c0a:	b4f0      	push	{r4, r5, r6, r7}
    2c0c:	b087      	sub	sp, #28
	volatile uint8_t result = 0;
    2c0e:	2200      	movs	r2, #0
    2c10:	466b      	mov	r3, sp
    2c12:	75da      	strb	r2, [r3, #23]
	uint8_t fail_counter = 0;
	command cmd;
	cmd.expected_response = "OK";
    2c14:	ab01      	add	r3, sp, #4
    2c16:	4948      	ldr	r1, [pc, #288]	; (2d38 <sim808_init_http+0x138>)
    2c18:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    2c1a:	721a      	strb	r2, [r3, #8]
	
	gprs_send_buf_init(&gprs_log_buf);
    2c1c:	4847      	ldr	r0, [pc, #284]	; (2d3c <sim808_init_http+0x13c>)
    2c1e:	4b48      	ldr	r3, [pc, #288]	; (2d40 <sim808_init_http+0x140>)
    2c20:	4798      	blx	r3
	delay_ms(200);
}

void sim808_init_http() {
	volatile uint8_t result = 0;
	uint8_t fail_counter = 0;
    2c22:	2300      	movs	r3, #0
    2c24:	469a      	mov	sl, r3
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    2c26:	466c      	mov	r4, sp
    2c28:	3417      	adds	r4, #23
    2c2a:	2301      	movs	r3, #1
    2c2c:	469b      	mov	fp, r3
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    2c2e:	4e45      	ldr	r6, [pc, #276]	; (2d44 <sim808_init_http+0x144>)
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    2c30:	465b      	mov	r3, fp
    2c32:	7023      	strb	r3, [r4, #0]
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    2c34:	4844      	ldr	r0, [pc, #272]	; (2d48 <sim808_init_http+0x148>)
    2c36:	9902      	ldr	r1, [sp, #8]
    2c38:	9a03      	ldr	r2, [sp, #12]
    2c3a:	9b04      	ldr	r3, [sp, #16]
    2c3c:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    2c3e:	23fa      	movs	r3, #250	; 0xfa
    2c40:	005b      	lsls	r3, r3, #1
    2c42:	4699      	mov	r9, r3
    2c44:	1c18      	adds	r0, r3, #0
    2c46:	4d41      	ldr	r5, [pc, #260]	; (2d4c <sim808_init_http+0x14c>)
    2c48:	47a8      	blx	r5
		delay_ms(400);
    2c4a:	23c8      	movs	r3, #200	; 0xc8
    2c4c:	005b      	lsls	r3, r3, #1
    2c4e:	4698      	mov	r8, r3
    2c50:	1c18      	adds	r0, r3, #0
    2c52:	4f3f      	ldr	r7, [pc, #252]	; (2d50 <sim808_init_http+0x150>)
    2c54:	47b8      	blx	r7
		
		cmd.cmd = "AT+SAPBR=3,1,\"APN\",\"online.telia.se\"";
		sim808_send_command(cmd);
    2c56:	483f      	ldr	r0, [pc, #252]	; (2d54 <sim808_init_http+0x154>)
    2c58:	9902      	ldr	r1, [sp, #8]
    2c5a:	9a03      	ldr	r2, [sp, #12]
    2c5c:	9b04      	ldr	r3, [sp, #16]
    2c5e:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    2c60:	4648      	mov	r0, r9
    2c62:	47a8      	blx	r5
		delay_ms(400);
    2c64:	4640      	mov	r0, r8
    2c66:	47b8      	blx	r7
			
		cmd.cmd = "AT+HTTPINIT";
		sim808_send_command(cmd);
    2c68:	483b      	ldr	r0, [pc, #236]	; (2d58 <sim808_init_http+0x158>)
    2c6a:	9902      	ldr	r1, [sp, #8]
    2c6c:	9a03      	ldr	r2, [sp, #12]
    2c6e:	9b04      	ldr	r3, [sp, #16]
    2c70:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG);
    2c72:	27fa      	movs	r7, #250	; 0xfa
    2c74:	00ff      	lsls	r7, r7, #3
    2c76:	1c38      	adds	r0, r7, #0
    2c78:	47a8      	blx	r5

		cmd.cmd = "AT+HTTPPARA=\"CID\",1"; 							//Bearer profile identifier
		sim808_send_command(cmd);
    2c7a:	4838      	ldr	r0, [pc, #224]	; (2d5c <sim808_init_http+0x15c>)
    2c7c:	9902      	ldr	r1, [sp, #8]
    2c7e:	9a03      	ldr	r2, [sp, #12]
    2c80:	9b04      	ldr	r3, [sp, #16]
    2c82:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    2c84:	1c38      	adds	r0, r7, #0
    2c86:	47a8      	blx	r5
    2c88:	2800      	cmp	r0, #0
    2c8a:	d101      	bne.n	2c90 <sim808_init_http+0x90>
    2c8c:	2300      	movs	r3, #0
    2c8e:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"UA\",\"FONA\"";					//User agent
		sim808_send_command(cmd);
    2c90:	4833      	ldr	r0, [pc, #204]	; (2d60 <sim808_init_http+0x160>)
    2c92:	9902      	ldr	r1, [sp, #8]
    2c94:	9a03      	ldr	r2, [sp, #12]
    2c96:	9b04      	ldr	r3, [sp, #16]
    2c98:	4d2a      	ldr	r5, [pc, #168]	; (2d44 <sim808_init_http+0x144>)
    2c9a:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    2c9c:	20fa      	movs	r0, #250	; 0xfa
    2c9e:	00c0      	lsls	r0, r0, #3
    2ca0:	4b2a      	ldr	r3, [pc, #168]	; (2d4c <sim808_init_http+0x14c>)
    2ca2:	4798      	blx	r3
    2ca4:	2800      	cmp	r0, #0
    2ca6:	d101      	bne.n	2cac <sim808_init_http+0xac>
    2ca8:	2300      	movs	r3, #0
    2caa:	7023      	strb	r3, [r4, #0]
		
		cmd.cmd = "AT+HTTPPARA=\"CONTENT\",\"application/json\"";	//Content type
		sim808_send_command(cmd);
    2cac:	482d      	ldr	r0, [pc, #180]	; (2d64 <sim808_init_http+0x164>)
    2cae:	9902      	ldr	r1, [sp, #8]
    2cb0:	9a03      	ldr	r2, [sp, #12]
    2cb2:	9b04      	ldr	r3, [sp, #16]
    2cb4:	4d23      	ldr	r5, [pc, #140]	; (2d44 <sim808_init_http+0x144>)
    2cb6:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    2cb8:	20fa      	movs	r0, #250	; 0xfa
    2cba:	00c0      	lsls	r0, r0, #3
    2cbc:	4b23      	ldr	r3, [pc, #140]	; (2d4c <sim808_init_http+0x14c>)
    2cbe:	4798      	blx	r3
    2cc0:	2800      	cmp	r0, #0
    2cc2:	d101      	bne.n	2cc8 <sim808_init_http+0xc8>
    2cc4:	2300      	movs	r3, #0
    2cc6:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"URL\",\"http://tripcomputer.azurewebsites.net/api/datalog\"";
		sim808_send_command(cmd);
    2cc8:	4827      	ldr	r0, [pc, #156]	; (2d68 <sim808_init_http+0x168>)
    2cca:	9902      	ldr	r1, [sp, #8]
    2ccc:	9a03      	ldr	r2, [sp, #12]
    2cce:	9b04      	ldr	r3, [sp, #16]
    2cd0:	4d1c      	ldr	r5, [pc, #112]	; (2d44 <sim808_init_http+0x144>)
    2cd2:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    2cd4:	20fa      	movs	r0, #250	; 0xfa
    2cd6:	00c0      	lsls	r0, r0, #3
    2cd8:	4b1c      	ldr	r3, [pc, #112]	; (2d4c <sim808_init_http+0x14c>)
    2cda:	4798      	blx	r3
    2cdc:	2800      	cmp	r0, #0
    2cde:	d101      	bne.n	2ce4 <sim808_init_http+0xe4>
    2ce0:	2300      	movs	r3, #0
    2ce2:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"TIMEOUT\",30";
    2ce4:	4821      	ldr	r0, [pc, #132]	; (2d6c <sim808_init_http+0x16c>)
    2ce6:	9001      	str	r0, [sp, #4]
		sim808_send_command(cmd);
    2ce8:	9902      	ldr	r1, [sp, #8]
    2cea:	9a03      	ldr	r2, [sp, #12]
    2cec:	9b04      	ldr	r3, [sp, #16]
    2cee:	4d15      	ldr	r5, [pc, #84]	; (2d44 <sim808_init_http+0x144>)
    2cf0:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    2cf2:	20fa      	movs	r0, #250	; 0xfa
    2cf4:	00c0      	lsls	r0, r0, #3
    2cf6:	4b15      	ldr	r3, [pc, #84]	; (2d4c <sim808_init_http+0x14c>)
    2cf8:	4798      	blx	r3
    2cfa:	2800      	cmp	r0, #0
    2cfc:	d101      	bne.n	2d02 <sim808_init_http+0x102>
    2cfe:	2300      	movs	r3, #0
    2d00:	7023      	strb	r3, [r4, #0]
		
		if(result == 0) {
    2d02:	7823      	ldrb	r3, [r4, #0]
    2d04:	2b00      	cmp	r3, #0
    2d06:	d10c      	bne.n	2d22 <sim808_init_http+0x122>
			if(fail_counter >= 3) {		//Could not connect to the network.
    2d08:	4653      	mov	r3, sl
    2d0a:	2b02      	cmp	r3, #2
    2d0c:	d903      	bls.n	2d16 <sim808_init_http+0x116>
				sim808_fail_to_connect_platform();
    2d0e:	4b18      	ldr	r3, [pc, #96]	; (2d70 <sim808_init_http+0x170>)
    2d10:	4798      	blx	r3
				fail_counter = 0;
    2d12:	2300      	movs	r3, #0
    2d14:	469a      	mov	sl, r3
			}		
			fail_counter++;
    2d16:	4653      	mov	r3, sl
    2d18:	3301      	adds	r3, #1
    2d1a:	b2db      	uxtb	r3, r3
    2d1c:	469a      	mov	sl, r3
			sim808_reset();			
    2d1e:	4b15      	ldr	r3, [pc, #84]	; (2d74 <sim808_init_http+0x174>)
    2d20:	4798      	blx	r3
		}
	} while(result == 0);
    2d22:	7823      	ldrb	r3, [r4, #0]
    2d24:	2b00      	cmp	r3, #0
    2d26:	d083      	beq.n	2c30 <sim808_init_http+0x30>
}
    2d28:	b007      	add	sp, #28
    2d2a:	bc3c      	pop	{r2, r3, r4, r5}
    2d2c:	4690      	mov	r8, r2
    2d2e:	4699      	mov	r9, r3
    2d30:	46a2      	mov	sl, r4
    2d32:	46ab      	mov	fp, r5
    2d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d36:	46c0      	nop			; (mov r8, r8)
    2d38:	0000f2f4 	.word	0x0000f2f4
    2d3c:	20000cc0 	.word	0x20000cc0
    2d40:	00001e4d 	.word	0x00001e4d
    2d44:	00002a65 	.word	0x00002a65
    2d48:	0000f33c 	.word	0x0000f33c
    2d4c:	00002b49 	.word	0x00002b49
    2d50:	000035f9 	.word	0x000035f9
    2d54:	0000f35c 	.word	0x0000f35c
    2d58:	0000f384 	.word	0x0000f384
    2d5c:	0000f390 	.word	0x0000f390
    2d60:	0000f3a4 	.word	0x0000f3a4
    2d64:	0000f3bc 	.word	0x0000f3bc
    2d68:	0000f3e8 	.word	0x0000f3e8
    2d6c:	0000f430 	.word	0x0000f430
    2d70:	00001b49 	.word	0x00001b49
    2d74:	00002bad 	.word	0x00002bad

00002d78 <sim808_connect>:

uint8_t sim808_connect() {
    2d78:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d7a:	b087      	sub	sp, #28
	volatile uint8_t res = 1;
    2d7c:	2201      	movs	r2, #1
    2d7e:	466b      	mov	r3, sp
    2d80:	75da      	strb	r2, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
    2d82:	ac01      	add	r4, sp, #4
    2d84:	4913      	ldr	r1, [pc, #76]	; (2dd4 <sim808_connect+0x5c>)
    2d86:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    2d88:	2300      	movs	r3, #0
    2d8a:	7223      	strb	r3, [r4, #8]
		
	cmd.cmd = "AT+SAPBR=0,1";									//Disconnect if connected
	sim808_send_command(cmd);
    2d8c:	4812      	ldr	r0, [pc, #72]	; (2dd8 <sim808_connect+0x60>)
    2d8e:	9a03      	ldr	r2, [sp, #12]
    2d90:	9b04      	ldr	r3, [sp, #16]
    2d92:	4f12      	ldr	r7, [pc, #72]	; (2ddc <sim808_connect+0x64>)
    2d94:	47b8      	blx	r7
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG);
    2d96:	4e12      	ldr	r6, [pc, #72]	; (2de0 <sim808_connect+0x68>)
    2d98:	1c30      	adds	r0, r6, #0
    2d9a:	4d12      	ldr	r5, [pc, #72]	; (2de4 <sim808_connect+0x6c>)
    2d9c:	47a8      	blx	r5
	delay_ms(2000);
    2d9e:	20fa      	movs	r0, #250	; 0xfa
    2da0:	00c0      	lsls	r0, r0, #3
    2da2:	4b11      	ldr	r3, [pc, #68]	; (2de8 <sim808_connect+0x70>)
    2da4:	4798      	blx	r3
	
	cmd.cmd = "AT+SAPBR=1,1";									//Connect to network
    2da6:	4811      	ldr	r0, [pc, #68]	; (2dec <sim808_connect+0x74>)
    2da8:	9001      	str	r0, [sp, #4]
	sim808_send_command(cmd);
    2daa:	6861      	ldr	r1, [r4, #4]
    2dac:	68a2      	ldr	r2, [r4, #8]
    2dae:	68e3      	ldr	r3, [r4, #12]
    2db0:	47b8      	blx	r7
	if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG)) res = 0;
    2db2:	1c30      	adds	r0, r6, #0
    2db4:	47a8      	blx	r5
    2db6:	2800      	cmp	r0, #0
    2db8:	d102      	bne.n	2dc0 <sim808_connect+0x48>
    2dba:	2200      	movs	r2, #0
    2dbc:	466b      	mov	r3, sp
    2dbe:	75da      	strb	r2, [r3, #23]
	delay_ms(500);		
    2dc0:	20fa      	movs	r0, #250	; 0xfa
    2dc2:	0040      	lsls	r0, r0, #1
    2dc4:	4b08      	ldr	r3, [pc, #32]	; (2de8 <sim808_connect+0x70>)
    2dc6:	4798      	blx	r3

	return res;
    2dc8:	466b      	mov	r3, sp
    2dca:	7dd8      	ldrb	r0, [r3, #23]
    2dcc:	b2c0      	uxtb	r0, r0
}
    2dce:	b007      	add	sp, #28
    2dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2dd2:	46c0      	nop			; (mov r8, r8)
    2dd4:	0000f2f4 	.word	0x0000f2f4
    2dd8:	0000f44c 	.word	0x0000f44c
    2ddc:	00002a65 	.word	0x00002a65
    2de0:	00002710 	.word	0x00002710
    2de4:	00002b49 	.word	0x00002b49
    2de8:	000035f9 	.word	0x000035f9
    2dec:	0000f45c 	.word	0x0000f45c

00002df0 <init_SIM808_uart>:
void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}

void init_SIM808_uart(void) {
    2df0:	b570      	push	{r4, r5, r6, lr}
    2df2:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    2df4:	2380      	movs	r3, #128	; 0x80
    2df6:	05db      	lsls	r3, r3, #23
    2df8:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    2dfa:	2300      	movs	r3, #0
    2dfc:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    2dfe:	22ff      	movs	r2, #255	; 0xff
    2e00:	4668      	mov	r0, sp
    2e02:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    2e04:	2200      	movs	r2, #0
    2e06:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2e08:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    2e0a:	2101      	movs	r1, #1
    2e0c:	2024      	movs	r0, #36	; 0x24
    2e0e:	466c      	mov	r4, sp
    2e10:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    2e12:	2025      	movs	r0, #37	; 0x25
    2e14:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    2e16:	2126      	movs	r1, #38	; 0x26
    2e18:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    2e1a:	2127      	movs	r1, #39	; 0x27
    2e1c:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    2e1e:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    2e20:	2188      	movs	r1, #136	; 0x88
    2e22:	0349      	lsls	r1, r1, #13
    2e24:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    2e26:	212c      	movs	r1, #44	; 0x2c
    2e28:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    2e2a:	212d      	movs	r1, #45	; 0x2d
    2e2c:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    2e2e:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    2e30:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    2e32:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    2e34:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    2e36:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    2e38:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    2e3a:	2313      	movs	r3, #19
    2e3c:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    2e3e:	7762      	strb	r2, [r4, #29]
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    2e40:	4b20      	ldr	r3, [pc, #128]	; (2ec4 <init_SIM808_uart+0xd4>)
    2e42:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    2e44:	4b20      	ldr	r3, [pc, #128]	; (2ec8 <init_SIM808_uart+0xd8>)
    2e46:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    2e48:	2301      	movs	r3, #1
    2e4a:	425b      	negs	r3, r3
    2e4c:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    2e4e:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 115200;
    2e50:	23e1      	movs	r3, #225	; 0xe1
    2e52:	025b      	lsls	r3, r3, #9
    2e54:	9308      	str	r3, [sp, #32]
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    2e56:	4e1d      	ldr	r6, [pc, #116]	; (2ecc <init_SIM808_uart+0xdc>)
    2e58:	4d1d      	ldr	r5, [pc, #116]	; (2ed0 <init_SIM808_uart+0xe0>)
    2e5a:	4c1e      	ldr	r4, [pc, #120]	; (2ed4 <init_SIM808_uart+0xe4>)
    2e5c:	1c30      	adds	r0, r6, #0
    2e5e:	1c29      	adds	r1, r5, #0
    2e60:	466a      	mov	r2, sp
    2e62:	47a0      	blx	r4
    2e64:	2800      	cmp	r0, #0
    2e66:	d1f9      	bne.n	2e5c <init_SIM808_uart+0x6c>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    2e68:	4c18      	ldr	r4, [pc, #96]	; (2ecc <init_SIM808_uart+0xdc>)
    2e6a:	4b1b      	ldr	r3, [pc, #108]	; (2ed8 <init_SIM808_uart+0xe8>)
    2e6c:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2e6e:	4a1b      	ldr	r2, [pc, #108]	; (2edc <init_SIM808_uart+0xec>)
    2e70:	4b1b      	ldr	r3, [pc, #108]	; (2ee0 <init_SIM808_uart+0xf0>)
    2e72:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2e74:	4a1b      	ldr	r2, [pc, #108]	; (2ee4 <init_SIM808_uart+0xf4>)
    2e76:	4b1c      	ldr	r3, [pc, #112]	; (2ee8 <init_SIM808_uart+0xf8>)
    2e78:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    2e7a:	1c20      	adds	r0, r4, #0
    2e7c:	4914      	ldr	r1, [pc, #80]	; (2ed0 <init_SIM808_uart+0xe0>)
    2e7e:	466a      	mov	r2, sp
    2e80:	4b14      	ldr	r3, [pc, #80]	; (2ed4 <init_SIM808_uart+0xe4>)
    2e82:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    2e84:	4e19      	ldr	r6, [pc, #100]	; (2eec <init_SIM808_uart+0xfc>)
    2e86:	6833      	ldr	r3, [r6, #0]
    2e88:	6898      	ldr	r0, [r3, #8]
    2e8a:	2100      	movs	r1, #0
    2e8c:	4d18      	ldr	r5, [pc, #96]	; (2ef0 <init_SIM808_uart+0x100>)
    2e8e:	47a8      	blx	r5
	setbuf(stdin, NULL);
    2e90:	6833      	ldr	r3, [r6, #0]
    2e92:	6858      	ldr	r0, [r3, #4]
    2e94:	2100      	movs	r1, #0
    2e96:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2e98:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2e9a:	1c28      	adds	r0, r5, #0
    2e9c:	4b15      	ldr	r3, [pc, #84]	; (2ef4 <init_SIM808_uart+0x104>)
    2e9e:	4798      	blx	r3
    2ea0:	231f      	movs	r3, #31
    2ea2:	4018      	ands	r0, r3
    2ea4:	2301      	movs	r3, #1
    2ea6:	4083      	lsls	r3, r0
    2ea8:	1c18      	adds	r0, r3, #0
    2eaa:	4b13      	ldr	r3, [pc, #76]	; (2ef8 <init_SIM808_uart+0x108>)
    2eac:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2eae:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2eb0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2eb2:	2b00      	cmp	r3, #0
    2eb4:	d1fc      	bne.n	2eb0 <init_SIM808_uart+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2eb6:	682a      	ldr	r2, [r5, #0]
    2eb8:	2302      	movs	r3, #2
    2eba:	4313      	orrs	r3, r2
    2ebc:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}
    2ebe:	b010      	add	sp, #64	; 0x40
    2ec0:	bd70      	pop	{r4, r5, r6, pc}
    2ec2:	46c0      	nop			; (mov r8, r8)
    2ec4:	000a0002 	.word	0x000a0002
    2ec8:	00090002 	.word	0x00090002
    2ecc:	20002e5c 	.word	0x20002e5c
    2ed0:	42000800 	.word	0x42000800
    2ed4:	00004a41 	.word	0x00004a41
    2ed8:	20002fec 	.word	0x20002fec
    2edc:	00002a4d 	.word	0x00002a4d
    2ee0:	20002fe8 	.word	0x20002fe8
    2ee4:	00002a21 	.word	0x00002a21
    2ee8:	20002fe4 	.word	0x20002fe4
    2eec:	2000016c 	.word	0x2000016c
    2ef0:	000069e9 	.word	0x000069e9
    2ef4:	00004961 	.word	0x00004961
    2ef8:	e000e100 	.word	0xe000e100

00002efc <init_sim808_usart_callbacks>:

void init_sim808_usart_callbacks(void)
{
    2efc:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    2efe:	4c06      	ldr	r4, [pc, #24]	; (2f18 <init_sim808_usart_callbacks+0x1c>)
    2f00:	1c20      	adds	r0, r4, #0
    2f02:	4906      	ldr	r1, [pc, #24]	; (2f1c <init_sim808_usart_callbacks+0x20>)
    2f04:	2200      	movs	r2, #0
    2f06:	4b06      	ldr	r3, [pc, #24]	; (2f20 <init_sim808_usart_callbacks+0x24>)
    2f08:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    2f0a:	2331      	movs	r3, #49	; 0x31
    2f0c:	5ce1      	ldrb	r1, [r4, r3]
    2f0e:	2203      	movs	r2, #3
    2f10:	430a      	orrs	r2, r1
    2f12:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
}
    2f14:	bd10      	pop	{r4, pc}
    2f16:	46c0      	nop			; (mov r8, r8)
    2f18:	20002e5c 	.word	0x20002e5c
    2f1c:	000029b5 	.word	0x000029b5
    2f20:	00004e2d 	.word	0x00004e2d

00002f24 <sim808_init_commands>:

void sim808_init_commands() {
    2f24:	b510      	push	{r4, lr}
	CMD_RESET.cmd = "ATZ0";
    2f26:	491c      	ldr	r1, [pc, #112]	; (2f98 <sim808_init_commands+0x74>)
    2f28:	4b1c      	ldr	r3, [pc, #112]	; (2f9c <sim808_init_commands+0x78>)
    2f2a:	600b      	str	r3, [r1, #0]
	CMD_RESET.expected_response = "OK";
    2f2c:	4b1c      	ldr	r3, [pc, #112]	; (2fa0 <sim808_init_commands+0x7c>)
    2f2e:	604b      	str	r3, [r1, #4]
	CMD_RESET.callback_enabled = 0;
    2f30:	2200      	movs	r2, #0
    2f32:	720a      	strb	r2, [r1, #8]
	
	CMD_NO_ECHO.cmd = "ATE0";
    2f34:	491b      	ldr	r1, [pc, #108]	; (2fa4 <sim808_init_commands+0x80>)
    2f36:	481c      	ldr	r0, [pc, #112]	; (2fa8 <sim808_init_commands+0x84>)
    2f38:	6008      	str	r0, [r1, #0]
	CMD_NO_ECHO.expected_response = "OK";
    2f3a:	604b      	str	r3, [r1, #4]
	CMD_NO_ECHO.callback_enabled = 0;
    2f3c:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_ON.cmd = "AT+CGPSPWR=1";
    2f3e:	491b      	ldr	r1, [pc, #108]	; (2fac <sim808_init_commands+0x88>)
    2f40:	481b      	ldr	r0, [pc, #108]	; (2fb0 <sim808_init_commands+0x8c>)
    2f42:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_ON.expected_response = "OK";
    2f44:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_ON.callback_enabled = 0;
    2f46:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_OFF.cmd = "AT+CGPSPWR=0";
    2f48:	491a      	ldr	r1, [pc, #104]	; (2fb4 <sim808_init_commands+0x90>)
    2f4a:	481b      	ldr	r0, [pc, #108]	; (2fb8 <sim808_init_commands+0x94>)
    2f4c:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_OFF.expected_response = "OK";
    2f4e:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_OFF.callback_enabled = 0;
    2f50:	720a      	strb	r2, [r1, #8]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    2f52:	491a      	ldr	r1, [pc, #104]	; (2fbc <sim808_init_commands+0x98>)
    2f54:	481a      	ldr	r0, [pc, #104]	; (2fc0 <sim808_init_commands+0x9c>)
    2f56:	6008      	str	r0, [r1, #0]
	CMD_GET_GPS_DATA.callback_enabled = 1;
    2f58:	2001      	movs	r0, #1
    2f5a:	7208      	strb	r0, [r1, #8]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    2f5c:	4c19      	ldr	r4, [pc, #100]	; (2fc4 <sim808_init_commands+0xa0>)
    2f5e:	604c      	str	r4, [r1, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    2f60:	4c19      	ldr	r4, [pc, #100]	; (2fc8 <sim808_init_commands+0xa4>)
    2f62:	60cc      	str	r4, [r1, #12]
	
	CMD_GET_GPS_FIX.cmd = "AT+CGPSSTATUS?";
    2f64:	4919      	ldr	r1, [pc, #100]	; (2fcc <sim808_init_commands+0xa8>)
    2f66:	4c1a      	ldr	r4, [pc, #104]	; (2fd0 <sim808_init_commands+0xac>)
    2f68:	600c      	str	r4, [r1, #0]
	CMD_GET_GPS_FIX.callback_enabled = 0;
    2f6a:	720a      	strb	r2, [r1, #8]
	CMD_GET_GPS_FIX.expected_response = "Location 3D";
    2f6c:	4c19      	ldr	r4, [pc, #100]	; (2fd4 <sim808_init_commands+0xb0>)
    2f6e:	604c      	str	r4, [r1, #4]
	
	CMD_GPRS_GET_REQ.cmd = "AT+HTTPACTION=0";
    2f70:	4919      	ldr	r1, [pc, #100]	; (2fd8 <sim808_init_commands+0xb4>)
    2f72:	4c1a      	ldr	r4, [pc, #104]	; (2fdc <sim808_init_commands+0xb8>)
    2f74:	600c      	str	r4, [r1, #0]
	CMD_GPRS_GET_REQ.callback_enabled = 1;
    2f76:	7208      	strb	r0, [r1, #8]
	CMD_GPRS_GET_REQ.expected_response = "OK";
    2f78:	604b      	str	r3, [r1, #4]
	CMD_GPRS_GET_REQ.response_cb = &SIM808_response_gprs_get;
    2f7a:	4819      	ldr	r0, [pc, #100]	; (2fe0 <sim808_init_commands+0xbc>)
    2f7c:	60c8      	str	r0, [r1, #12]
	
	CMD_GPRS_POST_REQ.cmd = "AT+HTTPACTION=1";
    2f7e:	4919      	ldr	r1, [pc, #100]	; (2fe4 <sim808_init_commands+0xc0>)
    2f80:	4819      	ldr	r0, [pc, #100]	; (2fe8 <sim808_init_commands+0xc4>)
    2f82:	6008      	str	r0, [r1, #0]
	CMD_GPRS_POST_REQ.callback_enabled = 0;
    2f84:	720a      	strb	r2, [r1, #8]
	CMD_GPRS_POST_REQ.expected_response = "OK";
    2f86:	604b      	str	r3, [r1, #4]
	CMD_GPRS_POST_REQ.response_cb = &SIM808_response_gprs_post;
    2f88:	4818      	ldr	r0, [pc, #96]	; (2fec <sim808_init_commands+0xc8>)
    2f8a:	60c8      	str	r0, [r1, #12]
	
	CMD_AT.cmd = "AT";
    2f8c:	4918      	ldr	r1, [pc, #96]	; (2ff0 <sim808_init_commands+0xcc>)
    2f8e:	4819      	ldr	r0, [pc, #100]	; (2ff4 <sim808_init_commands+0xd0>)
    2f90:	6008      	str	r0, [r1, #0]
	CMD_AT.callback_enabled = 0;
    2f92:	720a      	strb	r2, [r1, #8]
	CMD_AT.expected_response = "OK";
    2f94:	604b      	str	r3, [r1, #4]
    2f96:	bd10      	pop	{r4, pc}
    2f98:	20000798 	.word	0x20000798
    2f9c:	0000f46c 	.word	0x0000f46c
    2fa0:	0000f2f4 	.word	0x0000f2f4
    2fa4:	2000030c 	.word	0x2000030c
    2fa8:	0000f474 	.word	0x0000f474
    2fac:	20000784 	.word	0x20000784
    2fb0:	0000f47c 	.word	0x0000f47c
    2fb4:	20000be8 	.word	0x20000be8
    2fb8:	0000f48c 	.word	0x0000f48c
    2fbc:	2000032c 	.word	0x2000032c
    2fc0:	0000f49c 	.word	0x0000f49c
    2fc4:	0000f4ac 	.word	0x0000f4ac
    2fc8:	00002451 	.word	0x00002451
    2fcc:	2000031c 	.word	0x2000031c
    2fd0:	0000f4b8 	.word	0x0000f4b8
    2fd4:	0000f4c8 	.word	0x0000f4c8
    2fd8:	20000740 	.word	0x20000740
    2fdc:	0000f4d4 	.word	0x0000f4d4
    2fe0:	00002439 	.word	0x00002439
    2fe4:	20000ca8 	.word	0x20000ca8
    2fe8:	0000f4e4 	.word	0x0000f4e4
    2fec:	00002389 	.word	0x00002389
    2ff0:	20000bbc 	.word	0x20000bbc
    2ff4:	0000f4f4 	.word	0x0000f4f4

00002ff8 <sim808_init>:
 */ 

#include "sim808_uart.h"
#include "platform.h"

void sim808_init() {
    2ff8:	b570      	push	{r4, r5, r6, lr}
	before_sim_init_platform();
    2ffa:	4b39      	ldr	r3, [pc, #228]	; (30e0 <sim808_init+0xe8>)
    2ffc:	4798      	blx	r3
	uint8_t success;
	gps_logging_enabled = 1;
    2ffe:	2401      	movs	r4, #1
    3000:	4b38      	ldr	r3, [pc, #224]	; (30e4 <sim808_init+0xec>)
    3002:	701c      	strb	r4, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    3004:	4938      	ldr	r1, [pc, #224]	; (30e8 <sim808_init+0xf0>)
    3006:	704c      	strb	r4, [r1, #1]
	config->powersave  = false;
    3008:	2300      	movs	r3, #0
    300a:	708b      	strb	r3, [r1, #2]
	
	//Setup GSM key pin
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_OUTPUT;
    300c:	700c      	strb	r4, [r1, #0]
	port_pin_set_config(SIM808_RESET_PIN, &pin_cfg);
    300e:	201b      	movs	r0, #27
    3010:	4b36      	ldr	r3, [pc, #216]	; (30ec <sim808_init+0xf4>)
    3012:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3014:	2280      	movs	r2, #128	; 0x80
    3016:	0512      	lsls	r2, r2, #20
    3018:	4b35      	ldr	r3, [pc, #212]	; (30f0 <sim808_init+0xf8>)
    301a:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	init_SIM808_uart();
    301c:	4b35      	ldr	r3, [pc, #212]	; (30f4 <sim808_init+0xfc>)
    301e:	4798      	blx	r3
	init_sim808_usart_callbacks();
    3020:	4b35      	ldr	r3, [pc, #212]	; (30f8 <sim808_init+0x100>)
    3022:	4798      	blx	r3
	sim808_init_commands();
    3024:	4b35      	ldr	r3, [pc, #212]	; (30fc <sim808_init+0x104>)
    3026:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    3028:	4b35      	ldr	r3, [pc, #212]	; (3100 <sim808_init+0x108>)
    302a:	701c      	strb	r4, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    302c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3030:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    3032:	4c34      	ldr	r4, [pc, #208]	; (3104 <sim808_init+0x10c>)
    3034:	1c20      	adds	r0, r4, #0
    3036:	4934      	ldr	r1, [pc, #208]	; (3108 <sim808_init+0x110>)
    3038:	2201      	movs	r2, #1
    303a:	4b34      	ldr	r3, [pc, #208]	; (310c <sim808_init+0x114>)
    303c:	4798      	blx	r3
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    303e:	1c20      	adds	r0, r4, #0
    3040:	4933      	ldr	r1, [pc, #204]	; (3110 <sim808_init+0x118>)
    3042:	2201      	movs	r2, #1
    3044:	4b33      	ldr	r3, [pc, #204]	; (3114 <sim808_init+0x11c>)
    3046:	4798      	blx	r3
	
	//Check if turned off
	sim808_send_command(CMD_AT);
    3048:	4b33      	ldr	r3, [pc, #204]	; (3118 <sim808_init+0x120>)
    304a:	6818      	ldr	r0, [r3, #0]
    304c:	6859      	ldr	r1, [r3, #4]
    304e:	689a      	ldr	r2, [r3, #8]
    3050:	68db      	ldr	r3, [r3, #12]
    3052:	4c32      	ldr	r4, [pc, #200]	; (311c <sim808_init+0x124>)
    3054:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL) == 0) {
    3056:	20fa      	movs	r0, #250	; 0xfa
    3058:	0040      	lsls	r0, r0, #1
    305a:	4b31      	ldr	r3, [pc, #196]	; (3120 <sim808_init+0x128>)
    305c:	4798      	blx	r3
    305e:	2800      	cmp	r0, #0
    3060:	d10a      	bne.n	3078 <sim808_init+0x80>
		//Enable the module if turned off:
		delay_ms(400);
    3062:	20c8      	movs	r0, #200	; 0xc8
    3064:	0040      	lsls	r0, r0, #1
    3066:	4e2f      	ldr	r6, [pc, #188]	; (3124 <sim808_init+0x12c>)
    3068:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    306a:	4c21      	ldr	r4, [pc, #132]	; (30f0 <sim808_init+0xf8>)
    306c:	2580      	movs	r5, #128	; 0x80
    306e:	052d      	lsls	r5, r5, #20
    3070:	6165      	str	r5, [r4, #20]
		port_pin_set_output_level(SIM808_RESET_PIN, false);
		delay_ms(10000);
    3072:	482d      	ldr	r0, [pc, #180]	; (3128 <sim808_init+0x130>)
    3074:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3076:	61a5      	str	r5, [r4, #24]
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    3078:	4c22      	ldr	r4, [pc, #136]	; (3104 <sim808_init+0x10c>)
    307a:	2531      	movs	r5, #49	; 0x31
    307c:	5d63      	ldrb	r3, [r4, r5]
    307e:	2202      	movs	r2, #2
    3080:	4393      	bics	r3, r2
    3082:	5563      	strb	r3, [r4, r5]
	}

	do {
		usart_disable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		success = 1;
		sim808_send_command(CMD_RESET);		
    3084:	4b29      	ldr	r3, [pc, #164]	; (312c <sim808_init+0x134>)
    3086:	6818      	ldr	r0, [r3, #0]
    3088:	6859      	ldr	r1, [r3, #4]
    308a:	689a      	ldr	r2, [r3, #8]
    308c:	68db      	ldr	r3, [r3, #12]
    308e:	4e23      	ldr	r6, [pc, #140]	; (311c <sim808_init+0x124>)
    3090:	47b0      	blx	r6
		delay_ms(400);
    3092:	20c8      	movs	r0, #200	; 0xc8
    3094:	0040      	lsls	r0, r0, #1
    3096:	4b23      	ldr	r3, [pc, #140]	; (3124 <sim808_init+0x12c>)
    3098:	4798      	blx	r3
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    309a:	4b25      	ldr	r3, [pc, #148]	; (3130 <sim808_init+0x138>)
    309c:	6818      	ldr	r0, [r3, #0]
    309e:	6859      	ldr	r1, [r3, #4]
    30a0:	689a      	ldr	r2, [r3, #8]
    30a2:	68db      	ldr	r3, [r3, #12]
    30a4:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    30a6:	5d62      	ldrb	r2, [r4, r5]
    30a8:	2302      	movs	r3, #2
    30aa:	4313      	orrs	r3, r2
    30ac:	5563      	strb	r3, [r4, r5]
		usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    30ae:	1c20      	adds	r0, r4, #0
    30b0:	4917      	ldr	r1, [pc, #92]	; (3110 <sim808_init+0x118>)
    30b2:	2201      	movs	r2, #1
    30b4:	4b17      	ldr	r3, [pc, #92]	; (3114 <sim808_init+0x11c>)
    30b6:	4798      	blx	r3
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    30b8:	25fa      	movs	r5, #250	; 0xfa
    30ba:	006d      	lsls	r5, r5, #1
    30bc:	1c28      	adds	r0, r5, #0
    30be:	4c18      	ldr	r4, [pc, #96]	; (3120 <sim808_init+0x128>)
    30c0:	47a0      	blx	r4
		sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    30c2:	4b1c      	ldr	r3, [pc, #112]	; (3134 <sim808_init+0x13c>)
    30c4:	6818      	ldr	r0, [r3, #0]
    30c6:	6859      	ldr	r1, [r3, #4]
    30c8:	689a      	ldr	r2, [r3, #8]
    30ca:	68db      	ldr	r3, [r3, #12]
    30cc:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    30ce:	1c28      	adds	r0, r5, #0
    30d0:	47a0      	blx	r4
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    30d2:	4d19      	ldr	r5, [pc, #100]	; (3138 <sim808_init+0x140>)
		connection = sim808_connect();	
    30d4:	4c19      	ldr	r4, [pc, #100]	; (313c <sim808_init+0x144>)
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    30d6:	47a8      	blx	r5
		connection = sim808_connect();	
    30d8:	47a0      	blx	r4
	} while(connection == 0);
    30da:	2800      	cmp	r0, #0
    30dc:	d0fb      	beq.n	30d6 <sim808_init+0xde>
}
    30de:	bd70      	pop	{r4, r5, r6, pc}
    30e0:	00001afd 	.word	0x00001afd
    30e4:	20000794 	.word	0x20000794
    30e8:	20002df4 	.word	0x20002df4
    30ec:	00003e6d 	.word	0x00003e6d
    30f0:	41004400 	.word	0x41004400
    30f4:	00002df1 	.word	0x00002df1
    30f8:	00002efd 	.word	0x00002efd
    30fc:	00002f25 	.word	0x00002f25
    3100:	20000108 	.word	0x20000108
    3104:	20002e5c 	.word	0x20002e5c
    3108:	000029b9 	.word	0x000029b9
    310c:	00004e2d 	.word	0x00004e2d
    3110:	2000033c 	.word	0x2000033c
    3114:	00004e45 	.word	0x00004e45
    3118:	20000bbc 	.word	0x20000bbc
    311c:	00002a65 	.word	0x00002a65
    3120:	00002b49 	.word	0x00002b49
    3124:	000035f9 	.word	0x000035f9
    3128:	00002710 	.word	0x00002710
    312c:	20000798 	.word	0x20000798
    3130:	2000030c 	.word	0x2000030c
    3134:	20000784 	.word	0x20000784
    3138:	00002c01 	.word	0x00002c01
    313c:	00002d79 	.word	0x00002d79

00003140 <ssd1306_clear_buffer>:
 *  Author: jiut0001
 */ 

#include "spi_display.h"

void ssd1306_clear_buffer() {
    3140:	b510      	push	{r4, lr}
    3142:	b082      	sub	sp, #8
	gfx_mono_draw_filled_rect(0, 0, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);
    3144:	2300      	movs	r3, #0
    3146:	9300      	str	r3, [sp, #0]
    3148:	2000      	movs	r0, #0
    314a:	2100      	movs	r1, #0
    314c:	2280      	movs	r2, #128	; 0x80
    314e:	2340      	movs	r3, #64	; 0x40
    3150:	4c01      	ldr	r4, [pc, #4]	; (3158 <ssd1306_clear_buffer+0x18>)
    3152:	47a0      	blx	r4
    3154:	b002      	add	sp, #8
    3156:	bd10      	pop	{r4, pc}
    3158:	00000d0d 	.word	0x00000d0d

0000315c <set_disp_led_color>:
#define BCM_MIN_STEP 16


 void set_disp_led_color(LED_COLORS choice)
{
	sseg_leds.red_set = 0;
    315c:	4b13      	ldr	r3, [pc, #76]	; (31ac <set_disp_led_color+0x50>)
    315e:	2200      	movs	r2, #0
    3160:	701a      	strb	r2, [r3, #0]
	sseg_leds.green_set = 0;
    3162:	705a      	strb	r2, [r3, #1]
	sseg_leds.blue_set = 0;
    3164:	709a      	strb	r2, [r3, #2]
	
	switch(choice)
    3166:	2805      	cmp	r0, #5
    3168:	d81e      	bhi.n	31a8 <set_disp_led_color+0x4c>
    316a:	0080      	lsls	r0, r0, #2
    316c:	4b10      	ldr	r3, [pc, #64]	; (31b0 <set_disp_led_color+0x54>)
    316e:	581b      	ldr	r3, [r3, r0]
    3170:	469f      	mov	pc, r3
	{
		case LED_RED:
		sseg_leds.red_set = 255;
    3172:	22ff      	movs	r2, #255	; 0xff
    3174:	4b0d      	ldr	r3, [pc, #52]	; (31ac <set_disp_led_color+0x50>)
    3176:	701a      	strb	r2, [r3, #0]
		break;
    3178:	e016      	b.n	31a8 <set_disp_led_color+0x4c>
		case LED_GREEN:
		sseg_leds.green_set = 255;
    317a:	22ff      	movs	r2, #255	; 0xff
    317c:	4b0b      	ldr	r3, [pc, #44]	; (31ac <set_disp_led_color+0x50>)
    317e:	705a      	strb	r2, [r3, #1]
		break;
    3180:	e012      	b.n	31a8 <set_disp_led_color+0x4c>
		case LED_BLUE:
		sseg_leds.blue_set = 255;
    3182:	22ff      	movs	r2, #255	; 0xff
    3184:	4b09      	ldr	r3, [pc, #36]	; (31ac <set_disp_led_color+0x50>)
    3186:	709a      	strb	r2, [r3, #2]
		break;
    3188:	e00e      	b.n	31a8 <set_disp_led_color+0x4c>
		case LED_PURPLE:
		sseg_leds.red_set = 255;
    318a:	4b08      	ldr	r3, [pc, #32]	; (31ac <set_disp_led_color+0x50>)
    318c:	22ff      	movs	r2, #255	; 0xff
    318e:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 255;
    3190:	709a      	strb	r2, [r3, #2]
		break;
    3192:	e009      	b.n	31a8 <set_disp_led_color+0x4c>
		case LED_YELLOW:
		sseg_leds.green_set = 255;
    3194:	4b05      	ldr	r3, [pc, #20]	; (31ac <set_disp_led_color+0x50>)
    3196:	22ff      	movs	r2, #255	; 0xff
    3198:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 255;
    319a:	701a      	strb	r2, [r3, #0]
		break;
    319c:	e004      	b.n	31a8 <set_disp_led_color+0x4c>
		case LED_WHITE:
		sseg_leds.green_set = 111;
    319e:	4b03      	ldr	r3, [pc, #12]	; (31ac <set_disp_led_color+0x50>)
    31a0:	226f      	movs	r2, #111	; 0x6f
    31a2:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 111;
    31a4:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 111;
    31a6:	709a      	strb	r2, [r3, #2]
		break;
	}
}
    31a8:	4770      	bx	lr
    31aa:	46c0      	nop			; (mov r8, r8)
    31ac:	20002fac 	.word	0x20002fac
    31b0:	0000f4f8 	.word	0x0000f4f8
    31b4:	00000000 	.word	0x00000000

000031b8 <set_seg_disp_num>:
	 
	 return DISPLAY1[num%10];
 }
 
 void set_seg_disp_num(float num)
 {
    31b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    31ba:	465f      	mov	r7, fp
    31bc:	4656      	mov	r6, sl
    31be:	464d      	mov	r5, r9
    31c0:	4644      	mov	r4, r8
    31c2:	b4f0      	push	{r4, r5, r6, r7}
    31c4:	b083      	sub	sp, #12
    31c6:	1c04      	adds	r4, r0, #0
	 if (num < 0)
    31c8:	2100      	movs	r1, #0
    31ca:	4ba1      	ldr	r3, [pc, #644]	; (3450 <set_seg_disp_num+0x298>)
    31cc:	4798      	blx	r3
    31ce:	2800      	cmp	r0, #0
    31d0:	d002      	beq.n	31d8 <set_seg_disp_num+0x20>
	 {
		 num =-num;
    31d2:	2380      	movs	r3, #128	; 0x80
    31d4:	061b      	lsls	r3, r3, #24
    31d6:	18e4      	adds	r4, r4, r3
	 }
	 if (num > 999.99)
    31d8:	1c20      	adds	r0, r4, #0
    31da:	4b9e      	ldr	r3, [pc, #632]	; (3454 <set_seg_disp_num+0x29c>)
    31dc:	4798      	blx	r3
    31de:	1c06      	adds	r6, r0, #0
    31e0:	1c0f      	adds	r7, r1, #0
    31e2:	4b96      	ldr	r3, [pc, #600]	; (343c <set_seg_disp_num+0x284>)
    31e4:	4a94      	ldr	r2, [pc, #592]	; (3438 <set_seg_disp_num+0x280>)
    31e6:	4d9c      	ldr	r5, [pc, #624]	; (3458 <set_seg_disp_num+0x2a0>)
    31e8:	47a8      	blx	r5
    31ea:	2800      	cmp	r0, #0
    31ec:	d035      	beq.n	325a <set_seg_disp_num+0xa2>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    31ee:	1c20      	adds	r0, r4, #0
    31f0:	4b9a      	ldr	r3, [pc, #616]	; (345c <set_seg_disp_num+0x2a4>)
    31f2:	4798      	blx	r3
    31f4:	4680      	mov	r8, r0
    31f6:	4c9a      	ldr	r4, [pc, #616]	; (3460 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    31f8:	4d9a      	ldr	r5, [pc, #616]	; (3464 <set_seg_disp_num+0x2ac>)
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    31fa:	4b9b      	ldr	r3, [pc, #620]	; (3468 <set_seg_disp_num+0x2b0>)
    31fc:	4699      	mov	r9, r3
    31fe:	21fa      	movs	r1, #250	; 0xfa
    3200:	0089      	lsls	r1, r1, #2
    3202:	4798      	blx	r3
    3204:	4f99      	ldr	r7, [pc, #612]	; (346c <set_seg_disp_num+0x2b4>)
    3206:	210a      	movs	r1, #10
    3208:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    320a:	b2c8      	uxtb	r0, r1
    320c:	4e98      	ldr	r6, [pc, #608]	; (3470 <set_seg_disp_num+0x2b8>)
    320e:	210a      	movs	r1, #10
    3210:	47b0      	blx	r6
    3212:	b2c9      	uxtb	r1, r1
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    3214:	5c6b      	ldrb	r3, [r5, r1]
    3216:	7023      	strb	r3, [r4, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    3218:	4640      	mov	r0, r8
    321a:	2164      	movs	r1, #100	; 0x64
    321c:	47c8      	blx	r9
    321e:	210a      	movs	r1, #10
    3220:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3222:	b2c8      	uxtb	r0, r1
    3224:	210a      	movs	r1, #10
    3226:	47b0      	blx	r6
    3228:	b2c9      	uxtb	r1, r1
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    322a:	5c6b      	ldrb	r3, [r5, r1]
    322c:	7063      	strb	r3, [r4, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    322e:	4640      	mov	r0, r8
    3230:	210a      	movs	r1, #10
    3232:	47c8      	blx	r9
    3234:	210a      	movs	r1, #10
    3236:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3238:	b2c8      	uxtb	r0, r1
    323a:	210a      	movs	r1, #10
    323c:	47b0      	blx	r6
    323e:	b2c9      	uxtb	r1, r1
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    3240:	5c6b      	ldrb	r3, [r5, r1]
    3242:	70a3      	strb	r3, [r4, #2]
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    3244:	4640      	mov	r0, r8
    3246:	210a      	movs	r1, #10
    3248:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    324a:	b2c8      	uxtb	r0, r1
    324c:	210a      	movs	r1, #10
    324e:	47b0      	blx	r6
    3250:	b2c9      	uxtb	r1, r1
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    3252:	5c6b      	ldrb	r3, [r5, r1]
    3254:	3b80      	subs	r3, #128	; 0x80
    3256:	70e3      	strb	r3, [r4, #3]
    3258:	e0de      	b.n	3418 <set_seg_disp_num+0x260>
	 }else 	if (num > 99.99)
    325a:	1c30      	adds	r0, r6, #0
    325c:	1c39      	adds	r1, r7, #0
    325e:	4a78      	ldr	r2, [pc, #480]	; (3440 <set_seg_disp_num+0x288>)
    3260:	4b78      	ldr	r3, [pc, #480]	; (3444 <set_seg_disp_num+0x28c>)
    3262:	4d7d      	ldr	r5, [pc, #500]	; (3458 <set_seg_disp_num+0x2a0>)
    3264:	47a8      	blx	r5
    3266:	2800      	cmp	r0, #0
    3268:	d03c      	beq.n	32e4 <set_seg_disp_num+0x12c>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    326a:	1c20      	adds	r0, r4, #0
    326c:	4b7b      	ldr	r3, [pc, #492]	; (345c <set_seg_disp_num+0x2a4>)
    326e:	4798      	blx	r3
    3270:	4680      	mov	r8, r0
    3272:	4d7b      	ldr	r5, [pc, #492]	; (3460 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3274:	4e7b      	ldr	r6, [pc, #492]	; (3464 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    3276:	4b7c      	ldr	r3, [pc, #496]	; (3468 <set_seg_disp_num+0x2b0>)
    3278:	469a      	mov	sl, r3
    327a:	2164      	movs	r1, #100	; 0x64
    327c:	4798      	blx	r3
    327e:	4b7b      	ldr	r3, [pc, #492]	; (346c <set_seg_disp_num+0x2b4>)
    3280:	4699      	mov	r9, r3
    3282:	210a      	movs	r1, #10
    3284:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3286:	b2c8      	uxtb	r0, r1
    3288:	4f79      	ldr	r7, [pc, #484]	; (3470 <set_seg_disp_num+0x2b8>)
    328a:	210a      	movs	r1, #10
    328c:	47b8      	blx	r7
    328e:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    3290:	5c73      	ldrb	r3, [r6, r1]
    3292:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    3294:	4640      	mov	r0, r8
    3296:	210a      	movs	r1, #10
    3298:	47d0      	blx	sl
    329a:	210a      	movs	r1, #10
    329c:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    329e:	b2c8      	uxtb	r0, r1
    32a0:	210a      	movs	r1, #10
    32a2:	47b8      	blx	r7
    32a4:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    32a6:	5c73      	ldrb	r3, [r6, r1]
    32a8:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    32aa:	4640      	mov	r0, r8
    32ac:	210a      	movs	r1, #10
    32ae:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    32b0:	b2c8      	uxtb	r0, r1
    32b2:	210a      	movs	r1, #10
    32b4:	47b8      	blx	r7
    32b6:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    32b8:	5c73      	ldrb	r3, [r6, r1]
    32ba:	3b80      	subs	r3, #128	; 0x80
    32bc:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    32be:	4640      	mov	r0, r8
    32c0:	4b6c      	ldr	r3, [pc, #432]	; (3474 <set_seg_disp_num+0x2bc>)
    32c2:	4798      	blx	r3
    32c4:	1c01      	adds	r1, r0, #0
    32c6:	1c20      	adds	r0, r4, #0
    32c8:	4b6b      	ldr	r3, [pc, #428]	; (3478 <set_seg_disp_num+0x2c0>)
    32ca:	4798      	blx	r3
    32cc:	496b      	ldr	r1, [pc, #428]	; (347c <set_seg_disp_num+0x2c4>)
    32ce:	4b6c      	ldr	r3, [pc, #432]	; (3480 <set_seg_disp_num+0x2c8>)
    32d0:	4798      	blx	r3
    32d2:	4b6c      	ldr	r3, [pc, #432]	; (3484 <set_seg_disp_num+0x2cc>)
    32d4:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    32d6:	b2c0      	uxtb	r0, r0
    32d8:	210a      	movs	r1, #10
    32da:	47b8      	blx	r7
    32dc:	b2c9      	uxtb	r1, r1
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    32de:	5c73      	ldrb	r3, [r6, r1]
    32e0:	70eb      	strb	r3, [r5, #3]
    32e2:	e099      	b.n	3418 <set_seg_disp_num+0x260>
	 }else if (num > 9.999)
    32e4:	1c30      	adds	r0, r6, #0
    32e6:	1c39      	adds	r1, r7, #0
    32e8:	4a57      	ldr	r2, [pc, #348]	; (3448 <set_seg_disp_num+0x290>)
    32ea:	4b58      	ldr	r3, [pc, #352]	; (344c <set_seg_disp_num+0x294>)
    32ec:	4d5a      	ldr	r5, [pc, #360]	; (3458 <set_seg_disp_num+0x2a0>)
    32ee:	47a8      	blx	r5
    32f0:	2800      	cmp	r0, #0
    32f2:	d047      	beq.n	3384 <set_seg_disp_num+0x1cc>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    32f4:	4b59      	ldr	r3, [pc, #356]	; (345c <set_seg_disp_num+0x2a4>)
    32f6:	469b      	mov	fp, r3
    32f8:	1c20      	adds	r0, r4, #0
    32fa:	4798      	blx	r3
    32fc:	4680      	mov	r8, r0
    32fe:	4d58      	ldr	r5, [pc, #352]	; (3460 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3300:	4e58      	ldr	r6, [pc, #352]	; (3464 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    3302:	210a      	movs	r1, #10
    3304:	4b58      	ldr	r3, [pc, #352]	; (3468 <set_seg_disp_num+0x2b0>)
    3306:	4798      	blx	r3
    3308:	4b58      	ldr	r3, [pc, #352]	; (346c <set_seg_disp_num+0x2b4>)
    330a:	4699      	mov	r9, r3
    330c:	210a      	movs	r1, #10
    330e:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3310:	b2c8      	uxtb	r0, r1
    3312:	4f57      	ldr	r7, [pc, #348]	; (3470 <set_seg_disp_num+0x2b8>)
    3314:	210a      	movs	r1, #10
    3316:	47b8      	blx	r7
    3318:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    331a:	5c73      	ldrb	r3, [r6, r1]
    331c:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    331e:	4640      	mov	r0, r8
    3320:	210a      	movs	r1, #10
    3322:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3324:	b2c8      	uxtb	r0, r1
    3326:	210a      	movs	r1, #10
    3328:	47b8      	blx	r7
    332a:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    332c:	5c73      	ldrb	r3, [r6, r1]
    332e:	3b80      	subs	r3, #128	; 0x80
    3330:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    3332:	4b50      	ldr	r3, [pc, #320]	; (3474 <set_seg_disp_num+0x2bc>)
    3334:	469a      	mov	sl, r3
    3336:	4640      	mov	r0, r8
    3338:	4798      	blx	r3
    333a:	1c01      	adds	r1, r0, #0
    333c:	4b4e      	ldr	r3, [pc, #312]	; (3478 <set_seg_disp_num+0x2c0>)
    333e:	4699      	mov	r9, r3
    3340:	1c20      	adds	r0, r4, #0
    3342:	4798      	blx	r3
    3344:	4b4e      	ldr	r3, [pc, #312]	; (3480 <set_seg_disp_num+0x2c8>)
    3346:	4698      	mov	r8, r3
    3348:	494c      	ldr	r1, [pc, #304]	; (347c <set_seg_disp_num+0x2c4>)
    334a:	4798      	blx	r3
    334c:	4b4d      	ldr	r3, [pc, #308]	; (3484 <set_seg_disp_num+0x2cc>)
    334e:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3350:	b2c0      	uxtb	r0, r0
    3352:	210a      	movs	r1, #10
    3354:	47b8      	blx	r7
    3356:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    3358:	5c73      	ldrb	r3, [r6, r1]
    335a:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    335c:	1c20      	adds	r0, r4, #0
    335e:	4947      	ldr	r1, [pc, #284]	; (347c <set_seg_disp_num+0x2c4>)
    3360:	47c0      	blx	r8
    3362:	1c04      	adds	r4, r0, #0
    3364:	47d8      	blx	fp
    3366:	47d0      	blx	sl
    3368:	1c01      	adds	r1, r0, #0
    336a:	1c20      	adds	r0, r4, #0
    336c:	47c8      	blx	r9
    336e:	4943      	ldr	r1, [pc, #268]	; (347c <set_seg_disp_num+0x2c4>)
    3370:	47c0      	blx	r8
    3372:	4b44      	ldr	r3, [pc, #272]	; (3484 <set_seg_disp_num+0x2cc>)
    3374:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3376:	b2c0      	uxtb	r0, r0
    3378:	210a      	movs	r1, #10
    337a:	47b8      	blx	r7
    337c:	b2c9      	uxtb	r1, r1
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    337e:	5c73      	ldrb	r3, [r6, r1]
    3380:	70eb      	strb	r3, [r5, #3]
    3382:	e049      	b.n	3418 <set_seg_disp_num+0x260>
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    3384:	4b35      	ldr	r3, [pc, #212]	; (345c <set_seg_disp_num+0x2a4>)
    3386:	469a      	mov	sl, r3
    3388:	1c20      	adds	r0, r4, #0
    338a:	4798      	blx	r3
    338c:	1c05      	adds	r5, r0, #0
    338e:	4e34      	ldr	r6, [pc, #208]	; (3460 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    3390:	4f34      	ldr	r7, [pc, #208]	; (3464 <set_seg_disp_num+0x2ac>)
    3392:	b2c0      	uxtb	r0, r0
    3394:	4b36      	ldr	r3, [pc, #216]	; (3470 <set_seg_disp_num+0x2b8>)
    3396:	4698      	mov	r8, r3
    3398:	210a      	movs	r1, #10
    339a:	4798      	blx	r3
    339c:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    339e:	5c7b      	ldrb	r3, [r7, r1]
    33a0:	3b80      	subs	r3, #128	; 0x80
    33a2:	7033      	strb	r3, [r6, #0]
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    33a4:	4b33      	ldr	r3, [pc, #204]	; (3474 <set_seg_disp_num+0x2bc>)
    33a6:	4699      	mov	r9, r3
    33a8:	1c28      	adds	r0, r5, #0
    33aa:	4798      	blx	r3
    33ac:	1c01      	adds	r1, r0, #0
    33ae:	1c20      	adds	r0, r4, #0
    33b0:	4b31      	ldr	r3, [pc, #196]	; (3478 <set_seg_disp_num+0x2c0>)
    33b2:	4798      	blx	r3
    33b4:	4d32      	ldr	r5, [pc, #200]	; (3480 <set_seg_disp_num+0x2c8>)
    33b6:	4931      	ldr	r1, [pc, #196]	; (347c <set_seg_disp_num+0x2c4>)
    33b8:	47a8      	blx	r5
    33ba:	4b32      	ldr	r3, [pc, #200]	; (3484 <set_seg_disp_num+0x2cc>)
    33bc:	469b      	mov	fp, r3
    33be:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    33c0:	b2c0      	uxtb	r0, r0
    33c2:	210a      	movs	r1, #10
    33c4:	47c0      	blx	r8
    33c6:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    33c8:	5c7b      	ldrb	r3, [r7, r1]
    33ca:	7073      	strb	r3, [r6, #1]
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    33cc:	1c20      	adds	r0, r4, #0
    33ce:	492b      	ldr	r1, [pc, #172]	; (347c <set_seg_disp_num+0x2c4>)
    33d0:	47a8      	blx	r5
    33d2:	9001      	str	r0, [sp, #4]
    33d4:	47d0      	blx	sl
    33d6:	47c8      	blx	r9
    33d8:	1c01      	adds	r1, r0, #0
    33da:	9801      	ldr	r0, [sp, #4]
    33dc:	4b26      	ldr	r3, [pc, #152]	; (3478 <set_seg_disp_num+0x2c0>)
    33de:	4798      	blx	r3
    33e0:	4926      	ldr	r1, [pc, #152]	; (347c <set_seg_disp_num+0x2c4>)
    33e2:	47a8      	blx	r5
    33e4:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    33e6:	b2c0      	uxtb	r0, r0
    33e8:	210a      	movs	r1, #10
    33ea:	47c0      	blx	r8
    33ec:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    33ee:	5c7b      	ldrb	r3, [r7, r1]
    33f0:	70b3      	strb	r3, [r6, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    33f2:	1c20      	adds	r0, r4, #0
    33f4:	4924      	ldr	r1, [pc, #144]	; (3488 <set_seg_disp_num+0x2d0>)
    33f6:	47a8      	blx	r5
    33f8:	1c04      	adds	r4, r0, #0
    33fa:	47d0      	blx	sl
    33fc:	47c8      	blx	r9
    33fe:	1c01      	adds	r1, r0, #0
    3400:	1c20      	adds	r0, r4, #0
    3402:	4b1d      	ldr	r3, [pc, #116]	; (3478 <set_seg_disp_num+0x2c0>)
    3404:	4798      	blx	r3
    3406:	491d      	ldr	r1, [pc, #116]	; (347c <set_seg_disp_num+0x2c4>)
    3408:	47a8      	blx	r5
    340a:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    340c:	b2c0      	uxtb	r0, r0
    340e:	210a      	movs	r1, #10
    3410:	47c0      	blx	r8
    3412:	b2c9      	uxtb	r1, r1
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    3414:	5c7b      	ldrb	r3, [r7, r1]
    3416:	70f3      	strb	r3, [r6, #3]
	 }
	 //Failsafe for brightness, always turn display on at least the lowest brightness
	 if (sseg_brightness < BCM_MIN_STEP)
    3418:	4b1c      	ldr	r3, [pc, #112]	; (348c <set_seg_disp_num+0x2d4>)
    341a:	781b      	ldrb	r3, [r3, #0]
    341c:	b2db      	uxtb	r3, r3
    341e:	2b0f      	cmp	r3, #15
    3420:	d802      	bhi.n	3428 <set_seg_disp_num+0x270>
	 {
		 sseg_brightness = BCM_MIN_STEP;
    3422:	2210      	movs	r2, #16
    3424:	4b19      	ldr	r3, [pc, #100]	; (348c <set_seg_disp_num+0x2d4>)
    3426:	701a      	strb	r2, [r3, #0]
	 }

 }
    3428:	b003      	add	sp, #12
    342a:	bc3c      	pop	{r2, r3, r4, r5}
    342c:	4690      	mov	r8, r2
    342e:	4699      	mov	r9, r3
    3430:	46a2      	mov	sl, r4
    3432:	46ab      	mov	fp, r5
    3434:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3436:	46c0      	nop			; (mov r8, r8)
    3438:	851eb852 	.word	0x851eb852
    343c:	408f3feb 	.word	0x408f3feb
    3440:	28f5c28f 	.word	0x28f5c28f
    3444:	4058ff5c 	.word	0x4058ff5c
    3448:	ed916873 	.word	0xed916873
    344c:	4023ff7c 	.word	0x4023ff7c
    3450:	0000ad71 	.word	0x0000ad71
    3454:	0000d7dd 	.word	0x0000d7dd
    3458:	0000ad25 	.word	0x0000ad25
    345c:	0000ba59 	.word	0x0000ba59
    3460:	20002fb0 	.word	0x20002fb0
    3464:	0000f510 	.word	0x0000f510
    3468:	0000ac0d 	.word	0x0000ac0d
    346c:	0000acb9 	.word	0x0000acb9
    3470:	0000abf9 	.word	0x0000abf9
    3474:	0000ba99 	.word	0x0000ba99
    3478:	0000b76d 	.word	0x0000b76d
    347c:	41200000 	.word	0x41200000
    3480:	0000b519 	.word	0x0000b519
    3484:	0000ae05 	.word	0x0000ae05
    3488:	42c80000 	.word	0x42c80000
    348c:	20002fbc 	.word	0x20002fbc

00003490 <configure_tc_cadence>:
#include <asf.h>
#include "timer_subsystem.h"

//Set up timer for cadence sensor
void configure_tc_cadence(void )
{
    3490:	b510      	push	{r4, lr}
    3492:	b08e      	sub	sp, #56	; 0x38
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    3494:	aa01      	add	r2, sp, #4
    3496:	2300      	movs	r3, #0
    3498:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    349a:	2100      	movs	r1, #0
    349c:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    349e:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    34a0:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    34a2:	7051      	strb	r1, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    34a4:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    34a6:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    34a8:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    34aa:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    34ac:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    34ae:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    34b0:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    34b2:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    34b4:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    34b6:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    34b8:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    34ba:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    34bc:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    34be:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	//Set clocksource 
	config_tc.clock_source	= GCLK_GENERATOR_2;
    34c0:	2302      	movs	r3, #2
    34c2:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1;
	
	config_tc.counter_16_bit.value = 0x00;
	

	tc_init(&cadence_timer_instance, TC4, &config_tc);
    34c4:	4c07      	ldr	r4, [pc, #28]	; (34e4 <configure_tc_cadence+0x54>)
    34c6:	1c20      	adds	r0, r4, #0
    34c8:	4907      	ldr	r1, [pc, #28]	; (34e8 <configure_tc_cadence+0x58>)
    34ca:	4b08      	ldr	r3, [pc, #32]	; (34ec <configure_tc_cadence+0x5c>)
    34cc:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    34ce:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    34d0:	217f      	movs	r1, #127	; 0x7f
    34d2:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    34d4:	438b      	bics	r3, r1
    34d6:	d1fc      	bne.n	34d2 <configure_tc_cadence+0x42>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    34d8:	8811      	ldrh	r1, [r2, #0]
    34da:	2302      	movs	r3, #2
    34dc:	430b      	orrs	r3, r1
    34de:	8013      	strh	r3, [r2, #0]
	tc_enable(&cadence_timer_instance);
}
    34e0:	b00e      	add	sp, #56	; 0x38
    34e2:	bd10      	pop	{r4, pc}
    34e4:	20002e90 	.word	0x20002e90
    34e8:	42003000 	.word	0x42003000
    34ec:	00005779 	.word	0x00005779

000034f0 <configure_tc_bg>:

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    34f0:	b510      	push	{r4, lr}
    34f2:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    34f4:	aa01      	add	r2, sp, #4
    34f6:	2300      	movs	r3, #0
    34f8:	2100      	movs	r1, #0
    34fa:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    34fc:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    34fe:	2400      	movs	r4, #0
    3500:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    3502:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    3504:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    3506:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    3508:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    350a:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    350c:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    350e:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    3510:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    3512:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    3514:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    3516:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    3518:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    351a:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    351c:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    351e:	2304      	movs	r3, #4
    3520:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    3522:	23a0      	movs	r3, #160	; 0xa0
    3524:	00db      	lsls	r3, r3, #3
    3526:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    3528:	232a      	movs	r3, #42	; 0x2a
    352a:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    352c:	2329      	movs	r3, #41	; 0x29
    352e:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    3530:	2328      	movs	r3, #40	; 0x28
    3532:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    3534:	4c07      	ldr	r4, [pc, #28]	; (3554 <configure_tc_bg+0x64>)
    3536:	1c20      	adds	r0, r4, #0
    3538:	4907      	ldr	r1, [pc, #28]	; (3558 <configure_tc_bg+0x68>)
    353a:	4b08      	ldr	r3, [pc, #32]	; (355c <configure_tc_bg+0x6c>)
    353c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    353e:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3540:	217f      	movs	r1, #127	; 0x7f
    3542:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    3544:	438b      	bics	r3, r1
    3546:	d1fc      	bne.n	3542 <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    3548:	8811      	ldrh	r1, [r2, #0]
    354a:	2302      	movs	r3, #2
    354c:	430b      	orrs	r3, r1
    354e:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    3550:	b00e      	add	sp, #56	; 0x38
    3552:	bd10      	pop	{r4, pc}
    3554:	20002e18 	.word	0x20002e18
    3558:	42002c00 	.word	0x42002c00
    355c:	00005779 	.word	0x00005779

00003560 <configure_tc>:


//Set up timers:
void configure_tc( )
{
    3560:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    3562:	20ff      	movs	r0, #255	; 0xff
    3564:	4b01      	ldr	r3, [pc, #4]	; (356c <configure_tc+0xc>)
    3566:	4798      	blx	r3
}
    3568:	bd08      	pop	{r3, pc}
    356a:	46c0      	nop			; (mov r8, r8)
    356c:	000034f1 	.word	0x000034f1

00003570 <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    3570:	b510      	push	{r4, lr}
    3572:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    3574:	4c0c      	ldr	r4, [pc, #48]	; (35a8 <configure_tc_callbacks+0x38>)
    3576:	1c20      	adds	r0, r4, #0
    3578:	2200      	movs	r2, #0
    357a:	4b0c      	ldr	r3, [pc, #48]	; (35ac <configure_tc_callbacks+0x3c>)
    357c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    357e:	6820      	ldr	r0, [r4, #0]
    3580:	4b0b      	ldr	r3, [pc, #44]	; (35b0 <configure_tc_callbacks+0x40>)
    3582:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    3584:	4b0b      	ldr	r3, [pc, #44]	; (35b4 <configure_tc_callbacks+0x44>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3586:	5c1b      	ldrb	r3, [r3, r0]
    3588:	211f      	movs	r1, #31
    358a:	4019      	ands	r1, r3
    358c:	2301      	movs	r3, #1
    358e:	1c1a      	adds	r2, r3, #0
    3590:	408a      	lsls	r2, r1
    3592:	1c11      	adds	r1, r2, #0
    3594:	4a08      	ldr	r2, [pc, #32]	; (35b8 <configure_tc_callbacks+0x48>)
    3596:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    3598:	7e61      	ldrb	r1, [r4, #25]
    359a:	2201      	movs	r2, #1
    359c:	430a      	orrs	r2, r1
    359e:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    35a0:	6822      	ldr	r2, [r4, #0]
    35a2:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    35a4:	bd10      	pop	{r4, pc}
    35a6:	46c0      	nop			; (mov r8, r8)
    35a8:	20002e18 	.word	0x20002e18
    35ac:	00005a1d 	.word	0x00005a1d
    35b0:	00005741 	.word	0x00005741
    35b4:	0000f51c 	.word	0x0000f51c
    35b8:	e000e100 	.word	0xe000e100

000035bc <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    35bc:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    35be:	2000      	movs	r0, #0
    35c0:	4b08      	ldr	r3, [pc, #32]	; (35e4 <delay_init+0x28>)
    35c2:	4798      	blx	r3
	cycles_per_ms /= 1000;
    35c4:	4c08      	ldr	r4, [pc, #32]	; (35e8 <delay_init+0x2c>)
    35c6:	21fa      	movs	r1, #250	; 0xfa
    35c8:	0089      	lsls	r1, r1, #2
    35ca:	47a0      	blx	r4
    35cc:	4b07      	ldr	r3, [pc, #28]	; (35ec <delay_init+0x30>)
    35ce:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    35d0:	21fa      	movs	r1, #250	; 0xfa
    35d2:	0089      	lsls	r1, r1, #2
    35d4:	47a0      	blx	r4
    35d6:	4b06      	ldr	r3, [pc, #24]	; (35f0 <delay_init+0x34>)
    35d8:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    35da:	2205      	movs	r2, #5
    35dc:	4b05      	ldr	r3, [pc, #20]	; (35f4 <delay_init+0x38>)
    35de:	601a      	str	r2, [r3, #0]
}
    35e0:	bd10      	pop	{r4, pc}
    35e2:	46c0      	nop			; (mov r8, r8)
    35e4:	000054f1 	.word	0x000054f1
    35e8:	0000ab71 	.word	0x0000ab71
    35ec:	20000104 	.word	0x20000104
    35f0:	20000100 	.word	0x20000100
    35f4:	e000e010 	.word	0xe000e010

000035f8 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    35f8:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    35fa:	4b08      	ldr	r3, [pc, #32]	; (361c <delay_cycles_ms+0x24>)
    35fc:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    35fe:	4a08      	ldr	r2, [pc, #32]	; (3620 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    3600:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3602:	2180      	movs	r1, #128	; 0x80
    3604:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    3606:	e006      	b.n	3616 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    3608:	2c00      	cmp	r4, #0
    360a:	d004      	beq.n	3616 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    360c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    360e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3610:	6813      	ldr	r3, [r2, #0]
    3612:	420b      	tst	r3, r1
    3614:	d0fc      	beq.n	3610 <delay_cycles_ms+0x18>
    3616:	3801      	subs	r0, #1
    3618:	d2f6      	bcs.n	3608 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    361a:	bd30      	pop	{r4, r5, pc}
    361c:	20000104 	.word	0x20000104
    3620:	e000e010 	.word	0xe000e010

00003624 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    3624:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    3626:	2200      	movs	r2, #0
    3628:	2300      	movs	r3, #0
    362a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    362c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    362e:	2100      	movs	r1, #0
    3630:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    3632:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    3634:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    3636:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    3638:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    363a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    363c:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    363e:	24c0      	movs	r4, #192	; 0xc0
    3640:	0164      	lsls	r4, r4, #5
    3642:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    3644:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    3646:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    3648:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    364a:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    364c:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    364e:	242a      	movs	r4, #42	; 0x2a
    3650:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    3652:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    3654:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    3656:	2424      	movs	r4, #36	; 0x24
    3658:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    365a:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    365c:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    365e:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    3660:	232b      	movs	r3, #43	; 0x2b
    3662:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    3664:	232c      	movs	r3, #44	; 0x2c
    3666:	54c1      	strb	r1, [r0, r3]
}
    3668:	bd10      	pop	{r4, pc}
    366a:	46c0      	nop			; (mov r8, r8)

0000366c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    366c:	b5f0      	push	{r4, r5, r6, r7, lr}
    366e:	465f      	mov	r7, fp
    3670:	4656      	mov	r6, sl
    3672:	464d      	mov	r5, r9
    3674:	4644      	mov	r4, r8
    3676:	b4f0      	push	{r4, r5, r6, r7}
    3678:	b099      	sub	sp, #100	; 0x64
    367a:	1c06      	adds	r6, r0, #0
    367c:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    367e:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3680:	4bbc      	ldr	r3, [pc, #752]	; (3974 <adc_init+0x308>)
    3682:	6a18      	ldr	r0, [r3, #32]
    3684:	2280      	movs	r2, #128	; 0x80
    3686:	0252      	lsls	r2, r2, #9
    3688:	4302      	orrs	r2, r0
    368a:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    368c:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    368e:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    3690:	07da      	lsls	r2, r3, #31
    3692:	d500      	bpl.n	3696 <adc_init+0x2a>
    3694:	e1f6      	b.n	3a84 <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    3696:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    3698:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    369a:	0799      	lsls	r1, r3, #30
    369c:	d500      	bpl.n	36a0 <adc_init+0x34>
    369e:	e1f1      	b.n	3a84 <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    36a0:	7863      	ldrb	r3, [r4, #1]
    36a2:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    36a4:	2b00      	cmp	r3, #0
    36a6:	d000      	beq.n	36aa <adc_init+0x3e>
    36a8:	e1dc      	b.n	3a64 <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    36aa:	4bb3      	ldr	r3, [pc, #716]	; (3978 <adc_init+0x30c>)
    36ac:	6c19      	ldr	r1, [r3, #64]	; 0x40
    36ae:	2204      	movs	r2, #4
    36b0:	430a      	orrs	r2, r1
    36b2:	641a      	str	r2, [r3, #64]	; 0x40
    36b4:	e1d6      	b.n	3a64 <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    36b6:	7d23      	ldrb	r3, [r4, #20]
    36b8:	2b00      	cmp	r3, #0
    36ba:	d102      	bne.n	36c2 <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
    36bc:	2301      	movs	r3, #1
    36be:	7773      	strb	r3, [r6, #29]
    36c0:	e001      	b.n	36c6 <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
    36c2:	2300      	movs	r3, #0
    36c4:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    36c6:	6832      	ldr	r2, [r6, #0]
    36c8:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    36ca:	7823      	ldrb	r3, [r4, #0]
    36cc:	4668      	mov	r0, sp
    36ce:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    36d0:	201e      	movs	r0, #30
    36d2:	a902      	add	r1, sp, #8
    36d4:	4ba9      	ldr	r3, [pc, #676]	; (397c <adc_init+0x310>)
    36d6:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    36d8:	201e      	movs	r0, #30
    36da:	4ba9      	ldr	r3, [pc, #676]	; (3980 <adc_init+0x314>)
    36dc:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    36de:	232c      	movs	r3, #44	; 0x2c
    36e0:	5ce3      	ldrb	r3, [r4, r3]
    36e2:	2b00      	cmp	r3, #0
    36e4:	d042      	beq.n	376c <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
    36e6:	222b      	movs	r2, #43	; 0x2b
    36e8:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    36ea:	7b21      	ldrb	r1, [r4, #12]
    36ec:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    36ee:	194a      	adds	r2, r1, r5
    36f0:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    36f2:	18d3      	adds	r3, r2, r3
    36f4:	b2db      	uxtb	r3, r3
    36f6:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    36f8:	429a      	cmp	r2, r3
    36fa:	d221      	bcs.n	3740 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    36fc:	4aa1      	ldr	r2, [pc, #644]	; (3984 <adc_init+0x318>)
    36fe:	4693      	mov	fp, r2
    3700:	4ba1      	ldr	r3, [pc, #644]	; (3988 <adc_init+0x31c>)
    3702:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    3704:	270f      	movs	r7, #15
    3706:	402f      	ands	r7, r5
    3708:	7b23      	ldrb	r3, [r4, #12]
    370a:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    370c:	a804      	add	r0, sp, #16
    370e:	4659      	mov	r1, fp
    3710:	2250      	movs	r2, #80	; 0x50
    3712:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    3714:	2f13      	cmp	r7, #19
    3716:	d80c      	bhi.n	3732 <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    3718:	00bf      	lsls	r7, r7, #2
    371a:	ab04      	add	r3, sp, #16
    371c:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    371e:	a903      	add	r1, sp, #12
    3720:	2300      	movs	r3, #0
    3722:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    3724:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    3726:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    3728:	2301      	movs	r3, #1
    372a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    372c:	b2c0      	uxtb	r0, r0
    372e:	4a97      	ldr	r2, [pc, #604]	; (398c <adc_init+0x320>)
    3730:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    3732:	3501      	adds	r5, #1
    3734:	b2ed      	uxtb	r5, r5
    3736:	4640      	mov	r0, r8
    3738:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    373a:	b2db      	uxtb	r3, r3
    373c:	454b      	cmp	r3, r9
    373e:	d3e1      	bcc.n	3704 <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    3740:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    3742:	a804      	add	r0, sp, #16
    3744:	498f      	ldr	r1, [pc, #572]	; (3984 <adc_init+0x318>)
    3746:	2250      	movs	r2, #80	; 0x50
    3748:	4b8f      	ldr	r3, [pc, #572]	; (3988 <adc_init+0x31c>)
    374a:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    374c:	2d13      	cmp	r5, #19
    374e:	d837      	bhi.n	37c0 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    3750:	00ad      	lsls	r5, r5, #2
    3752:	ab04      	add	r3, sp, #16
    3754:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3756:	a903      	add	r1, sp, #12
    3758:	2300      	movs	r3, #0
    375a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    375c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    375e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    3760:	2301      	movs	r3, #1
    3762:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    3764:	b2c0      	uxtb	r0, r0
    3766:	4b89      	ldr	r3, [pc, #548]	; (398c <adc_init+0x320>)
    3768:	4798      	blx	r3
    376a:	e029      	b.n	37c0 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    376c:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    376e:	a804      	add	r0, sp, #16
    3770:	4984      	ldr	r1, [pc, #528]	; (3984 <adc_init+0x318>)
    3772:	2250      	movs	r2, #80	; 0x50
    3774:	4b84      	ldr	r3, [pc, #528]	; (3988 <adc_init+0x31c>)
    3776:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    3778:	2d13      	cmp	r5, #19
    377a:	d80c      	bhi.n	3796 <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    377c:	00ad      	lsls	r5, r5, #2
    377e:	ab04      	add	r3, sp, #16
    3780:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3782:	a903      	add	r1, sp, #12
    3784:	2300      	movs	r3, #0
    3786:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    3788:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    378a:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    378c:	2301      	movs	r3, #1
    378e:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    3790:	b2c0      	uxtb	r0, r0
    3792:	4b7e      	ldr	r3, [pc, #504]	; (398c <adc_init+0x320>)
    3794:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    3796:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    3798:	a804      	add	r0, sp, #16
    379a:	497a      	ldr	r1, [pc, #488]	; (3984 <adc_init+0x318>)
    379c:	2250      	movs	r2, #80	; 0x50
    379e:	4b7a      	ldr	r3, [pc, #488]	; (3988 <adc_init+0x31c>)
    37a0:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    37a2:	2d13      	cmp	r5, #19
    37a4:	d80c      	bhi.n	37c0 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    37a6:	00ad      	lsls	r5, r5, #2
    37a8:	ab04      	add	r3, sp, #16
    37aa:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    37ac:	a903      	add	r1, sp, #12
    37ae:	2300      	movs	r3, #0
    37b0:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    37b2:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    37b4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    37b6:	2301      	movs	r3, #1
    37b8:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    37ba:	b2c0      	uxtb	r0, r0
    37bc:	4b73      	ldr	r3, [pc, #460]	; (398c <adc_init+0x320>)
    37be:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    37c0:	7d63      	ldrb	r3, [r4, #21]
    37c2:	009b      	lsls	r3, r3, #2
    37c4:	b2db      	uxtb	r3, r3
    37c6:	9901      	ldr	r1, [sp, #4]
    37c8:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    37ca:	7da3      	ldrb	r3, [r4, #22]
    37cc:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    37ce:	7862      	ldrb	r2, [r4, #1]
    37d0:	4313      	orrs	r3, r2
    37d2:	b2db      	uxtb	r3, r3
    37d4:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    37d6:	7923      	ldrb	r3, [r4, #4]
    37d8:	2b34      	cmp	r3, #52	; 0x34
    37da:	d900      	bls.n	37de <adc_init+0x172>
    37dc:	e140      	b.n	3a60 <adc_init+0x3f4>
    37de:	009b      	lsls	r3, r3, #2
    37e0:	4a6b      	ldr	r2, [pc, #428]	; (3990 <adc_init+0x324>)
    37e2:	58d3      	ldr	r3, [r2, r3]
    37e4:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    37e6:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    37e8:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    37ea:	2301      	movs	r3, #1
    37ec:	e01a      	b.n	3824 <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    37ee:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    37f0:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    37f2:	2510      	movs	r5, #16
    37f4:	e016      	b.n	3824 <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    37f6:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    37f8:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    37fa:	2301      	movs	r3, #1
    37fc:	e012      	b.n	3824 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    37fe:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    3800:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    3802:	2300      	movs	r3, #0
    3804:	e00e      	b.n	3824 <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    3806:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    3808:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    380a:	2300      	movs	r3, #0
    380c:	e00a      	b.n	3824 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    380e:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    3810:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    3812:	2300      	movs	r3, #0
    3814:	e006      	b.n	3824 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    3816:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    3818:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    381a:	2300      	movs	r3, #0
    381c:	e002      	b.n	3824 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    381e:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    3820:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    3822:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    3824:	011b      	lsls	r3, r3, #4
    3826:	2170      	movs	r1, #112	; 0x70
    3828:	400b      	ands	r3, r1
    382a:	4313      	orrs	r3, r2
    382c:	9a01      	ldr	r2, [sp, #4]
    382e:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    3830:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    3832:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    3834:	2b3f      	cmp	r3, #63	; 0x3f
    3836:	d900      	bls.n	383a <adc_init+0x1ce>
    3838:	e124      	b.n	3a84 <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    383a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    383c:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    383e:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    3840:	b25b      	sxtb	r3, r3
    3842:	2b00      	cmp	r3, #0
    3844:	dbfb      	blt.n	383e <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    3846:	7ce2      	ldrb	r2, [r4, #19]
    3848:	8863      	ldrh	r3, [r4, #2]
    384a:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    384c:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    384e:	5ca2      	ldrb	r2, [r4, r2]
    3850:	00d2      	lsls	r2, r2, #3
    3852:	4313      	orrs	r3, r2
    3854:	7d22      	ldrb	r2, [r4, #20]
    3856:	0092      	lsls	r2, r2, #2
    3858:	4313      	orrs	r3, r2
    385a:	7ca2      	ldrb	r2, [r4, #18]
    385c:	0052      	lsls	r2, r2, #1
    385e:	4313      	orrs	r3, r2
    3860:	432b      	orrs	r3, r5
    3862:	9801      	ldr	r0, [sp, #4]
    3864:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    3866:	7e23      	ldrb	r3, [r4, #24]
    3868:	2b00      	cmp	r3, #0
    386a:	d101      	bne.n	3870 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    386c:	6831      	ldr	r1, [r6, #0]
    386e:	e097      	b.n	39a0 <adc_init+0x334>
		switch (resolution) {
    3870:	2d10      	cmp	r5, #16
    3872:	d05f      	beq.n	3934 <adc_init+0x2c8>
    3874:	d802      	bhi.n	387c <adc_init+0x210>
    3876:	2d00      	cmp	r5, #0
    3878:	d03c      	beq.n	38f4 <adc_init+0x288>
    387a:	e7f7      	b.n	386c <adc_init+0x200>
    387c:	2d20      	cmp	r5, #32
    387e:	d019      	beq.n	38b4 <adc_init+0x248>
    3880:	2d30      	cmp	r5, #48	; 0x30
    3882:	d1f3      	bne.n	386c <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    3884:	7ce2      	ldrb	r2, [r4, #19]
    3886:	2a00      	cmp	r2, #0
    3888:	d00a      	beq.n	38a0 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
    388a:	69e2      	ldr	r2, [r4, #28]
    388c:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    388e:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    3890:	2aff      	cmp	r2, #255	; 0xff
    3892:	d900      	bls.n	3896 <adc_init+0x22a>
    3894:	e0f6      	b.n	3a84 <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    3896:	6a22      	ldr	r2, [r4, #32]
    3898:	3280      	adds	r2, #128	; 0x80
    389a:	2aff      	cmp	r2, #255	; 0xff
    389c:	d900      	bls.n	38a0 <adc_init+0x234>
    389e:	e0f1      	b.n	3a84 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38a0:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    38a2:	69e1      	ldr	r1, [r4, #28]
    38a4:	29ff      	cmp	r1, #255	; 0xff
    38a6:	dd00      	ble.n	38aa <adc_init+0x23e>
    38a8:	e0ec      	b.n	3a84 <adc_init+0x418>
    38aa:	6a22      	ldr	r2, [r4, #32]
    38ac:	2aff      	cmp	r2, #255	; 0xff
    38ae:	dd00      	ble.n	38b2 <adc_init+0x246>
    38b0:	e0e8      	b.n	3a84 <adc_init+0x418>
    38b2:	e7db      	b.n	386c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    38b4:	7ce2      	ldrb	r2, [r4, #19]
    38b6:	2a00      	cmp	r2, #0
    38b8:	d011      	beq.n	38de <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
    38ba:	69e0      	ldr	r0, [r4, #28]
    38bc:	2280      	movs	r2, #128	; 0x80
    38be:	0092      	lsls	r2, r2, #2
    38c0:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38c2:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    38c4:	4a33      	ldr	r2, [pc, #204]	; (3994 <adc_init+0x328>)
    38c6:	4291      	cmp	r1, r2
    38c8:	d900      	bls.n	38cc <adc_init+0x260>
    38ca:	e0db      	b.n	3a84 <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    38cc:	6a20      	ldr	r0, [r4, #32]
    38ce:	2280      	movs	r2, #128	; 0x80
    38d0:	0092      	lsls	r2, r2, #2
    38d2:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38d4:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    38d6:	4a2f      	ldr	r2, [pc, #188]	; (3994 <adc_init+0x328>)
    38d8:	4291      	cmp	r1, r2
    38da:	d900      	bls.n	38de <adc_init+0x272>
    38dc:	e0d2      	b.n	3a84 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    38de:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    38e0:	4a2c      	ldr	r2, [pc, #176]	; (3994 <adc_init+0x328>)
    38e2:	69e1      	ldr	r1, [r4, #28]
    38e4:	4291      	cmp	r1, r2
    38e6:	dd00      	ble.n	38ea <adc_init+0x27e>
    38e8:	e0cc      	b.n	3a84 <adc_init+0x418>
    38ea:	6a21      	ldr	r1, [r4, #32]
    38ec:	4291      	cmp	r1, r2
    38ee:	dd00      	ble.n	38f2 <adc_init+0x286>
    38f0:	e0c8      	b.n	3a84 <adc_init+0x418>
    38f2:	e7bb      	b.n	386c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    38f4:	7ce2      	ldrb	r2, [r4, #19]
    38f6:	2a00      	cmp	r2, #0
    38f8:	d011      	beq.n	391e <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
    38fa:	69e2      	ldr	r2, [r4, #28]
    38fc:	2080      	movs	r0, #128	; 0x80
    38fe:	0100      	lsls	r0, r0, #4
    3900:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    3902:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    3904:	4a24      	ldr	r2, [pc, #144]	; (3998 <adc_init+0x32c>)
    3906:	4291      	cmp	r1, r2
    3908:	d900      	bls.n	390c <adc_init+0x2a0>
    390a:	e0bb      	b.n	3a84 <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    390c:	6a22      	ldr	r2, [r4, #32]
    390e:	2080      	movs	r0, #128	; 0x80
    3910:	0100      	lsls	r0, r0, #4
    3912:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    3914:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    3916:	4a20      	ldr	r2, [pc, #128]	; (3998 <adc_init+0x32c>)
    3918:	4291      	cmp	r1, r2
    391a:	d900      	bls.n	391e <adc_init+0x2b2>
    391c:	e0b2      	b.n	3a84 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    391e:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    3920:	4a1d      	ldr	r2, [pc, #116]	; (3998 <adc_init+0x32c>)
    3922:	69e1      	ldr	r1, [r4, #28]
    3924:	4291      	cmp	r1, r2
    3926:	dd00      	ble.n	392a <adc_init+0x2be>
    3928:	e0ac      	b.n	3a84 <adc_init+0x418>
    392a:	6a21      	ldr	r1, [r4, #32]
    392c:	4291      	cmp	r1, r2
    392e:	dd00      	ble.n	3932 <adc_init+0x2c6>
    3930:	e0a8      	b.n	3a84 <adc_init+0x418>
    3932:	e79b      	b.n	386c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    3934:	7ce2      	ldrb	r2, [r4, #19]
    3936:	2a00      	cmp	r2, #0
    3938:	d011      	beq.n	395e <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
    393a:	69e2      	ldr	r2, [r4, #28]
    393c:	2080      	movs	r0, #128	; 0x80
    393e:	0200      	lsls	r0, r0, #8
    3940:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    3942:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    3944:	4a15      	ldr	r2, [pc, #84]	; (399c <adc_init+0x330>)
    3946:	4291      	cmp	r1, r2
    3948:	d900      	bls.n	394c <adc_init+0x2e0>
    394a:	e09b      	b.n	3a84 <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    394c:	6a22      	ldr	r2, [r4, #32]
    394e:	2080      	movs	r0, #128	; 0x80
    3950:	0200      	lsls	r0, r0, #8
    3952:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    3954:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    3956:	4a11      	ldr	r2, [pc, #68]	; (399c <adc_init+0x330>)
    3958:	4291      	cmp	r1, r2
    395a:	d900      	bls.n	395e <adc_init+0x2f2>
    395c:	e092      	b.n	3a84 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    395e:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    3960:	4a0e      	ldr	r2, [pc, #56]	; (399c <adc_init+0x330>)
    3962:	69e1      	ldr	r1, [r4, #28]
    3964:	4291      	cmp	r1, r2
    3966:	dd00      	ble.n	396a <adc_init+0x2fe>
    3968:	e08c      	b.n	3a84 <adc_init+0x418>
    396a:	6a21      	ldr	r1, [r4, #32]
    396c:	4291      	cmp	r1, r2
    396e:	dd00      	ble.n	3972 <adc_init+0x306>
    3970:	e088      	b.n	3a84 <adc_init+0x418>
    3972:	e77b      	b.n	386c <adc_init+0x200>
    3974:	40000400 	.word	0x40000400
    3978:	40000800 	.word	0x40000800
    397c:	00005609 	.word	0x00005609
    3980:	0000557d 	.word	0x0000557d
    3984:	0000f5f4 	.word	0x0000f5f4
    3988:	00006991 	.word	0x00006991
    398c:	000056e5 	.word	0x000056e5
    3990:	0000f520 	.word	0x0000f520
    3994:	000003ff 	.word	0x000003ff
    3998:	00000fff 	.word	0x00000fff
    399c:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    39a0:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    39a2:	b252      	sxtb	r2, r2
    39a4:	2a00      	cmp	r2, #0
    39a6:	dbfb      	blt.n	39a0 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    39a8:	9a01      	ldr	r2, [sp, #4]
    39aa:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    39ac:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    39ae:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    39b0:	b25b      	sxtb	r3, r3
    39b2:	2b00      	cmp	r3, #0
    39b4:	dbfb      	blt.n	39ae <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    39b6:	8ba3      	ldrh	r3, [r4, #28]
    39b8:	9801      	ldr	r0, [sp, #4]
    39ba:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    39bc:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    39be:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    39c0:	b25b      	sxtb	r3, r3
    39c2:	2b00      	cmp	r3, #0
    39c4:	dbfb      	blt.n	39be <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    39c6:	8c23      	ldrh	r3, [r4, #32]
    39c8:	9901      	ldr	r1, [sp, #4]
    39ca:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    39cc:	232c      	movs	r3, #44	; 0x2c
    39ce:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    39d0:	2b00      	cmp	r3, #0
    39d2:	d004      	beq.n	39de <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    39d4:	3b01      	subs	r3, #1
    39d6:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    39d8:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    39da:	2b0f      	cmp	r3, #15
    39dc:	d852      	bhi.n	3a84 <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    39de:	222b      	movs	r2, #43	; 0x2b
    39e0:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    39e2:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    39e4:	2a0f      	cmp	r2, #15
    39e6:	d84d      	bhi.n	3a84 <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    39e8:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    39ea:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    39ec:	b240      	sxtb	r0, r0
    39ee:	2800      	cmp	r0, #0
    39f0:	dbfb      	blt.n	39ea <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    39f2:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    39f4:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    39f6:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    39f8:	68a0      	ldr	r0, [r4, #8]
    39fa:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    39fc:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    39fe:	430a      	orrs	r2, r1
    3a00:	041b      	lsls	r3, r3, #16
			config->negative_input |
    3a02:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    3a04:	9901      	ldr	r1, [sp, #4]
    3a06:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    3a08:	232a      	movs	r3, #42	; 0x2a
    3a0a:	5ce3      	ldrb	r3, [r4, r3]
    3a0c:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    3a0e:	230f      	movs	r3, #15
    3a10:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    3a12:	2324      	movs	r3, #36	; 0x24
    3a14:	5ce3      	ldrb	r3, [r4, r3]
    3a16:	2b00      	cmp	r3, #0
    3a18:	d010      	beq.n	3a3c <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    3a1a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    3a1c:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    3a1e:	4a1d      	ldr	r2, [pc, #116]	; (3a94 <adc_init+0x428>)
    3a20:	4293      	cmp	r3, r2
    3a22:	d82f      	bhi.n	3a84 <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    3a24:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    3a26:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    3a28:	2080      	movs	r0, #128	; 0x80
    3a2a:	0100      	lsls	r0, r0, #4
    3a2c:	1819      	adds	r1, r3, r0
    3a2e:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    3a30:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    3a32:	4a18      	ldr	r2, [pc, #96]	; (3a94 <adc_init+0x428>)
    3a34:	4291      	cmp	r1, r2
    3a36:	d825      	bhi.n	3a84 <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    3a38:	9901      	ldr	r1, [sp, #4]
    3a3a:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    3a3c:	4b16      	ldr	r3, [pc, #88]	; (3a98 <adc_init+0x42c>)
    3a3e:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    3a40:	0152      	lsls	r2, r2, #5
    3a42:	23e0      	movs	r3, #224	; 0xe0
    3a44:	00db      	lsls	r3, r3, #3
    3a46:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    3a48:	4b14      	ldr	r3, [pc, #80]	; (3a9c <adc_init+0x430>)
    3a4a:	6858      	ldr	r0, [r3, #4]
    3a4c:	0141      	lsls	r1, r0, #5
    3a4e:	681b      	ldr	r3, [r3, #0]
    3a50:	0edb      	lsrs	r3, r3, #27
    3a52:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    3a54:	b2db      	uxtb	r3, r3
    3a56:	4313      	orrs	r3, r2
    3a58:	9901      	ldr	r1, [sp, #4]
    3a5a:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    3a5c:	2000      	movs	r0, #0
    3a5e:	e011      	b.n	3a84 <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    3a60:	2017      	movs	r0, #23
    3a62:	e00f      	b.n	3a84 <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    3a64:	2300      	movs	r3, #0
    3a66:	60b3      	str	r3, [r6, #8]
    3a68:	60f3      	str	r3, [r6, #12]
    3a6a:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    3a6c:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    3a6e:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    3a70:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    3a72:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    3a74:	4b0a      	ldr	r3, [pc, #40]	; (3aa0 <adc_init+0x434>)
    3a76:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    3a78:	232a      	movs	r3, #42	; 0x2a
    3a7a:	5ce3      	ldrb	r3, [r4, r3]
    3a7c:	2b00      	cmp	r3, #0
    3a7e:	d100      	bne.n	3a82 <adc_init+0x416>
    3a80:	e619      	b.n	36b6 <adc_init+0x4a>
    3a82:	e61e      	b.n	36c2 <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    3a84:	b019      	add	sp, #100	; 0x64
    3a86:	bc3c      	pop	{r2, r3, r4, r5}
    3a88:	4690      	mov	r8, r2
    3a8a:	4699      	mov	r9, r3
    3a8c:	46a2      	mov	sl, r4
    3a8e:	46ab      	mov	fp, r5
    3a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a92:	46c0      	nop			; (mov r8, r8)
    3a94:	00000fff 	.word	0x00000fff
    3a98:	00806024 	.word	0x00806024
    3a9c:	00806020 	.word	0x00806020
    3aa0:	20002fc0 	.word	0x20002fc0

00003aa4 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    3aa4:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    3aa6:	4b2d      	ldr	r3, [pc, #180]	; (3b5c <ADC_Handler+0xb8>)
    3aa8:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    3aaa:	6823      	ldr	r3, [r4, #0]
    3aac:	7e1d      	ldrb	r5, [r3, #24]
    3aae:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    3ab0:	07e9      	lsls	r1, r5, #31
    3ab2:	d535      	bpl.n	3b20 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    3ab4:	7ee2      	ldrb	r2, [r4, #27]
    3ab6:	07d1      	lsls	r1, r2, #31
    3ab8:	d532      	bpl.n	3b20 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    3aba:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    3abc:	07d1      	lsls	r1, r2, #31
    3abe:	d52f      	bpl.n	3b20 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    3ac0:	2201      	movs	r2, #1
    3ac2:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3ac4:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    3ac6:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    3ac8:	b25b      	sxtb	r3, r3
    3aca:	2b00      	cmp	r3, #0
    3acc:	dbfb      	blt.n	3ac6 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    3ace:	6963      	ldr	r3, [r4, #20]
    3ad0:	1c99      	adds	r1, r3, #2
    3ad2:	6161      	str	r1, [r4, #20]
    3ad4:	8b52      	ldrh	r2, [r2, #26]
    3ad6:	b292      	uxth	r2, r2
    3ad8:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    3ada:	8b23      	ldrh	r3, [r4, #24]
    3adc:	3b01      	subs	r3, #1
    3ade:	b29b      	uxth	r3, r3
    3ae0:	8323      	strh	r3, [r4, #24]
    3ae2:	2b00      	cmp	r3, #0
    3ae4:	d011      	beq.n	3b0a <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    3ae6:	7f63      	ldrb	r3, [r4, #29]
    3ae8:	2b00      	cmp	r3, #0
    3aea:	d019      	beq.n	3b20 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    3aec:	6823      	ldr	r3, [r4, #0]
    3aee:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    3af0:	b252      	sxtb	r2, r2
    3af2:	2a00      	cmp	r2, #0
    3af4:	dbfb      	blt.n	3aee <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    3af6:	7b19      	ldrb	r1, [r3, #12]
    3af8:	2202      	movs	r2, #2
    3afa:	430a      	orrs	r2, r1
    3afc:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3afe:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    3b00:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    3b02:	b25b      	sxtb	r3, r3
    3b04:	2b00      	cmp	r3, #0
    3b06:	dbfb      	blt.n	3b00 <ADC_Handler+0x5c>
    3b08:	e00a      	b.n	3b20 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    3b0a:	7f23      	ldrb	r3, [r4, #28]
    3b0c:	2b05      	cmp	r3, #5
    3b0e:	d107      	bne.n	3b20 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    3b10:	2300      	movs	r3, #0
    3b12:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    3b14:	2301      	movs	r3, #1
    3b16:	6822      	ldr	r2, [r4, #0]
    3b18:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    3b1a:	1c20      	adds	r0, r4, #0
    3b1c:	68a3      	ldr	r3, [r4, #8]
    3b1e:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    3b20:	0769      	lsls	r1, r5, #29
    3b22:	d50b      	bpl.n	3b3c <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    3b24:	2304      	movs	r3, #4
    3b26:	6822      	ldr	r2, [r4, #0]
    3b28:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    3b2a:	7ee3      	ldrb	r3, [r4, #27]
    3b2c:	0799      	lsls	r1, r3, #30
    3b2e:	d505      	bpl.n	3b3c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    3b30:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    3b32:	079a      	lsls	r2, r3, #30
    3b34:	d502      	bpl.n	3b3c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    3b36:	1c20      	adds	r0, r4, #0
    3b38:	68e3      	ldr	r3, [r4, #12]
    3b3a:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    3b3c:	07a9      	lsls	r1, r5, #30
    3b3e:	d50b      	bpl.n	3b58 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    3b40:	2302      	movs	r3, #2
    3b42:	6822      	ldr	r2, [r4, #0]
    3b44:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    3b46:	7ee3      	ldrb	r3, [r4, #27]
    3b48:	0759      	lsls	r1, r3, #29
    3b4a:	d505      	bpl.n	3b58 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    3b4c:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    3b4e:	075a      	lsls	r2, r3, #29
    3b50:	d502      	bpl.n	3b58 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    3b52:	6923      	ldr	r3, [r4, #16]
    3b54:	1c20      	adds	r0, r4, #0
    3b56:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    3b58:	bd38      	pop	{r3, r4, r5, pc}
    3b5a:	46c0      	nop			; (mov r8, r8)
    3b5c:	20002fc0 	.word	0x20002fc0

00003b60 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3b60:	1c93      	adds	r3, r2, #2
    3b62:	009b      	lsls	r3, r3, #2
    3b64:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    3b66:	2301      	movs	r3, #1
    3b68:	4093      	lsls	r3, r2
    3b6a:	1c1a      	adds	r2, r3, #0
    3b6c:	7e83      	ldrb	r3, [r0, #26]
    3b6e:	431a      	orrs	r2, r3
    3b70:	7682      	strb	r2, [r0, #26]
}
    3b72:	4770      	bx	lr

00003b74 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    3b74:	b510      	push	{r4, lr}
    3b76:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    3b78:	8b04      	ldrh	r4, [r0, #24]
    3b7a:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    3b7c:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    3b7e:	2c00      	cmp	r4, #0
    3b80:	d11d      	bne.n	3bbe <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    3b82:	7f18      	ldrb	r0, [r3, #28]
    3b84:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    3b86:	2805      	cmp	r0, #5
    3b88:	d019      	beq.n	3bbe <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    3b8a:	2005      	movs	r0, #5
    3b8c:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    3b8e:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    3b90:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    3b92:	2201      	movs	r2, #1
    3b94:	6819      	ldr	r1, [r3, #0]
    3b96:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    3b98:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    3b9a:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    3b9c:	2a00      	cmp	r2, #0
    3b9e:	d00e      	beq.n	3bbe <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    3ba0:	681a      	ldr	r2, [r3, #0]
    3ba2:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    3ba4:	b249      	sxtb	r1, r1
    3ba6:	2900      	cmp	r1, #0
    3ba8:	dbfb      	blt.n	3ba2 <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    3baa:	7b10      	ldrb	r0, [r2, #12]
    3bac:	2102      	movs	r1, #2
    3bae:	4301      	orrs	r1, r0
    3bb0:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3bb2:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    3bb4:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    3bb6:	b25b      	sxtb	r3, r3
    3bb8:	2b00      	cmp	r3, #0
    3bba:	dbfb      	blt.n	3bb4 <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    3bbc:	2000      	movs	r0, #0
}
    3bbe:	bd10      	pop	{r4, pc}

00003bc0 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    3bc0:	b510      	push	{r4, lr}
    3bc2:	1c02      	adds	r2, r0, #0
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    3bc4:	4b1c      	ldr	r3, [pc, #112]	; (3c38 <nvm_set_config+0x78>)
    3bc6:	69d8      	ldr	r0, [r3, #28]
    3bc8:	2104      	movs	r1, #4
    3bca:	4301      	orrs	r1, r0
    3bcc:	61d9      	str	r1, [r3, #28]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    3bce:	4b1b      	ldr	r3, [pc, #108]	; (3c3c <nvm_set_config+0x7c>)
    3bd0:	8b18      	ldrh	r0, [r3, #24]
    3bd2:	2120      	movs	r1, #32
    3bd4:	31ff      	adds	r1, #255	; 0xff
    3bd6:	4301      	orrs	r1, r0
    3bd8:	8319      	strh	r1, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    3bda:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3bdc:	2005      	movs	r0, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3bde:	07d9      	lsls	r1, r3, #31
    3be0:	d528      	bpl.n	3c34 <nvm_set_config+0x74>
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    3be2:	7811      	ldrb	r1, [r2, #0]
    3be4:	0209      	lsls	r1, r1, #8
    3be6:	23c0      	movs	r3, #192	; 0xc0
    3be8:	009b      	lsls	r3, r3, #2
    3bea:	4019      	ands	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    3bec:	7853      	ldrb	r3, [r2, #1]
    3bee:	01db      	lsls	r3, r3, #7
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    3bf0:	20ff      	movs	r0, #255	; 0xff
    3bf2:	4003      	ands	r3, r0
    3bf4:	4319      	orrs	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    3bf6:	78d3      	ldrb	r3, [r2, #3]
    3bf8:	049b      	lsls	r3, r3, #18
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    3bfa:	4319      	orrs	r1, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    3bfc:	7893      	ldrb	r3, [r2, #2]
    3bfe:	005b      	lsls	r3, r3, #1
    3c00:	201e      	movs	r0, #30
    3c02:	4003      	ands	r3, r0
    3c04:	4319      	orrs	r1, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    3c06:	7910      	ldrb	r0, [r2, #4]
    3c08:	0400      	lsls	r0, r0, #16
    3c0a:	23c0      	movs	r3, #192	; 0xc0
    3c0c:	029b      	lsls	r3, r3, #10
    3c0e:	4003      	ands	r3, r0
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    3c10:	4319      	orrs	r1, r3
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    3c12:	4b0a      	ldr	r3, [pc, #40]	; (3c3c <nvm_set_config+0x7c>)
    3c14:	6059      	str	r1, [r3, #4]
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);


	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    3c16:	6898      	ldr	r0, [r3, #8]
    3c18:	0340      	lsls	r0, r0, #13
    3c1a:	0f40      	lsrs	r0, r0, #29
    3c1c:	4908      	ldr	r1, [pc, #32]	; (3c40 <nvm_set_config+0x80>)
    3c1e:	2408      	movs	r4, #8
    3c20:	4084      	lsls	r4, r0
    3c22:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    3c24:	6898      	ldr	r0, [r3, #8]
    3c26:	8048      	strh	r0, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    3c28:	7852      	ldrb	r2, [r2, #1]
    3c2a:	710a      	strb	r2, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    3c2c:	8b18      	ldrh	r0, [r3, #24]
    3c2e:	05c0      	lsls	r0, r0, #23
		return STATUS_ERR_IO;
    3c30:	0fc0      	lsrs	r0, r0, #31
    3c32:	0100      	lsls	r0, r0, #4
	}

	return STATUS_OK;
}
    3c34:	bd10      	pop	{r4, pc}
    3c36:	46c0      	nop			; (mov r8, r8)
    3c38:	40000400 	.word	0x40000400
    3c3c:	41004000 	.word	0x41004000
    3c40:	200001e4 	.word	0x200001e4

00003c44 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    3c44:	b530      	push	{r4, r5, lr}
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    3c46:	4b1d      	ldr	r3, [pc, #116]	; (3cbc <nvm_execute_command+0x78>)
    3c48:	885a      	ldrh	r2, [r3, #2]
    3c4a:	881b      	ldrh	r3, [r3, #0]
    3c4c:	435a      	muls	r2, r3
		return STATUS_ERR_BAD_ADDRESS;
    3c4e:	2318      	movs	r3, #24
		const uint32_t parameter)
{
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    3c50:	428a      	cmp	r2, r1
    3c52:	d331      	bcc.n	3cb8 <nvm_execute_command+0x74>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* turn off cache before issuing flash commands */
	temp = nvm_module->CTRLB.reg;
    3c54:	4b1a      	ldr	r3, [pc, #104]	; (3cc0 <nvm_execute_command+0x7c>)
    3c56:	685c      	ldr	r4, [r3, #4]
	nvm_module->CTRLB.reg = temp | NVMCTRL_CTRLB_CACHEDIS;
    3c58:	2280      	movs	r2, #128	; 0x80
    3c5a:	02d2      	lsls	r2, r2, #11
    3c5c:	4322      	orrs	r2, r4
    3c5e:	605a      	str	r2, [r3, #4]

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    3c60:	8b1d      	ldrh	r5, [r3, #24]
    3c62:	2220      	movs	r2, #32
    3c64:	32ff      	adds	r2, #255	; 0xff
    3c66:	432a      	orrs	r2, r5
    3c68:	831a      	strh	r2, [r3, #24]
    3c6a:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3c6c:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3c6e:	07d5      	lsls	r5, r2, #31
    3c70:	d522      	bpl.n	3cb8 <nvm_execute_command+0x74>
		return STATUS_BUSY;
	}

	switch (command) {
    3c72:	2845      	cmp	r0, #69	; 0x45
    3c74:	d81f      	bhi.n	3cb6 <nvm_execute_command+0x72>
    3c76:	0083      	lsls	r3, r0, #2
    3c78:	4a12      	ldr	r2, [pc, #72]	; (3cc4 <nvm_execute_command+0x80>)
    3c7a:	58d3      	ldr	r3, [r2, r3]
    3c7c:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    3c7e:	4b10      	ldr	r3, [pc, #64]	; (3cc0 <nvm_execute_command+0x7c>)
    3c80:	8b1a      	ldrh	r2, [r3, #24]
				return STATUS_ERR_IO;
    3c82:	2310      	movs	r3, #16
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    3c84:	05d5      	lsls	r5, r2, #23
    3c86:	d417      	bmi.n	3cb8 <nvm_execute_command+0x74>
				return STATUS_ERR_IO;
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    3c88:	0889      	lsrs	r1, r1, #2
    3c8a:	0049      	lsls	r1, r1, #1
    3c8c:	4b0c      	ldr	r3, [pc, #48]	; (3cc0 <nvm_execute_command+0x7c>)
    3c8e:	61d9      	str	r1, [r3, #28]
			break;
    3c90:	e003      	b.n	3c9a <nvm_execute_command+0x56>
		case NVM_COMMAND_WRITE_PAGE:
		case NVM_COMMAND_LOCK_REGION:
		case NVM_COMMAND_UNLOCK_REGION:

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    3c92:	0889      	lsrs	r1, r1, #2
    3c94:	0049      	lsls	r1, r1, #1
    3c96:	4b0a      	ldr	r3, [pc, #40]	; (3cc0 <nvm_execute_command+0x7c>)
    3c98:	61d9      	str	r1, [r3, #28]
		default:
			return STATUS_ERR_INVALID_ARG;
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    3c9a:	23a5      	movs	r3, #165	; 0xa5
    3c9c:	021b      	lsls	r3, r3, #8
    3c9e:	4318      	orrs	r0, r3
    3ca0:	4b07      	ldr	r3, [pc, #28]	; (3cc0 <nvm_execute_command+0x7c>)
    3ca2:	8018      	strh	r0, [r3, #0]
    3ca4:	1c19      	adds	r1, r3, #0
    3ca6:	2201      	movs	r2, #1
    3ca8:	7d0b      	ldrb	r3, [r1, #20]

	/* Wait for the nvm controller to become ready */
	while (!nvm_is_ready()) {
    3caa:	4213      	tst	r3, r2
    3cac:	d0fc      	beq.n	3ca8 <nvm_execute_command+0x64>
	}

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;
    3cae:	4b04      	ldr	r3, [pc, #16]	; (3cc0 <nvm_execute_command+0x7c>)
    3cb0:	605c      	str	r4, [r3, #4]

	return STATUS_OK;
    3cb2:	2300      	movs	r3, #0
    3cb4:	e000      	b.n	3cb8 <nvm_execute_command+0x74>
		case NVM_COMMAND_ENTER_LOW_POWER_MODE:
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
    3cb6:	2317      	movs	r3, #23

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;

	return STATUS_OK;
}
    3cb8:	1c18      	adds	r0, r3, #0
    3cba:	bd30      	pop	{r4, r5, pc}
    3cbc:	200001e4 	.word	0x200001e4
    3cc0:	41004000 	.word	0x41004000
    3cc4:	0000f644 	.word	0x0000f644

00003cc8 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    3cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3cca:	1c05      	adds	r5, r0, #0
	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    3ccc:	4b1d      	ldr	r3, [pc, #116]	; (3d44 <nvm_write_buffer+0x7c>)
    3cce:	881c      	ldrh	r4, [r3, #0]
    3cd0:	885b      	ldrh	r3, [r3, #2]
    3cd2:	4363      	muls	r3, r4
		return STATUS_ERR_BAD_ADDRESS;
    3cd4:	2018      	movs	r0, #24
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
	/* Check if the destination address is valid */
	if (destination_address >
    3cd6:	42ab      	cmp	r3, r5
    3cd8:	d333      	bcc.n	3d42 <nvm_write_buffer+0x7a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    3cda:	1e63      	subs	r3, r4, #1
    3cdc:	422b      	tst	r3, r5
    3cde:	d130      	bne.n	3d42 <nvm_write_buffer+0x7a>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    3ce0:	2017      	movs	r0, #23
	if (destination_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    3ce2:	4294      	cmp	r4, r2
    3ce4:	d32d      	bcc.n	3d42 <nvm_write_buffer+0x7a>
    3ce6:	4b18      	ldr	r3, [pc, #96]	; (3d48 <nvm_write_buffer+0x80>)
    3ce8:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3cea:	2005      	movs	r0, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3cec:	07dc      	lsls	r4, r3, #31
    3cee:	d528      	bpl.n	3d42 <nvm_write_buffer+0x7a>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    3cf0:	4816      	ldr	r0, [pc, #88]	; (3d4c <nvm_write_buffer+0x84>)
    3cf2:	4b15      	ldr	r3, [pc, #84]	; (3d48 <nvm_write_buffer+0x80>)
    3cf4:	8018      	strh	r0, [r3, #0]
    3cf6:	1c1c      	adds	r4, r3, #0
    3cf8:	2001      	movs	r0, #1
    3cfa:	7d23      	ldrb	r3, [r4, #20]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    3cfc:	4203      	tst	r3, r0
    3cfe:	d0fc      	beq.n	3cfa <nvm_write_buffer+0x32>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    3d00:	4b11      	ldr	r3, [pc, #68]	; (3d48 <nvm_write_buffer+0x80>)
    3d02:	8b1c      	ldrh	r4, [r3, #24]
    3d04:	2020      	movs	r0, #32
    3d06:	30ff      	adds	r0, #255	; 0xff
    3d08:	4320      	orrs	r0, r4
    3d0a:	8318      	strh	r0, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    3d0c:	0868      	lsrs	r0, r5, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3d0e:	2a00      	cmp	r2, #0
    3d10:	d012      	beq.n	3d38 <nvm_write_buffer+0x70>
    3d12:	0040      	lsls	r0, r0, #1
    3d14:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3d16:	1e56      	subs	r6, r2, #1
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    3d18:	5ccc      	ldrb	r4, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3d1a:	42b3      	cmp	r3, r6
    3d1c:	da03      	bge.n	3d26 <nvm_write_buffer+0x5e>
			data |= (buffer[i + 1] << 8);
    3d1e:	18cf      	adds	r7, r1, r3
    3d20:	787f      	ldrb	r7, [r7, #1]
    3d22:	023f      	lsls	r7, r7, #8
    3d24:	433c      	orrs	r4, r7
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    3d26:	8004      	strh	r4, [r0, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3d28:	3302      	adds	r3, #2
    3d2a:	b29b      	uxth	r3, r3
    3d2c:	3002      	adds	r0, #2
    3d2e:	429a      	cmp	r2, r3
    3d30:	d8f2      	bhi.n	3d18 <nvm_write_buffer+0x50>
	if (length < NVMCTRL_PAGE_SIZE) {
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
	}

	return STATUS_OK;
    3d32:	2000      	movs	r0, #0
		NVM_MEMORY[nvm_address++] = data;
	}

	/* Perform a manual NVM write when the length of data to be programmed is
	 * less than page size */
	if (length < NVMCTRL_PAGE_SIZE) {
    3d34:	2a3f      	cmp	r2, #63	; 0x3f
    3d36:	d804      	bhi.n	3d42 <nvm_write_buffer+0x7a>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    3d38:	2004      	movs	r0, #4
    3d3a:	1c29      	adds	r1, r5, #0
    3d3c:	2200      	movs	r2, #0
    3d3e:	4b04      	ldr	r3, [pc, #16]	; (3d50 <nvm_write_buffer+0x88>)
    3d40:	4798      	blx	r3
				destination_address, 0);
	}

	return STATUS_OK;
}
    3d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3d44:	200001e4 	.word	0x200001e4
    3d48:	41004000 	.word	0x41004000
    3d4c:	ffffa544 	.word	0xffffa544
    3d50:	00003c45 	.word	0x00003c45

00003d54 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    3d54:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    3d56:	4b19      	ldr	r3, [pc, #100]	; (3dbc <nvm_read_buffer+0x68>)
    3d58:	881c      	ldrh	r4, [r3, #0]
    3d5a:	885d      	ldrh	r5, [r3, #2]
    3d5c:	4365      	muls	r5, r4
		return STATUS_ERR_BAD_ADDRESS;
    3d5e:	2318      	movs	r3, #24
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    3d60:	4285      	cmp	r5, r0
    3d62:	d329      	bcc.n	3db8 <nvm_read_buffer+0x64>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    3d64:	1e65      	subs	r5, r4, #1
    3d66:	4205      	tst	r5, r0
    3d68:	d126      	bne.n	3db8 <nvm_read_buffer+0x64>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    3d6a:	2317      	movs	r3, #23
	if (source_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    3d6c:	4294      	cmp	r4, r2
    3d6e:	d323      	bcc.n	3db8 <nvm_read_buffer+0x64>
    3d70:	4b13      	ldr	r3, [pc, #76]	; (3dc0 <nvm_read_buffer+0x6c>)
    3d72:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3d74:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3d76:	07e5      	lsls	r5, r4, #31
    3d78:	d51e      	bpl.n	3db8 <nvm_read_buffer+0x64>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    3d7a:	4b11      	ldr	r3, [pc, #68]	; (3dc0 <nvm_read_buffer+0x6c>)
    3d7c:	8b1d      	ldrh	r5, [r3, #24]
    3d7e:	2420      	movs	r4, #32
    3d80:	34ff      	adds	r4, #255	; 0xff
    3d82:	432c      	orrs	r4, r5
    3d84:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    3d86:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3d88:	2a00      	cmp	r2, #0
    3d8a:	d012      	beq.n	3db2 <nvm_read_buffer+0x5e>
    3d8c:	0040      	lsls	r0, r0, #1
    3d8e:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3d90:	1e56      	subs	r6, r2, #1
    3d92:	181c      	adds	r4, r3, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    3d94:	8825      	ldrh	r5, [r4, #0]
    3d96:	b2ad      	uxth	r5, r5

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    3d98:	041c      	lsls	r4, r3, #16
    3d9a:	0c24      	lsrs	r4, r4, #16
    3d9c:	550d      	strb	r5, [r1, r4]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3d9e:	42b4      	cmp	r4, r6
    3da0:	da02      	bge.n	3da8 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    3da2:	190c      	adds	r4, r1, r4
    3da4:	0a2d      	lsrs	r5, r5, #8
    3da6:	7065      	strb	r5, [r4, #1]
    3da8:	3302      	adds	r3, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3daa:	b29c      	uxth	r4, r3
    3dac:	42a2      	cmp	r2, r4
    3dae:	d8f0      	bhi.n	3d92 <nvm_read_buffer+0x3e>
    3db0:	e001      	b.n	3db6 <nvm_read_buffer+0x62>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    3db2:	2300      	movs	r3, #0
    3db4:	e000      	b.n	3db8 <nvm_read_buffer+0x64>
    3db6:	2300      	movs	r3, #0
}
    3db8:	1c18      	adds	r0, r3, #0
    3dba:	bd70      	pop	{r4, r5, r6, pc}
    3dbc:	200001e4 	.word	0x200001e4
    3dc0:	41004000 	.word	0x41004000

00003dc4 <nvm_erase_row>:
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    3dc4:	4b0e      	ldr	r3, [pc, #56]	; (3e00 <nvm_erase_row+0x3c>)
    3dc6:	881a      	ldrh	r2, [r3, #0]
    3dc8:	8859      	ldrh	r1, [r3, #2]
    3dca:	4351      	muls	r1, r2
		return STATUS_ERR_BAD_ADDRESS;
    3dcc:	2318      	movs	r3, #24
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
    3dce:	4281      	cmp	r1, r0
    3dd0:	d314      	bcc.n	3dfc <nvm_erase_row+0x38>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    3dd2:	0092      	lsls	r2, r2, #2
    3dd4:	3a01      	subs	r2, #1
    3dd6:	4210      	tst	r0, r2
    3dd8:	d110      	bne.n	3dfc <nvm_erase_row+0x38>
    3dda:	4b0a      	ldr	r3, [pc, #40]	; (3e04 <nvm_erase_row+0x40>)
    3ddc:	7d1a      	ldrb	r2, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3dde:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3de0:	07d1      	lsls	r1, r2, #31
    3de2:	d50b      	bpl.n	3dfc <nvm_erase_row+0x38>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    3de4:	4b07      	ldr	r3, [pc, #28]	; (3e04 <nvm_erase_row+0x40>)
    3de6:	8b19      	ldrh	r1, [r3, #24]
    3de8:	2220      	movs	r2, #32
    3dea:	32ff      	adds	r2, #255	; 0xff
    3dec:	430a      	orrs	r2, r1
    3dee:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    3df0:	0880      	lsrs	r0, r0, #2
    3df2:	0040      	lsls	r0, r0, #1
    3df4:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    3df6:	4a04      	ldr	r2, [pc, #16]	; (3e08 <nvm_erase_row+0x44>)
    3df8:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    3dfa:	2300      	movs	r3, #0
}
    3dfc:	1c18      	adds	r0, r3, #0
    3dfe:	4770      	bx	lr
    3e00:	200001e4 	.word	0x200001e4
    3e04:	41004000 	.word	0x41004000
    3e08:	ffffa502 	.word	0xffffa502

00003e0c <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    3e0c:	4b15      	ldr	r3, [pc, #84]	; (3e64 <nvm_get_parameters+0x58>)
    3e0e:	8b19      	ldrh	r1, [r3, #24]
    3e10:	2220      	movs	r2, #32
    3e12:	32ff      	adds	r2, #255	; 0xff
    3e14:	430a      	orrs	r2, r1
    3e16:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    3e18:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    3e1a:	035a      	lsls	r2, r3, #13
    3e1c:	0f52      	lsrs	r2, r2, #29
    3e1e:	2108      	movs	r1, #8
    3e20:	4091      	lsls	r1, r2

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
    3e22:	7001      	strb	r1, [r0, #0]
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    3e24:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    3e26:	4b10      	ldr	r3, [pc, #64]	; (3e68 <nvm_get_parameters+0x5c>)
    3e28:	881b      	ldrh	r3, [r3, #0]
    3e2a:	065b      	lsls	r3, r3, #25
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;
    3e2c:	0f5b      	lsrs	r3, r3, #29

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    3e2e:	b29a      	uxth	r2, r3
    3e30:	2a07      	cmp	r2, #7
    3e32:	d102      	bne.n	3e3a <nvm_get_parameters+0x2e>
		parameters->eeprom_number_of_pages = 0;
    3e34:	2300      	movs	r3, #0
    3e36:	6043      	str	r3, [r0, #4]
    3e38:	e004      	b.n	3e44 <nvm_get_parameters+0x38>
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    3e3a:	2206      	movs	r2, #6
    3e3c:	1ad3      	subs	r3, r2, r3
    3e3e:	2204      	movs	r2, #4
    3e40:	409a      	lsls	r2, r3
	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
    3e42:	6042      	str	r2, [r0, #4]
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    3e44:	4b08      	ldr	r3, [pc, #32]	; (3e68 <nvm_get_parameters+0x5c>)
    3e46:	881a      	ldrh	r2, [r3, #0]
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
    3e48:	2307      	movs	r3, #7
    3e4a:	4013      	ands	r3, r2
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    3e4c:	2b07      	cmp	r3, #7
    3e4e:	d102      	bne.n	3e56 <nvm_get_parameters+0x4a>
		parameters->bootloader_number_of_pages = 0;
    3e50:	2300      	movs	r3, #0
    3e52:	6083      	str	r3, [r0, #8]
    3e54:	e004      	b.n	3e60 <nvm_get_parameters+0x54>
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    3e56:	2207      	movs	r2, #7
    3e58:	1ad3      	subs	r3, r2, r3
    3e5a:	2204      	movs	r2, #4
    3e5c:	409a      	lsls	r2, r3
	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
    3e5e:	6082      	str	r2, [r0, #8]
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
	}
}
    3e60:	4770      	bx	lr
    3e62:	46c0      	nop			; (mov r8, r8)
    3e64:	41004000 	.word	0x41004000
    3e68:	00804000 	.word	0x00804000

00003e6c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    3e6c:	b500      	push	{lr}
    3e6e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3e70:	ab01      	add	r3, sp, #4
    3e72:	2280      	movs	r2, #128	; 0x80
    3e74:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    3e76:	780a      	ldrb	r2, [r1, #0]
    3e78:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    3e7a:	784a      	ldrb	r2, [r1, #1]
    3e7c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    3e7e:	788a      	ldrb	r2, [r1, #2]
    3e80:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    3e82:	1c19      	adds	r1, r3, #0
    3e84:	4b01      	ldr	r3, [pc, #4]	; (3e8c <port_pin_set_config+0x20>)
    3e86:	4798      	blx	r3
}
    3e88:	b003      	add	sp, #12
    3e8a:	bd00      	pop	{pc}
    3e8c:	000056e5 	.word	0x000056e5

00003e90 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    3e90:	b510      	push	{r4, lr}
    3e92:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    3e94:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3e96:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    3e98:	4299      	cmp	r1, r3
    3e9a:	d30c      	bcc.n	3eb6 <_sercom_get_sync_baud_val+0x26>
    3e9c:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    3e9e:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    3ea0:	1c60      	adds	r0, r4, #1
    3ea2:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    3ea4:	428b      	cmp	r3, r1
    3ea6:	d801      	bhi.n	3eac <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    3ea8:	1c04      	adds	r4, r0, #0
    3eaa:	e7f8      	b.n	3e9e <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3eac:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    3eae:	2cff      	cmp	r4, #255	; 0xff
    3eb0:	d801      	bhi.n	3eb6 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    3eb2:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    3eb4:	2000      	movs	r0, #0
	}
}
    3eb6:	bd10      	pop	{r4, pc}

00003eb8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    3eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3eba:	465f      	mov	r7, fp
    3ebc:	4656      	mov	r6, sl
    3ebe:	464d      	mov	r5, r9
    3ec0:	4644      	mov	r4, r8
    3ec2:	b4f0      	push	{r4, r5, r6, r7}
    3ec4:	b087      	sub	sp, #28
    3ec6:	1c06      	adds	r6, r0, #0
    3ec8:	1c0d      	adds	r5, r1, #0
    3eca:	9204      	str	r2, [sp, #16]
    3ecc:	aa10      	add	r2, sp, #64	; 0x40
    3ece:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    3ed0:	1c32      	adds	r2, r6, #0
    3ed2:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3ed4:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    3ed6:	428a      	cmp	r2, r1
    3ed8:	d900      	bls.n	3edc <_sercom_get_async_baud_val+0x24>
    3eda:	e0b3      	b.n	4044 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    3edc:	2b00      	cmp	r3, #0
    3ede:	d14b      	bne.n	3f78 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    3ee0:	2100      	movs	r1, #0
    3ee2:	1c32      	adds	r2, r6, #0
    3ee4:	4c5e      	ldr	r4, [pc, #376]	; (4060 <_sercom_get_async_baud_val+0x1a8>)
    3ee6:	47a0      	blx	r4
    3ee8:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    3eea:	1c2e      	adds	r6, r5, #0
    3eec:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    3eee:	2000      	movs	r0, #0
    3ef0:	2100      	movs	r1, #0
    3ef2:	2200      	movs	r2, #0
    3ef4:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    3ef6:	243f      	movs	r4, #63	; 0x3f
    3ef8:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    3efa:	2501      	movs	r5, #1
    3efc:	46a8      	mov	r8, r5
    3efe:	9002      	str	r0, [sp, #8]
    3f00:	9103      	str	r1, [sp, #12]
    3f02:	4661      	mov	r1, ip
    3f04:	3920      	subs	r1, #32
    3f06:	d403      	bmi.n	3f10 <_sercom_get_async_baud_val+0x58>
    3f08:	4640      	mov	r0, r8
    3f0a:	4088      	lsls	r0, r1
    3f0c:	4681      	mov	r9, r0
    3f0e:	e005      	b.n	3f1c <_sercom_get_async_baud_val+0x64>
    3f10:	2120      	movs	r1, #32
    3f12:	4665      	mov	r5, ip
    3f14:	1b4c      	subs	r4, r1, r5
    3f16:	4640      	mov	r0, r8
    3f18:	40e0      	lsrs	r0, r4
    3f1a:	4681      	mov	r9, r0
    3f1c:	4641      	mov	r1, r8
    3f1e:	4664      	mov	r4, ip
    3f20:	40a1      	lsls	r1, r4
    3f22:	468a      	mov	sl, r1

		r = r << 1;
    3f24:	1c10      	adds	r0, r2, #0
    3f26:	1c19      	adds	r1, r3, #0
    3f28:	1880      	adds	r0, r0, r2
    3f2a:	4159      	adcs	r1, r3
    3f2c:	1c02      	adds	r2, r0, #0
    3f2e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    3f30:	465d      	mov	r5, fp
    3f32:	464c      	mov	r4, r9
    3f34:	4225      	tst	r5, r4
    3f36:	d002      	beq.n	3f3e <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    3f38:	4642      	mov	r2, r8
    3f3a:	4302      	orrs	r2, r0
    3f3c:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    3f3e:	429f      	cmp	r7, r3
    3f40:	d80c      	bhi.n	3f5c <_sercom_get_async_baud_val+0xa4>
    3f42:	d101      	bne.n	3f48 <_sercom_get_async_baud_val+0x90>
    3f44:	4296      	cmp	r6, r2
    3f46:	d809      	bhi.n	3f5c <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    3f48:	1b92      	subs	r2, r2, r6
    3f4a:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    3f4c:	4650      	mov	r0, sl
    3f4e:	9d02      	ldr	r5, [sp, #8]
    3f50:	4328      	orrs	r0, r5
    3f52:	4649      	mov	r1, r9
    3f54:	9c03      	ldr	r4, [sp, #12]
    3f56:	4321      	orrs	r1, r4
    3f58:	9002      	str	r0, [sp, #8]
    3f5a:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    3f5c:	4665      	mov	r5, ip
    3f5e:	3d01      	subs	r5, #1
    3f60:	46ac      	mov	ip, r5
    3f62:	d2ce      	bcs.n	3f02 <_sercom_get_async_baud_val+0x4a>
    3f64:	9802      	ldr	r0, [sp, #8]
    3f66:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    3f68:	4b3c      	ldr	r3, [pc, #240]	; (405c <_sercom_get_async_baud_val+0x1a4>)
    3f6a:	4a3b      	ldr	r2, [pc, #236]	; (4058 <_sercom_get_async_baud_val+0x1a0>)
    3f6c:	1a12      	subs	r2, r2, r0
    3f6e:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    3f70:	0c12      	lsrs	r2, r2, #16
    3f72:	041b      	lsls	r3, r3, #16
    3f74:	431a      	orrs	r2, r3
    3f76:	e062      	b.n	403e <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    3f78:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    3f7a:	2b01      	cmp	r3, #1
    3f7c:	d15f      	bne.n	403e <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    3f7e:	0f4f      	lsrs	r7, r1, #29
    3f80:	46b9      	mov	r9, r7
    3f82:	00cd      	lsls	r5, r1, #3
    3f84:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    3f86:	2100      	movs	r1, #0
    3f88:	1c32      	adds	r2, r6, #0
    3f8a:	2300      	movs	r3, #0
    3f8c:	4c34      	ldr	r4, [pc, #208]	; (4060 <_sercom_get_async_baud_val+0x1a8>)
    3f8e:	47a0      	blx	r4
    3f90:	1c06      	adds	r6, r0, #0
    3f92:	1c0f      	adds	r7, r1, #0
    3f94:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    3f96:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    3f98:	9602      	str	r6, [sp, #8]
    3f9a:	9703      	str	r7, [sp, #12]
    3f9c:	469a      	mov	sl, r3
    3f9e:	4650      	mov	r0, sl
    3fa0:	b2c0      	uxtb	r0, r0
    3fa2:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    3fa4:	2100      	movs	r1, #0
    3fa6:	4688      	mov	r8, r1
    3fa8:	2200      	movs	r2, #0
    3faa:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    3fac:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    3fae:	1c27      	adds	r7, r4, #0
    3fb0:	3f20      	subs	r7, #32
    3fb2:	d403      	bmi.n	3fbc <_sercom_get_async_baud_val+0x104>
    3fb4:	1c2e      	adds	r6, r5, #0
    3fb6:	40be      	lsls	r6, r7
    3fb8:	9601      	str	r6, [sp, #4]
    3fba:	e004      	b.n	3fc6 <_sercom_get_async_baud_val+0x10e>
    3fbc:	2020      	movs	r0, #32
    3fbe:	1b07      	subs	r7, r0, r4
    3fc0:	1c29      	adds	r1, r5, #0
    3fc2:	40f9      	lsrs	r1, r7
    3fc4:	9101      	str	r1, [sp, #4]
    3fc6:	1c2e      	adds	r6, r5, #0
    3fc8:	40a6      	lsls	r6, r4
    3fca:	9600      	str	r6, [sp, #0]

		r = r << 1;
    3fcc:	1c10      	adds	r0, r2, #0
    3fce:	1c19      	adds	r1, r3, #0
    3fd0:	1880      	adds	r0, r0, r2
    3fd2:	4159      	adcs	r1, r3
    3fd4:	1c02      	adds	r2, r0, #0
    3fd6:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    3fd8:	465f      	mov	r7, fp
    3fda:	4037      	ands	r7, r6
    3fdc:	46bc      	mov	ip, r7
    3fde:	9e01      	ldr	r6, [sp, #4]
    3fe0:	464f      	mov	r7, r9
    3fe2:	403e      	ands	r6, r7
    3fe4:	4667      	mov	r7, ip
    3fe6:	433e      	orrs	r6, r7
    3fe8:	d002      	beq.n	3ff0 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    3fea:	1c2a      	adds	r2, r5, #0
    3fec:	4302      	orrs	r2, r0
    3fee:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    3ff0:	9803      	ldr	r0, [sp, #12]
    3ff2:	4298      	cmp	r0, r3
    3ff4:	d80b      	bhi.n	400e <_sercom_get_async_baud_val+0x156>
    3ff6:	d102      	bne.n	3ffe <_sercom_get_async_baud_val+0x146>
    3ff8:	9902      	ldr	r1, [sp, #8]
    3ffa:	4291      	cmp	r1, r2
    3ffc:	d807      	bhi.n	400e <_sercom_get_async_baud_val+0x156>
			r = r - d;
    3ffe:	9e02      	ldr	r6, [sp, #8]
    4000:	9f03      	ldr	r7, [sp, #12]
    4002:	1b92      	subs	r2, r2, r6
    4004:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    4006:	4647      	mov	r7, r8
    4008:	9800      	ldr	r0, [sp, #0]
    400a:	4307      	orrs	r7, r0
    400c:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    400e:	3c01      	subs	r4, #1
    4010:	d2cd      	bcs.n	3fae <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    4012:	4641      	mov	r1, r8
    4014:	4652      	mov	r2, sl
    4016:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    4018:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    401a:	4c12      	ldr	r4, [pc, #72]	; (4064 <_sercom_get_async_baud_val+0x1ac>)
    401c:	42a3      	cmp	r3, r4
    401e:	d908      	bls.n	4032 <_sercom_get_async_baud_val+0x17a>
    4020:	9a05      	ldr	r2, [sp, #20]
    4022:	3201      	adds	r2, #1
    4024:	b2d2      	uxtb	r2, r2
    4026:	9205      	str	r2, [sp, #20]
    4028:	2601      	movs	r6, #1
    402a:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    402c:	4657      	mov	r7, sl
    402e:	2f08      	cmp	r7, #8
    4030:	d1b5      	bne.n	3f9e <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    4032:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    4034:	9805      	ldr	r0, [sp, #20]
    4036:	2808      	cmp	r0, #8
    4038:	d004      	beq.n	4044 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    403a:	0342      	lsls	r2, r0, #13
    403c:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    403e:	9c04      	ldr	r4, [sp, #16]
    4040:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    4042:	2400      	movs	r4, #0
}
    4044:	1c20      	adds	r0, r4, #0
    4046:	b007      	add	sp, #28
    4048:	bc3c      	pop	{r2, r3, r4, r5}
    404a:	4690      	mov	r8, r2
    404c:	4699      	mov	r9, r3
    404e:	46a2      	mov	sl, r4
    4050:	46ab      	mov	fp, r5
    4052:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4054:	46c0      	nop			; (mov r8, r8)
    4056:	46c0      	nop			; (mov r8, r8)
    4058:	00000000 	.word	0x00000000
    405c:	00000001 	.word	0x00000001
    4060:	0000adc1 	.word	0x0000adc1
    4064:	00001fff 	.word	0x00001fff

00004068 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    4068:	b510      	push	{r4, lr}
    406a:	b082      	sub	sp, #8
    406c:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    406e:	4b0f      	ldr	r3, [pc, #60]	; (40ac <sercom_set_gclk_generator+0x44>)
    4070:	781b      	ldrb	r3, [r3, #0]
    4072:	2b00      	cmp	r3, #0
    4074:	d001      	beq.n	407a <sercom_set_gclk_generator+0x12>
    4076:	2900      	cmp	r1, #0
    4078:	d00d      	beq.n	4096 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    407a:	a901      	add	r1, sp, #4
    407c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    407e:	2013      	movs	r0, #19
    4080:	4b0b      	ldr	r3, [pc, #44]	; (40b0 <sercom_set_gclk_generator+0x48>)
    4082:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    4084:	2013      	movs	r0, #19
    4086:	4b0b      	ldr	r3, [pc, #44]	; (40b4 <sercom_set_gclk_generator+0x4c>)
    4088:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    408a:	4b08      	ldr	r3, [pc, #32]	; (40ac <sercom_set_gclk_generator+0x44>)
    408c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    408e:	2201      	movs	r2, #1
    4090:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    4092:	2000      	movs	r0, #0
    4094:	e007      	b.n	40a6 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    4096:	4b05      	ldr	r3, [pc, #20]	; (40ac <sercom_set_gclk_generator+0x44>)
    4098:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    409a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    409c:	1b14      	subs	r4, r2, r4
    409e:	1e62      	subs	r2, r4, #1
    40a0:	4194      	sbcs	r4, r2
    40a2:	4264      	negs	r4, r4
    40a4:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    40a6:	b002      	add	sp, #8
    40a8:	bd10      	pop	{r4, pc}
    40aa:	46c0      	nop			; (mov r8, r8)
    40ac:	200001ec 	.word	0x200001ec
    40b0:	00005609 	.word	0x00005609
    40b4:	0000557d 	.word	0x0000557d

000040b8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    40b8:	4b2e      	ldr	r3, [pc, #184]	; (4174 <_sercom_get_default_pad+0xbc>)
    40ba:	4298      	cmp	r0, r3
    40bc:	d01c      	beq.n	40f8 <_sercom_get_default_pad+0x40>
    40be:	d803      	bhi.n	40c8 <_sercom_get_default_pad+0x10>
    40c0:	4b2d      	ldr	r3, [pc, #180]	; (4178 <_sercom_get_default_pad+0xc0>)
    40c2:	4298      	cmp	r0, r3
    40c4:	d007      	beq.n	40d6 <_sercom_get_default_pad+0x1e>
    40c6:	e04a      	b.n	415e <_sercom_get_default_pad+0xa6>
    40c8:	4b2c      	ldr	r3, [pc, #176]	; (417c <_sercom_get_default_pad+0xc4>)
    40ca:	4298      	cmp	r0, r3
    40cc:	d025      	beq.n	411a <_sercom_get_default_pad+0x62>
    40ce:	4b2c      	ldr	r3, [pc, #176]	; (4180 <_sercom_get_default_pad+0xc8>)
    40d0:	4298      	cmp	r0, r3
    40d2:	d033      	beq.n	413c <_sercom_get_default_pad+0x84>
    40d4:	e043      	b.n	415e <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    40d6:	2901      	cmp	r1, #1
    40d8:	d043      	beq.n	4162 <_sercom_get_default_pad+0xaa>
    40da:	2900      	cmp	r1, #0
    40dc:	d004      	beq.n	40e8 <_sercom_get_default_pad+0x30>
    40de:	2902      	cmp	r1, #2
    40e0:	d006      	beq.n	40f0 <_sercom_get_default_pad+0x38>
    40e2:	2903      	cmp	r1, #3
    40e4:	d006      	beq.n	40f4 <_sercom_get_default_pad+0x3c>
    40e6:	e001      	b.n	40ec <_sercom_get_default_pad+0x34>
    40e8:	4826      	ldr	r0, [pc, #152]	; (4184 <_sercom_get_default_pad+0xcc>)
    40ea:	e041      	b.n	4170 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    40ec:	2000      	movs	r0, #0
    40ee:	e03f      	b.n	4170 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    40f0:	4825      	ldr	r0, [pc, #148]	; (4188 <_sercom_get_default_pad+0xd0>)
    40f2:	e03d      	b.n	4170 <_sercom_get_default_pad+0xb8>
    40f4:	4825      	ldr	r0, [pc, #148]	; (418c <_sercom_get_default_pad+0xd4>)
    40f6:	e03b      	b.n	4170 <_sercom_get_default_pad+0xb8>
    40f8:	2901      	cmp	r1, #1
    40fa:	d034      	beq.n	4166 <_sercom_get_default_pad+0xae>
    40fc:	2900      	cmp	r1, #0
    40fe:	d004      	beq.n	410a <_sercom_get_default_pad+0x52>
    4100:	2902      	cmp	r1, #2
    4102:	d006      	beq.n	4112 <_sercom_get_default_pad+0x5a>
    4104:	2903      	cmp	r1, #3
    4106:	d006      	beq.n	4116 <_sercom_get_default_pad+0x5e>
    4108:	e001      	b.n	410e <_sercom_get_default_pad+0x56>
    410a:	2003      	movs	r0, #3
    410c:	e030      	b.n	4170 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    410e:	2000      	movs	r0, #0
    4110:	e02e      	b.n	4170 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4112:	481f      	ldr	r0, [pc, #124]	; (4190 <_sercom_get_default_pad+0xd8>)
    4114:	e02c      	b.n	4170 <_sercom_get_default_pad+0xb8>
    4116:	481f      	ldr	r0, [pc, #124]	; (4194 <_sercom_get_default_pad+0xdc>)
    4118:	e02a      	b.n	4170 <_sercom_get_default_pad+0xb8>
    411a:	2901      	cmp	r1, #1
    411c:	d025      	beq.n	416a <_sercom_get_default_pad+0xb2>
    411e:	2900      	cmp	r1, #0
    4120:	d004      	beq.n	412c <_sercom_get_default_pad+0x74>
    4122:	2902      	cmp	r1, #2
    4124:	d006      	beq.n	4134 <_sercom_get_default_pad+0x7c>
    4126:	2903      	cmp	r1, #3
    4128:	d006      	beq.n	4138 <_sercom_get_default_pad+0x80>
    412a:	e001      	b.n	4130 <_sercom_get_default_pad+0x78>
    412c:	481a      	ldr	r0, [pc, #104]	; (4198 <_sercom_get_default_pad+0xe0>)
    412e:	e01f      	b.n	4170 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    4130:	2000      	movs	r0, #0
    4132:	e01d      	b.n	4170 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4134:	4819      	ldr	r0, [pc, #100]	; (419c <_sercom_get_default_pad+0xe4>)
    4136:	e01b      	b.n	4170 <_sercom_get_default_pad+0xb8>
    4138:	4819      	ldr	r0, [pc, #100]	; (41a0 <_sercom_get_default_pad+0xe8>)
    413a:	e019      	b.n	4170 <_sercom_get_default_pad+0xb8>
    413c:	2901      	cmp	r1, #1
    413e:	d016      	beq.n	416e <_sercom_get_default_pad+0xb6>
    4140:	2900      	cmp	r1, #0
    4142:	d004      	beq.n	414e <_sercom_get_default_pad+0x96>
    4144:	2902      	cmp	r1, #2
    4146:	d006      	beq.n	4156 <_sercom_get_default_pad+0x9e>
    4148:	2903      	cmp	r1, #3
    414a:	d006      	beq.n	415a <_sercom_get_default_pad+0xa2>
    414c:	e001      	b.n	4152 <_sercom_get_default_pad+0x9a>
    414e:	4815      	ldr	r0, [pc, #84]	; (41a4 <_sercom_get_default_pad+0xec>)
    4150:	e00e      	b.n	4170 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    4152:	2000      	movs	r0, #0
    4154:	e00c      	b.n	4170 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4156:	4814      	ldr	r0, [pc, #80]	; (41a8 <_sercom_get_default_pad+0xf0>)
    4158:	e00a      	b.n	4170 <_sercom_get_default_pad+0xb8>
    415a:	4814      	ldr	r0, [pc, #80]	; (41ac <_sercom_get_default_pad+0xf4>)
    415c:	e008      	b.n	4170 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    415e:	2000      	movs	r0, #0
    4160:	e006      	b.n	4170 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4162:	4813      	ldr	r0, [pc, #76]	; (41b0 <_sercom_get_default_pad+0xf8>)
    4164:	e004      	b.n	4170 <_sercom_get_default_pad+0xb8>
    4166:	4813      	ldr	r0, [pc, #76]	; (41b4 <_sercom_get_default_pad+0xfc>)
    4168:	e002      	b.n	4170 <_sercom_get_default_pad+0xb8>
    416a:	4813      	ldr	r0, [pc, #76]	; (41b8 <_sercom_get_default_pad+0x100>)
    416c:	e000      	b.n	4170 <_sercom_get_default_pad+0xb8>
    416e:	4813      	ldr	r0, [pc, #76]	; (41bc <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    4170:	4770      	bx	lr
    4172:	46c0      	nop			; (mov r8, r8)
    4174:	42000c00 	.word	0x42000c00
    4178:	42000800 	.word	0x42000800
    417c:	42001000 	.word	0x42001000
    4180:	42001400 	.word	0x42001400
    4184:	00040003 	.word	0x00040003
    4188:	00060003 	.word	0x00060003
    418c:	00070003 	.word	0x00070003
    4190:	001e0003 	.word	0x001e0003
    4194:	001f0003 	.word	0x001f0003
    4198:	00080003 	.word	0x00080003
    419c:	000a0003 	.word	0x000a0003
    41a0:	000b0003 	.word	0x000b0003
    41a4:	00100003 	.word	0x00100003
    41a8:	00120003 	.word	0x00120003
    41ac:	00130003 	.word	0x00130003
    41b0:	00050003 	.word	0x00050003
    41b4:	00010003 	.word	0x00010003
    41b8:	00090003 	.word	0x00090003
    41bc:	00110003 	.word	0x00110003

000041c0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    41c0:	b570      	push	{r4, r5, r6, lr}
    41c2:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    41c4:	4a0e      	ldr	r2, [pc, #56]	; (4200 <_sercom_get_sercom_inst_index+0x40>)
    41c6:	4669      	mov	r1, sp
    41c8:	ca70      	ldmia	r2!, {r4, r5, r6}
    41ca:	c170      	stmia	r1!, {r4, r5, r6}
    41cc:	6812      	ldr	r2, [r2, #0]
    41ce:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    41d0:	1c03      	adds	r3, r0, #0
    41d2:	9a00      	ldr	r2, [sp, #0]
    41d4:	4282      	cmp	r2, r0
    41d6:	d00f      	beq.n	41f8 <_sercom_get_sercom_inst_index+0x38>
    41d8:	9c01      	ldr	r4, [sp, #4]
    41da:	4284      	cmp	r4, r0
    41dc:	d008      	beq.n	41f0 <_sercom_get_sercom_inst_index+0x30>
    41de:	9d02      	ldr	r5, [sp, #8]
    41e0:	4285      	cmp	r5, r0
    41e2:	d007      	beq.n	41f4 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    41e4:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    41e6:	9e03      	ldr	r6, [sp, #12]
    41e8:	429e      	cmp	r6, r3
    41ea:	d107      	bne.n	41fc <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    41ec:	2003      	movs	r0, #3
    41ee:	e004      	b.n	41fa <_sercom_get_sercom_inst_index+0x3a>
    41f0:	2001      	movs	r0, #1
    41f2:	e002      	b.n	41fa <_sercom_get_sercom_inst_index+0x3a>
    41f4:	2002      	movs	r0, #2
    41f6:	e000      	b.n	41fa <_sercom_get_sercom_inst_index+0x3a>
    41f8:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    41fa:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    41fc:	b004      	add	sp, #16
    41fe:	bd70      	pop	{r4, r5, r6, pc}
    4200:	0000f75c 	.word	0x0000f75c

00004204 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    4204:	b5f0      	push	{r4, r5, r6, r7, lr}
    4206:	4647      	mov	r7, r8
    4208:	b480      	push	{r7}
    420a:	b088      	sub	sp, #32
    420c:	1c05      	adds	r5, r0, #0
    420e:	1c0c      	adds	r4, r1, #0
    4210:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    4212:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    4214:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    4216:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    4218:	079a      	lsls	r2, r3, #30
    421a:	d500      	bpl.n	421e <spi_init+0x1a>
    421c:	e0df      	b.n	43de <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    421e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    4220:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    4222:	07da      	lsls	r2, r3, #31
    4224:	d500      	bpl.n	4228 <spi_init+0x24>
    4226:	e0da      	b.n	43de <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4228:	1c08      	adds	r0, r1, #0
    422a:	4b6f      	ldr	r3, [pc, #444]	; (43e8 <spi_init+0x1e4>)
    422c:	4798      	blx	r3
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    422e:	4b6f      	ldr	r3, [pc, #444]	; (43ec <spi_init+0x1e8>)
    4230:	6a19      	ldr	r1, [r3, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    4232:	1c82      	adds	r2, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    4234:	2701      	movs	r7, #1
    4236:	4097      	lsls	r7, r2
    4238:	1c3a      	adds	r2, r7, #0
    423a:	430a      	orrs	r2, r1
    423c:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    423e:	a907      	add	r1, sp, #28
    4240:	2724      	movs	r7, #36	; 0x24
    4242:	5df3      	ldrb	r3, [r6, r7]
    4244:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4246:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4248:	b2c0      	uxtb	r0, r0
    424a:	4680      	mov	r8, r0
    424c:	4b68      	ldr	r3, [pc, #416]	; (43f0 <spi_init+0x1ec>)
    424e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4250:	4640      	mov	r0, r8
    4252:	4b68      	ldr	r3, [pc, #416]	; (43f4 <spi_init+0x1f0>)
    4254:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4256:	5df0      	ldrb	r0, [r6, r7]
    4258:	2100      	movs	r1, #0
    425a:	4b67      	ldr	r3, [pc, #412]	; (43f8 <spi_init+0x1f4>)
    425c:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    425e:	7833      	ldrb	r3, [r6, #0]
    4260:	2b01      	cmp	r3, #1
    4262:	d103      	bne.n	426c <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    4264:	6822      	ldr	r2, [r4, #0]
    4266:	230c      	movs	r3, #12
    4268:	4313      	orrs	r3, r2
    426a:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    426c:	7833      	ldrb	r3, [r6, #0]
    426e:	2b00      	cmp	r3, #0
    4270:	d000      	beq.n	4274 <spi_init+0x70>
    4272:	e0b1      	b.n	43d8 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    4274:	6822      	ldr	r2, [r4, #0]
    4276:	2308      	movs	r3, #8
    4278:	4313      	orrs	r3, r2
    427a:	6023      	str	r3, [r4, #0]
    427c:	e0ac      	b.n	43d8 <spi_init+0x1d4>
    427e:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    4280:	60d1      	str	r1, [r2, #12]
    4282:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    4284:	2b1c      	cmp	r3, #28
    4286:	d1fa      	bne.n	427e <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    4288:	2300      	movs	r3, #0
    428a:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    428c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    428e:	2400      	movs	r4, #0
    4290:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    4292:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    4294:	2336      	movs	r3, #54	; 0x36
    4296:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    4298:	2337      	movs	r3, #55	; 0x37
    429a:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    429c:	2338      	movs	r3, #56	; 0x38
    429e:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    42a0:	2303      	movs	r3, #3
    42a2:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    42a4:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    42a6:	6828      	ldr	r0, [r5, #0]
    42a8:	4b4f      	ldr	r3, [pc, #316]	; (43e8 <spi_init+0x1e4>)
    42aa:	4798      	blx	r3
    42ac:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    42ae:	4953      	ldr	r1, [pc, #332]	; (43fc <spi_init+0x1f8>)
    42b0:	4b53      	ldr	r3, [pc, #332]	; (4400 <spi_init+0x1fc>)
    42b2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    42b4:	00bf      	lsls	r7, r7, #2
    42b6:	4b53      	ldr	r3, [pc, #332]	; (4404 <spi_init+0x200>)
    42b8:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    42ba:	682f      	ldr	r7, [r5, #0]
    42bc:	ab02      	add	r3, sp, #8
    42be:	2280      	movs	r2, #128	; 0x80
    42c0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    42c2:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    42c4:	2201      	movs	r2, #1
    42c6:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    42c8:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    42ca:	7833      	ldrb	r3, [r6, #0]
    42cc:	2b00      	cmp	r3, #0
    42ce:	d102      	bne.n	42d6 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    42d0:	2200      	movs	r2, #0
    42d2:	ab02      	add	r3, sp, #8
    42d4:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    42d6:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    42d8:	9303      	str	r3, [sp, #12]
    42da:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    42dc:	9004      	str	r0, [sp, #16]
    42de:	6b32      	ldr	r2, [r6, #48]	; 0x30
    42e0:	9205      	str	r2, [sp, #20]
    42e2:	6b73      	ldr	r3, [r6, #52]	; 0x34
    42e4:	9306      	str	r3, [sp, #24]
    42e6:	2400      	movs	r4, #0
    42e8:	b2e1      	uxtb	r1, r4
    42ea:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    42ec:	aa03      	add	r2, sp, #12
    42ee:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    42f0:	2800      	cmp	r0, #0
    42f2:	d102      	bne.n	42fa <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    42f4:	1c38      	adds	r0, r7, #0
    42f6:	4a44      	ldr	r2, [pc, #272]	; (4408 <spi_init+0x204>)
    42f8:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    42fa:	1c43      	adds	r3, r0, #1
    42fc:	d006      	beq.n	430c <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    42fe:	466a      	mov	r2, sp
    4300:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    4302:	0c00      	lsrs	r0, r0, #16
    4304:	b2c0      	uxtb	r0, r0
    4306:	a902      	add	r1, sp, #8
    4308:	4b40      	ldr	r3, [pc, #256]	; (440c <spi_init+0x208>)
    430a:	4798      	blx	r3
    430c:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    430e:	2c04      	cmp	r4, #4
    4310:	d1ea      	bne.n	42e8 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    4312:	7833      	ldrb	r3, [r6, #0]
    4314:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    4316:	7c33      	ldrb	r3, [r6, #16]
    4318:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    431a:	7cb3      	ldrb	r3, [r6, #18]
    431c:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    431e:	7d33      	ldrb	r3, [r6, #20]
    4320:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    4322:	2200      	movs	r2, #0
    4324:	466b      	mov	r3, sp
    4326:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    4328:	7833      	ldrb	r3, [r6, #0]
    432a:	2b01      	cmp	r3, #1
    432c:	d114      	bne.n	4358 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    432e:	6828      	ldr	r0, [r5, #0]
    4330:	4b2d      	ldr	r3, [pc, #180]	; (43e8 <spi_init+0x1e4>)
    4332:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4334:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    4336:	b2c0      	uxtb	r0, r0
    4338:	4b35      	ldr	r3, [pc, #212]	; (4410 <spi_init+0x20c>)
    433a:	4798      	blx	r3
    433c:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    433e:	69b0      	ldr	r0, [r6, #24]
    4340:	466a      	mov	r2, sp
    4342:	3206      	adds	r2, #6
    4344:	4b33      	ldr	r3, [pc, #204]	; (4414 <spi_init+0x210>)
    4346:	4798      	blx	r3
    4348:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    434a:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    434c:	2b00      	cmp	r3, #0
    434e:	d146      	bne.n	43de <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    4350:	466b      	mov	r3, sp
    4352:	3306      	adds	r3, #6
    4354:	781b      	ldrb	r3, [r3, #0]
    4356:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    4358:	7833      	ldrb	r3, [r6, #0]
    435a:	2b00      	cmp	r3, #0
    435c:	d10f      	bne.n	437e <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    435e:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    4360:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    4362:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    4364:	7ff4      	ldrb	r4, [r6, #31]
    4366:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    4368:	7fb2      	ldrb	r2, [r6, #30]
    436a:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    436c:	4302      	orrs	r2, r0
    436e:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    4370:	2220      	movs	r2, #32
    4372:	5cb2      	ldrb	r2, [r6, r2]
    4374:	2a00      	cmp	r2, #0
    4376:	d004      	beq.n	4382 <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    4378:	2240      	movs	r2, #64	; 0x40
    437a:	4313      	orrs	r3, r2
    437c:	e001      	b.n	4382 <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    437e:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    4380:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    4382:	68b2      	ldr	r2, [r6, #8]
    4384:	6870      	ldr	r0, [r6, #4]
    4386:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    4388:	68f0      	ldr	r0, [r6, #12]
    438a:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    438c:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    438e:	7c31      	ldrb	r1, [r6, #16]
    4390:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    4392:	7c71      	ldrb	r1, [r6, #17]
    4394:	2900      	cmp	r1, #0
    4396:	d103      	bne.n	43a0 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    4398:	491f      	ldr	r1, [pc, #124]	; (4418 <spi_init+0x214>)
    439a:	7889      	ldrb	r1, [r1, #2]
    439c:	0788      	lsls	r0, r1, #30
    439e:	d501      	bpl.n	43a4 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    43a0:	2180      	movs	r1, #128	; 0x80
    43a2:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    43a4:	7cb1      	ldrb	r1, [r6, #18]
    43a6:	2900      	cmp	r1, #0
    43a8:	d002      	beq.n	43b0 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    43aa:	2180      	movs	r1, #128	; 0x80
    43ac:	0289      	lsls	r1, r1, #10
    43ae:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    43b0:	7cf1      	ldrb	r1, [r6, #19]
    43b2:	2900      	cmp	r1, #0
    43b4:	d002      	beq.n	43bc <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    43b6:	2180      	movs	r1, #128	; 0x80
    43b8:	0089      	lsls	r1, r1, #2
    43ba:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    43bc:	7d31      	ldrb	r1, [r6, #20]
    43be:	2900      	cmp	r1, #0
    43c0:	d002      	beq.n	43c8 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    43c2:	2180      	movs	r1, #128	; 0x80
    43c4:	0189      	lsls	r1, r1, #6
    43c6:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    43c8:	6839      	ldr	r1, [r7, #0]
    43ca:	430a      	orrs	r2, r1
    43cc:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    43ce:	687a      	ldr	r2, [r7, #4]
    43d0:	4313      	orrs	r3, r2
    43d2:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    43d4:	2000      	movs	r0, #0
    43d6:	e002      	b.n	43de <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    43d8:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    43da:	2100      	movs	r1, #0
    43dc:	e74f      	b.n	427e <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    43de:	b008      	add	sp, #32
    43e0:	bc04      	pop	{r2}
    43e2:	4690      	mov	r8, r2
    43e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43e6:	46c0      	nop			; (mov r8, r8)
    43e8:	000041c1 	.word	0x000041c1
    43ec:	40000400 	.word	0x40000400
    43f0:	00005609 	.word	0x00005609
    43f4:	0000557d 	.word	0x0000557d
    43f8:	00004069 	.word	0x00004069
    43fc:	00004725 	.word	0x00004725
    4400:	00004921 	.word	0x00004921
    4404:	20002fc8 	.word	0x20002fc8
    4408:	000040b9 	.word	0x000040b9
    440c:	000056e5 	.word	0x000056e5
    4410:	00005625 	.word	0x00005625
    4414:	00003e91 	.word	0x00003e91
    4418:	41002000 	.word	0x41002000

0000441c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    441c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    441e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    4420:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    4422:	2c01      	cmp	r4, #1
    4424:	d16c      	bne.n	4500 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    4426:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    4428:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    442a:	2c00      	cmp	r4, #0
    442c:	d168      	bne.n	4500 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    442e:	2a00      	cmp	r2, #0
    4430:	d057      	beq.n	44e2 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    4432:	784b      	ldrb	r3, [r1, #1]
    4434:	2b00      	cmp	r3, #0
    4436:	d044      	beq.n	44c2 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4438:	6802      	ldr	r2, [r0, #0]
    443a:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    443c:	07dc      	lsls	r4, r3, #31
    443e:	d40f      	bmi.n	4460 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    4440:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4442:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4444:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4446:	2900      	cmp	r1, #0
    4448:	d103      	bne.n	4452 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    444a:	095a      	lsrs	r2, r3, #5
    444c:	01d2      	lsls	r2, r2, #7
    444e:	492d      	ldr	r1, [pc, #180]	; (4504 <spi_select_slave+0xe8>)
    4450:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4452:	211f      	movs	r1, #31
    4454:	400b      	ands	r3, r1
    4456:	2101      	movs	r1, #1
    4458:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    445a:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    445c:	2305      	movs	r3, #5
    445e:	e04f      	b.n	4500 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    4460:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4462:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4464:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4466:	2c00      	cmp	r4, #0
    4468:	d103      	bne.n	4472 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    446a:	095a      	lsrs	r2, r3, #5
    446c:	01d2      	lsls	r2, r2, #7
    446e:	4c25      	ldr	r4, [pc, #148]	; (4504 <spi_select_slave+0xe8>)
    4470:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4472:	241f      	movs	r4, #31
    4474:	4023      	ands	r3, r4
    4476:	2401      	movs	r4, #1
    4478:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    447a:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    447c:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    447e:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4480:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4482:	07d4      	lsls	r4, r2, #31
    4484:	d500      	bpl.n	4488 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4486:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    4488:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    448a:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    448c:	2a00      	cmp	r2, #0
    448e:	d137      	bne.n	4500 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4490:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4492:	2104      	movs	r1, #4
    4494:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    4496:	420b      	tst	r3, r1
    4498:	d0fc      	beq.n	4494 <spi_select_slave+0x78>
    449a:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    449c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    449e:	074c      	lsls	r4, r1, #29
    44a0:	d52e      	bpl.n	4500 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    44a2:	8b53      	ldrh	r3, [r2, #26]
    44a4:	0759      	lsls	r1, r3, #29
    44a6:	d503      	bpl.n	44b0 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    44a8:	8b51      	ldrh	r1, [r2, #26]
    44aa:	2304      	movs	r3, #4
    44ac:	430b      	orrs	r3, r1
    44ae:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    44b0:	7983      	ldrb	r3, [r0, #6]
    44b2:	2b01      	cmp	r3, #1
    44b4:	d102      	bne.n	44bc <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    44b6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    44b8:	2300      	movs	r3, #0
    44ba:	e021      	b.n	4500 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    44bc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    44be:	2300      	movs	r3, #0
    44c0:	e01e      	b.n	4500 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    44c2:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    44c4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    44c6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    44c8:	2900      	cmp	r1, #0
    44ca:	d103      	bne.n	44d4 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    44cc:	095a      	lsrs	r2, r3, #5
    44ce:	01d2      	lsls	r2, r2, #7
    44d0:	4c0c      	ldr	r4, [pc, #48]	; (4504 <spi_select_slave+0xe8>)
    44d2:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    44d4:	211f      	movs	r1, #31
    44d6:	400b      	ands	r3, r1
    44d8:	2101      	movs	r1, #1
    44da:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    44dc:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    44de:	2300      	movs	r3, #0
    44e0:	e00e      	b.n	4500 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    44e2:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    44e4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    44e6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    44e8:	2900      	cmp	r1, #0
    44ea:	d103      	bne.n	44f4 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    44ec:	095a      	lsrs	r2, r3, #5
    44ee:	01d2      	lsls	r2, r2, #7
    44f0:	4904      	ldr	r1, [pc, #16]	; (4504 <spi_select_slave+0xe8>)
    44f2:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    44f4:	211f      	movs	r1, #31
    44f6:	400b      	ands	r3, r1
    44f8:	2101      	movs	r1, #1
    44fa:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    44fc:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    44fe:	2300      	movs	r3, #0
}
    4500:	1c18      	adds	r0, r3, #0
    4502:	bd10      	pop	{r4, pc}
    4504:	41004400 	.word	0x41004400

00004508 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    4508:	b5f0      	push	{r4, r5, r6, r7, lr}
    450a:	465f      	mov	r7, fp
    450c:	4656      	mov	r6, sl
    450e:	464d      	mov	r5, r9
    4510:	4644      	mov	r4, r8
    4512:	b4f0      	push	{r4, r5, r6, r7}
    4514:	b083      	sub	sp, #12
    4516:	1c04      	adds	r4, r0, #0
    4518:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    451a:	2338      	movs	r3, #56	; 0x38
    451c:	5cc0      	ldrb	r0, [r0, r3]
    451e:	b2c0      	uxtb	r0, r0
    4520:	2805      	cmp	r0, #5
    4522:	d100      	bne.n	4526 <spi_write_buffer_wait+0x1e>
    4524:	e0f1      	b.n	470a <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4526:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    4528:	2a00      	cmp	r2, #0
    452a:	d100      	bne.n	452e <spi_write_buffer_wait+0x26>
    452c:	e0ed      	b.n	470a <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    452e:	7963      	ldrb	r3, [r4, #5]
    4530:	2b00      	cmp	r3, #0
    4532:	d105      	bne.n	4540 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4534:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4536:	7e18      	ldrb	r0, [r3, #24]
    4538:	0782      	lsls	r2, r0, #30
    453a:	d501      	bpl.n	4540 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    453c:	2002      	movs	r0, #2
    453e:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    4540:	4655      	mov	r5, sl
    4542:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4544:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4546:	2602      	movs	r6, #2
    4548:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    454a:	2704      	movs	r7, #4
    454c:	46bb      	mov	fp, r7
    454e:	e08f      	b.n	4670 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    4550:	7962      	ldrb	r2, [r4, #5]
    4552:	2a00      	cmp	r2, #0
    4554:	d001      	beq.n	455a <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4556:	6826      	ldr	r6, [r4, #0]
    4558:	e016      	b.n	4588 <spi_write_buffer_wait+0x80>
    455a:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    455c:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    455e:	421e      	tst	r6, r3
    4560:	d106      	bne.n	4570 <spi_write_buffer_wait+0x68>
    4562:	4e6d      	ldr	r6, [pc, #436]	; (4718 <spi_write_buffer_wait+0x210>)
    4564:	7e17      	ldrb	r7, [r2, #24]
    4566:	421f      	tst	r7, r3
    4568:	d102      	bne.n	4570 <spi_write_buffer_wait+0x68>
    456a:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    456c:	2e00      	cmp	r6, #0
    456e:	d1f9      	bne.n	4564 <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4570:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    4572:	4667      	mov	r7, ip
    4574:	423e      	tst	r6, r7
    4576:	d003      	beq.n	4580 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4578:	2302      	movs	r3, #2
    457a:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    457c:	2004      	movs	r0, #4
    457e:	e0c4      	b.n	470a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4580:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    4582:	421a      	tst	r2, r3
    4584:	d1e7      	bne.n	4556 <spi_write_buffer_wait+0x4e>
    4586:	e0b3      	b.n	46f0 <spi_write_buffer_wait+0x1e8>
    4588:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    458a:	421a      	tst	r2, r3
    458c:	d0fc      	beq.n	4588 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    458e:	1c42      	adds	r2, r0, #1
    4590:	b292      	uxth	r2, r2
    4592:	4690      	mov	r8, r2
    4594:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4596:	79a2      	ldrb	r2, [r4, #6]
    4598:	2a01      	cmp	r2, #1
    459a:	d001      	beq.n	45a0 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    459c:	4640      	mov	r0, r8
    459e:	e005      	b.n	45ac <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    45a0:	3002      	adds	r0, #2
    45a2:	b280      	uxth	r0, r0
    45a4:	4642      	mov	r2, r8
    45a6:	5c8a      	ldrb	r2, [r1, r2]
    45a8:	0212      	lsls	r2, r2, #8
    45aa:	4317      	orrs	r7, r2
    45ac:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    45ae:	421a      	tst	r2, r3
    45b0:	d002      	beq.n	45b8 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    45b2:	05ff      	lsls	r7, r7, #23
    45b4:	0dff      	lsrs	r7, r7, #23
    45b6:	62b7      	str	r7, [r6, #40]	; 0x28
    45b8:	1e6a      	subs	r2, r5, #1
    45ba:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    45bc:	79e2      	ldrb	r2, [r4, #7]
    45be:	2a00      	cmp	r2, #0
    45c0:	d101      	bne.n	45c6 <spi_write_buffer_wait+0xbe>
    45c2:	1c35      	adds	r5, r6, #0
    45c4:	e056      	b.n	4674 <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    45c6:	7962      	ldrb	r2, [r4, #5]
    45c8:	2a00      	cmp	r2, #0
    45ca:	d137      	bne.n	463c <spi_write_buffer_wait+0x134>
    45cc:	4a53      	ldr	r2, [pc, #332]	; (471c <spi_write_buffer_wait+0x214>)
    45ce:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    45d0:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    45d2:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
    45d4:	421f      	tst	r7, r3
    45d6:	d01c      	beq.n	4612 <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
    45d8:	1c47      	adds	r7, r0, #1
    45da:	b2bf      	uxth	r7, r7
    45dc:	46b9      	mov	r9, r7
    45de:	9901      	ldr	r1, [sp, #4]
    45e0:	5c09      	ldrb	r1, [r1, r0]
    45e2:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    45e4:	79a7      	ldrb	r7, [r4, #6]
    45e6:	2f01      	cmp	r7, #1
    45e8:	d001      	beq.n	45ee <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    45ea:	4648      	mov	r0, r9
    45ec:	e008      	b.n	4600 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    45ee:	3002      	adds	r0, #2
    45f0:	b280      	uxth	r0, r0
    45f2:	9901      	ldr	r1, [sp, #4]
    45f4:	464f      	mov	r7, r9
    45f6:	5dc9      	ldrb	r1, [r1, r7]
    45f8:	0209      	lsls	r1, r1, #8
    45fa:	4647      	mov	r7, r8
    45fc:	430f      	orrs	r7, r1
    45fe:	46b8      	mov	r8, r7
    4600:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4602:	421f      	tst	r7, r3
    4604:	d003      	beq.n	460e <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4606:	4647      	mov	r7, r8
    4608:	05f9      	lsls	r1, r7, #23
    460a:	0dcf      	lsrs	r7, r1, #23
    460c:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    460e:	3d01      	subs	r5, #1
    4610:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4612:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4614:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    4616:	4659      	mov	r1, fp
    4618:	420f      	tst	r7, r1
    461a:	d102      	bne.n	4622 <spi_write_buffer_wait+0x11a>
    461c:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    461e:	2a00      	cmp	r2, #0
    4620:	d1d6      	bne.n	45d0 <spi_write_buffer_wait+0xc8>
    4622:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4624:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    4626:	4667      	mov	r7, ip
    4628:	423a      	tst	r2, r7
    462a:	d003      	beq.n	4634 <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    462c:	2302      	movs	r3, #2
    462e:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    4630:	2004      	movs	r0, #4
    4632:	e06a      	b.n	470a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4634:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    4636:	465e      	mov	r6, fp
    4638:	4232      	tst	r2, r6
    463a:	d05b      	beq.n	46f4 <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    463c:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    463e:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    4640:	465f      	mov	r7, fp
    4642:	423a      	tst	r2, r7
    4644:	d0fb      	beq.n	463e <spi_write_buffer_wait+0x136>
    4646:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4648:	423a      	tst	r2, r7
    464a:	d00d      	beq.n	4668 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    464c:	8b72      	ldrh	r2, [r6, #26]
    464e:	423a      	tst	r2, r7
    4650:	d004      	beq.n	465c <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4652:	8b72      	ldrh	r2, [r6, #26]
    4654:	2704      	movs	r7, #4
    4656:	433a      	orrs	r2, r7
    4658:	b292      	uxth	r2, r2
    465a:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    465c:	79a2      	ldrb	r2, [r4, #6]
    465e:	2a01      	cmp	r2, #1
    4660:	d101      	bne.n	4666 <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4662:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    4664:	e000      	b.n	4668 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4666:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    4668:	4652      	mov	r2, sl
    466a:	3a01      	subs	r2, #1
    466c:	b292      	uxth	r2, r2
    466e:	4692      	mov	sl, r2
    4670:	3d01      	subs	r5, #1
    4672:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    4674:	4a2a      	ldr	r2, [pc, #168]	; (4720 <spi_write_buffer_wait+0x218>)
    4676:	4295      	cmp	r5, r2
    4678:	d000      	beq.n	467c <spi_write_buffer_wait+0x174>
    467a:	e769      	b.n	4550 <spi_write_buffer_wait+0x48>
    467c:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    467e:	7963      	ldrb	r3, [r4, #5]
    4680:	2b01      	cmp	r3, #1
    4682:	d105      	bne.n	4690 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4684:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4686:	2202      	movs	r2, #2
    4688:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    468a:	4213      	tst	r3, r2
    468c:	d0fc      	beq.n	4688 <spi_write_buffer_wait+0x180>
    468e:	e033      	b.n	46f8 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    4690:	2b00      	cmp	r3, #0
    4692:	d133      	bne.n	46fc <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
    4694:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4696:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    4698:	2b00      	cmp	r3, #0
    469a:	d036      	beq.n	470a <spi_write_buffer_wait+0x202>
			while (flush_length) {
    469c:	2900      	cmp	r1, #0
    469e:	d02f      	beq.n	4700 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46a0:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    46a2:	4e1d      	ldr	r6, [pc, #116]	; (4718 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    46a4:	2704      	movs	r7, #4
    46a6:	4650      	mov	r0, sl
    46a8:	e01c      	b.n	46e4 <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46aa:	7e0a      	ldrb	r2, [r1, #24]
    46ac:	422a      	tst	r2, r5
    46ae:	d102      	bne.n	46b6 <spi_write_buffer_wait+0x1ae>
    46b0:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    46b2:	2b00      	cmp	r3, #0
    46b4:	d1f9      	bne.n	46aa <spi_write_buffer_wait+0x1a2>
    46b6:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    46b8:	422b      	tst	r3, r5
    46ba:	d023      	beq.n	4704 <spi_write_buffer_wait+0x1fc>
    46bc:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    46be:	422b      	tst	r3, r5
    46c0:	d00c      	beq.n	46dc <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    46c2:	8b4b      	ldrh	r3, [r1, #26]
    46c4:	422b      	tst	r3, r5
    46c6:	d003      	beq.n	46d0 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    46c8:	8b4b      	ldrh	r3, [r1, #26]
    46ca:	433b      	orrs	r3, r7
    46cc:	b29b      	uxth	r3, r3
    46ce:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    46d0:	79a3      	ldrb	r3, [r4, #6]
    46d2:	2b01      	cmp	r3, #1
    46d4:	d101      	bne.n	46da <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    46d6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    46d8:	e000      	b.n	46dc <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    46da:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    46dc:	3801      	subs	r0, #1
    46de:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    46e0:	2800      	cmp	r0, #0
    46e2:	d011      	beq.n	4708 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    46e4:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46e6:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    46e8:	422b      	tst	r3, r5
    46ea:	d1e4      	bne.n	46b6 <spi_write_buffer_wait+0x1ae>
    46ec:	1c33      	adds	r3, r6, #0
    46ee:	e7dc      	b.n	46aa <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    46f0:	2012      	movs	r0, #18
    46f2:	e00a      	b.n	470a <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    46f4:	2012      	movs	r0, #18
    46f6:	e008      	b.n	470a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    46f8:	2000      	movs	r0, #0
    46fa:	e006      	b.n	470a <spi_write_buffer_wait+0x202>
    46fc:	2000      	movs	r0, #0
    46fe:	e004      	b.n	470a <spi_write_buffer_wait+0x202>
    4700:	2000      	movs	r0, #0
    4702:	e002      	b.n	470a <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    4704:	2012      	movs	r0, #18
    4706:	e000      	b.n	470a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4708:	2000      	movs	r0, #0
}
    470a:	b003      	add	sp, #12
    470c:	bc3c      	pop	{r2, r3, r4, r5}
    470e:	4690      	mov	r8, r2
    4710:	4699      	mov	r9, r3
    4712:	46a2      	mov	sl, r4
    4714:	46ab      	mov	fp, r5
    4716:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4718:	00002710 	.word	0x00002710
    471c:	00002711 	.word	0x00002711
    4720:	0000ffff 	.word	0x0000ffff

00004724 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    4724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    4726:	0080      	lsls	r0, r0, #2
    4728:	4b7a      	ldr	r3, [pc, #488]	; (4914 <_spi_interrupt_handler+0x1f0>)
    472a:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    472c:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    472e:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    4730:	5ce3      	ldrb	r3, [r4, r3]
    4732:	2237      	movs	r2, #55	; 0x37
    4734:	5ca7      	ldrb	r7, [r4, r2]
    4736:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    4738:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    473a:	7dae      	ldrb	r6, [r5, #22]
    473c:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    473e:	07f1      	lsls	r1, r6, #31
    4740:	d541      	bpl.n	47c6 <_spi_interrupt_handler+0xa2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    4742:	7963      	ldrb	r3, [r4, #5]
    4744:	2b01      	cmp	r3, #1
    4746:	d116      	bne.n	4776 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    4748:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    474a:	2b00      	cmp	r3, #0
    474c:	d10f      	bne.n	476e <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    474e:	4b72      	ldr	r3, [pc, #456]	; (4918 <_spi_interrupt_handler+0x1f4>)
    4750:	881b      	ldrh	r3, [r3, #0]
    4752:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    4754:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    4756:	3b01      	subs	r3, #1
    4758:	b29b      	uxth	r3, r3
    475a:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    475c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    475e:	b29b      	uxth	r3, r3
    4760:	2b00      	cmp	r3, #0
    4762:	d101      	bne.n	4768 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    4764:	2301      	movs	r3, #1
    4766:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    4768:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    476a:	2b01      	cmp	r3, #1
    476c:	d103      	bne.n	4776 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    476e:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    4770:	2b00      	cmp	r3, #0
    4772:	d105      	bne.n	4780 <_spi_interrupt_handler+0x5c>
    4774:	e027      	b.n	47c6 <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    4776:	2b00      	cmp	r3, #0
    4778:	d125      	bne.n	47c6 <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
    477a:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    477c:	2b00      	cmp	r3, #0
    477e:	d022      	beq.n	47c6 <_spi_interrupt_handler+0xa2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    4780:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    4782:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4784:	7819      	ldrb	r1, [r3, #0]
    4786:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    4788:	1c58      	adds	r0, r3, #1
    478a:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    478c:	79a0      	ldrb	r0, [r4, #6]
    478e:	2801      	cmp	r0, #1
    4790:	d104      	bne.n	479c <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    4792:	7858      	ldrb	r0, [r3, #1]
    4794:	0200      	lsls	r0, r0, #8
    4796:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    4798:	3302      	adds	r3, #2
    479a:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    479c:	05cb      	lsls	r3, r1, #23
    479e:	0ddb      	lsrs	r3, r3, #23
    47a0:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    47a2:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    47a4:	3b01      	subs	r3, #1
    47a6:	b29b      	uxth	r3, r3
    47a8:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    47aa:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    47ac:	b29b      	uxth	r3, r3
    47ae:	2b00      	cmp	r3, #0
    47b0:	d109      	bne.n	47c6 <_spi_interrupt_handler+0xa2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    47b2:	2301      	movs	r3, #1
    47b4:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    47b6:	7a63      	ldrb	r3, [r4, #9]
    47b8:	2b01      	cmp	r3, #1
    47ba:	d104      	bne.n	47c6 <_spi_interrupt_handler+0xa2>
    47bc:	79e3      	ldrb	r3, [r4, #7]
    47be:	2b00      	cmp	r3, #0
    47c0:	d101      	bne.n	47c6 <_spi_interrupt_handler+0xa2>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    47c2:	2302      	movs	r3, #2
    47c4:	75ab      	strb	r3, [r5, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    47c6:	0772      	lsls	r2, r6, #29
    47c8:	d561      	bpl.n	488e <_spi_interrupt_handler+0x16a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    47ca:	8b6b      	ldrh	r3, [r5, #26]
    47cc:	0759      	lsls	r1, r3, #29
    47ce:	d514      	bpl.n	47fa <_spi_interrupt_handler+0xd6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    47d0:	7a63      	ldrb	r3, [r4, #9]
    47d2:	2b01      	cmp	r3, #1
    47d4:	d00b      	beq.n	47ee <_spi_interrupt_handler+0xca>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    47d6:	221e      	movs	r2, #30
    47d8:	2338      	movs	r3, #56	; 0x38
    47da:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    47dc:	2303      	movs	r3, #3
    47de:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    47e0:	2305      	movs	r3, #5
    47e2:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    47e4:	073a      	lsls	r2, r7, #28
    47e6:	d502      	bpl.n	47ee <_spi_interrupt_handler+0xca>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    47e8:	1c20      	adds	r0, r4, #0
    47ea:	69a3      	ldr	r3, [r4, #24]
    47ec:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    47ee:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    47f0:	8b6a      	ldrh	r2, [r5, #26]
    47f2:	2304      	movs	r3, #4
    47f4:	4313      	orrs	r3, r2
    47f6:	836b      	strh	r3, [r5, #26]
    47f8:	e049      	b.n	488e <_spi_interrupt_handler+0x16a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    47fa:	7a63      	ldrb	r3, [r4, #9]
    47fc:	2b01      	cmp	r3, #1
    47fe:	d116      	bne.n	482e <_spi_interrupt_handler+0x10a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    4800:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    4802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    4804:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    4806:	3b01      	subs	r3, #1
    4808:	b29b      	uxth	r3, r3
    480a:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    480c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    480e:	b29b      	uxth	r3, r3
    4810:	2b00      	cmp	r3, #0
    4812:	d13c      	bne.n	488e <_spi_interrupt_handler+0x16a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    4814:	2304      	movs	r3, #4
    4816:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    4818:	2200      	movs	r2, #0
    481a:	2338      	movs	r3, #56	; 0x38
    481c:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    481e:	2303      	movs	r3, #3
    4820:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    4822:	07f9      	lsls	r1, r7, #31
    4824:	d533      	bpl.n	488e <_spi_interrupt_handler+0x16a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    4826:	1c20      	adds	r0, r4, #0
    4828:	68e2      	ldr	r2, [r4, #12]
    482a:	4790      	blx	r2
    482c:	e02f      	b.n	488e <_spi_interrupt_handler+0x16a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    482e:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    4830:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4832:	05d2      	lsls	r2, r2, #23
    4834:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    4836:	b2d3      	uxtb	r3, r2
    4838:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    483a:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    483c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    483e:	1c59      	adds	r1, r3, #1
    4840:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4842:	79a1      	ldrb	r1, [r4, #6]
    4844:	2901      	cmp	r1, #1
    4846:	d104      	bne.n	4852 <_spi_interrupt_handler+0x12e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    4848:	0a12      	lsrs	r2, r2, #8
    484a:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    484c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    484e:	3301      	adds	r3, #1
    4850:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    4852:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    4854:	3b01      	subs	r3, #1
    4856:	b29b      	uxth	r3, r3
    4858:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    485a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    485c:	b29b      	uxth	r3, r3
    485e:	2b00      	cmp	r3, #0
    4860:	d115      	bne.n	488e <_spi_interrupt_handler+0x16a>
					module->status = STATUS_OK;
    4862:	2200      	movs	r2, #0
    4864:	2338      	movs	r3, #56	; 0x38
    4866:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    4868:	2304      	movs	r3, #4
    486a:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    486c:	7a63      	ldrb	r3, [r4, #9]
    486e:	2b02      	cmp	r3, #2
    4870:	d105      	bne.n	487e <_spi_interrupt_handler+0x15a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    4872:	077a      	lsls	r2, r7, #29
    4874:	d50b      	bpl.n	488e <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    4876:	1c20      	adds	r0, r4, #0
    4878:	6963      	ldr	r3, [r4, #20]
    487a:	4798      	blx	r3
    487c:	e007      	b.n	488e <_spi_interrupt_handler+0x16a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    487e:	7a63      	ldrb	r3, [r4, #9]
    4880:	2b00      	cmp	r3, #0
    4882:	d104      	bne.n	488e <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    4884:	07b9      	lsls	r1, r7, #30
    4886:	d502      	bpl.n	488e <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    4888:	1c20      	adds	r0, r4, #0
    488a:	6922      	ldr	r2, [r4, #16]
    488c:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    488e:	07b3      	lsls	r3, r6, #30
    4890:	d528      	bpl.n	48e4 <_spi_interrupt_handler+0x1c0>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    4892:	7963      	ldrb	r3, [r4, #5]
    4894:	2b00      	cmp	r3, #0
    4896:	d110      	bne.n	48ba <_spi_interrupt_handler+0x196>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    4898:	2307      	movs	r3, #7
    489a:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    489c:	2302      	movs	r3, #2
    489e:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    48a0:	2303      	movs	r3, #3
    48a2:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    48a4:	2300      	movs	r3, #0
    48a6:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    48a8:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    48aa:	2338      	movs	r3, #56	; 0x38
    48ac:	2200      	movs	r2, #0
    48ae:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    48b0:	06f9      	lsls	r1, r7, #27
    48b2:	d502      	bpl.n	48ba <_spi_interrupt_handler+0x196>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    48b4:	1c20      	adds	r0, r4, #0
    48b6:	69e2      	ldr	r2, [r4, #28]
    48b8:	4790      	blx	r2
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    48ba:	7963      	ldrb	r3, [r4, #5]
    48bc:	2b01      	cmp	r3, #1
    48be:	d111      	bne.n	48e4 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    48c0:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    48c2:	2b01      	cmp	r3, #1
    48c4:	d10e      	bne.n	48e4 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    48c6:	79e3      	ldrb	r3, [r4, #7]
    48c8:	2b00      	cmp	r3, #0
    48ca:	d10b      	bne.n	48e4 <_spi_interrupt_handler+0x1c0>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    48cc:	2302      	movs	r3, #2
    48ce:	752b      	strb	r3, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    48d0:	2303      	movs	r3, #3
    48d2:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    48d4:	2200      	movs	r2, #0
    48d6:	2338      	movs	r3, #56	; 0x38
    48d8:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    48da:	07fb      	lsls	r3, r7, #31
    48dc:	d502      	bpl.n	48e4 <_spi_interrupt_handler+0x1c0>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
						(module);
    48de:	1c20      	adds	r0, r4, #0
    48e0:	68e1      	ldr	r1, [r4, #12]
    48e2:	4788      	blx	r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    48e4:	0732      	lsls	r2, r6, #28
    48e6:	d50a      	bpl.n	48fe <_spi_interrupt_handler+0x1da>
			if (module->mode == SPI_MODE_SLAVE) {
    48e8:	7963      	ldrb	r3, [r4, #5]
    48ea:	2b00      	cmp	r3, #0
    48ec:	d107      	bne.n	48fe <_spi_interrupt_handler+0x1da>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    48ee:	2308      	movs	r3, #8
    48f0:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    48f2:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    48f4:	06bb      	lsls	r3, r7, #26
    48f6:	d502      	bpl.n	48fe <_spi_interrupt_handler+0x1da>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    48f8:	1c20      	adds	r0, r4, #0
    48fa:	6a21      	ldr	r1, [r4, #32]
    48fc:	4788      	blx	r1
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    48fe:	09f6      	lsrs	r6, r6, #7
    4900:	d007      	beq.n	4912 <_spi_interrupt_handler+0x1ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    4902:	2380      	movs	r3, #128	; 0x80
    4904:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    4906:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    4908:	067a      	lsls	r2, r7, #25
    490a:	d502      	bpl.n	4912 <_spi_interrupt_handler+0x1ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    490c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    490e:	1c20      	adds	r0, r4, #0
    4910:	4798      	blx	r3
		}
	}
#  endif
}
    4912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4914:	20002fc8 	.word	0x20002fc8
    4918:	20002fc4 	.word	0x20002fc4

0000491c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    491c:	4770      	bx	lr
    491e:	46c0      	nop			; (mov r8, r8)

00004920 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    4920:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    4922:	4b0b      	ldr	r3, [pc, #44]	; (4950 <_sercom_set_handler+0x30>)
    4924:	781b      	ldrb	r3, [r3, #0]
    4926:	2b00      	cmp	r3, #0
    4928:	d10e      	bne.n	4948 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    492a:	4c0a      	ldr	r4, [pc, #40]	; (4954 <_sercom_set_handler+0x34>)
    492c:	4d0a      	ldr	r5, [pc, #40]	; (4958 <_sercom_set_handler+0x38>)
    492e:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    4930:	4b0a      	ldr	r3, [pc, #40]	; (495c <_sercom_set_handler+0x3c>)
    4932:	2200      	movs	r2, #0
    4934:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4936:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    4938:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    493a:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    493c:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    493e:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    4940:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    4942:	2201      	movs	r2, #1
    4944:	4b02      	ldr	r3, [pc, #8]	; (4950 <_sercom_set_handler+0x30>)
    4946:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    4948:	0080      	lsls	r0, r0, #2
    494a:	4b02      	ldr	r3, [pc, #8]	; (4954 <_sercom_set_handler+0x34>)
    494c:	50c1      	str	r1, [r0, r3]
}
    494e:	bd30      	pop	{r4, r5, pc}
    4950:	200001f0 	.word	0x200001f0
    4954:	200001f4 	.word	0x200001f4
    4958:	0000491d 	.word	0x0000491d
    495c:	20002fc8 	.word	0x20002fc8

00004960 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    4960:	b530      	push	{r4, r5, lr}
    4962:	b083      	sub	sp, #12
    4964:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    4966:	ac01      	add	r4, sp, #4
    4968:	1c20      	adds	r0, r4, #0
    496a:	4905      	ldr	r1, [pc, #20]	; (4980 <_sercom_get_interrupt_vector+0x20>)
    496c:	2204      	movs	r2, #4
    496e:	4b05      	ldr	r3, [pc, #20]	; (4984 <_sercom_get_interrupt_vector+0x24>)
    4970:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    4972:	1c28      	adds	r0, r5, #0
    4974:	4b04      	ldr	r3, [pc, #16]	; (4988 <_sercom_get_interrupt_vector+0x28>)
    4976:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    4978:	5620      	ldrsb	r0, [r4, r0]
}
    497a:	b003      	add	sp, #12
    497c:	bd30      	pop	{r4, r5, pc}
    497e:	46c0      	nop			; (mov r8, r8)
    4980:	0000f76c 	.word	0x0000f76c
    4984:	00006991 	.word	0x00006991
    4988:	000041c1 	.word	0x000041c1

0000498c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    498c:	b508      	push	{r3, lr}
    498e:	4b02      	ldr	r3, [pc, #8]	; (4998 <SERCOM0_Handler+0xc>)
    4990:	681b      	ldr	r3, [r3, #0]
    4992:	2000      	movs	r0, #0
    4994:	4798      	blx	r3
    4996:	bd08      	pop	{r3, pc}
    4998:	200001f4 	.word	0x200001f4

0000499c <SERCOM1_Handler>:
    499c:	b508      	push	{r3, lr}
    499e:	4b02      	ldr	r3, [pc, #8]	; (49a8 <SERCOM1_Handler+0xc>)
    49a0:	685b      	ldr	r3, [r3, #4]
    49a2:	2001      	movs	r0, #1
    49a4:	4798      	blx	r3
    49a6:	bd08      	pop	{r3, pc}
    49a8:	200001f4 	.word	0x200001f4

000049ac <SERCOM2_Handler>:
    49ac:	b508      	push	{r3, lr}
    49ae:	4b02      	ldr	r3, [pc, #8]	; (49b8 <SERCOM2_Handler+0xc>)
    49b0:	689b      	ldr	r3, [r3, #8]
    49b2:	2002      	movs	r0, #2
    49b4:	4798      	blx	r3
    49b6:	bd08      	pop	{r3, pc}
    49b8:	200001f4 	.word	0x200001f4

000049bc <SERCOM3_Handler>:
    49bc:	b508      	push	{r3, lr}
    49be:	4b02      	ldr	r3, [pc, #8]	; (49c8 <SERCOM3_Handler+0xc>)
    49c0:	68db      	ldr	r3, [r3, #12]
    49c2:	2003      	movs	r0, #3
    49c4:	4798      	blx	r3
    49c6:	bd08      	pop	{r3, pc}
    49c8:	200001f4 	.word	0x200001f4

000049cc <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    49cc:	4770      	bx	lr
    49ce:	46c0      	nop			; (mov r8, r8)

000049d0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    49d0:	4b0c      	ldr	r3, [pc, #48]	; (4a04 <cpu_irq_enter_critical+0x34>)
    49d2:	681b      	ldr	r3, [r3, #0]
    49d4:	2b00      	cmp	r3, #0
    49d6:	d110      	bne.n	49fa <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    49d8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    49dc:	2b00      	cmp	r3, #0
    49de:	d109      	bne.n	49f4 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    49e0:	b672      	cpsid	i
    49e2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    49e6:	2200      	movs	r2, #0
    49e8:	4b07      	ldr	r3, [pc, #28]	; (4a08 <cpu_irq_enter_critical+0x38>)
    49ea:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    49ec:	2201      	movs	r2, #1
    49ee:	4b07      	ldr	r3, [pc, #28]	; (4a0c <cpu_irq_enter_critical+0x3c>)
    49f0:	701a      	strb	r2, [r3, #0]
    49f2:	e002      	b.n	49fa <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    49f4:	2200      	movs	r2, #0
    49f6:	4b05      	ldr	r3, [pc, #20]	; (4a0c <cpu_irq_enter_critical+0x3c>)
    49f8:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    49fa:	4b02      	ldr	r3, [pc, #8]	; (4a04 <cpu_irq_enter_critical+0x34>)
    49fc:	681a      	ldr	r2, [r3, #0]
    49fe:	3201      	adds	r2, #1
    4a00:	601a      	str	r2, [r3, #0]
}
    4a02:	4770      	bx	lr
    4a04:	20000204 	.word	0x20000204
    4a08:	20000108 	.word	0x20000108
    4a0c:	20000208 	.word	0x20000208

00004a10 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    4a10:	4b08      	ldr	r3, [pc, #32]	; (4a34 <cpu_irq_leave_critical+0x24>)
    4a12:	681a      	ldr	r2, [r3, #0]
    4a14:	3a01      	subs	r2, #1
    4a16:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    4a18:	681b      	ldr	r3, [r3, #0]
    4a1a:	2b00      	cmp	r3, #0
    4a1c:	d109      	bne.n	4a32 <cpu_irq_leave_critical+0x22>
    4a1e:	4b06      	ldr	r3, [pc, #24]	; (4a38 <cpu_irq_leave_critical+0x28>)
    4a20:	781b      	ldrb	r3, [r3, #0]
    4a22:	2b00      	cmp	r3, #0
    4a24:	d005      	beq.n	4a32 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    4a26:	2201      	movs	r2, #1
    4a28:	4b04      	ldr	r3, [pc, #16]	; (4a3c <cpu_irq_leave_critical+0x2c>)
    4a2a:	701a      	strb	r2, [r3, #0]
    4a2c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4a30:	b662      	cpsie	i
	}
}
    4a32:	4770      	bx	lr
    4a34:	20000204 	.word	0x20000204
    4a38:	20000208 	.word	0x20000208
    4a3c:	20000108 	.word	0x20000108

00004a40 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    4a40:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a42:	465f      	mov	r7, fp
    4a44:	4656      	mov	r6, sl
    4a46:	464d      	mov	r5, r9
    4a48:	4644      	mov	r4, r8
    4a4a:	b4f0      	push	{r4, r5, r6, r7}
    4a4c:	b093      	sub	sp, #76	; 0x4c
    4a4e:	1c05      	adds	r5, r0, #0
    4a50:	1c0c      	adds	r4, r1, #0
    4a52:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    4a54:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4a56:	1c08      	adds	r0, r1, #0
    4a58:	4ba9      	ldr	r3, [pc, #676]	; (4d00 <usart_init+0x2c0>)
    4a5a:	4798      	blx	r3
    4a5c:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    4a5e:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    4a60:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    4a62:	07d9      	lsls	r1, r3, #31
    4a64:	d500      	bpl.n	4a68 <usart_init+0x28>
    4a66:	e143      	b.n	4cf0 <usart_init+0x2b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    4a68:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    4a6a:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    4a6c:	079f      	lsls	r7, r3, #30
    4a6e:	d500      	bpl.n	4a72 <usart_init+0x32>
    4a70:	e13e      	b.n	4cf0 <usart_init+0x2b0>
    4a72:	4ba4      	ldr	r3, [pc, #656]	; (4d04 <usart_init+0x2c4>)
    4a74:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    4a76:	1c91      	adds	r1, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    4a78:	2701      	movs	r7, #1
    4a7a:	408f      	lsls	r7, r1
    4a7c:	1c39      	adds	r1, r7, #0
    4a7e:	4301      	orrs	r1, r0
    4a80:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    4a82:	a911      	add	r1, sp, #68	; 0x44
    4a84:	272d      	movs	r7, #45	; 0x2d
    4a86:	5df3      	ldrb	r3, [r6, r7]
    4a88:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4a8a:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4a8c:	b2d2      	uxtb	r2, r2
    4a8e:	4690      	mov	r8, r2
    4a90:	1c10      	adds	r0, r2, #0
    4a92:	4b9d      	ldr	r3, [pc, #628]	; (4d08 <usart_init+0x2c8>)
    4a94:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4a96:	4640      	mov	r0, r8
    4a98:	4b9c      	ldr	r3, [pc, #624]	; (4d0c <usart_init+0x2cc>)
    4a9a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4a9c:	5df0      	ldrb	r0, [r6, r7]
    4a9e:	2100      	movs	r1, #0
    4aa0:	4b9b      	ldr	r3, [pc, #620]	; (4d10 <usart_init+0x2d0>)
    4aa2:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    4aa4:	7af3      	ldrb	r3, [r6, #11]
    4aa6:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    4aa8:	2324      	movs	r3, #36	; 0x24
    4aaa:	5cf3      	ldrb	r3, [r6, r3]
    4aac:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    4aae:	2325      	movs	r3, #37	; 0x25
    4ab0:	5cf3      	ldrb	r3, [r6, r3]
    4ab2:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    4ab4:	7ef3      	ldrb	r3, [r6, #27]
    4ab6:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    4ab8:	7f33      	ldrb	r3, [r6, #28]
    4aba:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4abc:	6829      	ldr	r1, [r5, #0]
    4abe:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4ac0:	1c08      	adds	r0, r1, #0
    4ac2:	4b8f      	ldr	r3, [pc, #572]	; (4d00 <usart_init+0x2c0>)
    4ac4:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4ac6:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    4ac8:	2200      	movs	r2, #0
    4aca:	466b      	mov	r3, sp
    4acc:	85da      	strh	r2, [r3, #46]	; 0x2e

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    4ace:	8a32      	ldrh	r2, [r6, #16]
    4ad0:	9203      	str	r2, [sp, #12]
    4ad2:	2380      	movs	r3, #128	; 0x80
    4ad4:	01db      	lsls	r3, r3, #7
    4ad6:	429a      	cmp	r2, r3
    4ad8:	d021      	beq.n	4b1e <usart_init+0xde>
    4ada:	2380      	movs	r3, #128	; 0x80
    4adc:	01db      	lsls	r3, r3, #7
    4ade:	429a      	cmp	r2, r3
    4ae0:	d804      	bhi.n	4aec <usart_init+0xac>
    4ae2:	2380      	movs	r3, #128	; 0x80
    4ae4:	019b      	lsls	r3, r3, #6
    4ae6:	429a      	cmp	r2, r3
    4ae8:	d011      	beq.n	4b0e <usart_init+0xce>
    4aea:	e008      	b.n	4afe <usart_init+0xbe>
    4aec:	23c0      	movs	r3, #192	; 0xc0
    4aee:	01db      	lsls	r3, r3, #7
    4af0:	9f03      	ldr	r7, [sp, #12]
    4af2:	429f      	cmp	r7, r3
    4af4:	d00f      	beq.n	4b16 <usart_init+0xd6>
    4af6:	2380      	movs	r3, #128	; 0x80
    4af8:	021b      	lsls	r3, r3, #8
    4afa:	429f      	cmp	r7, r3
    4afc:	d003      	beq.n	4b06 <usart_init+0xc6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    4afe:	2710      	movs	r7, #16
    4b00:	9708      	str	r7, [sp, #32]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4b02:	2700      	movs	r7, #0
    4b04:	e00e      	b.n	4b24 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    4b06:	2703      	movs	r7, #3
    4b08:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4b0a:	2700      	movs	r7, #0
    4b0c:	e00a      	b.n	4b24 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    4b0e:	2710      	movs	r7, #16
    4b10:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    4b12:	2701      	movs	r7, #1
    4b14:	e006      	b.n	4b24 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4b16:	2708      	movs	r7, #8
    4b18:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    4b1a:	2701      	movs	r7, #1
    4b1c:	e002      	b.n	4b24 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4b1e:	2708      	movs	r7, #8
    4b20:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4b22:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    4b24:	6831      	ldr	r1, [r6, #0]
    4b26:	9104      	str	r1, [sp, #16]
		(uint32_t)config->mux_setting |
    4b28:	68f2      	ldr	r2, [r6, #12]
    4b2a:	9205      	str	r2, [sp, #20]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    4b2c:	6973      	ldr	r3, [r6, #20]
    4b2e:	9306      	str	r3, [sp, #24]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    4b30:	7e31      	ldrb	r1, [r6, #24]
    4b32:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4b34:	2326      	movs	r3, #38	; 0x26
    4b36:	5cf3      	ldrb	r3, [r6, r3]
    4b38:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    4b3a:	6872      	ldr	r2, [r6, #4]
    4b3c:	4691      	mov	r9, r2
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    4b3e:	2a00      	cmp	r2, #0
    4b40:	d013      	beq.n	4b6a <usart_init+0x12a>
    4b42:	2380      	movs	r3, #128	; 0x80
    4b44:	055b      	lsls	r3, r3, #21
    4b46:	429a      	cmp	r2, r3
    4b48:	d12e      	bne.n	4ba8 <usart_init+0x168>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    4b4a:	2327      	movs	r3, #39	; 0x27
    4b4c:	5cf3      	ldrb	r3, [r6, r3]
    4b4e:	2b00      	cmp	r3, #0
    4b50:	d12e      	bne.n	4bb0 <usart_init+0x170>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    4b52:	6a37      	ldr	r7, [r6, #32]
    4b54:	b2c0      	uxtb	r0, r0
    4b56:	4b6f      	ldr	r3, [pc, #444]	; (4d14 <usart_init+0x2d4>)
    4b58:	4798      	blx	r3
    4b5a:	1c01      	adds	r1, r0, #0
    4b5c:	1c38      	adds	r0, r7, #0
    4b5e:	466a      	mov	r2, sp
    4b60:	322e      	adds	r2, #46	; 0x2e
    4b62:	4b6d      	ldr	r3, [pc, #436]	; (4d18 <usart_init+0x2d8>)
    4b64:	4798      	blx	r3
    4b66:	1c03      	adds	r3, r0, #0
    4b68:	e01f      	b.n	4baa <usart_init+0x16a>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    4b6a:	2327      	movs	r3, #39	; 0x27
    4b6c:	5cf3      	ldrb	r3, [r6, r3]
    4b6e:	2b00      	cmp	r3, #0
    4b70:	d00a      	beq.n	4b88 <usart_init+0x148>
				status_code =
    4b72:	9908      	ldr	r1, [sp, #32]
    4b74:	9100      	str	r1, [sp, #0]
    4b76:	6a30      	ldr	r0, [r6, #32]
    4b78:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    4b7a:	466a      	mov	r2, sp
    4b7c:	322e      	adds	r2, #46	; 0x2e
    4b7e:	1c3b      	adds	r3, r7, #0
    4b80:	4f66      	ldr	r7, [pc, #408]	; (4d1c <usart_init+0x2dc>)
    4b82:	47b8      	blx	r7
    4b84:	1c03      	adds	r3, r0, #0
    4b86:	e010      	b.n	4baa <usart_init+0x16a>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    4b88:	6a31      	ldr	r1, [r6, #32]
    4b8a:	9109      	str	r1, [sp, #36]	; 0x24
    4b8c:	b2c0      	uxtb	r0, r0
    4b8e:	4b61      	ldr	r3, [pc, #388]	; (4d14 <usart_init+0x2d4>)
    4b90:	4798      	blx	r3
    4b92:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    4b94:	9a08      	ldr	r2, [sp, #32]
    4b96:	9200      	str	r2, [sp, #0]
    4b98:	9809      	ldr	r0, [sp, #36]	; 0x24
    4b9a:	466a      	mov	r2, sp
    4b9c:	322e      	adds	r2, #46	; 0x2e
    4b9e:	1c3b      	adds	r3, r7, #0
    4ba0:	4f5e      	ldr	r7, [pc, #376]	; (4d1c <usart_init+0x2dc>)
    4ba2:	47b8      	blx	r7
    4ba4:	1c03      	adds	r3, r0, #0
    4ba6:	e000      	b.n	4baa <usart_init+0x16a>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    4ba8:	2300      	movs	r3, #0
    4baa:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    4bac:	d000      	beq.n	4bb0 <usart_init+0x170>
    4bae:	e09f      	b.n	4cf0 <usart_init+0x2b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    4bb0:	7e73      	ldrb	r3, [r6, #25]
    4bb2:	2b00      	cmp	r3, #0
    4bb4:	d002      	beq.n	4bbc <usart_init+0x17c>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    4bb6:	7eb3      	ldrb	r3, [r6, #26]
    4bb8:	4641      	mov	r1, r8
    4bba:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4bbc:	682a      	ldr	r2, [r5, #0]
    4bbe:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4bc0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4bc2:	2b00      	cmp	r3, #0
    4bc4:	d1fc      	bne.n	4bc0 <usart_init+0x180>
    4bc6:	9703      	str	r7, [sp, #12]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    4bc8:	466b      	mov	r3, sp
    4bca:	332e      	adds	r3, #46	; 0x2e
    4bcc:	881b      	ldrh	r3, [r3, #0]
    4bce:	4642      	mov	r2, r8
    4bd0:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    4bd2:	9b05      	ldr	r3, [sp, #20]
    4bd4:	9f04      	ldr	r7, [sp, #16]
    4bd6:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    4bd8:	9f06      	ldr	r7, [sp, #24]
    4bda:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    4bdc:	4649      	mov	r1, r9
    4bde:	430b      	orrs	r3, r1
		config->sample_rate |
    4be0:	9f03      	ldr	r7, [sp, #12]
    4be2:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    4be4:	4652      	mov	r2, sl
    4be6:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    4be8:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4bea:	4659      	mov	r1, fp
    4bec:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    4bee:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    4bf0:	2327      	movs	r3, #39	; 0x27
    4bf2:	5cf3      	ldrb	r3, [r6, r3]
    4bf4:	2b00      	cmp	r3, #0
    4bf6:	d101      	bne.n	4bfc <usart_init+0x1bc>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    4bf8:	2304      	movs	r3, #4
    4bfa:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4bfc:	7f31      	ldrb	r1, [r6, #28]
    4bfe:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    4c00:	7e73      	ldrb	r3, [r6, #25]
    4c02:	029b      	lsls	r3, r3, #10
    4c04:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    4c06:	7f73      	ldrb	r3, [r6, #29]
    4c08:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4c0a:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4c0c:	2324      	movs	r3, #36	; 0x24
    4c0e:	5cf3      	ldrb	r3, [r6, r3]
    4c10:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    4c12:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    4c14:	2325      	movs	r3, #37	; 0x25
    4c16:	5cf3      	ldrb	r3, [r6, r3]
    4c18:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4c1a:	4319      	orrs	r1, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    4c1c:	7af3      	ldrb	r3, [r6, #11]
    4c1e:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    4c20:	8933      	ldrh	r3, [r6, #8]
    4c22:	2bff      	cmp	r3, #255	; 0xff
    4c24:	d004      	beq.n	4c30 <usart_init+0x1f0>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    4c26:	2280      	movs	r2, #128	; 0x80
    4c28:	0452      	lsls	r2, r2, #17
    4c2a:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    4c2c:	4319      	orrs	r1, r3
    4c2e:	e005      	b.n	4c3c <usart_init+0x1fc>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    4c30:	7ef3      	ldrb	r3, [r6, #27]
    4c32:	2b00      	cmp	r3, #0
    4c34:	d002      	beq.n	4c3c <usart_init+0x1fc>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    4c36:	2380      	movs	r3, #128	; 0x80
    4c38:	04db      	lsls	r3, r3, #19
    4c3a:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    4c3c:	232c      	movs	r3, #44	; 0x2c
    4c3e:	5cf3      	ldrb	r3, [r6, r3]
    4c40:	2b00      	cmp	r3, #0
    4c42:	d103      	bne.n	4c4c <usart_init+0x20c>
    4c44:	4b36      	ldr	r3, [pc, #216]	; (4d20 <usart_init+0x2e0>)
    4c46:	789b      	ldrb	r3, [r3, #2]
    4c48:	079a      	lsls	r2, r3, #30
    4c4a:	d501      	bpl.n	4c50 <usart_init+0x210>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    4c4c:	2380      	movs	r3, #128	; 0x80
    4c4e:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4c50:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4c52:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4c54:	2b00      	cmp	r3, #0
    4c56:	d1fc      	bne.n	4c52 <usart_init+0x212>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    4c58:	4643      	mov	r3, r8
    4c5a:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4c5c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4c5e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4c60:	2b00      	cmp	r3, #0
    4c62:	d1fc      	bne.n	4c5e <usart_init+0x21e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    4c64:	4641      	mov	r1, r8
    4c66:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4c68:	ab10      	add	r3, sp, #64	; 0x40
    4c6a:	2280      	movs	r2, #128	; 0x80
    4c6c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4c6e:	2200      	movs	r2, #0
    4c70:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    4c72:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    4c74:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    4c76:	6b32      	ldr	r2, [r6, #48]	; 0x30
    4c78:	920c      	str	r2, [sp, #48]	; 0x30
    4c7a:	6b73      	ldr	r3, [r6, #52]	; 0x34
    4c7c:	930d      	str	r3, [sp, #52]	; 0x34
    4c7e:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    4c80:	970e      	str	r7, [sp, #56]	; 0x38
    4c82:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    4c84:	960f      	str	r6, [sp, #60]	; 0x3c
    4c86:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4c88:	ae10      	add	r6, sp, #64	; 0x40
    4c8a:	b2f9      	uxtb	r1, r7
    4c8c:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4c8e:	aa0c      	add	r2, sp, #48	; 0x30
    4c90:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    4c92:	2800      	cmp	r0, #0
    4c94:	d102      	bne.n	4c9c <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4c96:	1c20      	adds	r0, r4, #0
    4c98:	4a22      	ldr	r2, [pc, #136]	; (4d24 <usart_init+0x2e4>)
    4c9a:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    4c9c:	1c43      	adds	r3, r0, #1
    4c9e:	d005      	beq.n	4cac <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4ca0:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    4ca2:	0c00      	lsrs	r0, r0, #16
    4ca4:	b2c0      	uxtb	r0, r0
    4ca6:	1c31      	adds	r1, r6, #0
    4ca8:	4a1f      	ldr	r2, [pc, #124]	; (4d28 <usart_init+0x2e8>)
    4caa:	4790      	blx	r2
    4cac:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    4cae:	2f04      	cmp	r7, #4
    4cb0:	d1eb      	bne.n	4c8a <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    4cb2:	2300      	movs	r3, #0
    4cb4:	60eb      	str	r3, [r5, #12]
    4cb6:	612b      	str	r3, [r5, #16]
    4cb8:	616b      	str	r3, [r5, #20]
    4cba:	61ab      	str	r3, [r5, #24]
    4cbc:	61eb      	str	r3, [r5, #28]
    4cbe:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    4cc0:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    4cc2:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    4cc4:	2200      	movs	r2, #0
    4cc6:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    4cc8:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    4cca:	2330      	movs	r3, #48	; 0x30
    4ccc:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    4cce:	2331      	movs	r3, #49	; 0x31
    4cd0:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    4cd2:	2332      	movs	r3, #50	; 0x32
    4cd4:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    4cd6:	2333      	movs	r3, #51	; 0x33
    4cd8:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    4cda:	6828      	ldr	r0, [r5, #0]
    4cdc:	4b08      	ldr	r3, [pc, #32]	; (4d00 <usart_init+0x2c0>)
    4cde:	4798      	blx	r3
    4ce0:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    4ce2:	4912      	ldr	r1, [pc, #72]	; (4d2c <usart_init+0x2ec>)
    4ce4:	4b12      	ldr	r3, [pc, #72]	; (4d30 <usart_init+0x2f0>)
    4ce6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    4ce8:	00a4      	lsls	r4, r4, #2
    4cea:	4b12      	ldr	r3, [pc, #72]	; (4d34 <usart_init+0x2f4>)
    4cec:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    4cee:	2000      	movs	r0, #0
}
    4cf0:	b013      	add	sp, #76	; 0x4c
    4cf2:	bc3c      	pop	{r2, r3, r4, r5}
    4cf4:	4690      	mov	r8, r2
    4cf6:	4699      	mov	r9, r3
    4cf8:	46a2      	mov	sl, r4
    4cfa:	46ab      	mov	fp, r5
    4cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4cfe:	46c0      	nop			; (mov r8, r8)
    4d00:	000041c1 	.word	0x000041c1
    4d04:	40000400 	.word	0x40000400
    4d08:	00005609 	.word	0x00005609
    4d0c:	0000557d 	.word	0x0000557d
    4d10:	00004069 	.word	0x00004069
    4d14:	00005625 	.word	0x00005625
    4d18:	00003e91 	.word	0x00003e91
    4d1c:	00003eb9 	.word	0x00003eb9
    4d20:	41002000 	.word	0x41002000
    4d24:	000040b9 	.word	0x000040b9
    4d28:	000056e5 	.word	0x000056e5
    4d2c:	00004e65 	.word	0x00004e65
    4d30:	00004921 	.word	0x00004921
    4d34:	20002fc8 	.word	0x20002fc8

00004d38 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    4d38:	b510      	push	{r4, lr}
    4d3a:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4d3c:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    4d3e:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    4d40:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    4d42:	2c00      	cmp	r4, #0
    4d44:	d00d      	beq.n	4d62 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    4d46:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    4d48:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4d4a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    4d4c:	2a00      	cmp	r2, #0
    4d4e:	d108      	bne.n	4d62 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4d50:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4d52:	2a00      	cmp	r2, #0
    4d54:	d1fc      	bne.n	4d50 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    4d56:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    4d58:	2102      	movs	r1, #2
    4d5a:	7e1a      	ldrb	r2, [r3, #24]
    4d5c:	420a      	tst	r2, r1
    4d5e:	d0fc      	beq.n	4d5a <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    4d60:	2000      	movs	r0, #0
}
    4d62:	bd10      	pop	{r4, pc}

00004d64 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    4d64:	b510      	push	{r4, lr}
    4d66:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4d68:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4d6a:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    4d6c:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4d6e:	2a00      	cmp	r2, #0
    4d70:	d033      	beq.n	4dda <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    4d72:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    4d74:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    4d76:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    4d78:	2b00      	cmp	r3, #0
    4d7a:	d12e      	bne.n	4dda <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    4d7c:	7e23      	ldrb	r3, [r4, #24]
    4d7e:	075a      	lsls	r2, r3, #29
    4d80:	d52b      	bpl.n	4dda <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4d82:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4d84:	2b00      	cmp	r3, #0
    4d86:	d1fc      	bne.n	4d82 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4d88:	8b63      	ldrh	r3, [r4, #26]
    4d8a:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    4d8c:	069a      	lsls	r2, r3, #26
    4d8e:	d021      	beq.n	4dd4 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    4d90:	079a      	lsls	r2, r3, #30
    4d92:	d503      	bpl.n	4d9c <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4d94:	2302      	movs	r3, #2
    4d96:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    4d98:	201a      	movs	r0, #26
    4d9a:	e01e      	b.n	4dda <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4d9c:	075a      	lsls	r2, r3, #29
    4d9e:	d503      	bpl.n	4da8 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4da0:	2304      	movs	r3, #4
    4da2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    4da4:	201e      	movs	r0, #30
    4da6:	e018      	b.n	4dda <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4da8:	07da      	lsls	r2, r3, #31
    4daa:	d503      	bpl.n	4db4 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    4dac:	2301      	movs	r3, #1
    4dae:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    4db0:	2013      	movs	r0, #19
    4db2:	e012      	b.n	4dda <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    4db4:	06da      	lsls	r2, r3, #27
    4db6:	d505      	bpl.n	4dc4 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    4db8:	8b62      	ldrh	r2, [r4, #26]
    4dba:	2310      	movs	r3, #16
    4dbc:	4313      	orrs	r3, r2
    4dbe:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    4dc0:	2042      	movs	r0, #66	; 0x42
    4dc2:	e00a      	b.n	4dda <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    4dc4:	069a      	lsls	r2, r3, #26
    4dc6:	d505      	bpl.n	4dd4 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    4dc8:	8b62      	ldrh	r2, [r4, #26]
    4dca:	2320      	movs	r3, #32
    4dcc:	4313      	orrs	r3, r2
    4dce:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    4dd0:	2041      	movs	r0, #65	; 0x41
    4dd2:	e002      	b.n	4dda <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    4dd4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    4dd6:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    4dd8:	2000      	movs	r0, #0
}
    4dda:	bd10      	pop	{r4, pc}

00004ddc <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    4ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4dde:	1c04      	adds	r4, r0, #0
    4de0:	1c0e      	adds	r6, r1, #0
    4de2:	1c17      	adds	r7, r2, #0
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4de4:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4de6:	4b0f      	ldr	r3, [pc, #60]	; (4e24 <_usart_read_buffer+0x48>)
    4de8:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    4dea:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    4dec:	b29b      	uxth	r3, r3
    4dee:	2b00      	cmp	r3, #0
    4df0:	d003      	beq.n	4dfa <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4df2:	4b0d      	ldr	r3, [pc, #52]	; (4e28 <_usart_read_buffer+0x4c>)
    4df4:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    4df6:	2005      	movs	r0, #5
    4df8:	e013      	b.n	4e22 <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    4dfa:	85a7      	strh	r7, [r4, #44]	; 0x2c
    4dfc:	4b0a      	ldr	r3, [pc, #40]	; (4e28 <_usart_read_buffer+0x4c>)
    4dfe:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    4e00:	6266      	str	r6, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    4e02:	2205      	movs	r2, #5
    4e04:	2332      	movs	r3, #50	; 0x32
    4e06:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    4e08:	2304      	movs	r3, #4
    4e0a:	75ab      	strb	r3, [r5, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    4e0c:	7a23      	ldrb	r3, [r4, #8]
    4e0e:	2b00      	cmp	r3, #0
    4e10:	d001      	beq.n	4e16 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    4e12:	2320      	movs	r3, #32
    4e14:	75ab      	strb	r3, [r5, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    4e16:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    4e18:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    4e1a:	2b00      	cmp	r3, #0
    4e1c:	d001      	beq.n	4e22 <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    4e1e:	2308      	movs	r3, #8
    4e20:	75ab      	strb	r3, [r5, #22]
	}
#endif

	return STATUS_OK;
}
    4e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4e24:	000049d1 	.word	0x000049d1
    4e28:	00004a11 	.word	0x00004a11

00004e2c <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    4e2c:	1c93      	adds	r3, r2, #2
    4e2e:	009b      	lsls	r3, r3, #2
    4e30:	18c3      	adds	r3, r0, r3
    4e32:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    4e34:	2301      	movs	r3, #1
    4e36:	4093      	lsls	r3, r2
    4e38:	1c1a      	adds	r2, r3, #0
    4e3a:	2330      	movs	r3, #48	; 0x30
    4e3c:	5cc1      	ldrb	r1, [r0, r3]
    4e3e:	430a      	orrs	r2, r1
    4e40:	54c2      	strb	r2, [r0, r3]
}
    4e42:	4770      	bx	lr

00004e44 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    4e44:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4e46:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    4e48:	2a00      	cmp	r2, #0
    4e4a:	d006      	beq.n	4e5a <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4e4c:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    4e4e:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4e50:	2c00      	cmp	r4, #0
    4e52:	d002      	beq.n	4e5a <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    4e54:	4b02      	ldr	r3, [pc, #8]	; (4e60 <usart_read_buffer_job+0x1c>)
    4e56:	4798      	blx	r3
    4e58:	1c03      	adds	r3, r0, #0
}
    4e5a:	1c18      	adds	r0, r3, #0
    4e5c:	bd10      	pop	{r4, pc}
    4e5e:	46c0      	nop			; (mov r8, r8)
    4e60:	00004ddd 	.word	0x00004ddd

00004e64 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    4e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    4e66:	0080      	lsls	r0, r0, #2
    4e68:	4b64      	ldr	r3, [pc, #400]	; (4ffc <_usart_interrupt_handler+0x198>)
    4e6a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    4e6c:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4e6e:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4e70:	2b00      	cmp	r3, #0
    4e72:	d1fc      	bne.n	4e6e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    4e74:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    4e76:	7da6      	ldrb	r6, [r4, #22]
    4e78:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    4e7a:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    4e7c:	5ceb      	ldrb	r3, [r5, r3]
    4e7e:	2230      	movs	r2, #48	; 0x30
    4e80:	5caf      	ldrb	r7, [r5, r2]
    4e82:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    4e84:	07f1      	lsls	r1, r6, #31
    4e86:	d520      	bpl.n	4eca <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    4e88:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    4e8a:	b29b      	uxth	r3, r3
    4e8c:	2b00      	cmp	r3, #0
    4e8e:	d01a      	beq.n	4ec6 <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    4e90:	6aab      	ldr	r3, [r5, #40]	; 0x28
    4e92:	781a      	ldrb	r2, [r3, #0]
    4e94:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    4e96:	1c59      	adds	r1, r3, #1
    4e98:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4e9a:	7969      	ldrb	r1, [r5, #5]
    4e9c:	2901      	cmp	r1, #1
    4e9e:	d104      	bne.n	4eaa <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    4ea0:	7859      	ldrb	r1, [r3, #1]
    4ea2:	0209      	lsls	r1, r1, #8
    4ea4:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    4ea6:	3302      	adds	r3, #2
    4ea8:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    4eaa:	05d3      	lsls	r3, r2, #23
    4eac:	0ddb      	lsrs	r3, r3, #23
    4eae:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    4eb0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    4eb2:	3b01      	subs	r3, #1
    4eb4:	b29b      	uxth	r3, r3
    4eb6:	85eb      	strh	r3, [r5, #46]	; 0x2e
    4eb8:	2b00      	cmp	r3, #0
    4eba:	d106      	bne.n	4eca <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4ebc:	2301      	movs	r3, #1
    4ebe:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    4ec0:	2302      	movs	r3, #2
    4ec2:	75a3      	strb	r3, [r4, #22]
    4ec4:	e001      	b.n	4eca <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4ec6:	2301      	movs	r3, #1
    4ec8:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    4eca:	07b2      	lsls	r2, r6, #30
    4ecc:	d509      	bpl.n	4ee2 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    4ece:	2302      	movs	r3, #2
    4ed0:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    4ed2:	2200      	movs	r2, #0
    4ed4:	2333      	movs	r3, #51	; 0x33
    4ed6:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    4ed8:	07fb      	lsls	r3, r7, #31
    4eda:	d502      	bpl.n	4ee2 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    4edc:	1c28      	adds	r0, r5, #0
    4ede:	68e9      	ldr	r1, [r5, #12]
    4ee0:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    4ee2:	0772      	lsls	r2, r6, #29
    4ee4:	d56a      	bpl.n	4fbc <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    4ee6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    4ee8:	b29b      	uxth	r3, r3
    4eea:	2b00      	cmp	r3, #0
    4eec:	d064      	beq.n	4fb8 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4eee:	8b63      	ldrh	r3, [r4, #26]
    4ef0:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    4ef2:	0719      	lsls	r1, r3, #28
    4ef4:	d402      	bmi.n	4efc <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4ef6:	223f      	movs	r2, #63	; 0x3f
    4ef8:	4013      	ands	r3, r2
    4efa:	e001      	b.n	4f00 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    4efc:	2237      	movs	r2, #55	; 0x37
    4efe:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    4f00:	2b00      	cmp	r3, #0
    4f02:	d037      	beq.n	4f74 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    4f04:	079a      	lsls	r2, r3, #30
    4f06:	d507      	bpl.n	4f18 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    4f08:	221a      	movs	r2, #26
    4f0a:	2332      	movs	r3, #50	; 0x32
    4f0c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    4f0e:	8b62      	ldrh	r2, [r4, #26]
    4f10:	2302      	movs	r3, #2
    4f12:	4313      	orrs	r3, r2
    4f14:	8363      	strh	r3, [r4, #26]
    4f16:	e027      	b.n	4f68 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4f18:	0759      	lsls	r1, r3, #29
    4f1a:	d507      	bpl.n	4f2c <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    4f1c:	221e      	movs	r2, #30
    4f1e:	2332      	movs	r3, #50	; 0x32
    4f20:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    4f22:	8b62      	ldrh	r2, [r4, #26]
    4f24:	2304      	movs	r3, #4
    4f26:	4313      	orrs	r3, r2
    4f28:	8363      	strh	r3, [r4, #26]
    4f2a:	e01d      	b.n	4f68 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4f2c:	07da      	lsls	r2, r3, #31
    4f2e:	d507      	bpl.n	4f40 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    4f30:	2213      	movs	r2, #19
    4f32:	2332      	movs	r3, #50	; 0x32
    4f34:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    4f36:	8b62      	ldrh	r2, [r4, #26]
    4f38:	2301      	movs	r3, #1
    4f3a:	4313      	orrs	r3, r2
    4f3c:	8363      	strh	r3, [r4, #26]
    4f3e:	e013      	b.n	4f68 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    4f40:	06d9      	lsls	r1, r3, #27
    4f42:	d507      	bpl.n	4f54 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    4f44:	2242      	movs	r2, #66	; 0x42
    4f46:	2332      	movs	r3, #50	; 0x32
    4f48:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    4f4a:	8b62      	ldrh	r2, [r4, #26]
    4f4c:	2310      	movs	r3, #16
    4f4e:	4313      	orrs	r3, r2
    4f50:	8363      	strh	r3, [r4, #26]
    4f52:	e009      	b.n	4f68 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    4f54:	2220      	movs	r2, #32
    4f56:	421a      	tst	r2, r3
    4f58:	d006      	beq.n	4f68 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    4f5a:	2241      	movs	r2, #65	; 0x41
    4f5c:	2332      	movs	r3, #50	; 0x32
    4f5e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    4f60:	8b62      	ldrh	r2, [r4, #26]
    4f62:	2320      	movs	r3, #32
    4f64:	4313      	orrs	r3, r2
    4f66:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    4f68:	077a      	lsls	r2, r7, #29
    4f6a:	d527      	bpl.n	4fbc <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    4f6c:	1c28      	adds	r0, r5, #0
    4f6e:	696b      	ldr	r3, [r5, #20]
    4f70:	4798      	blx	r3
    4f72:	e023      	b.n	4fbc <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    4f74:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    4f76:	05d2      	lsls	r2, r2, #23
    4f78:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    4f7a:	b2d3      	uxtb	r3, r2
    4f7c:	6a69      	ldr	r1, [r5, #36]	; 0x24
    4f7e:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    4f80:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4f82:	1c59      	adds	r1, r3, #1
    4f84:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4f86:	7969      	ldrb	r1, [r5, #5]
    4f88:	2901      	cmp	r1, #1
    4f8a:	d104      	bne.n	4f96 <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    4f8c:	0a12      	lsrs	r2, r2, #8
    4f8e:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    4f90:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4f92:	3301      	adds	r3, #1
    4f94:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    4f96:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    4f98:	3b01      	subs	r3, #1
    4f9a:	b29b      	uxth	r3, r3
    4f9c:	85ab      	strh	r3, [r5, #44]	; 0x2c
    4f9e:	2b00      	cmp	r3, #0
    4fa0:	d10c      	bne.n	4fbc <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4fa2:	2304      	movs	r3, #4
    4fa4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    4fa6:	2200      	movs	r2, #0
    4fa8:	2332      	movs	r3, #50	; 0x32
    4faa:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    4fac:	07ba      	lsls	r2, r7, #30
    4fae:	d505      	bpl.n	4fbc <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    4fb0:	1c28      	adds	r0, r5, #0
    4fb2:	692b      	ldr	r3, [r5, #16]
    4fb4:	4798      	blx	r3
    4fb6:	e001      	b.n	4fbc <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4fb8:	2304      	movs	r3, #4
    4fba:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    4fbc:	06f1      	lsls	r1, r6, #27
    4fbe:	d507      	bpl.n	4fd0 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    4fc0:	2310      	movs	r3, #16
    4fc2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    4fc4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    4fc6:	06fa      	lsls	r2, r7, #27
    4fc8:	d502      	bpl.n	4fd0 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    4fca:	1c28      	adds	r0, r5, #0
    4fcc:	69eb      	ldr	r3, [r5, #28]
    4fce:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    4fd0:	06b1      	lsls	r1, r6, #26
    4fd2:	d507      	bpl.n	4fe4 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    4fd4:	2320      	movs	r3, #32
    4fd6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    4fd8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    4fda:	073a      	lsls	r2, r7, #28
    4fdc:	d502      	bpl.n	4fe4 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    4fde:	1c28      	adds	r0, r5, #0
    4fe0:	69ab      	ldr	r3, [r5, #24]
    4fe2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    4fe4:	0731      	lsls	r1, r6, #28
    4fe6:	d507      	bpl.n	4ff8 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    4fe8:	2308      	movs	r3, #8
    4fea:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    4fec:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    4fee:	06ba      	lsls	r2, r7, #26
    4ff0:	d502      	bpl.n	4ff8 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    4ff2:	6a2b      	ldr	r3, [r5, #32]
    4ff4:	1c28      	adds	r0, r5, #0
    4ff6:	4798      	blx	r3
		}
	}
#endif
}
    4ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4ffa:	46c0      	nop			; (mov r8, r8)
    4ffc:	20002fc8 	.word	0x20002fc8

00005000 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    5000:	b508      	push	{r3, lr}
	switch (clock_source) {
    5002:	2808      	cmp	r0, #8
    5004:	d834      	bhi.n	5070 <system_clock_source_get_hz+0x70>
    5006:	0080      	lsls	r0, r0, #2
    5008:	4b1b      	ldr	r3, [pc, #108]	; (5078 <system_clock_source_get_hz+0x78>)
    500a:	581b      	ldr	r3, [r3, r0]
    500c:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    500e:	2080      	movs	r0, #128	; 0x80
    5010:	0200      	lsls	r0, r0, #8
    5012:	e030      	b.n	5076 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    5014:	4b19      	ldr	r3, [pc, #100]	; (507c <system_clock_source_get_hz+0x7c>)
    5016:	6918      	ldr	r0, [r3, #16]
    5018:	e02d      	b.n	5076 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    501a:	4b19      	ldr	r3, [pc, #100]	; (5080 <system_clock_source_get_hz+0x80>)
    501c:	6a18      	ldr	r0, [r3, #32]
    501e:	0580      	lsls	r0, r0, #22
    5020:	0f80      	lsrs	r0, r0, #30
    5022:	4b18      	ldr	r3, [pc, #96]	; (5084 <system_clock_source_get_hz+0x84>)
    5024:	40c3      	lsrs	r3, r0
    5026:	1c18      	adds	r0, r3, #0
    5028:	e025      	b.n	5076 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    502a:	4b14      	ldr	r3, [pc, #80]	; (507c <system_clock_source_get_hz+0x7c>)
    502c:	6958      	ldr	r0, [r3, #20]
    502e:	e022      	b.n	5076 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    5030:	4b12      	ldr	r3, [pc, #72]	; (507c <system_clock_source_get_hz+0x7c>)
    5032:	681b      	ldr	r3, [r3, #0]
    5034:	2002      	movs	r0, #2
    5036:	4018      	ands	r0, r3
    5038:	d01d      	beq.n	5076 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    503a:	4911      	ldr	r1, [pc, #68]	; (5080 <system_clock_source_get_hz+0x80>)
    503c:	2210      	movs	r2, #16
    503e:	68cb      	ldr	r3, [r1, #12]
    5040:	421a      	tst	r2, r3
    5042:	d0fc      	beq.n	503e <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    5044:	4b0d      	ldr	r3, [pc, #52]	; (507c <system_clock_source_get_hz+0x7c>)
    5046:	681b      	ldr	r3, [r3, #0]
    5048:	075a      	lsls	r2, r3, #29
    504a:	d513      	bpl.n	5074 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    504c:	2000      	movs	r0, #0
    504e:	4b0e      	ldr	r3, [pc, #56]	; (5088 <system_clock_source_get_hz+0x88>)
    5050:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    5052:	4b0a      	ldr	r3, [pc, #40]	; (507c <system_clock_source_get_hz+0x7c>)
    5054:	689b      	ldr	r3, [r3, #8]
    5056:	041b      	lsls	r3, r3, #16
    5058:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    505a:	4358      	muls	r0, r3
    505c:	e00b      	b.n	5076 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    505e:	2350      	movs	r3, #80	; 0x50
    5060:	4a07      	ldr	r2, [pc, #28]	; (5080 <system_clock_source_get_hz+0x80>)
    5062:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    5064:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    5066:	075a      	lsls	r2, r3, #29
    5068:	d505      	bpl.n	5076 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    506a:	4b04      	ldr	r3, [pc, #16]	; (507c <system_clock_source_get_hz+0x7c>)
    506c:	68d8      	ldr	r0, [r3, #12]
    506e:	e002      	b.n	5076 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    5070:	2000      	movs	r0, #0
    5072:	e000      	b.n	5076 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    5074:	4805      	ldr	r0, [pc, #20]	; (508c <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    5076:	bd08      	pop	{r3, pc}
    5078:	0000f770 	.word	0x0000f770
    507c:	2000020c 	.word	0x2000020c
    5080:	40000800 	.word	0x40000800
    5084:	007a1200 	.word	0x007a1200
    5088:	00005625 	.word	0x00005625
    508c:	02dc6c00 	.word	0x02dc6c00

00005090 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    5090:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    5092:	4b0c      	ldr	r3, [pc, #48]	; (50c4 <system_clock_source_osc8m_set_config+0x34>)
    5094:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    5096:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    5098:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    509a:	7840      	ldrb	r0, [r0, #1]
    509c:	2201      	movs	r2, #1
    509e:	4010      	ands	r0, r2
    50a0:	0180      	lsls	r0, r0, #6
    50a2:	2640      	movs	r6, #64	; 0x40
    50a4:	43b4      	bics	r4, r6
    50a6:	4304      	orrs	r4, r0
    50a8:	402a      	ands	r2, r5
    50aa:	01d0      	lsls	r0, r2, #7
    50ac:	2280      	movs	r2, #128	; 0x80
    50ae:	4394      	bics	r4, r2
    50b0:	1c22      	adds	r2, r4, #0
    50b2:	4302      	orrs	r2, r0
    50b4:	2003      	movs	r0, #3
    50b6:	4001      	ands	r1, r0
    50b8:	0209      	lsls	r1, r1, #8
    50ba:	4803      	ldr	r0, [pc, #12]	; (50c8 <system_clock_source_osc8m_set_config+0x38>)
    50bc:	4002      	ands	r2, r0
    50be:	430a      	orrs	r2, r1
    50c0:	621a      	str	r2, [r3, #32]
}
    50c2:	bd70      	pop	{r4, r5, r6, pc}
    50c4:	40000800 	.word	0x40000800
    50c8:	fffffcff 	.word	0xfffffcff

000050cc <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    50cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    50ce:	464f      	mov	r7, r9
    50d0:	4646      	mov	r6, r8
    50d2:	b4c0      	push	{r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    50d4:	4a19      	ldr	r2, [pc, #100]	; (513c <system_clock_source_osc32k_set_config+0x70>)
    50d6:	6994      	ldr	r4, [r2, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    50d8:	7841      	ldrb	r1, [r0, #1]
    50da:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    50dc:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    50de:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    50e0:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    50e2:	7943      	ldrb	r3, [r0, #5]
    50e4:	4699      	mov	r9, r3

	SYSCTRL->OSC32K  = temp;
    50e6:	7880      	ldrb	r0, [r0, #2]
    50e8:	2301      	movs	r3, #1
    50ea:	4018      	ands	r0, r3
    50ec:	0080      	lsls	r0, r0, #2
    50ee:	2104      	movs	r1, #4
    50f0:	438c      	bics	r4, r1
    50f2:	4304      	orrs	r4, r0
    50f4:	4660      	mov	r0, ip
    50f6:	4018      	ands	r0, r3
    50f8:	00c0      	lsls	r0, r0, #3
    50fa:	2108      	movs	r1, #8
    50fc:	438c      	bics	r4, r1
    50fe:	4304      	orrs	r4, r0
    5100:	1c18      	adds	r0, r3, #0
    5102:	4038      	ands	r0, r7
    5104:	0180      	lsls	r0, r0, #6
    5106:	2740      	movs	r7, #64	; 0x40
    5108:	43bc      	bics	r4, r7
    510a:	4304      	orrs	r4, r0
    510c:	1c18      	adds	r0, r3, #0
    510e:	4030      	ands	r0, r6
    5110:	01c0      	lsls	r0, r0, #7
    5112:	2680      	movs	r6, #128	; 0x80
    5114:	43b4      	bics	r4, r6
    5116:	4304      	orrs	r4, r0
    5118:	2007      	movs	r0, #7
    511a:	4028      	ands	r0, r5
    511c:	0200      	lsls	r0, r0, #8
    511e:	4d08      	ldr	r5, [pc, #32]	; (5140 <system_clock_source_osc32k_set_config+0x74>)
    5120:	402c      	ands	r4, r5
    5122:	4304      	orrs	r4, r0
    5124:	4649      	mov	r1, r9
    5126:	400b      	ands	r3, r1
    5128:	0319      	lsls	r1, r3, #12
    512a:	4806      	ldr	r0, [pc, #24]	; (5144 <system_clock_source_osc32k_set_config+0x78>)
    512c:	1c23      	adds	r3, r4, #0
    512e:	4003      	ands	r3, r0
    5130:	430b      	orrs	r3, r1
    5132:	6193      	str	r3, [r2, #24]
}
    5134:	bc0c      	pop	{r2, r3}
    5136:	4690      	mov	r8, r2
    5138:	4699      	mov	r9, r3
    513a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    513c:	40000800 	.word	0x40000800
    5140:	fffff8ff 	.word	0xfffff8ff
    5144:	ffffefff 	.word	0xffffefff

00005148 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    5148:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    514a:	7a02      	ldrb	r2, [r0, #8]
    514c:	0692      	lsls	r2, r2, #26
    514e:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    5150:	8943      	ldrh	r3, [r0, #10]
    5152:	059b      	lsls	r3, r3, #22
    5154:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    5156:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    5158:	4b18      	ldr	r3, [pc, #96]	; (51bc <system_clock_source_dfll_set_config+0x74>)
    515a:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    515c:	8881      	ldrh	r1, [r0, #4]
    515e:	8842      	ldrh	r2, [r0, #2]
    5160:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    5162:	79c4      	ldrb	r4, [r0, #7]
    5164:	7982      	ldrb	r2, [r0, #6]
    5166:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    5168:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    516a:	7841      	ldrb	r1, [r0, #1]
    516c:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    516e:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    5170:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    5172:	7803      	ldrb	r3, [r0, #0]
    5174:	2b04      	cmp	r3, #4
    5176:	d10f      	bne.n	5198 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    5178:	7b02      	ldrb	r2, [r0, #12]
    517a:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    517c:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    517e:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    5180:	89c3      	ldrh	r3, [r0, #14]
    5182:	041b      	lsls	r3, r3, #16
    5184:	490e      	ldr	r1, [pc, #56]	; (51c0 <system_clock_source_dfll_set_config+0x78>)
    5186:	400b      	ands	r3, r1
    5188:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    518a:	4b0c      	ldr	r3, [pc, #48]	; (51bc <system_clock_source_dfll_set_config+0x74>)
    518c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    518e:	6819      	ldr	r1, [r3, #0]
    5190:	2204      	movs	r2, #4
    5192:	430a      	orrs	r2, r1
    5194:	601a      	str	r2, [r3, #0]
    5196:	e010      	b.n	51ba <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    5198:	2b20      	cmp	r3, #32
    519a:	d10e      	bne.n	51ba <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    519c:	7b02      	ldrb	r2, [r0, #12]
    519e:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    51a0:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    51a2:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    51a4:	89c3      	ldrh	r3, [r0, #14]
    51a6:	041b      	lsls	r3, r3, #16
    51a8:	4905      	ldr	r1, [pc, #20]	; (51c0 <system_clock_source_dfll_set_config+0x78>)
    51aa:	400b      	ands	r3, r1
    51ac:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    51ae:	4b03      	ldr	r3, [pc, #12]	; (51bc <system_clock_source_dfll_set_config+0x74>)
    51b0:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    51b2:	681a      	ldr	r2, [r3, #0]
    51b4:	4903      	ldr	r1, [pc, #12]	; (51c4 <system_clock_source_dfll_set_config+0x7c>)
    51b6:	430a      	orrs	r2, r1
    51b8:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    51ba:	bd10      	pop	{r4, pc}
    51bc:	2000020c 	.word	0x2000020c
    51c0:	03ff0000 	.word	0x03ff0000
    51c4:	00000424 	.word	0x00000424

000051c8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    51c8:	2808      	cmp	r0, #8
    51ca:	d849      	bhi.n	5260 <system_clock_source_enable+0x98>
    51cc:	0080      	lsls	r0, r0, #2
    51ce:	4b25      	ldr	r3, [pc, #148]	; (5264 <system_clock_source_enable+0x9c>)
    51d0:	581b      	ldr	r3, [r3, r0]
    51d2:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    51d4:	2000      	movs	r0, #0
    51d6:	e044      	b.n	5262 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    51d8:	4b23      	ldr	r3, [pc, #140]	; (5268 <system_clock_source_enable+0xa0>)
    51da:	6a19      	ldr	r1, [r3, #32]
    51dc:	2202      	movs	r2, #2
    51de:	430a      	orrs	r2, r1
    51e0:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    51e2:	2000      	movs	r0, #0
    51e4:	e03d      	b.n	5262 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    51e6:	4b20      	ldr	r3, [pc, #128]	; (5268 <system_clock_source_enable+0xa0>)
    51e8:	6999      	ldr	r1, [r3, #24]
    51ea:	2202      	movs	r2, #2
    51ec:	430a      	orrs	r2, r1
    51ee:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    51f0:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    51f2:	e036      	b.n	5262 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    51f4:	4b1c      	ldr	r3, [pc, #112]	; (5268 <system_clock_source_enable+0xa0>)
    51f6:	8a19      	ldrh	r1, [r3, #16]
    51f8:	2202      	movs	r2, #2
    51fa:	430a      	orrs	r2, r1
    51fc:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    51fe:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    5200:	e02f      	b.n	5262 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    5202:	4b19      	ldr	r3, [pc, #100]	; (5268 <system_clock_source_enable+0xa0>)
    5204:	8a99      	ldrh	r1, [r3, #20]
    5206:	2202      	movs	r2, #2
    5208:	430a      	orrs	r2, r1
    520a:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    520c:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    520e:	e028      	b.n	5262 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    5210:	4a16      	ldr	r2, [pc, #88]	; (526c <system_clock_source_enable+0xa4>)
    5212:	6811      	ldr	r1, [r2, #0]
    5214:	2302      	movs	r3, #2
    5216:	4319      	orrs	r1, r3
    5218:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    521a:	4a13      	ldr	r2, [pc, #76]	; (5268 <system_clock_source_enable+0xa0>)
    521c:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    521e:	1c11      	adds	r1, r2, #0
    5220:	2210      	movs	r2, #16
    5222:	68cb      	ldr	r3, [r1, #12]
    5224:	421a      	tst	r2, r3
    5226:	d0fc      	beq.n	5222 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    5228:	4a10      	ldr	r2, [pc, #64]	; (526c <system_clock_source_enable+0xa4>)
    522a:	6891      	ldr	r1, [r2, #8]
    522c:	4b0e      	ldr	r3, [pc, #56]	; (5268 <system_clock_source_enable+0xa0>)
    522e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    5230:	6852      	ldr	r2, [r2, #4]
    5232:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    5234:	2200      	movs	r2, #0
    5236:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    5238:	1c19      	adds	r1, r3, #0
    523a:	2210      	movs	r2, #16
    523c:	68cb      	ldr	r3, [r1, #12]
    523e:	421a      	tst	r2, r3
    5240:	d0fc      	beq.n	523c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    5242:	4b0a      	ldr	r3, [pc, #40]	; (526c <system_clock_source_enable+0xa4>)
    5244:	681a      	ldr	r2, [r3, #0]
    5246:	b292      	uxth	r2, r2
    5248:	4b07      	ldr	r3, [pc, #28]	; (5268 <system_clock_source_enable+0xa0>)
    524a:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    524c:	2000      	movs	r0, #0
    524e:	e008      	b.n	5262 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    5250:	4a05      	ldr	r2, [pc, #20]	; (5268 <system_clock_source_enable+0xa0>)
    5252:	2344      	movs	r3, #68	; 0x44
    5254:	5cd0      	ldrb	r0, [r2, r3]
    5256:	2102      	movs	r1, #2
    5258:	4301      	orrs	r1, r0
    525a:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    525c:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    525e:	e000      	b.n	5262 <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    5260:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    5262:	4770      	bx	lr
    5264:	0000f794 	.word	0x0000f794
    5268:	40000800 	.word	0x40000800
    526c:	2000020c 	.word	0x2000020c

00005270 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    5270:	b5f0      	push	{r4, r5, r6, r7, lr}
    5272:	464f      	mov	r7, r9
    5274:	4646      	mov	r6, r8
    5276:	b4c0      	push	{r6, r7}
    5278:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    527a:	22c2      	movs	r2, #194	; 0xc2
    527c:	00d2      	lsls	r2, r2, #3
    527e:	4b48      	ldr	r3, [pc, #288]	; (53a0 <system_clock_init+0x130>)
    5280:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    5282:	4b48      	ldr	r3, [pc, #288]	; (53a4 <system_clock_init+0x134>)
    5284:	685a      	ldr	r2, [r3, #4]
    5286:	211e      	movs	r1, #30
    5288:	438a      	bics	r2, r1
    528a:	2102      	movs	r1, #2
    528c:	430a      	orrs	r2, r1
    528e:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    5290:	2201      	movs	r2, #1
    5292:	ab01      	add	r3, sp, #4
    5294:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    5296:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    5298:	4d43      	ldr	r5, [pc, #268]	; (53a8 <system_clock_init+0x138>)
    529a:	b2e0      	uxtb	r0, r4
    529c:	a901      	add	r1, sp, #4
    529e:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    52a0:	3401      	adds	r4, #1
    52a2:	2c25      	cmp	r4, #37	; 0x25
    52a4:	d1f9      	bne.n	529a <system_clock_init+0x2a>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    52a6:	4d41      	ldr	r5, [pc, #260]	; (53ac <system_clock_init+0x13c>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    52a8:	682b      	ldr	r3, [r5, #0]
    52aa:	04d9      	lsls	r1, r3, #19
    52ac:	4b3c      	ldr	r3, [pc, #240]	; (53a0 <system_clock_init+0x130>)
    52ae:	0e49      	lsrs	r1, r1, #25
    52b0:	0409      	lsls	r1, r1, #16
    52b2:	6998      	ldr	r0, [r3, #24]
    52b4:	4a3e      	ldr	r2, [pc, #248]	; (53b0 <system_clock_init+0x140>)
    52b6:	4002      	ands	r2, r0
    52b8:	430a      	orrs	r2, r1
    52ba:	619a      	str	r2, [r3, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    52bc:	a80a      	add	r0, sp, #40	; 0x28
    52be:	2301      	movs	r3, #1
    52c0:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    52c2:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
    52c4:	2400      	movs	r4, #0
    52c6:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    52c8:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    52ca:	2307      	movs	r3, #7
    52cc:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    52ce:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    52d0:	4b38      	ldr	r3, [pc, #224]	; (53b4 <system_clock_init+0x144>)
    52d2:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    52d4:	2004      	movs	r0, #4
    52d6:	4b38      	ldr	r3, [pc, #224]	; (53b8 <system_clock_init+0x148>)
    52d8:	4798      	blx	r3
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    52da:	ab05      	add	r3, sp, #20
    52dc:	701c      	strb	r4, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    52de:	2200      	movs	r2, #0
    52e0:	805c      	strh	r4, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    52e2:	809c      	strh	r4, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    52e4:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    52e6:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    52e8:	213f      	movs	r1, #63	; 0x3f
    52ea:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    52ec:	2106      	movs	r1, #6
    52ee:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    52f0:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    52f2:	682b      	ldr	r3, [r5, #0]
    52f4:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    52f6:	2b3f      	cmp	r3, #63	; 0x3f
    52f8:	d100      	bne.n	52fc <system_clock_init+0x8c>
		coarse = 0x1f;
    52fa:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    52fc:	a805      	add	r0, sp, #20
    52fe:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    5300:	2307      	movs	r3, #7
    5302:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    5304:	233f      	movs	r3, #63	; 0x3f
    5306:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    5308:	4b2c      	ldr	r3, [pc, #176]	; (53bc <system_clock_init+0x14c>)
    530a:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    530c:	a804      	add	r0, sp, #16
    530e:	2500      	movs	r5, #0
    5310:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    5312:	2301      	movs	r3, #1
    5314:	4699      	mov	r9, r3
    5316:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    5318:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    531a:	4b29      	ldr	r3, [pc, #164]	; (53c0 <system_clock_init+0x150>)
    531c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    531e:	2006      	movs	r0, #6
    5320:	4e25      	ldr	r6, [pc, #148]	; (53b8 <system_clock_init+0x148>)
    5322:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    5324:	4b27      	ldr	r3, [pc, #156]	; (53c4 <system_clock_init+0x154>)
    5326:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    5328:	ac01      	add	r4, sp, #4
    532a:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    532c:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    532e:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    5330:	2304      	movs	r3, #4
    5332:	7023      	strb	r3, [r4, #0]
    5334:	2320      	movs	r3, #32
    5336:	9302      	str	r3, [sp, #8]
    5338:	2002      	movs	r0, #2
    533a:	1c21      	adds	r1, r4, #0
    533c:	4b22      	ldr	r3, [pc, #136]	; (53c8 <system_clock_init+0x158>)
    533e:	4698      	mov	r8, r3
    5340:	4798      	blx	r3
    5342:	2002      	movs	r0, #2
    5344:	4f21      	ldr	r7, [pc, #132]	; (53cc <system_clock_init+0x15c>)
    5346:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    5348:	464b      	mov	r3, r9
    534a:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    534c:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    534e:	2306      	movs	r3, #6
    5350:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    5352:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    5354:	7265      	strb	r5, [r4, #9]
    5356:	2003      	movs	r0, #3
    5358:	1c21      	adds	r1, r4, #0
    535a:	47c0      	blx	r8
    535c:	2003      	movs	r0, #3
    535e:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    5360:	2007      	movs	r0, #7
    5362:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    5364:	490e      	ldr	r1, [pc, #56]	; (53a0 <system_clock_init+0x130>)
    5366:	2210      	movs	r2, #16
    5368:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    536a:	421a      	tst	r2, r3
    536c:	d0fc      	beq.n	5368 <system_clock_init+0xf8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    536e:	4a18      	ldr	r2, [pc, #96]	; (53d0 <system_clock_init+0x160>)
    5370:	2300      	movs	r3, #0
    5372:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    5374:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    5376:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    5378:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    537a:	a901      	add	r1, sp, #4
    537c:	2201      	movs	r2, #1
    537e:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    5380:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    5382:	2206      	movs	r2, #6
    5384:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    5386:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    5388:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    538a:	2000      	movs	r0, #0
    538c:	4b0e      	ldr	r3, [pc, #56]	; (53c8 <system_clock_init+0x158>)
    538e:	4798      	blx	r3
    5390:	2000      	movs	r0, #0
    5392:	4b0e      	ldr	r3, [pc, #56]	; (53cc <system_clock_init+0x15c>)
    5394:	4798      	blx	r3
#endif
}
    5396:	b00d      	add	sp, #52	; 0x34
    5398:	bc0c      	pop	{r2, r3}
    539a:	4690      	mov	r8, r2
    539c:	4699      	mov	r9, r3
    539e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    53a0:	40000800 	.word	0x40000800
    53a4:	41004000 	.word	0x41004000
    53a8:	00005609 	.word	0x00005609
    53ac:	00806024 	.word	0x00806024
    53b0:	ff80ffff 	.word	0xff80ffff
    53b4:	000050cd 	.word	0x000050cd
    53b8:	000051c9 	.word	0x000051c9
    53bc:	00005149 	.word	0x00005149
    53c0:	00005091 	.word	0x00005091
    53c4:	000053d5 	.word	0x000053d5
    53c8:	000053f9 	.word	0x000053f9
    53cc:	000054ad 	.word	0x000054ad
    53d0:	40000400 	.word	0x40000400

000053d4 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    53d4:	4b06      	ldr	r3, [pc, #24]	; (53f0 <system_gclk_init+0x1c>)
    53d6:	6999      	ldr	r1, [r3, #24]
    53d8:	2208      	movs	r2, #8
    53da:	430a      	orrs	r2, r1
    53dc:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    53de:	2201      	movs	r2, #1
    53e0:	4b04      	ldr	r3, [pc, #16]	; (53f4 <system_gclk_init+0x20>)
    53e2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    53e4:	1c19      	adds	r1, r3, #0
    53e6:	780b      	ldrb	r3, [r1, #0]
    53e8:	4213      	tst	r3, r2
    53ea:	d1fc      	bne.n	53e6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    53ec:	4770      	bx	lr
    53ee:	46c0      	nop			; (mov r8, r8)
    53f0:	40000400 	.word	0x40000400
    53f4:	40000c00 	.word	0x40000c00

000053f8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    53f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    53fa:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    53fc:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    53fe:	780d      	ldrb	r5, [r1, #0]
    5400:	022d      	lsls	r5, r5, #8
    5402:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    5404:	784b      	ldrb	r3, [r1, #1]
    5406:	2b00      	cmp	r3, #0
    5408:	d002      	beq.n	5410 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    540a:	2380      	movs	r3, #128	; 0x80
    540c:	02db      	lsls	r3, r3, #11
    540e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    5410:	7a4b      	ldrb	r3, [r1, #9]
    5412:	2b00      	cmp	r3, #0
    5414:	d002      	beq.n	541c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    5416:	2380      	movs	r3, #128	; 0x80
    5418:	031b      	lsls	r3, r3, #12
    541a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    541c:	684c      	ldr	r4, [r1, #4]
    541e:	2c01      	cmp	r4, #1
    5420:	d917      	bls.n	5452 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    5422:	1e63      	subs	r3, r4, #1
    5424:	421c      	tst	r4, r3
    5426:	d10f      	bne.n	5448 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5428:	2c02      	cmp	r4, #2
    542a:	d906      	bls.n	543a <system_gclk_gen_set_config+0x42>
    542c:	2302      	movs	r3, #2
    542e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    5430:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    5432:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5434:	429c      	cmp	r4, r3
    5436:	d8fb      	bhi.n	5430 <system_gclk_gen_set_config+0x38>
    5438:	e000      	b.n	543c <system_gclk_gen_set_config+0x44>
    543a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    543c:	0217      	lsls	r7, r2, #8
    543e:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    5440:	2380      	movs	r3, #128	; 0x80
    5442:	035b      	lsls	r3, r3, #13
    5444:	431d      	orrs	r5, r3
    5446:	e004      	b.n	5452 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    5448:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    544a:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    544c:	2380      	movs	r3, #128	; 0x80
    544e:	029b      	lsls	r3, r3, #10
    5450:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    5452:	7a0b      	ldrb	r3, [r1, #8]
    5454:	2b00      	cmp	r3, #0
    5456:	d002      	beq.n	545e <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    5458:	2380      	movs	r3, #128	; 0x80
    545a:	039b      	lsls	r3, r3, #14
    545c:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    545e:	4a0f      	ldr	r2, [pc, #60]	; (549c <system_gclk_gen_set_config+0xa4>)
    5460:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    5462:	b25b      	sxtb	r3, r3
    5464:	2b00      	cmp	r3, #0
    5466:	dbfb      	blt.n	5460 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5468:	4b0d      	ldr	r3, [pc, #52]	; (54a0 <system_gclk_gen_set_config+0xa8>)
    546a:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    546c:	4b0d      	ldr	r3, [pc, #52]	; (54a4 <system_gclk_gen_set_config+0xac>)
    546e:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5470:	4a0a      	ldr	r2, [pc, #40]	; (549c <system_gclk_gen_set_config+0xa4>)
    5472:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    5474:	b25b      	sxtb	r3, r3
    5476:	2b00      	cmp	r3, #0
    5478:	dbfb      	blt.n	5472 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    547a:	4b08      	ldr	r3, [pc, #32]	; (549c <system_gclk_gen_set_config+0xa4>)
    547c:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    547e:	1c1a      	adds	r2, r3, #0
    5480:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    5482:	b25b      	sxtb	r3, r3
    5484:	2b00      	cmp	r3, #0
    5486:	dbfb      	blt.n	5480 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    5488:	4b04      	ldr	r3, [pc, #16]	; (549c <system_gclk_gen_set_config+0xa4>)
    548a:	6859      	ldr	r1, [r3, #4]
    548c:	2280      	movs	r2, #128	; 0x80
    548e:	0252      	lsls	r2, r2, #9
    5490:	400a      	ands	r2, r1
    5492:	4315      	orrs	r5, r2
    5494:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5496:	4b04      	ldr	r3, [pc, #16]	; (54a8 <system_gclk_gen_set_config+0xb0>)
    5498:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    549a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    549c:	40000c00 	.word	0x40000c00
    54a0:	000049d1 	.word	0x000049d1
    54a4:	40000c08 	.word	0x40000c08
    54a8:	00004a11 	.word	0x00004a11

000054ac <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    54ac:	b510      	push	{r4, lr}
    54ae:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    54b0:	4a0b      	ldr	r2, [pc, #44]	; (54e0 <system_gclk_gen_enable+0x34>)
    54b2:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    54b4:	b25b      	sxtb	r3, r3
    54b6:	2b00      	cmp	r3, #0
    54b8:	dbfb      	blt.n	54b2 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    54ba:	4b0a      	ldr	r3, [pc, #40]	; (54e4 <system_gclk_gen_enable+0x38>)
    54bc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    54be:	4b0a      	ldr	r3, [pc, #40]	; (54e8 <system_gclk_gen_enable+0x3c>)
    54c0:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    54c2:	4a07      	ldr	r2, [pc, #28]	; (54e0 <system_gclk_gen_enable+0x34>)
    54c4:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    54c6:	b25b      	sxtb	r3, r3
    54c8:	2b00      	cmp	r3, #0
    54ca:	dbfb      	blt.n	54c4 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    54cc:	4b04      	ldr	r3, [pc, #16]	; (54e0 <system_gclk_gen_enable+0x34>)
    54ce:	6859      	ldr	r1, [r3, #4]
    54d0:	2280      	movs	r2, #128	; 0x80
    54d2:	0252      	lsls	r2, r2, #9
    54d4:	430a      	orrs	r2, r1
    54d6:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    54d8:	4b04      	ldr	r3, [pc, #16]	; (54ec <system_gclk_gen_enable+0x40>)
    54da:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    54dc:	bd10      	pop	{r4, pc}
    54de:	46c0      	nop			; (mov r8, r8)
    54e0:	40000c00 	.word	0x40000c00
    54e4:	000049d1 	.word	0x000049d1
    54e8:	40000c04 	.word	0x40000c04
    54ec:	00004a11 	.word	0x00004a11

000054f0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    54f0:	b570      	push	{r4, r5, r6, lr}
    54f2:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    54f4:	4a1a      	ldr	r2, [pc, #104]	; (5560 <system_gclk_gen_get_hz+0x70>)
    54f6:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    54f8:	b25b      	sxtb	r3, r3
    54fa:	2b00      	cmp	r3, #0
    54fc:	dbfb      	blt.n	54f6 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    54fe:	4b19      	ldr	r3, [pc, #100]	; (5564 <system_gclk_gen_get_hz+0x74>)
    5500:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5502:	4b19      	ldr	r3, [pc, #100]	; (5568 <system_gclk_gen_get_hz+0x78>)
    5504:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5506:	4a16      	ldr	r2, [pc, #88]	; (5560 <system_gclk_gen_get_hz+0x70>)
    5508:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    550a:	b25b      	sxtb	r3, r3
    550c:	2b00      	cmp	r3, #0
    550e:	dbfb      	blt.n	5508 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    5510:	4e13      	ldr	r6, [pc, #76]	; (5560 <system_gclk_gen_get_hz+0x70>)
    5512:	6870      	ldr	r0, [r6, #4]
    5514:	04c0      	lsls	r0, r0, #19
    5516:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    5518:	4b14      	ldr	r3, [pc, #80]	; (556c <system_gclk_gen_get_hz+0x7c>)
    551a:	4798      	blx	r3
    551c:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    551e:	4b12      	ldr	r3, [pc, #72]	; (5568 <system_gclk_gen_get_hz+0x78>)
    5520:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    5522:	6876      	ldr	r6, [r6, #4]
    5524:	02f6      	lsls	r6, r6, #11
    5526:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    5528:	4b11      	ldr	r3, [pc, #68]	; (5570 <system_gclk_gen_get_hz+0x80>)
    552a:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    552c:	4a0c      	ldr	r2, [pc, #48]	; (5560 <system_gclk_gen_get_hz+0x70>)
    552e:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    5530:	b25b      	sxtb	r3, r3
    5532:	2b00      	cmp	r3, #0
    5534:	dbfb      	blt.n	552e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    5536:	4b0a      	ldr	r3, [pc, #40]	; (5560 <system_gclk_gen_get_hz+0x70>)
    5538:	689c      	ldr	r4, [r3, #8]
    553a:	0a24      	lsrs	r4, r4, #8
    553c:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    553e:	4b0d      	ldr	r3, [pc, #52]	; (5574 <system_gclk_gen_get_hz+0x84>)
    5540:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    5542:	2e00      	cmp	r6, #0
    5544:	d107      	bne.n	5556 <system_gclk_gen_get_hz+0x66>
    5546:	2c01      	cmp	r4, #1
    5548:	d907      	bls.n	555a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    554a:	1c28      	adds	r0, r5, #0
    554c:	1c21      	adds	r1, r4, #0
    554e:	4b0a      	ldr	r3, [pc, #40]	; (5578 <system_gclk_gen_get_hz+0x88>)
    5550:	4798      	blx	r3
    5552:	1c05      	adds	r5, r0, #0
    5554:	e001      	b.n	555a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    5556:	3401      	adds	r4, #1
    5558:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    555a:	1c28      	adds	r0, r5, #0
    555c:	bd70      	pop	{r4, r5, r6, pc}
    555e:	46c0      	nop			; (mov r8, r8)
    5560:	40000c00 	.word	0x40000c00
    5564:	000049d1 	.word	0x000049d1
    5568:	40000c04 	.word	0x40000c04
    556c:	00005001 	.word	0x00005001
    5570:	40000c08 	.word	0x40000c08
    5574:	00004a11 	.word	0x00004a11
    5578:	0000ab71 	.word	0x0000ab71

0000557c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    557c:	b510      	push	{r4, lr}
    557e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5580:	4b06      	ldr	r3, [pc, #24]	; (559c <system_gclk_chan_enable+0x20>)
    5582:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5584:	4b06      	ldr	r3, [pc, #24]	; (55a0 <system_gclk_chan_enable+0x24>)
    5586:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    5588:	4b06      	ldr	r3, [pc, #24]	; (55a4 <system_gclk_chan_enable+0x28>)
    558a:	8859      	ldrh	r1, [r3, #2]
    558c:	2280      	movs	r2, #128	; 0x80
    558e:	01d2      	lsls	r2, r2, #7
    5590:	430a      	orrs	r2, r1
    5592:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5594:	4b04      	ldr	r3, [pc, #16]	; (55a8 <system_gclk_chan_enable+0x2c>)
    5596:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5598:	bd10      	pop	{r4, pc}
    559a:	46c0      	nop			; (mov r8, r8)
    559c:	000049d1 	.word	0x000049d1
    55a0:	40000c02 	.word	0x40000c02
    55a4:	40000c00 	.word	0x40000c00
    55a8:	00004a11 	.word	0x00004a11

000055ac <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    55ac:	b510      	push	{r4, lr}
    55ae:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    55b0:	4b0f      	ldr	r3, [pc, #60]	; (55f0 <system_gclk_chan_disable+0x44>)
    55b2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    55b4:	4b0f      	ldr	r3, [pc, #60]	; (55f4 <system_gclk_chan_disable+0x48>)
    55b6:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    55b8:	4b0f      	ldr	r3, [pc, #60]	; (55f8 <system_gclk_chan_disable+0x4c>)
    55ba:	8858      	ldrh	r0, [r3, #2]
    55bc:	0500      	lsls	r0, r0, #20
    55be:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    55c0:	8859      	ldrh	r1, [r3, #2]
    55c2:	4a0e      	ldr	r2, [pc, #56]	; (55fc <system_gclk_chan_disable+0x50>)
    55c4:	400a      	ands	r2, r1
    55c6:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    55c8:	8859      	ldrh	r1, [r3, #2]
    55ca:	4a0d      	ldr	r2, [pc, #52]	; (5600 <system_gclk_chan_disable+0x54>)
    55cc:	400a      	ands	r2, r1
    55ce:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    55d0:	1c19      	adds	r1, r3, #0
    55d2:	2280      	movs	r2, #128	; 0x80
    55d4:	01d2      	lsls	r2, r2, #7
    55d6:	884b      	ldrh	r3, [r1, #2]
    55d8:	4213      	tst	r3, r2
    55da:	d1fc      	bne.n	55d6 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    55dc:	4b06      	ldr	r3, [pc, #24]	; (55f8 <system_gclk_chan_disable+0x4c>)
    55de:	0201      	lsls	r1, r0, #8
    55e0:	8858      	ldrh	r0, [r3, #2]
    55e2:	4a06      	ldr	r2, [pc, #24]	; (55fc <system_gclk_chan_disable+0x50>)
    55e4:	4002      	ands	r2, r0
    55e6:	430a      	orrs	r2, r1
    55e8:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    55ea:	4b06      	ldr	r3, [pc, #24]	; (5604 <system_gclk_chan_disable+0x58>)
    55ec:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    55ee:	bd10      	pop	{r4, pc}
    55f0:	000049d1 	.word	0x000049d1
    55f4:	40000c02 	.word	0x40000c02
    55f8:	40000c00 	.word	0x40000c00
    55fc:	fffff0ff 	.word	0xfffff0ff
    5600:	ffffbfff 	.word	0xffffbfff
    5604:	00004a11 	.word	0x00004a11

00005608 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    5608:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    560a:	780c      	ldrb	r4, [r1, #0]
    560c:	0224      	lsls	r4, r4, #8
    560e:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    5610:	4b02      	ldr	r3, [pc, #8]	; (561c <system_gclk_chan_set_config+0x14>)
    5612:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    5614:	b2a4      	uxth	r4, r4
    5616:	4b02      	ldr	r3, [pc, #8]	; (5620 <system_gclk_chan_set_config+0x18>)
    5618:	805c      	strh	r4, [r3, #2]
}
    561a:	bd10      	pop	{r4, pc}
    561c:	000055ad 	.word	0x000055ad
    5620:	40000c00 	.word	0x40000c00

00005624 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    5624:	b510      	push	{r4, lr}
    5626:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5628:	4b06      	ldr	r3, [pc, #24]	; (5644 <system_gclk_chan_get_hz+0x20>)
    562a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    562c:	4b06      	ldr	r3, [pc, #24]	; (5648 <system_gclk_chan_get_hz+0x24>)
    562e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    5630:	4b06      	ldr	r3, [pc, #24]	; (564c <system_gclk_chan_get_hz+0x28>)
    5632:	885c      	ldrh	r4, [r3, #2]
    5634:	0524      	lsls	r4, r4, #20
    5636:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5638:	4b05      	ldr	r3, [pc, #20]	; (5650 <system_gclk_chan_get_hz+0x2c>)
    563a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    563c:	1c20      	adds	r0, r4, #0
    563e:	4b05      	ldr	r3, [pc, #20]	; (5654 <system_gclk_chan_get_hz+0x30>)
    5640:	4798      	blx	r3
}
    5642:	bd10      	pop	{r4, pc}
    5644:	000049d1 	.word	0x000049d1
    5648:	40000c02 	.word	0x40000c02
    564c:	40000c00 	.word	0x40000c00
    5650:	00004a11 	.word	0x00004a11
    5654:	000054f1 	.word	0x000054f1

00005658 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    5658:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    565a:	78d3      	ldrb	r3, [r2, #3]
    565c:	2b00      	cmp	r3, #0
    565e:	d11e      	bne.n	569e <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    5660:	7813      	ldrb	r3, [r2, #0]
    5662:	2b80      	cmp	r3, #128	; 0x80
    5664:	d004      	beq.n	5670 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    5666:	061b      	lsls	r3, r3, #24
    5668:	2480      	movs	r4, #128	; 0x80
    566a:	0264      	lsls	r4, r4, #9
    566c:	4323      	orrs	r3, r4
    566e:	e000      	b.n	5672 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    5670:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    5672:	7854      	ldrb	r4, [r2, #1]
    5674:	2502      	movs	r5, #2
    5676:	43ac      	bics	r4, r5
    5678:	d10a      	bne.n	5690 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    567a:	7894      	ldrb	r4, [r2, #2]
    567c:	2c00      	cmp	r4, #0
    567e:	d103      	bne.n	5688 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    5680:	2480      	movs	r4, #128	; 0x80
    5682:	02a4      	lsls	r4, r4, #10
    5684:	4323      	orrs	r3, r4
    5686:	e002      	b.n	568e <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    5688:	24c0      	movs	r4, #192	; 0xc0
    568a:	02e4      	lsls	r4, r4, #11
    568c:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    568e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5690:	7854      	ldrb	r4, [r2, #1]
    5692:	3c01      	subs	r4, #1
    5694:	2c01      	cmp	r4, #1
    5696:	d804      	bhi.n	56a2 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    5698:	4c11      	ldr	r4, [pc, #68]	; (56e0 <_system_pinmux_config+0x88>)
    569a:	4023      	ands	r3, r4
    569c:	e001      	b.n	56a2 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    569e:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    56a0:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    56a2:	040d      	lsls	r5, r1, #16
    56a4:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    56a6:	24a0      	movs	r4, #160	; 0xa0
    56a8:	05e4      	lsls	r4, r4, #23
    56aa:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    56ac:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    56ae:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    56b0:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    56b2:	24d0      	movs	r4, #208	; 0xd0
    56b4:	0624      	lsls	r4, r4, #24
    56b6:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    56b8:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    56ba:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    56bc:	78d4      	ldrb	r4, [r2, #3]
    56be:	2c00      	cmp	r4, #0
    56c0:	d10c      	bne.n	56dc <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    56c2:	035c      	lsls	r4, r3, #13
    56c4:	d505      	bpl.n	56d2 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    56c6:	7893      	ldrb	r3, [r2, #2]
    56c8:	2b01      	cmp	r3, #1
    56ca:	d101      	bne.n	56d0 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    56cc:	6181      	str	r1, [r0, #24]
    56ce:	e000      	b.n	56d2 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    56d0:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    56d2:	7853      	ldrb	r3, [r2, #1]
    56d4:	3b01      	subs	r3, #1
    56d6:	2b01      	cmp	r3, #1
    56d8:	d800      	bhi.n	56dc <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    56da:	6081      	str	r1, [r0, #8]
		}
	}
}
    56dc:	bd30      	pop	{r4, r5, pc}
    56de:	46c0      	nop			; (mov r8, r8)
    56e0:	fffbffff 	.word	0xfffbffff

000056e4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    56e4:	b508      	push	{r3, lr}
    56e6:	1c03      	adds	r3, r0, #0
    56e8:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    56ea:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    56ec:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    56ee:	2900      	cmp	r1, #0
    56f0:	d103      	bne.n	56fa <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    56f2:	0958      	lsrs	r0, r3, #5
    56f4:	01c0      	lsls	r0, r0, #7
    56f6:	4904      	ldr	r1, [pc, #16]	; (5708 <system_pinmux_pin_set_config+0x24>)
    56f8:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    56fa:	211f      	movs	r1, #31
    56fc:	400b      	ands	r3, r1
    56fe:	2101      	movs	r1, #1
    5700:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    5702:	4b02      	ldr	r3, [pc, #8]	; (570c <system_pinmux_pin_set_config+0x28>)
    5704:	4798      	blx	r3
}
    5706:	bd08      	pop	{r3, pc}
    5708:	41004400 	.word	0x41004400
    570c:	00005659 	.word	0x00005659

00005710 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    5710:	4770      	bx	lr
    5712:	46c0      	nop			; (mov r8, r8)

00005714 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    5714:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    5716:	4b05      	ldr	r3, [pc, #20]	; (572c <system_init+0x18>)
    5718:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    571a:	4b05      	ldr	r3, [pc, #20]	; (5730 <system_init+0x1c>)
    571c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    571e:	4b05      	ldr	r3, [pc, #20]	; (5734 <system_init+0x20>)
    5720:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    5722:	4b05      	ldr	r3, [pc, #20]	; (5738 <system_init+0x24>)
    5724:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    5726:	4b05      	ldr	r3, [pc, #20]	; (573c <system_init+0x28>)
    5728:	4798      	blx	r3
}
    572a:	bd08      	pop	{r3, pc}
    572c:	00005271 	.word	0x00005271
    5730:	000049cd 	.word	0x000049cd
    5734:	00005711 	.word	0x00005711
    5738:	0000125d 	.word	0x0000125d
    573c:	00005711 	.word	0x00005711

00005740 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    5740:	b570      	push	{r4, r5, r6, lr}
    5742:	b084      	sub	sp, #16
    5744:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    5746:	ab01      	add	r3, sp, #4
    5748:	4a0a      	ldr	r2, [pc, #40]	; (5774 <_tc_get_inst_index+0x34>)
    574a:	ca70      	ldmia	r2!, {r4, r5, r6}
    574c:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    574e:	9b01      	ldr	r3, [sp, #4]
    5750:	4283      	cmp	r3, r0
    5752:	d00a      	beq.n	576a <_tc_get_inst_index+0x2a>
    5754:	9c02      	ldr	r4, [sp, #8]
    5756:	4284      	cmp	r4, r0
    5758:	d005      	beq.n	5766 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    575a:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    575c:	9d03      	ldr	r5, [sp, #12]
    575e:	428d      	cmp	r5, r1
    5760:	d105      	bne.n	576e <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    5762:	2002      	movs	r0, #2
    5764:	e002      	b.n	576c <_tc_get_inst_index+0x2c>
    5766:	2001      	movs	r0, #1
    5768:	e000      	b.n	576c <_tc_get_inst_index+0x2c>
    576a:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    576c:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    576e:	b004      	add	sp, #16
    5770:	bd70      	pop	{r4, r5, r6, pc}
    5772:	46c0      	nop			; (mov r8, r8)
    5774:	0000f7b8 	.word	0x0000f7b8

00005778 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    5778:	b5f0      	push	{r4, r5, r6, r7, lr}
    577a:	464f      	mov	r7, r9
    577c:	4646      	mov	r6, r8
    577e:	b4c0      	push	{r6, r7}
    5780:	b087      	sub	sp, #28
    5782:	1c04      	adds	r4, r0, #0
    5784:	1c0d      	adds	r5, r1, #0
    5786:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    5788:	1c08      	adds	r0, r1, #0
    578a:	4b90      	ldr	r3, [pc, #576]	; (59cc <tc_init+0x254>)
    578c:	4798      	blx	r3
    578e:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    5790:	4f8f      	ldr	r7, [pc, #572]	; (59d0 <tc_init+0x258>)
    5792:	1c39      	adds	r1, r7, #0
    5794:	310c      	adds	r1, #12
    5796:	a805      	add	r0, sp, #20
    5798:	2203      	movs	r2, #3
    579a:	4e8e      	ldr	r6, [pc, #568]	; (59d4 <tc_init+0x25c>)
    579c:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    579e:	1c39      	adds	r1, r7, #0
    57a0:	3110      	adds	r1, #16
    57a2:	a803      	add	r0, sp, #12
    57a4:	2206      	movs	r2, #6
    57a6:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    57a8:	2300      	movs	r3, #0
    57aa:	60a3      	str	r3, [r4, #8]
    57ac:	60e3      	str	r3, [r4, #12]
    57ae:	6123      	str	r3, [r4, #16]
    57b0:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    57b2:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    57b4:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    57b6:	4648      	mov	r0, r9
    57b8:	0082      	lsls	r2, r0, #2
    57ba:	4b87      	ldr	r3, [pc, #540]	; (59d8 <tc_init+0x260>)
    57bc:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    57be:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    57c0:	4641      	mov	r1, r8
    57c2:	788b      	ldrb	r3, [r1, #2]
    57c4:	2b08      	cmp	r3, #8
    57c6:	d104      	bne.n	57d2 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    57c8:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    57ca:	464a      	mov	r2, r9
    57cc:	07d2      	lsls	r2, r2, #31
    57ce:	d400      	bmi.n	57d2 <tc_init+0x5a>
    57d0:	e0f6      	b.n	59c0 <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    57d2:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    57d4:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    57d6:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    57d8:	07d9      	lsls	r1, r3, #31
    57da:	d500      	bpl.n	57de <tc_init+0x66>
    57dc:	e0f0      	b.n	59c0 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    57de:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    57e0:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    57e2:	06da      	lsls	r2, r3, #27
    57e4:	d500      	bpl.n	57e8 <tc_init+0x70>
    57e6:	e0eb      	b.n	59c0 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    57e8:	882b      	ldrh	r3, [r5, #0]
    57ea:	0799      	lsls	r1, r3, #30
    57ec:	d500      	bpl.n	57f0 <tc_init+0x78>
    57ee:	e0e7      	b.n	59c0 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    57f0:	4642      	mov	r2, r8
    57f2:	7c13      	ldrb	r3, [r2, #16]
    57f4:	2b00      	cmp	r3, #0
    57f6:	d00c      	beq.n	5812 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    57f8:	a902      	add	r1, sp, #8
    57fa:	2301      	movs	r3, #1
    57fc:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    57fe:	2200      	movs	r2, #0
    5800:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    5802:	4640      	mov	r0, r8
    5804:	6980      	ldr	r0, [r0, #24]
    5806:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    5808:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    580a:	4642      	mov	r2, r8
    580c:	7d10      	ldrb	r0, [r2, #20]
    580e:	4b73      	ldr	r3, [pc, #460]	; (59dc <tc_init+0x264>)
    5810:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    5812:	4640      	mov	r0, r8
    5814:	7f03      	ldrb	r3, [r0, #28]
    5816:	2b00      	cmp	r3, #0
    5818:	d00b      	beq.n	5832 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    581a:	a902      	add	r1, sp, #8
    581c:	2301      	movs	r3, #1
    581e:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    5820:	2200      	movs	r2, #0
    5822:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    5824:	6a42      	ldr	r2, [r0, #36]	; 0x24
    5826:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    5828:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    582a:	6a03      	ldr	r3, [r0, #32]
    582c:	b2d8      	uxtb	r0, r3
    582e:	4b6b      	ldr	r3, [pc, #428]	; (59dc <tc_init+0x264>)
    5830:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    5832:	4b6b      	ldr	r3, [pc, #428]	; (59e0 <tc_init+0x268>)
    5834:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    5836:	4648      	mov	r0, r9
    5838:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    583a:	a803      	add	r0, sp, #12
    583c:	5a12      	ldrh	r2, [r2, r0]
    583e:	430a      	orrs	r2, r1
    5840:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    5842:	4641      	mov	r1, r8
    5844:	788b      	ldrb	r3, [r1, #2]
    5846:	2b08      	cmp	r3, #8
    5848:	d108      	bne.n	585c <tc_init+0xe4>
    584a:	4b65      	ldr	r3, [pc, #404]	; (59e0 <tc_init+0x268>)
    584c:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    584e:	4648      	mov	r0, r9
    5850:	3001      	adds	r0, #1
    5852:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    5854:	a903      	add	r1, sp, #12
    5856:	5a41      	ldrh	r1, [r0, r1]
    5858:	430a      	orrs	r2, r1
    585a:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    585c:	a901      	add	r1, sp, #4
    585e:	4642      	mov	r2, r8
    5860:	7813      	ldrb	r3, [r2, #0]
    5862:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    5864:	ab05      	add	r3, sp, #20
    5866:	4648      	mov	r0, r9
    5868:	5c1e      	ldrb	r6, [r3, r0]
    586a:	1c30      	adds	r0, r6, #0
    586c:	4b5d      	ldr	r3, [pc, #372]	; (59e4 <tc_init+0x26c>)
    586e:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    5870:	1c30      	adds	r0, r6, #0
    5872:	4b5d      	ldr	r3, [pc, #372]	; (59e8 <tc_init+0x270>)
    5874:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    5876:	4641      	mov	r1, r8
    5878:	8888      	ldrh	r0, [r1, #4]
    587a:	890b      	ldrh	r3, [r1, #8]
    587c:	4303      	orrs	r3, r0
    587e:	7988      	ldrb	r0, [r1, #6]
    5880:	788a      	ldrb	r2, [r1, #2]
    5882:	4310      	orrs	r0, r2
    5884:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    5886:	784b      	ldrb	r3, [r1, #1]
    5888:	2b00      	cmp	r3, #0
    588a:	d002      	beq.n	5892 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    588c:	2380      	movs	r3, #128	; 0x80
    588e:	011b      	lsls	r3, r3, #4
    5890:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5892:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5894:	227f      	movs	r2, #127	; 0x7f
    5896:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    5898:	4393      	bics	r3, r2
    589a:	d1fc      	bne.n	5896 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    589c:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    589e:	4642      	mov	r2, r8
    58a0:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    58a2:	1e43      	subs	r3, r0, #1
    58a4:	4198      	sbcs	r0, r3
    58a6:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    58a8:	7b93      	ldrb	r3, [r2, #14]
    58aa:	2b00      	cmp	r3, #0
    58ac:	d001      	beq.n	58b2 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    58ae:	2301      	movs	r3, #1
    58b0:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    58b2:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    58b4:	227f      	movs	r2, #127	; 0x7f
    58b6:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    58b8:	4393      	bics	r3, r2
    58ba:	d1fc      	bne.n	58b6 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    58bc:	23ff      	movs	r3, #255	; 0xff
    58be:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    58c0:	2800      	cmp	r0, #0
    58c2:	d005      	beq.n	58d0 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    58c4:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    58c6:	227f      	movs	r2, #127	; 0x7f
    58c8:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    58ca:	4393      	bics	r3, r2
    58cc:	d1fc      	bne.n	58c8 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    58ce:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    58d0:	4643      	mov	r3, r8
    58d2:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    58d4:	7adb      	ldrb	r3, [r3, #11]
    58d6:	2b00      	cmp	r3, #0
    58d8:	d001      	beq.n	58de <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    58da:	2310      	movs	r3, #16
    58dc:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    58de:	4641      	mov	r1, r8
    58e0:	7b0b      	ldrb	r3, [r1, #12]
    58e2:	2b00      	cmp	r3, #0
    58e4:	d001      	beq.n	58ea <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    58e6:	2320      	movs	r3, #32
    58e8:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    58ea:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    58ec:	227f      	movs	r2, #127	; 0x7f
    58ee:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    58f0:	4393      	bics	r3, r2
    58f2:	d1fc      	bne.n	58ee <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    58f4:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    58f6:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    58f8:	217f      	movs	r1, #127	; 0x7f
    58fa:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    58fc:	438b      	bics	r3, r1
    58fe:	d1fc      	bne.n	58fa <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    5900:	7923      	ldrb	r3, [r4, #4]
    5902:	2b04      	cmp	r3, #4
    5904:	d005      	beq.n	5912 <tc_init+0x19a>
    5906:	2b08      	cmp	r3, #8
    5908:	d041      	beq.n	598e <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    590a:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    590c:	2b00      	cmp	r3, #0
    590e:	d157      	bne.n	59c0 <tc_init+0x248>
    5910:	e024      	b.n	595c <tc_init+0x1e4>
    5912:	217f      	movs	r1, #127	; 0x7f
    5914:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    5916:	438b      	bics	r3, r1
    5918:	d1fc      	bne.n	5914 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    591a:	2328      	movs	r3, #40	; 0x28
    591c:	4642      	mov	r2, r8
    591e:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    5920:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5922:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5924:	227f      	movs	r2, #127	; 0x7f
    5926:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    5928:	4393      	bics	r3, r2
    592a:	d1fc      	bne.n	5926 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    592c:	2329      	movs	r3, #41	; 0x29
    592e:	4640      	mov	r0, r8
    5930:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    5932:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5934:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5936:	227f      	movs	r2, #127	; 0x7f
    5938:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    593a:	4393      	bics	r3, r2
    593c:	d1fc      	bne.n	5938 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    593e:	232a      	movs	r3, #42	; 0x2a
    5940:	4641      	mov	r1, r8
    5942:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    5944:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5946:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5948:	227f      	movs	r2, #127	; 0x7f
    594a:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    594c:	4393      	bics	r3, r2
    594e:	d1fc      	bne.n	594a <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    5950:	232b      	movs	r3, #43	; 0x2b
    5952:	4642      	mov	r2, r8
    5954:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    5956:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    5958:	2000      	movs	r0, #0
    595a:	e031      	b.n	59c0 <tc_init+0x248>
    595c:	217f      	movs	r1, #127	; 0x7f
    595e:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    5960:	438b      	bics	r3, r1
    5962:	d1fc      	bne.n	595e <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    5964:	4640      	mov	r0, r8
    5966:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    5968:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    596a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    596c:	227f      	movs	r2, #127	; 0x7f
    596e:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    5970:	4393      	bics	r3, r2
    5972:	d1fc      	bne.n	596e <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    5974:	4641      	mov	r1, r8
    5976:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    5978:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    597a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    597c:	227f      	movs	r2, #127	; 0x7f
    597e:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    5980:	4393      	bics	r3, r2
    5982:	d1fc      	bne.n	597e <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    5984:	4642      	mov	r2, r8
    5986:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    5988:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    598a:	2000      	movs	r0, #0
    598c:	e018      	b.n	59c0 <tc_init+0x248>
    598e:	217f      	movs	r1, #127	; 0x7f
    5990:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    5992:	438b      	bics	r3, r1
    5994:	d1fc      	bne.n	5990 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    5996:	4643      	mov	r3, r8
    5998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    599a:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    599c:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    599e:	227f      	movs	r2, #127	; 0x7f
    59a0:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    59a2:	4393      	bics	r3, r2
    59a4:	d1fc      	bne.n	59a0 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    59a6:	4640      	mov	r0, r8
    59a8:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    59aa:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    59ac:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    59ae:	227f      	movs	r2, #127	; 0x7f
    59b0:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    59b2:	4393      	bics	r3, r2
    59b4:	d1fc      	bne.n	59b0 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    59b6:	4641      	mov	r1, r8
    59b8:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    59ba:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    59bc:	2000      	movs	r0, #0
    59be:	e7ff      	b.n	59c0 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    59c0:	b007      	add	sp, #28
    59c2:	bc0c      	pop	{r2, r3}
    59c4:	4690      	mov	r8, r2
    59c6:	4699      	mov	r9, r3
    59c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    59ca:	46c0      	nop			; (mov r8, r8)
    59cc:	00005741 	.word	0x00005741
    59d0:	0000f7b8 	.word	0x0000f7b8
    59d4:	00006991 	.word	0x00006991
    59d8:	20002fd8 	.word	0x20002fd8
    59dc:	000056e5 	.word	0x000056e5
    59e0:	40000400 	.word	0x40000400
    59e4:	00005609 	.word	0x00005609
    59e8:	0000557d 	.word	0x0000557d

000059ec <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    59ec:	6802      	ldr	r2, [r0, #0]
    59ee:	217f      	movs	r1, #127	; 0x7f
    59f0:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    59f2:	438b      	bics	r3, r1
    59f4:	d1fc      	bne.n	59f0 <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    59f6:	7903      	ldrb	r3, [r0, #4]
    59f8:	2b04      	cmp	r3, #4
    59fa:	d005      	beq.n	5a08 <tc_get_count_value+0x1c>
    59fc:	2b08      	cmp	r3, #8
    59fe:	d009      	beq.n	5a14 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    5a00:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    5a02:	2b00      	cmp	r3, #0
    5a04:	d108      	bne.n	5a18 <tc_get_count_value+0x2c>
    5a06:	e002      	b.n	5a0e <tc_get_count_value+0x22>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    5a08:	7c10      	ldrb	r0, [r2, #16]
    5a0a:	b2c0      	uxtb	r0, r0
    5a0c:	e004      	b.n	5a18 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    5a0e:	8a10      	ldrh	r0, [r2, #16]
    5a10:	b280      	uxth	r0, r0
    5a12:	e001      	b.n	5a18 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    5a14:	6910      	ldr	r0, [r2, #16]
    5a16:	e7ff      	b.n	5a18 <tc_get_count_value+0x2c>
	}

	Assert(false);
	return 0;
}
    5a18:	4770      	bx	lr
    5a1a:	46c0      	nop			; (mov r8, r8)

00005a1c <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    5a1c:	1c93      	adds	r3, r2, #2
    5a1e:	009b      	lsls	r3, r3, #2
    5a20:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    5a22:	2a02      	cmp	r2, #2
    5a24:	d104      	bne.n	5a30 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    5a26:	7e02      	ldrb	r2, [r0, #24]
    5a28:	2310      	movs	r3, #16
    5a2a:	4313      	orrs	r3, r2
    5a2c:	7603      	strb	r3, [r0, #24]
    5a2e:	e00c      	b.n	5a4a <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    5a30:	2a03      	cmp	r2, #3
    5a32:	d104      	bne.n	5a3e <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    5a34:	7e02      	ldrb	r2, [r0, #24]
    5a36:	2320      	movs	r3, #32
    5a38:	4313      	orrs	r3, r2
    5a3a:	7603      	strb	r3, [r0, #24]
    5a3c:	e005      	b.n	5a4a <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    5a3e:	2301      	movs	r3, #1
    5a40:	4093      	lsls	r3, r2
    5a42:	1c1a      	adds	r2, r3, #0
    5a44:	7e03      	ldrb	r3, [r0, #24]
    5a46:	431a      	orrs	r2, r3
    5a48:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    5a4a:	2000      	movs	r0, #0
    5a4c:	4770      	bx	lr
    5a4e:	46c0      	nop			; (mov r8, r8)

00005a50 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    5a50:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    5a52:	0080      	lsls	r0, r0, #2
    5a54:	4b14      	ldr	r3, [pc, #80]	; (5aa8 <_tc_interrupt_handler+0x58>)
    5a56:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    5a58:	6822      	ldr	r2, [r4, #0]
    5a5a:	7b95      	ldrb	r5, [r2, #14]
    5a5c:	7e23      	ldrb	r3, [r4, #24]
    5a5e:	401d      	ands	r5, r3
    5a60:	7e63      	ldrb	r3, [r4, #25]
    5a62:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    5a64:	07eb      	lsls	r3, r5, #31
    5a66:	d505      	bpl.n	5a74 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    5a68:	1c20      	adds	r0, r4, #0
    5a6a:	68a2      	ldr	r2, [r4, #8]
    5a6c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    5a6e:	2301      	movs	r3, #1
    5a70:	6822      	ldr	r2, [r4, #0]
    5a72:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    5a74:	07ab      	lsls	r3, r5, #30
    5a76:	d505      	bpl.n	5a84 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    5a78:	1c20      	adds	r0, r4, #0
    5a7a:	68e2      	ldr	r2, [r4, #12]
    5a7c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    5a7e:	2302      	movs	r3, #2
    5a80:	6822      	ldr	r2, [r4, #0]
    5a82:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    5a84:	06eb      	lsls	r3, r5, #27
    5a86:	d505      	bpl.n	5a94 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    5a88:	1c20      	adds	r0, r4, #0
    5a8a:	6922      	ldr	r2, [r4, #16]
    5a8c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    5a8e:	2310      	movs	r3, #16
    5a90:	6822      	ldr	r2, [r4, #0]
    5a92:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    5a94:	06ab      	lsls	r3, r5, #26
    5a96:	d505      	bpl.n	5aa4 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    5a98:	1c20      	adds	r0, r4, #0
    5a9a:	6962      	ldr	r2, [r4, #20]
    5a9c:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    5a9e:	6823      	ldr	r3, [r4, #0]
    5aa0:	2220      	movs	r2, #32
    5aa2:	739a      	strb	r2, [r3, #14]
	}
}
    5aa4:	bd38      	pop	{r3, r4, r5, pc}
    5aa6:	46c0      	nop			; (mov r8, r8)
    5aa8:	20002fd8 	.word	0x20002fd8

00005aac <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    5aac:	b508      	push	{r3, lr}
    5aae:	2000      	movs	r0, #0
    5ab0:	4b01      	ldr	r3, [pc, #4]	; (5ab8 <TC3_Handler+0xc>)
    5ab2:	4798      	blx	r3
    5ab4:	bd08      	pop	{r3, pc}
    5ab6:	46c0      	nop			; (mov r8, r8)
    5ab8:	00005a51 	.word	0x00005a51

00005abc <TC4_Handler>:
    5abc:	b508      	push	{r3, lr}
    5abe:	2001      	movs	r0, #1
    5ac0:	4b01      	ldr	r3, [pc, #4]	; (5ac8 <TC4_Handler+0xc>)
    5ac2:	4798      	blx	r3
    5ac4:	bd08      	pop	{r3, pc}
    5ac6:	46c0      	nop			; (mov r8, r8)
    5ac8:	00005a51 	.word	0x00005a51

00005acc <TC5_Handler>:
    5acc:	b508      	push	{r3, lr}
    5ace:	2002      	movs	r0, #2
    5ad0:	4b01      	ldr	r3, [pc, #4]	; (5ad8 <TC5_Handler+0xc>)
    5ad2:	4798      	blx	r3
    5ad4:	bd08      	pop	{r3, pc}
    5ad6:	46c0      	nop			; (mov r8, r8)
    5ad8:	00005a51 	.word	0x00005a51

00005adc <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
    5adc:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    5ade:	4b25      	ldr	r3, [pc, #148]	; (5b74 <_eeprom_emulator_update_page_mapping+0x98>)
    5ae0:	8918      	ldrh	r0, [r3, #8]
    5ae2:	2800      	cmp	r0, #0
    5ae4:	d03a      	beq.n	5b5c <_eeprom_emulator_update_page_mapping+0x80>
		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
    5ae6:	7a9f      	ldrb	r7, [r3, #10]
    5ae8:	685a      	ldr	r2, [r3, #4]
    5aea:	2300      	movs	r3, #0
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    5aec:	1e45      	subs	r5, r0, #1
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    5aee:	4e21      	ldr	r6, [pc, #132]	; (5b74 <_eeprom_emulator_update_page_mapping+0x98>)
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    5af0:	42ab      	cmp	r3, r5
    5af2:	d006      	beq.n	5b02 <_eeprom_emulator_update_page_mapping+0x26>
			continue;
		}

		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
    5af4:	7811      	ldrb	r1, [r2, #0]

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    5af6:	29ff      	cmp	r1, #255	; 0xff
    5af8:	d003      	beq.n	5b02 <_eeprom_emulator_update_page_mapping+0x26>
    5afa:	42b9      	cmp	r1, r7
    5afc:	d201      	bcs.n	5b02 <_eeprom_emulator_update_page_mapping+0x26>
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    5afe:	1871      	adds	r1, r6, r1
    5b00:	72cb      	strb	r3, [r1, #11]
    5b02:	3301      	adds	r3, #1
    5b04:	3240      	adds	r2, #64	; 0x40
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    5b06:	b299      	uxth	r1, r3
    5b08:	4288      	cmp	r0, r1
    5b0a:	d8f1      	bhi.n	5af0 <_eeprom_emulator_update_page_mapping+0x14>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    5b0c:	213f      	movs	r1, #63	; 0x3f
    5b0e:	2387      	movs	r3, #135	; 0x87
    5b10:	4a18      	ldr	r2, [pc, #96]	; (5b74 <_eeprom_emulator_update_page_mapping+0x98>)
    5b12:	54d1      	strb	r1, [r2, r3]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    5b14:	0886      	lsrs	r6, r0, #2
    5b16:	d02c      	beq.n	5b72 <_eeprom_emulator_update_page_mapping+0x96>

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    5b18:	6854      	ldr	r4, [r2, #4]
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    5b1a:	2100      	movs	r1, #0

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    5b1c:	2300      	movs	r3, #0
    5b1e:	2501      	movs	r5, #1

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    5b20:	3801      	subs	r0, #1
    5b22:	2700      	movs	r7, #0
    5b24:	46ac      	mov	ip, r5
    5b26:	e001      	b.n	5b2c <_eeprom_emulator_update_page_mapping+0x50>
    5b28:	1c3b      	adds	r3, r7, #0
    5b2a:	4665      	mov	r5, ip
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
    5b2c:	008a      	lsls	r2, r1, #2
    5b2e:	189a      	adds	r2, r3, r2
    5b30:	b292      	uxth	r2, r2

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    5b32:	4282      	cmp	r2, r0
    5b34:	d003      	beq.n	5b3e <_eeprom_emulator_update_page_mapping+0x62>
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    5b36:	0192      	lsls	r2, r2, #6
    5b38:	5d12      	ldrb	r2, [r2, r4]
    5b3a:	2aff      	cmp	r2, #255	; 0xff
    5b3c:	d113      	bne.n	5b66 <_eeprom_emulator_update_page_mapping+0x8a>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    5b3e:	3301      	adds	r3, #1
    5b40:	b2db      	uxtb	r3, r3
    5b42:	2b03      	cmp	r3, #3
    5b44:	d9f2      	bls.n	5b2c <_eeprom_emulator_update_page_mapping+0x50>
				spare_row_found = false;
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
    5b46:	2d00      	cmp	r5, #0
    5b48:	d003      	beq.n	5b52 <_eeprom_emulator_update_page_mapping+0x76>
			_eeprom_instance.spare_row = c;
    5b4a:	2387      	movs	r3, #135	; 0x87
    5b4c:	4a09      	ldr	r2, [pc, #36]	; (5b74 <_eeprom_emulator_update_page_mapping+0x98>)
    5b4e:	54d1      	strb	r1, [r2, r3]
			break;
    5b50:	e00f      	b.n	5b72 <_eeprom_emulator_update_page_mapping+0x96>
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    5b52:	3101      	adds	r1, #1
    5b54:	b289      	uxth	r1, r1
    5b56:	42b1      	cmp	r1, r6
    5b58:	d3e6      	bcc.n	5b28 <_eeprom_emulator_update_page_mapping+0x4c>
    5b5a:	e00a      	b.n	5b72 <_eeprom_emulator_update_page_mapping+0x96>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    5b5c:	213f      	movs	r1, #63	; 0x3f
    5b5e:	2387      	movs	r3, #135	; 0x87
    5b60:	4a04      	ldr	r2, [pc, #16]	; (5b74 <_eeprom_emulator_update_page_mapping+0x98>)
    5b62:	54d1      	strb	r1, [r2, r3]
    5b64:	e005      	b.n	5b72 <_eeprom_emulator_update_page_mapping+0x96>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    5b66:	3301      	adds	r3, #1
    5b68:	b2db      	uxtb	r3, r3
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
    5b6a:	1c3d      	adds	r5, r7, #0
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    5b6c:	2b03      	cmp	r3, #3
    5b6e:	d9dd      	bls.n	5b2c <_eeprom_emulator_update_page_mapping+0x50>
    5b70:	e7ef      	b.n	5b52 <_eeprom_emulator_update_page_mapping+0x76>
		if (spare_row_found == true) {
			_eeprom_instance.spare_row = c;
			break;
		}
	}
}
    5b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5b74:	20000224 	.word	0x20000224

00005b78 <_eeprom_emulator_nvm_read_page>:
 *  \param[out] data           Destination buffer to fill with the read data
 */
static void _eeprom_emulator_nvm_read_page(
		const uint16_t physical_page,
		void* const data)
{
    5b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b7a:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    5b7c:	0186      	lsls	r6, r0, #6
    5b7e:	4d05      	ldr	r5, [pc, #20]	; (5b94 <_eeprom_emulator_nvm_read_page+0x1c>)
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    5b80:	4c05      	ldr	r4, [pc, #20]	; (5b98 <_eeprom_emulator_nvm_read_page+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    5b82:	686b      	ldr	r3, [r5, #4]
    5b84:	1998      	adds	r0, r3, r6
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    5b86:	1c39      	adds	r1, r7, #0
    5b88:	2240      	movs	r2, #64	; 0x40
    5b8a:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    5b8c:	2805      	cmp	r0, #5
    5b8e:	d0f8      	beq.n	5b82 <_eeprom_emulator_nvm_read_page+0xa>
}
    5b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5b92:	46c0      	nop			; (mov r8, r8)
    5b94:	20000224 	.word	0x20000224
    5b98:	00003d55 	.word	0x00003d55

00005b9c <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
    5b9c:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    5b9e:	0206      	lsls	r6, r0, #8
    5ba0:	4d03      	ldr	r5, [pc, #12]	; (5bb0 <_eeprom_emulator_nvm_erase_row+0x14>)
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    5ba2:	4c04      	ldr	r4, [pc, #16]	; (5bb4 <_eeprom_emulator_nvm_erase_row+0x18>)
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    5ba4:	686b      	ldr	r3, [r5, #4]
    5ba6:	1998      	adds	r0, r3, r6
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    5ba8:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
	} while (error_code == STATUS_BUSY);
    5baa:	2805      	cmp	r0, #5
    5bac:	d0fa      	beq.n	5ba4 <_eeprom_emulator_nvm_erase_row+0x8>
}
    5bae:	bd70      	pop	{r4, r5, r6, pc}
    5bb0:	20000224 	.word	0x20000224
    5bb4:	00003dc5 	.word	0x00003dc5

00005bb8 <_eeprom_emulator_nvm_fill_cache>:
 *  \param[in] data           Data to write to the physical memory page
 */
static void _eeprom_emulator_nvm_fill_cache(
		const uint16_t physical_page,
		const void* const data)
{
    5bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5bba:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    5bbc:	0186      	lsls	r6, r0, #6
    5bbe:	4d05      	ldr	r5, [pc, #20]	; (5bd4 <_eeprom_emulator_nvm_fill_cache+0x1c>)
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    5bc0:	4c05      	ldr	r4, [pc, #20]	; (5bd8 <_eeprom_emulator_nvm_fill_cache+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    5bc2:	686b      	ldr	r3, [r5, #4]
    5bc4:	1998      	adds	r0, r3, r6
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    5bc6:	1c39      	adds	r1, r7, #0
    5bc8:	2240      	movs	r2, #64	; 0x40
    5bca:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    5bcc:	2805      	cmp	r0, #5
    5bce:	d0f8      	beq.n	5bc2 <_eeprom_emulator_nvm_fill_cache+0xa>
}
    5bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5bd2:	46c0      	nop			; (mov r8, r8)
    5bd4:	20000224 	.word	0x20000224
    5bd8:	00003cc9 	.word	0x00003cc9

00005bdc <_eeprom_emulator_nvm_commit_cache>:
 *
 *  \param[in] physical_page  Physical page in EEPROM space to commit
 */
static void _eeprom_emulator_nvm_commit_cache(
		const uint16_t physical_page)
{
    5bdc:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    5bde:	0186      	lsls	r6, r0, #6
    5be0:	4d04      	ldr	r5, [pc, #16]	; (5bf4 <_eeprom_emulator_nvm_commit_cache+0x18>)
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    5be2:	4c05      	ldr	r4, [pc, #20]	; (5bf8 <_eeprom_emulator_nvm_commit_cache+0x1c>)
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    5be4:	686b      	ldr	r3, [r5, #4]
    5be6:	1999      	adds	r1, r3, r6
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    5be8:	2004      	movs	r0, #4
    5bea:	2200      	movs	r2, #0
    5bec:	47a0      	blx	r4
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
	} while (error_code == STATUS_BUSY);
    5bee:	2805      	cmp	r0, #5
    5bf0:	d0f8      	beq.n	5be4 <_eeprom_emulator_nvm_commit_cache+0x8>
}
    5bf2:	bd70      	pop	{r4, r5, r6, pc}
    5bf4:	20000224 	.word	0x20000224
    5bf8:	00003c45 	.word	0x00003c45

00005bfc <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
    5bfc:	b530      	push	{r4, r5, lr}
    5bfe:	b099      	sub	sp, #100	; 0x64
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    5c00:	ab16      	add	r3, sp, #88	; 0x58
    5c02:	2200      	movs	r2, #0
    5c04:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = false;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    5c06:	492e      	ldr	r1, [pc, #184]	; (5cc0 <eeprom_emulator_init+0xc4>)
    5c08:	6849      	ldr	r1, [r1, #4]
    5c0a:	06c9      	lsls	r1, r1, #27
    5c0c:	0f09      	lsrs	r1, r1, #28
    5c0e:	7099      	strb	r1, [r3, #2]
	config->disable_cache     = false;
    5c10:	70da      	strb	r2, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    5c12:	711a      	strb	r2, [r3, #4]

	/* Retrieve the NVM controller configuration - enable manual page writing
	 * mode so that the emulator has exclusive control over page writes to
	 * allow for caching */
	nvm_get_config_defaults(&config);
	config.manual_page_write = true;
    5c14:	2201      	movs	r2, #1
    5c16:	705a      	strb	r2, [r3, #1]

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
    5c18:	4c2a      	ldr	r4, [pc, #168]	; (5cc4 <eeprom_emulator_init+0xc8>)
    5c1a:	a816      	add	r0, sp, #88	; 0x58
    5c1c:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    5c1e:	2805      	cmp	r0, #5
    5c20:	d0fb      	beq.n	5c1a <eeprom_emulator_init+0x1e>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
    5c22:	a813      	add	r0, sp, #76	; 0x4c
    5c24:	4b28      	ldr	r3, [pc, #160]	; (5cc8 <eeprom_emulator_init+0xcc>)
    5c26:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    5c28:	9b14      	ldr	r3, [sp, #80]	; 0x50
		return STATUS_ERR_NO_MEMORY;
    5c2a:	2016      	movs	r0, #22
	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    5c2c:	2b0b      	cmp	r3, #11
    5c2e:	d944      	bls.n	5cba <eeprom_emulator_init+0xbe>
	/* Configure the EEPROM instance physical and logical number of pages:
	 *  - One row is reserved for the master page
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
    5c30:	4c26      	ldr	r4, [pc, #152]	; (5ccc <eeprom_emulator_init+0xd0>)
    5c32:	8123      	strh	r3, [r4, #8]
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
    5c34:	1c1a      	adds	r2, r3, #0
    5c36:	3a08      	subs	r2, #8
    5c38:	0852      	lsrs	r2, r2, #1
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
    5c3a:	72a2      	strb	r2, [r4, #10]

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));
    5c3c:	041b      	lsls	r3, r3, #16
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
    5c3e:	0a9b      	lsrs	r3, r3, #10
    5c40:	425b      	negs	r3, r3
    5c42:	2080      	movs	r0, #128	; 0x80
    5c44:	02c0      	lsls	r0, r0, #11
    5c46:	181b      	adds	r3, r3, r0
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
    5c48:	6063      	str	r3, [r4, #4]
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));

	/* Clear EEPROM page write cache on initialization */
	_eeprom_instance.cache_active = false;
    5c4a:	2200      	movs	r2, #0
    5c4c:	23c8      	movs	r3, #200	; 0xc8
    5c4e:	54e2      	strb	r2, [r4, r3]

	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();
    5c50:	4b1f      	ldr	r3, [pc, #124]	; (5cd0 <eeprom_emulator_init+0xd4>)
    5c52:	4798      	blx	r3

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    5c54:	2387      	movs	r3, #135	; 0x87
    5c56:	5ce3      	ldrb	r3, [r4, r3]
		return STATUS_ERR_BAD_FORMAT;
    5c58:	201a      	movs	r0, #26
	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    5c5a:	2b3f      	cmp	r3, #63	; 0x3f
    5c5c:	d02d      	beq.n	5cba <eeprom_emulator_init+0xbe>
 * \retval STATUS_ERR_IO          Master page indicates the data is incompatible
 *                                with this version of the EEPROM emulator
 */
static enum status_code _eeprom_emulator_verify_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    5c5e:	466b      	mov	r3, sp
    5c60:	4a1c      	ldr	r2, [pc, #112]	; (5cd4 <eeprom_emulator_init+0xd8>)
    5c62:	ca31      	ldmia	r2!, {r0, r4, r5}
    5c64:	c331      	stmia	r3!, {r0, r4, r5}
	struct _eeprom_master_page master_page;

	/* Copy the master page to the RAM buffer so that it can be inspected */
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    5c66:	4b19      	ldr	r3, [pc, #100]	; (5ccc <eeprom_emulator_init+0xd0>)
    5c68:	8918      	ldrh	r0, [r3, #8]
    5c6a:	3801      	subs	r0, #1
    5c6c:	b280      	uxth	r0, r0
    5c6e:	a903      	add	r1, sp, #12
    5c70:	4b19      	ldr	r3, [pc, #100]	; (5cd8 <eeprom_emulator_init+0xdc>)
    5c72:	4798      	blx	r3

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
    5c74:	9a03      	ldr	r2, [sp, #12]
    5c76:	9b00      	ldr	r3, [sp, #0]
    5c78:	429a      	cmp	r2, r3
    5c7a:	d119      	bne.n	5cb0 <eeprom_emulator_init+0xb4>
    5c7c:	9c04      	ldr	r4, [sp, #16]
    5c7e:	9d01      	ldr	r5, [sp, #4]
    5c80:	42ac      	cmp	r4, r5
    5c82:	d117      	bne.n	5cb4 <eeprom_emulator_init+0xb8>
    5c84:	9805      	ldr	r0, [sp, #20]
    5c86:	9a02      	ldr	r2, [sp, #8]
    5c88:	4290      	cmp	r0, r2
    5c8a:	d115      	bne.n	5cb8 <eeprom_emulator_init+0xbc>
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    5c8c:	ab03      	add	r3, sp, #12
    5c8e:	7bdb      	ldrb	r3, [r3, #15]
		return STATUS_ERR_IO;
    5c90:	2010      	movs	r0, #16
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    5c92:	2b01      	cmp	r3, #1
    5c94:	d111      	bne.n	5cba <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify major version in header to ensure the same version is used */
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
    5c96:	ab03      	add	r3, sp, #12
    5c98:	7b1b      	ldrb	r3, [r3, #12]
    5c9a:	2b01      	cmp	r3, #1
    5c9c:	d10d      	bne.n	5cba <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify minor version in header to ensure the same version is used */
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
    5c9e:	ab03      	add	r3, sp, #12
    5ca0:	7b5b      	ldrb	r3, [r3, #13]
    5ca2:	2b00      	cmp	r3, #0
    5ca4:	d109      	bne.n	5cba <eeprom_emulator_init+0xbe>
	if (error_code != STATUS_OK) {
		return error_code;
	}

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;
    5ca6:	2201      	movs	r2, #1
    5ca8:	4b08      	ldr	r3, [pc, #32]	; (5ccc <eeprom_emulator_init+0xd0>)
    5caa:	701a      	strb	r2, [r3, #0]

	return error_code;
    5cac:	2000      	movs	r0, #0
    5cae:	e004      	b.n	5cba <eeprom_emulator_init+0xbe>
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
			return STATUS_ERR_BAD_FORMAT;
    5cb0:	201a      	movs	r0, #26
    5cb2:	e002      	b.n	5cba <eeprom_emulator_init+0xbe>
    5cb4:	201a      	movs	r0, #26
    5cb6:	e000      	b.n	5cba <eeprom_emulator_init+0xbe>
    5cb8:	201a      	movs	r0, #26

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;

	return error_code;
}
    5cba:	b019      	add	sp, #100	; 0x64
    5cbc:	bd30      	pop	{r4, r5, pc}
    5cbe:	46c0      	nop			; (mov r8, r8)
    5cc0:	41004000 	.word	0x41004000
    5cc4:	00003bc1 	.word	0x00003bc1
    5cc8:	00003e0d 	.word	0x00003e0d
    5ccc:	20000224 	.word	0x20000224
    5cd0:	00005add 	.word	0x00005add
    5cd4:	0000f7d0 	.word	0x0000f7d0
    5cd8:	00005b79 	.word	0x00005b79

00005cdc <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
    5cdc:	b570      	push	{r4, r5, r6, lr}
    5cde:	b094      	sub	sp, #80	; 0x50
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
    5ce0:	4c2e      	ldr	r4, [pc, #184]	; (5d9c <eeprom_emulator_erase_memory+0xc0>)
    5ce2:	2200      	movs	r2, #0
    5ce4:	2387      	movs	r3, #135	; 0x87
    5ce6:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
    5ce8:	2000      	movs	r0, #0
    5cea:	4b2d      	ldr	r3, [pc, #180]	; (5da0 <eeprom_emulator_erase_memory+0xc4>)
    5cec:	4798      	blx	r3

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    5cee:	8925      	ldrh	r5, [r4, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    5cf0:	2d04      	cmp	r5, #4
    5cf2:	d924      	bls.n	5d3e <eeprom_emulator_erase_memory+0x62>
/**
 * \brief Initializes the emulated EEPROM memory, destroying the current contents.
 */
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;
    5cf4:	2600      	movs	r6, #0

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    5cf6:	2404      	movs	r4, #4
			physical_page < _eeprom_instance.physical_pages; physical_page++) {

		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    5cf8:	3d01      	subs	r5, #1
    5cfa:	42ac      	cmp	r4, r5
    5cfc:	d019      	beq.n	5d32 <eeprom_emulator_erase_memory+0x56>
			continue;
		}

		/* If we are at the first page in a new row, erase the entire row */
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
    5cfe:	2303      	movs	r3, #3
    5d00:	4023      	ands	r3, r4
    5d02:	d104      	bne.n	5d0e <eeprom_emulator_erase_memory+0x32>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
    5d04:	08a0      	lsrs	r0, r4, #2
    5d06:	b2c0      	uxtb	r0, r0
    5d08:	4b25      	ldr	r3, [pc, #148]	; (5da0 <eeprom_emulator_erase_memory+0xc4>)
    5d0a:	4798      	blx	r3
    5d0c:	e001      	b.n	5d12 <eeprom_emulator_erase_memory+0x36>
		}

		/* Two logical pages are stored in each physical row; program in a
		 * pair of initialized but blank set of emulated EEPROM pages */
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
    5d0e:	2b01      	cmp	r3, #1
    5d10:	d80f      	bhi.n	5d32 <eeprom_emulator_erase_memory+0x56>
			/* Make a buffer to hold the initialized EEPROM page */
			struct _eeprom_page data;
			memset(&data, 0xFF, sizeof(data));
    5d12:	ad04      	add	r5, sp, #16
    5d14:	1c28      	adds	r0, r5, #0
    5d16:	21ff      	movs	r1, #255	; 0xff
    5d18:	2240      	movs	r2, #64	; 0x40
    5d1a:	4b22      	ldr	r3, [pc, #136]	; (5da4 <eeprom_emulator_erase_memory+0xc8>)
    5d1c:	4798      	blx	r3

			/* Set up the new EEPROM row's header */
			data.header.logical_page = logical_page;
    5d1e:	702e      	strb	r6, [r5, #0]

			/* Write the page out to physical memory */
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
    5d20:	1c20      	adds	r0, r4, #0
    5d22:	1c29      	adds	r1, r5, #0
    5d24:	4b20      	ldr	r3, [pc, #128]	; (5da8 <eeprom_emulator_erase_memory+0xcc>)
    5d26:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
    5d28:	1c20      	adds	r0, r4, #0
    5d2a:	4920      	ldr	r1, [pc, #128]	; (5dac <eeprom_emulator_erase_memory+0xd0>)
    5d2c:	4788      	blx	r1

			/* Increment the logical EEPROM page address now that the current
			 * address' page has been initialized */
			logical_page++;
    5d2e:	3601      	adds	r6, #1
    5d30:	b2b6      	uxth	r6, r6
	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    5d32:	3401      	adds	r4, #1
    5d34:	b2a4      	uxth	r4, r4
    5d36:	4b19      	ldr	r3, [pc, #100]	; (5d9c <eeprom_emulator_erase_memory+0xc0>)
    5d38:	891d      	ldrh	r5, [r3, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    5d3a:	42a5      	cmp	r5, r4
    5d3c:	d8dc      	bhi.n	5cf8 <eeprom_emulator_erase_memory+0x1c>
 * Creates a new master page in emulated EEPROM, giving information on the
 * emulator used to store the EEPROM data.
 */
static void _eeprom_emulator_create_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    5d3e:	ae01      	add	r6, sp, #4
    5d40:	4b1b      	ldr	r3, [pc, #108]	; (5db0 <eeprom_emulator_erase_memory+0xd4>)
    5d42:	1c32      	adds	r2, r6, #0
    5d44:	cb13      	ldmia	r3!, {r0, r1, r4}
    5d46:	c213      	stmia	r2!, {r0, r1, r4}

	struct _eeprom_master_page master_page;
	memset(&master_page, 0xFF, sizeof(master_page));
    5d48:	ac04      	add	r4, sp, #16
    5d4a:	1c20      	adds	r0, r4, #0
    5d4c:	21ff      	movs	r1, #255	; 0xff
    5d4e:	223d      	movs	r2, #61	; 0x3d
    5d50:	4b14      	ldr	r3, [pc, #80]	; (5da4 <eeprom_emulator_erase_memory+0xc8>)
    5d52:	4798      	blx	r3

	/* Fill out the magic key header to indicate an initialized master page */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		master_page.magic_key[c] = magic_key[c];
    5d54:	9b01      	ldr	r3, [sp, #4]
    5d56:	9304      	str	r3, [sp, #16]
    5d58:	6870      	ldr	r0, [r6, #4]
    5d5a:	6060      	str	r0, [r4, #4]
    5d5c:	68b6      	ldr	r6, [r6, #8]
    5d5e:	60a6      	str	r6, [r4, #8]
	}

	/* Update master header with version information of this emulator */
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
    5d60:	2301      	movs	r3, #1
    5d62:	73e3      	strb	r3, [r4, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
    5d64:	7323      	strb	r3, [r4, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
    5d66:	2300      	movs	r3, #0
    5d68:	7363      	strb	r3, [r4, #13]
	master_page.revision      = EEPROM_REVISION;
    5d6a:	73a3      	strb	r3, [r4, #14]

	_eeprom_emulator_nvm_erase_row(
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
    5d6c:	3d01      	subs	r5, #1
    5d6e:	17e8      	asrs	r0, r5, #31
    5d70:	0f80      	lsrs	r0, r0, #30
    5d72:	1945      	adds	r5, r0, r5
    5d74:	10a8      	asrs	r0, r5, #2
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
	master_page.major_version = EEPROM_MAJOR_VERSION;
	master_page.minor_version = EEPROM_MINOR_VERSION;
	master_page.revision      = EEPROM_REVISION;

	_eeprom_emulator_nvm_erase_row(
    5d76:	b2c0      	uxtb	r0, r0
    5d78:	4b09      	ldr	r3, [pc, #36]	; (5da0 <eeprom_emulator_erase_memory+0xc4>)
    5d7a:	4798      	blx	r3
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);

	/* Write the new master page data to physical memory */
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    5d7c:	4d07      	ldr	r5, [pc, #28]	; (5d9c <eeprom_emulator_erase_memory+0xc0>)
    5d7e:	8928      	ldrh	r0, [r5, #8]
    5d80:	3801      	subs	r0, #1
    5d82:	b280      	uxth	r0, r0
    5d84:	1c21      	adds	r1, r4, #0
    5d86:	4b08      	ldr	r3, [pc, #32]	; (5da8 <eeprom_emulator_erase_memory+0xcc>)
    5d88:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
    5d8a:	8928      	ldrh	r0, [r5, #8]
    5d8c:	3801      	subs	r0, #1
    5d8e:	b280      	uxth	r0, r0
    5d90:	4b06      	ldr	r3, [pc, #24]	; (5dac <eeprom_emulator_erase_memory+0xd0>)
    5d92:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
    5d94:	4b07      	ldr	r3, [pc, #28]	; (5db4 <eeprom_emulator_erase_memory+0xd8>)
    5d96:	4798      	blx	r3
}
    5d98:	b014      	add	sp, #80	; 0x50
    5d9a:	bd70      	pop	{r4, r5, r6, pc}
    5d9c:	20000224 	.word	0x20000224
    5da0:	00005b9d 	.word	0x00005b9d
    5da4:	000069a3 	.word	0x000069a3
    5da8:	00005bb9 	.word	0x00005bb9
    5dac:	00005bdd 	.word	0x00005bdd
    5db0:	0000f7d0 	.word	0x0000f7d0
    5db4:	00005add 	.word	0x00005add

00005db8 <eeprom_emulator_read_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
    5db8:	b510      	push	{r4, lr}
    5dba:	b090      	sub	sp, #64	; 0x40
    5dbc:	1c0c      	adds	r4, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    5dbe:	4b15      	ldr	r3, [pc, #84]	; (5e14 <eeprom_emulator_read_page+0x5c>)
    5dc0:	781a      	ldrb	r2, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    5dc2:	231f      	movs	r3, #31
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    5dc4:	2a00      	cmp	r2, #0
    5dc6:	d021      	beq.n	5e0c <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    5dc8:	4b12      	ldr	r3, [pc, #72]	; (5e14 <eeprom_emulator_read_page+0x5c>)
    5dca:	7a9a      	ldrb	r2, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    5dcc:	2318      	movs	r3, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    5dce:	4282      	cmp	r2, r0
    5dd0:	d91c      	bls.n	5e0c <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    5dd2:	23c8      	movs	r3, #200	; 0xc8
    5dd4:	4a0f      	ldr	r2, [pc, #60]	; (5e14 <eeprom_emulator_read_page+0x5c>)
    5dd6:	5cd3      	ldrb	r3, [r2, r3]
    5dd8:	2b00      	cmp	r3, #0
    5dda:	d00b      	beq.n	5df4 <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
    5ddc:	2388      	movs	r3, #136	; 0x88
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    5dde:	5cd3      	ldrb	r3, [r2, r3]
    5de0:	4283      	cmp	r3, r0
    5de2:	d107      	bne.n	5df4 <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    5de4:	1c08      	adds	r0, r1, #0
    5de6:	1c11      	adds	r1, r2, #0
    5de8:	318c      	adds	r1, #140	; 0x8c
    5dea:	223c      	movs	r2, #60	; 0x3c
    5dec:	4b0a      	ldr	r3, [pc, #40]	; (5e18 <eeprom_emulator_read_page+0x60>)
    5dee:	4798      	blx	r3

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
	}

	return STATUS_OK;
    5df0:	2300      	movs	r3, #0
	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    5df2:	e00b      	b.n	5e0c <eeprom_emulator_read_page+0x54>
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
				_eeprom_instance.page_map[logical_page], &temp);
    5df4:	4b07      	ldr	r3, [pc, #28]	; (5e14 <eeprom_emulator_read_page+0x5c>)
    5df6:	1818      	adds	r0, r3, r0
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
    5df8:	7ac0      	ldrb	r0, [r0, #11]
    5dfa:	4669      	mov	r1, sp
    5dfc:	4b07      	ldr	r3, [pc, #28]	; (5e1c <eeprom_emulator_read_page+0x64>)
    5dfe:	4798      	blx	r3
				_eeprom_instance.page_map[logical_page], &temp);

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
    5e00:	1c20      	adds	r0, r4, #0
    5e02:	a901      	add	r1, sp, #4
    5e04:	223c      	movs	r2, #60	; 0x3c
    5e06:	4b04      	ldr	r3, [pc, #16]	; (5e18 <eeprom_emulator_read_page+0x60>)
    5e08:	4798      	blx	r3
	}

	return STATUS_OK;
    5e0a:	2300      	movs	r3, #0
}
    5e0c:	1c18      	adds	r0, r3, #0
    5e0e:	b010      	add	sp, #64	; 0x40
    5e10:	bd10      	pop	{r4, pc}
    5e12:	46c0      	nop			; (mov r8, r8)
    5e14:	20000224 	.word	0x20000224
    5e18:	00006991 	.word	0x00006991
    5e1c:	00005b79 	.word	0x00005b79

00005e20 <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
    5e20:	b510      	push	{r4, lr}
	enum status_code error_code = STATUS_OK;

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
    5e22:	23c8      	movs	r3, #200	; 0xc8
    5e24:	4a07      	ldr	r2, [pc, #28]	; (5e44 <eeprom_emulator_commit_page_buffer+0x24>)
    5e26:	5cd3      	ldrb	r3, [r2, r3]
    5e28:	2b00      	cmp	r3, #0
    5e2a:	d009      	beq.n	5e40 <eeprom_emulator_commit_page_buffer+0x20>

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    5e2c:	1c14      	adds	r4, r2, #0
	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
		return STATUS_OK;
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
    5e2e:	2388      	movs	r3, #136	; 0x88

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    5e30:	5cd3      	ldrb	r3, [r2, r3]
    5e32:	18d3      	adds	r3, r2, r3
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
    5e34:	7ad8      	ldrb	r0, [r3, #11]
    5e36:	4b04      	ldr	r3, [pc, #16]	; (5e48 <eeprom_emulator_commit_page_buffer+0x28>)
    5e38:	4798      	blx	r3
			_eeprom_instance.page_map[cached_logical_page]);

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;
    5e3a:	2200      	movs	r2, #0
    5e3c:	23c8      	movs	r3, #200	; 0xc8
    5e3e:	54e2      	strb	r2, [r4, r3]

	return error_code;
}
    5e40:	2000      	movs	r0, #0
    5e42:	bd10      	pop	{r4, pc}
    5e44:	20000224 	.word	0x20000224
    5e48:	00005bdd 	.word	0x00005bdd

00005e4c <eeprom_emulator_write_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
    5e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e4e:	465f      	mov	r7, fp
    5e50:	4656      	mov	r6, sl
    5e52:	464d      	mov	r5, r9
    5e54:	4644      	mov	r4, r8
    5e56:	b4f0      	push	{r4, r5, r6, r7}
    5e58:	b085      	sub	sp, #20
    5e5a:	1c04      	adds	r4, r0, #0
    5e5c:	1c0d      	adds	r5, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    5e5e:	4b5b      	ldr	r3, [pc, #364]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5e60:	781b      	ldrb	r3, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    5e62:	201f      	movs	r0, #31
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    5e64:	2b00      	cmp	r3, #0
    5e66:	d100      	bne.n	5e6a <eeprom_emulator_write_page+0x1e>
    5e68:	e0a8      	b.n	5fbc <eeprom_emulator_write_page+0x170>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    5e6a:	4b58      	ldr	r3, [pc, #352]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5e6c:	7a9b      	ldrb	r3, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    5e6e:	2018      	movs	r0, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    5e70:	42a3      	cmp	r3, r4
    5e72:	d800      	bhi.n	5e76 <eeprom_emulator_write_page+0x2a>
    5e74:	e0a2      	b.n	5fbc <eeprom_emulator_write_page+0x170>
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    5e76:	23c8      	movs	r3, #200	; 0xc8
    5e78:	4a54      	ldr	r2, [pc, #336]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5e7a:	5cd3      	ldrb	r3, [r2, r3]
    5e7c:	2b00      	cmp	r3, #0
    5e7e:	d005      	beq.n	5e8c <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
    5e80:	2388      	movs	r3, #136	; 0x88
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    5e82:	5cd3      	ldrb	r3, [r2, r3]
    5e84:	42a3      	cmp	r3, r4
    5e86:	d001      	beq.n	5e8c <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
		/* Commit the currently cached data buffer to non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    5e88:	4b51      	ldr	r3, [pc, #324]	; (5fd0 <eeprom_emulator_write_page+0x184>)
    5e8a:	4798      	blx	r3
	}

	/* Check if we have space in the current page location's physical row for
	 * a new version, and if so get the new page index */
	uint8_t new_page = 0;
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
    5e8c:	4b4f      	ldr	r3, [pc, #316]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5e8e:	191b      	adds	r3, r3, r4
    5e90:	7adb      	ldrb	r3, [r3, #11]
static bool _eeprom_emulator_is_page_free_on_row(
		const uint8_t start_physical_page,
		uint8_t *const free_physical_page)
{
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
    5e92:	089e      	lsrs	r6, r3, #2
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);
    5e94:	2203      	movs	r2, #3
    5e96:	4013      	ands	r3, r2

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    5e98:	2b03      	cmp	r3, #3
    5e9a:	d875      	bhi.n	5f88 <eeprom_emulator_write_page+0x13c>
		/* Calculate the page number for the current page being examined */
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    5e9c:	00b0      	lsls	r0, r6, #2
    5e9e:	18c7      	adds	r7, r0, r3
    5ea0:	b2ff      	uxtb	r7, r7

		/* If the page is free, pass it to the caller and exit */
		if (_eeprom_instance.flash[page].header.logical_page ==
    5ea2:	4a4a      	ldr	r2, [pc, #296]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5ea4:	6851      	ldr	r1, [r2, #4]
    5ea6:	01ba      	lsls	r2, r7, #6
    5ea8:	5c52      	ldrb	r2, [r2, r1]
    5eaa:	2aff      	cmp	r2, #255	; 0xff
    5eac:	d106      	bne.n	5ebc <eeprom_emulator_write_page+0x70>
    5eae:	e056      	b.n	5f5e <eeprom_emulator_write_page+0x112>
    5eb0:	18c7      	adds	r7, r0, r3
    5eb2:	b2ff      	uxtb	r7, r7
    5eb4:	01ba      	lsls	r2, r7, #6
    5eb6:	5c52      	ldrb	r2, [r2, r1]
    5eb8:	2aff      	cmp	r2, #255	; 0xff
    5eba:	d050      	beq.n	5f5e <eeprom_emulator_write_page+0x112>
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    5ebc:	3301      	adds	r3, #1
    5ebe:	b2db      	uxtb	r3, r3
    5ec0:	2b04      	cmp	r3, #4
    5ec2:	d1f5      	bne.n	5eb0 <eeprom_emulator_write_page+0x64>
    5ec4:	e060      	b.n	5f88 <eeprom_emulator_write_page+0x13c>
	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
				page_trans[c].physical_page =
    5ec6:	704a      	strb	r2, [r1, #1]
    5ec8:	3302      	adds	r3, #2

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    5eca:	4563      	cmp	r3, ip
    5ecc:	d009      	beq.n	5ee2 <eeprom_emulator_write_page+0x96>
    5ece:	1c19      	adds	r1, r3, #0
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    5ed0:	7818      	ldrb	r0, [r3, #0]
    5ed2:	42b8      	cmp	r0, r7
    5ed4:	d101      	bne.n	5eda <eeprom_emulator_write_page+0x8e>
				page_trans[c].physical_page =
    5ed6:	4650      	mov	r0, sl
    5ed8:	7058      	strb	r0, [r3, #1]

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    5eda:	7808      	ldrb	r0, [r1, #0]
    5edc:	4548      	cmp	r0, r9
    5ede:	d1f3      	bne.n	5ec8 <eeprom_emulator_write_page+0x7c>
    5ee0:	e7f1      	b.n	5ec6 <eeprom_emulator_write_page+0x7a>

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    5ee2:	2700      	movs	r7, #0

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    5ee4:	4939      	ldr	r1, [pc, #228]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5ee6:	3188      	adds	r1, #136	; 0x88
    5ee8:	9100      	str	r1, [sp, #0]
		if (logical_page == page_trans[c].logical_page) {
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    5eea:	4a38      	ldr	r2, [pc, #224]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5eec:	328c      	adds	r2, #140	; 0x8c
    5eee:	9201      	str	r2, [sp, #4]
    5ef0:	46b3      	mov	fp, r6
    5ef2:	46a1      	mov	r9, r4
    5ef4:	4644      	mov	r4, r8
    5ef6:	46aa      	mov	sl, r5

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Find the physical page index for the new spare row pages */
		uint32_t new_page =
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    5ef8:	2387      	movs	r3, #135	; 0x87
    5efa:	4834      	ldr	r0, [pc, #208]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5efc:	5cc6      	ldrb	r6, [r0, r3]
    5efe:	00b6      	lsls	r6, r6, #2
    5f00:	19f6      	adds	r6, r6, r7

		/* Commit any cached data to physical non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    5f02:	4933      	ldr	r1, [pc, #204]	; (5fd0 <eeprom_emulator_write_page+0x184>)
    5f04:	4788      	blx	r1
    5f06:	46a0      	mov	r8, r4

		/* Check if we we are looking at the page the calling function wishes
		 * to change during the move operation */
		if (logical_page == page_trans[c].logical_page) {
    5f08:	7823      	ldrb	r3, [r4, #0]
    5f0a:	454b      	cmp	r3, r9
    5f0c:	d109      	bne.n	5f22 <eeprom_emulator_write_page+0xd6>
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;
    5f0e:	2388      	movs	r3, #136	; 0x88
    5f10:	4648      	mov	r0, r9
    5f12:	4a2e      	ldr	r2, [pc, #184]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5f14:	54d0      	strb	r0, [r2, r3]

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    5f16:	9801      	ldr	r0, [sp, #4]
    5f18:	4651      	mov	r1, sl
    5f1a:	223c      	movs	r2, #60	; 0x3c
    5f1c:	4b2d      	ldr	r3, [pc, #180]	; (5fd4 <eeprom_emulator_write_page+0x188>)
    5f1e:	4798      	blx	r3
    5f20:	e003      	b.n	5f2a <eeprom_emulator_write_page+0xde>
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    5f22:	7860      	ldrb	r0, [r4, #1]
    5f24:	9900      	ldr	r1, [sp, #0]
    5f26:	4b2c      	ldr	r3, [pc, #176]	; (5fd8 <eeprom_emulator_write_page+0x18c>)
    5f28:	4798      	blx	r3
		}

		/* Fill the physical NVM buffer with the new data so that it can be
		 * quickly committed in the future if needed due to a low power
		 * condition */
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    5f2a:	b2b0      	uxth	r0, r6
    5f2c:	4d27      	ldr	r5, [pc, #156]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5f2e:	1c29      	adds	r1, r5, #0
    5f30:	3188      	adds	r1, #136	; 0x88
    5f32:	4b2a      	ldr	r3, [pc, #168]	; (5fdc <eeprom_emulator_write_page+0x190>)
    5f34:	4798      	blx	r3

		/* Update the page map with the new page location and indicate that
		 * the cache now holds new data */
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
    5f36:	4641      	mov	r1, r8
    5f38:	780b      	ldrb	r3, [r1, #0]
    5f3a:	18eb      	adds	r3, r5, r3
    5f3c:	72de      	strb	r6, [r3, #11]
		_eeprom_instance.cache_active = true;
    5f3e:	2201      	movs	r2, #1
    5f40:	23c8      	movs	r3, #200	; 0xc8
    5f42:	54ea      	strb	r2, [r5, r3]
    5f44:	3701      	adds	r7, #1
    5f46:	3402      	adds	r4, #2
			}
		}
	}

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
    5f48:	2f02      	cmp	r7, #2
    5f4a:	d1d5      	bne.n	5ef8 <eeprom_emulator_write_page+0xac>
    5f4c:	465e      	mov	r6, fp
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
		_eeprom_instance.cache_active = true;
	}

	/* Erase the row that was moved and set it as the new spare row */
	_eeprom_emulator_nvm_erase_row(row_number);
    5f4e:	4658      	mov	r0, fp
    5f50:	4b23      	ldr	r3, [pc, #140]	; (5fe0 <eeprom_emulator_write_page+0x194>)
    5f52:	4798      	blx	r3

	/* Keep the index of the new spare row */
	_eeprom_instance.spare_row = row_number;
    5f54:	2387      	movs	r3, #135	; 0x87
    5f56:	4a1d      	ldr	r2, [pc, #116]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5f58:	54d6      	strb	r6, [r2, r3]
				_eeprom_instance.page_map[logical_page] / NVMCTRL_ROW_PAGES,
				logical_page,
				data);

		/* New data is now written and the cache is updated, exit */
		return STATUS_OK;
    5f5a:	2000      	movs	r0, #0
    5f5c:	e02e      	b.n	5fbc <eeprom_emulator_write_page+0x170>
	}

	/* Update the page cache header section with the new page header */
	_eeprom_instance.cache.header.logical_page = logical_page;
    5f5e:	4e1b      	ldr	r6, [pc, #108]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5f60:	2388      	movs	r3, #136	; 0x88
    5f62:	54f4      	strb	r4, [r6, r3]

	/* Update the page cache contents with the new data */
	memcpy(&_eeprom_instance.cache.data,
    5f64:	1c30      	adds	r0, r6, #0
    5f66:	308c      	adds	r0, #140	; 0x8c
    5f68:	1c29      	adds	r1, r5, #0
    5f6a:	223c      	movs	r2, #60	; 0x3c
    5f6c:	4b19      	ldr	r3, [pc, #100]	; (5fd4 <eeprom_emulator_write_page+0x188>)
    5f6e:	4798      	blx	r3
			data,
			EEPROM_PAGE_SIZE);

	/* Fill the physical NVM buffer with the new data so that it can be quickly
	 * committed in the future if needed due to a low power condition */
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    5f70:	1c31      	adds	r1, r6, #0
    5f72:	3188      	adds	r1, #136	; 0x88
    5f74:	1c38      	adds	r0, r7, #0
    5f76:	4b19      	ldr	r3, [pc, #100]	; (5fdc <eeprom_emulator_write_page+0x190>)
    5f78:	4798      	blx	r3

	/* Update the cache parameters and mark the cache as active */
	_eeprom_instance.page_map[logical_page] = new_page;
    5f7a:	1934      	adds	r4, r6, r4
    5f7c:	72e7      	strb	r7, [r4, #11]
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;
    5f7e:	2201      	movs	r2, #1
    5f80:	23c8      	movs	r3, #200	; 0xc8
    5f82:	54f2      	strb	r2, [r6, r3]

	return STATUS_OK;
    5f84:	2000      	movs	r0, #0
    5f86:	e019      	b.n	5fbc <eeprom_emulator_write_page+0x170>
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
    5f88:	0231      	lsls	r1, r6, #8
	struct {
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
    5f8a:	4b10      	ldr	r3, [pc, #64]	; (5fcc <eeprom_emulator_write_page+0x180>)
    5f8c:	685b      	ldr	r3, [r3, #4]
    5f8e:	1859      	adds	r1, r3, r1
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];

	/* There should be two logical pages of data in each row, possibly with
	 * multiple revisions (right-most version is the newest). Start by assuming
	 * the left-most two pages contain the newest page revisions. */
	page_trans[0].logical_page  = row_data[0].header.logical_page;
    5f90:	ab03      	add	r3, sp, #12
    5f92:	780a      	ldrb	r2, [r1, #0]
    5f94:	701a      	strb	r2, [r3, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
    5f96:	00b2      	lsls	r2, r6, #2
    5f98:	705a      	strb	r2, [r3, #1]

	page_trans[1].logical_page  = row_data[1].header.logical_page;
    5f9a:	2040      	movs	r0, #64	; 0x40
    5f9c:	5c08      	ldrb	r0, [r1, r0]
    5f9e:	7098      	strb	r0, [r3, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
    5fa0:	1c50      	adds	r0, r2, #1
    5fa2:	70d8      	strb	r0, [r3, #3]
    5fa4:	4698      	mov	r8, r3
    5fa6:	a804      	add	r0, sp, #16
    5fa8:	4684      	mov	ip, r0

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    5faa:	2080      	movs	r0, #128	; 0x80
    5fac:	5c0f      	ldrb	r7, [r1, r0]
    5fae:	20c0      	movs	r0, #192	; 0xc0
    5fb0:	5c08      	ldrb	r0, [r1, r0]
    5fb2:	4681      	mov	r9, r0
				page_trans[c].physical_page =
    5fb4:	1c91      	adds	r1, r2, #2
    5fb6:	468a      	mov	sl, r1
    5fb8:	3203      	adds	r2, #3
    5fba:	e788      	b.n	5ece <eeprom_emulator_write_page+0x82>
	_eeprom_instance.page_map[logical_page] = new_page;
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;

	return STATUS_OK;
}
    5fbc:	b005      	add	sp, #20
    5fbe:	bc3c      	pop	{r2, r3, r4, r5}
    5fc0:	4690      	mov	r8, r2
    5fc2:	4699      	mov	r9, r3
    5fc4:	46a2      	mov	sl, r4
    5fc6:	46ab      	mov	fp, r5
    5fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5fca:	46c0      	nop			; (mov r8, r8)
    5fcc:	20000224 	.word	0x20000224
    5fd0:	00005e21 	.word	0x00005e21
    5fd4:	00006991 	.word	0x00006991
    5fd8:	00005b79 	.word	0x00005b79
    5fdc:	00005bb9 	.word	0x00005bb9
    5fe0:	00005b9d 	.word	0x00005b9d

00005fe4 <Dummy_Handler>:
 */
void Dummy_Handler(void)
{
        while (0) {
        }
}
    5fe4:	4770      	bx	lr
    5fe6:	46c0      	nop			; (mov r8, r8)

00005fe8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    5fe8:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    5fea:	4b2c      	ldr	r3, [pc, #176]	; (609c <Reset_Handler+0xb4>)
    5fec:	4a2c      	ldr	r2, [pc, #176]	; (60a0 <Reset_Handler+0xb8>)
    5fee:	429a      	cmp	r2, r3
    5ff0:	d003      	beq.n	5ffa <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    5ff2:	4b2c      	ldr	r3, [pc, #176]	; (60a4 <Reset_Handler+0xbc>)
    5ff4:	4a29      	ldr	r2, [pc, #164]	; (609c <Reset_Handler+0xb4>)
    5ff6:	429a      	cmp	r2, r3
    5ff8:	d304      	bcc.n	6004 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    5ffa:	4b2b      	ldr	r3, [pc, #172]	; (60a8 <Reset_Handler+0xc0>)
    5ffc:	4a2b      	ldr	r2, [pc, #172]	; (60ac <Reset_Handler+0xc4>)
    5ffe:	429a      	cmp	r2, r3
    6000:	d310      	bcc.n	6024 <Reset_Handler+0x3c>
    6002:	e01b      	b.n	603c <Reset_Handler+0x54>
    6004:	4b2a      	ldr	r3, [pc, #168]	; (60b0 <Reset_Handler+0xc8>)
    6006:	4827      	ldr	r0, [pc, #156]	; (60a4 <Reset_Handler+0xbc>)
    6008:	3003      	adds	r0, #3
    600a:	1ac0      	subs	r0, r0, r3
    600c:	0880      	lsrs	r0, r0, #2
    600e:	3001      	adds	r0, #1
    6010:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    6012:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    6014:	4921      	ldr	r1, [pc, #132]	; (609c <Reset_Handler+0xb4>)
    6016:	4a22      	ldr	r2, [pc, #136]	; (60a0 <Reset_Handler+0xb8>)
    6018:	58d4      	ldr	r4, [r2, r3]
    601a:	50cc      	str	r4, [r1, r3]
    601c:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    601e:	4283      	cmp	r3, r0
    6020:	d1fa      	bne.n	6018 <Reset_Handler+0x30>
    6022:	e7ea      	b.n	5ffa <Reset_Handler+0x12>
    6024:	4b21      	ldr	r3, [pc, #132]	; (60ac <Reset_Handler+0xc4>)
    6026:	1d1a      	adds	r2, r3, #4
    6028:	491f      	ldr	r1, [pc, #124]	; (60a8 <Reset_Handler+0xc0>)
    602a:	3103      	adds	r1, #3
    602c:	1a89      	subs	r1, r1, r2
    602e:	0889      	lsrs	r1, r1, #2
    6030:	0089      	lsls	r1, r1, #2
    6032:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    6034:	2100      	movs	r1, #0
    6036:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    6038:	4293      	cmp	r3, r2
    603a:	d1fc      	bne.n	6036 <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    603c:	4b1d      	ldr	r3, [pc, #116]	; (60b4 <Reset_Handler+0xcc>)
    603e:	21ff      	movs	r1, #255	; 0xff
    6040:	4a1d      	ldr	r2, [pc, #116]	; (60b8 <Reset_Handler+0xd0>)
    6042:	438a      	bics	r2, r1
    6044:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    6046:	2102      	movs	r1, #2
    6048:	2390      	movs	r3, #144	; 0x90
    604a:	005b      	lsls	r3, r3, #1
    604c:	4a1b      	ldr	r2, [pc, #108]	; (60bc <Reset_Handler+0xd4>)
    604e:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    6050:	4b1b      	ldr	r3, [pc, #108]	; (60c0 <Reset_Handler+0xd8>)
    6052:	78d8      	ldrb	r0, [r3, #3]
    6054:	2103      	movs	r1, #3
    6056:	4388      	bics	r0, r1
    6058:	2202      	movs	r2, #2
    605a:	4310      	orrs	r0, r2
    605c:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    605e:	78dd      	ldrb	r5, [r3, #3]
    6060:	240c      	movs	r4, #12
    6062:	43a5      	bics	r5, r4
    6064:	2008      	movs	r0, #8
    6066:	4305      	orrs	r5, r0
    6068:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    606a:	4b16      	ldr	r3, [pc, #88]	; (60c4 <Reset_Handler+0xdc>)
    606c:	7b9e      	ldrb	r6, [r3, #14]
    606e:	2530      	movs	r5, #48	; 0x30
    6070:	43ae      	bics	r6, r5
    6072:	2520      	movs	r5, #32
    6074:	4335      	orrs	r5, r6
    6076:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    6078:	7b9d      	ldrb	r5, [r3, #14]
    607a:	43a5      	bics	r5, r4
    607c:	4328      	orrs	r0, r5
    607e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    6080:	7b98      	ldrb	r0, [r3, #14]
    6082:	4388      	bics	r0, r1
    6084:	4302      	orrs	r2, r0
    6086:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    6088:	4b0f      	ldr	r3, [pc, #60]	; (60c8 <Reset_Handler+0xe0>)
    608a:	6859      	ldr	r1, [r3, #4]
    608c:	2280      	movs	r2, #128	; 0x80
    608e:	430a      	orrs	r2, r1
    6090:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    6092:	4b0e      	ldr	r3, [pc, #56]	; (60cc <Reset_Handler+0xe4>)
    6094:	4798      	blx	r3

        /* Branch to main function */
        main();
    6096:	4b0e      	ldr	r3, [pc, #56]	; (60d0 <Reset_Handler+0xe8>)
    6098:	4798      	blx	r3
    609a:	e7fe      	b.n	609a <Reset_Handler+0xb2>
    609c:	20000000 	.word	0x20000000
    60a0:	0000fc5c 	.word	0x0000fc5c
    60a4:	200001ac 	.word	0x200001ac
    60a8:	20002ff4 	.word	0x20002ff4
    60ac:	200001ac 	.word	0x200001ac
    60b0:	20000004 	.word	0x20000004
    60b4:	e000ed00 	.word	0xe000ed00
    60b8:	00000000 	.word	0x00000000
    60bc:	41007000 	.word	0x41007000
    60c0:	41005000 	.word	0x41005000
    60c4:	41004800 	.word	0x41004800
    60c8:	41004000 	.word	0x41004000
    60cc:	00006945 	.word	0x00006945
    60d0:	0000620d 	.word	0x0000620d

000060d4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    60d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    60d6:	4647      	mov	r7, r8
    60d8:	b480      	push	{r7}
    60da:	1c0c      	adds	r4, r1, #0
    60dc:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    60de:	2800      	cmp	r0, #0
    60e0:	d10c      	bne.n	60fc <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    60e2:	2a00      	cmp	r2, #0
    60e4:	dd0d      	ble.n	6102 <_read+0x2e>
    60e6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    60e8:	4e09      	ldr	r6, [pc, #36]	; (6110 <_read+0x3c>)
    60ea:	4d0a      	ldr	r5, [pc, #40]	; (6114 <_read+0x40>)
    60ec:	6830      	ldr	r0, [r6, #0]
    60ee:	1c21      	adds	r1, r4, #0
    60f0:	682b      	ldr	r3, [r5, #0]
    60f2:	4798      	blx	r3
		ptr++;
    60f4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    60f6:	42bc      	cmp	r4, r7
    60f8:	d1f8      	bne.n	60ec <_read+0x18>
    60fa:	e004      	b.n	6106 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    60fc:	2001      	movs	r0, #1
    60fe:	4240      	negs	r0, r0
    6100:	e002      	b.n	6108 <_read+0x34>
	}

	for (; len > 0; --len) {
    6102:	2000      	movs	r0, #0
    6104:	e000      	b.n	6108 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    6106:	4640      	mov	r0, r8
	}
	return nChars;
}
    6108:	bc04      	pop	{r2}
    610a:	4690      	mov	r8, r2
    610c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    610e:	46c0      	nop			; (mov r8, r8)
    6110:	20002fec 	.word	0x20002fec
    6114:	20002fe4 	.word	0x20002fe4

00006118 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    6118:	b5f0      	push	{r4, r5, r6, r7, lr}
    611a:	4647      	mov	r7, r8
    611c:	b480      	push	{r7}
    611e:	1c0e      	adds	r6, r1, #0
    6120:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    6122:	3801      	subs	r0, #1
    6124:	2802      	cmp	r0, #2
    6126:	d810      	bhi.n	614a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    6128:	2a00      	cmp	r2, #0
    612a:	d011      	beq.n	6150 <_write+0x38>
    612c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    612e:	4b0d      	ldr	r3, [pc, #52]	; (6164 <_write+0x4c>)
    6130:	4698      	mov	r8, r3
    6132:	4f0d      	ldr	r7, [pc, #52]	; (6168 <_write+0x50>)
    6134:	4643      	mov	r3, r8
    6136:	6818      	ldr	r0, [r3, #0]
    6138:	5d31      	ldrb	r1, [r6, r4]
    613a:	683b      	ldr	r3, [r7, #0]
    613c:	4798      	blx	r3
    613e:	2800      	cmp	r0, #0
    6140:	db08      	blt.n	6154 <_write+0x3c>
			return -1;
		}
		++nChars;
    6142:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    6144:	42a5      	cmp	r5, r4
    6146:	d1f5      	bne.n	6134 <_write+0x1c>
    6148:	e007      	b.n	615a <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    614a:	2001      	movs	r0, #1
    614c:	4240      	negs	r0, r0
    614e:	e005      	b.n	615c <_write+0x44>
	}

	for (; len != 0; --len) {
    6150:	2000      	movs	r0, #0
    6152:	e003      	b.n	615c <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    6154:	2001      	movs	r0, #1
    6156:	4240      	negs	r0, r0
    6158:	e000      	b.n	615c <_write+0x44>
		}
		++nChars;
    615a:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    615c:	bc04      	pop	{r2}
    615e:	4690      	mov	r8, r2
    6160:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6162:	46c0      	nop			; (mov r8, r8)
    6164:	20002fec 	.word	0x20002fec
    6168:	20002fe8 	.word	0x20002fe8

0000616c <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    616c:	4b06      	ldr	r3, [pc, #24]	; (6188 <_sbrk+0x1c>)
    616e:	681b      	ldr	r3, [r3, #0]
    6170:	2b00      	cmp	r3, #0
    6172:	d102      	bne.n	617a <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    6174:	4a05      	ldr	r2, [pc, #20]	; (618c <_sbrk+0x20>)
    6176:	4b04      	ldr	r3, [pc, #16]	; (6188 <_sbrk+0x1c>)
    6178:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    617a:	4a03      	ldr	r2, [pc, #12]	; (6188 <_sbrk+0x1c>)
    617c:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    617e:	1818      	adds	r0, r3, r0
    6180:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    6182:	1c18      	adds	r0, r3, #0
    6184:	4770      	bx	lr
    6186:	46c0      	nop			; (mov r8, r8)
    6188:	200002f0 	.word	0x200002f0
    618c:	20004ff8 	.word	0x20004ff8

00006190 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    6190:	2001      	movs	r0, #1
}
    6192:	4240      	negs	r0, r0
    6194:	4770      	bx	lr
    6196:	46c0      	nop			; (mov r8, r8)

00006198 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    6198:	2380      	movs	r3, #128	; 0x80
    619a:	019b      	lsls	r3, r3, #6
    619c:	604b      	str	r3, [r1, #4]

	return 0;
}
    619e:	2000      	movs	r0, #0
    61a0:	4770      	bx	lr
    61a2:	46c0      	nop			; (mov r8, r8)

000061a4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    61a4:	2001      	movs	r0, #1
    61a6:	4770      	bx	lr

000061a8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    61a8:	2000      	movs	r0, #0
    61aa:	4770      	bx	lr

000061ac <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    61ac:	4b01      	ldr	r3, [pc, #4]	; (61b4 <update_adxl_gforce_x+0x8>)
    61ae:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    61b0:	4770      	bx	lr
    61b2:	46c0      	nop			; (mov r8, r8)
    61b4:	20000750 	.word	0x20000750

000061b8 <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    61b8:	4b01      	ldr	r3, [pc, #4]	; (61c0 <update_adxl_gforce_y+0x8>)
    61ba:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    61bc:	4770      	bx	lr
    61be:	46c0      	nop			; (mov r8, r8)
    61c0:	20000750 	.word	0x20000750

000061c4 <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    61c4:	4b01      	ldr	r3, [pc, #4]	; (61cc <update_adxl_gforce_z+0x8>)
    61c6:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    61c8:	4770      	bx	lr
    61ca:	46c0      	nop			; (mov r8, r8)
    61cc:	20000750 	.word	0x20000750

000061d0 <tc_callback_logger_service>:
	background_service_platform();
}

//RTC Callback
static void tc_callback_logger_service(void)
{
    61d0:	b510      	push	{r4, lr}
	run_every_second_platform();
    61d2:	4b07      	ldr	r3, [pc, #28]	; (61f0 <tc_callback_logger_service+0x20>)
    61d4:	4798      	blx	r3
	
	if(gps_logging_enabled) {
    61d6:	4b07      	ldr	r3, [pc, #28]	; (61f4 <tc_callback_logger_service+0x24>)
    61d8:	781b      	ldrb	r3, [r3, #0]
    61da:	2b00      	cmp	r3, #0
    61dc:	d006      	beq.n	61ec <tc_callback_logger_service+0x1c>
		sim808_send_command(CMD_GET_GPS_DATA);
    61de:	4b06      	ldr	r3, [pc, #24]	; (61f8 <tc_callback_logger_service+0x28>)
    61e0:	6818      	ldr	r0, [r3, #0]
    61e2:	6859      	ldr	r1, [r3, #4]
    61e4:	689a      	ldr	r2, [r3, #8]
    61e6:	68db      	ldr	r3, [r3, #12]
    61e8:	4c04      	ldr	r4, [pc, #16]	; (61fc <tc_callback_logger_service+0x2c>)
    61ea:	47a0      	blx	r4
	}
	
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    61ec:	bd10      	pop	{r4, pc}
    61ee:	46c0      	nop			; (mov r8, r8)
    61f0:	00001cf9 	.word	0x00001cf9
    61f4:	20000794 	.word	0x20000794
    61f8:	2000032c 	.word	0x2000032c
    61fc:	00002a65 	.word	0x00002a65

00006200 <tc_callback_bg_service>:
#include "platform.h"


//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    6200:	b508      	push	{r3, lr}
	background_service_platform();
    6202:	4b01      	ldr	r3, [pc, #4]	; (6208 <tc_callback_bg_service+0x8>)
    6204:	4798      	blx	r3
}
    6206:	bd08      	pop	{r3, pc}
    6208:	00001d05 	.word	0x00001d05

0000620c <main>:
	//port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    620c:	b570      	push	{r4, r5, r6, lr}
    620e:	b086      	sub	sp, #24
	//Start and set up system
	system_init();
    6210:	4b1a      	ldr	r3, [pc, #104]	; (627c <main+0x70>)
    6212:	4798      	blx	r3
	delay_init();
    6214:	4b1a      	ldr	r3, [pc, #104]	; (6280 <main+0x74>)
    6216:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    6218:	4b1a      	ldr	r3, [pc, #104]	; (6284 <main+0x78>)
    621a:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    621c:	481a      	ldr	r0, [pc, #104]	; (6288 <main+0x7c>)
    621e:	4b1b      	ldr	r3, [pc, #108]	; (628c <main+0x80>)
    6220:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    6222:	2300      	movs	r3, #0
    6224:	9303      	str	r3, [sp, #12]
    6226:	9304      	str	r3, [sp, #16]
    6228:	9305      	str	r3, [sp, #20]
    622a:	4b19      	ldr	r3, [pc, #100]	; (6290 <main+0x84>)
    622c:	9300      	str	r3, [sp, #0]
    622e:	4b19      	ldr	r3, [pc, #100]	; (6294 <main+0x88>)
    6230:	9301      	str	r3, [sp, #4]
    6232:	4b19      	ldr	r3, [pc, #100]	; (6298 <main+0x8c>)
    6234:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    6236:	2003      	movs	r0, #3
    6238:	4669      	mov	r1, sp
    623a:	4b18      	ldr	r3, [pc, #96]	; (629c <main+0x90>)
    623c:	4798      	blx	r3
	
	//setup for platform
 	init_platform();
    623e:	4b18      	ldr	r3, [pc, #96]	; (62a0 <main+0x94>)
    6240:	4798      	blx	r3
	 
	//Wait some for button read and then calibrate adxl
	init_adxl_calibration(adxl_calibrate_button_platform);
    6242:	4818      	ldr	r0, [pc, #96]	; (62a4 <main+0x98>)
    6244:	4b18      	ldr	r3, [pc, #96]	; (62a8 <main+0x9c>)
    6246:	4798      	blx	r3
	 
	//Setup SIM808 module
	sim808_init();
    6248:	4b18      	ldr	r3, [pc, #96]	; (62ac <main+0xa0>)
    624a:	4798      	blx	r3
	
	//Start rtc for logging interval
	rtc_lib_configure_soft_alarms();
    624c:	4b18      	ldr	r3, [pc, #96]	; (62b0 <main+0xa4>)
    624e:	4798      	blx	r3
		
	//Data logging
	rtc_lib_set_soft_alarm_simple(1, tc_callback_logger_service);
    6250:	2001      	movs	r0, #1
    6252:	4918      	ldr	r1, [pc, #96]	; (62b4 <main+0xa8>)
    6254:	4c18      	ldr	r4, [pc, #96]	; (62b8 <main+0xac>)
    6256:	47a0      	blx	r4
	
	//And uploading
	rtc_lib_set_soft_alarm_simple(10, gprs_send_data_log);
    6258:	200a      	movs	r0, #10
    625a:	4918      	ldr	r1, [pc, #96]	; (62bc <main+0xb0>)
    625c:	47a0      	blx	r4
	
	before_main_loop_platform();
    625e:	4b18      	ldr	r3, [pc, #96]	; (62c0 <main+0xb4>)
    6260:	4798      	blx	r3
	while (true) 
	{
		/* Infinite loop */

		//Update floats from accelerometer
		recalculate_accelerometer_values();
    6262:	4d18      	ldr	r5, [pc, #96]	; (62c4 <main+0xb8>)
			
		if(SIM808_buf.available == 1) {
    6264:	4c18      	ldr	r4, [pc, #96]	; (62c8 <main+0xbc>)
			sim808_parse_response();
    6266:	4e19      	ldr	r6, [pc, #100]	; (62cc <main+0xc0>)
	while (true) 
	{
		/* Infinite loop */

		//Update floats from accelerometer
		recalculate_accelerometer_values();
    6268:	47a8      	blx	r5
			
		if(SIM808_buf.available == 1) {
    626a:	2381      	movs	r3, #129	; 0x81
    626c:	5ce3      	ldrb	r3, [r4, r3]
    626e:	2b01      	cmp	r3, #1
    6270:	d100      	bne.n	6274 <main+0x68>
			sim808_parse_response();
    6272:	47b0      	blx	r6
		}
			
		//Run platform specifics
		main_platform();
    6274:	4b16      	ldr	r3, [pc, #88]	; (62d0 <main+0xc4>)
    6276:	4798      	blx	r3
	
		
	}
    6278:	e7f6      	b.n	6268 <main+0x5c>
    627a:	46c0      	nop			; (mov r8, r8)
    627c:	00005715 	.word	0x00005715
    6280:	000035bd 	.word	0x000035bd
    6284:	00003561 	.word	0x00003561
    6288:	00006201 	.word	0x00006201
    628c:	00003571 	.word	0x00003571
    6290:	000061c5 	.word	0x000061c5
    6294:	000061b9 	.word	0x000061b9
    6298:	000061ad 	.word	0x000061ad
    629c:	00000519 	.word	0x00000519
    62a0:	00001c6d 	.word	0x00001c6d
    62a4:	20000300 	.word	0x20000300
    62a8:	000003ed 	.word	0x000003ed
    62ac:	00002ff9 	.word	0x00002ff9
    62b0:	000028a5 	.word	0x000028a5
    62b4:	000061d1 	.word	0x000061d1
    62b8:	000028d5 	.word	0x000028d5
    62bc:	00001f15 	.word	0x00001f15
    62c0:	00001b39 	.word	0x00001b39
    62c4:	00000111 	.word	0x00000111
    62c8:	20000c24 	.word	0x20000c24
    62cc:	00002a95 	.word	0x00002a95
    62d0:	00001b55 	.word	0x00001b55
    62d4:	00000000 	.word	0x00000000

000062d8 <atan>:
    62d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    62da:	4656      	mov	r6, sl
    62dc:	464d      	mov	r5, r9
    62de:	4644      	mov	r4, r8
    62e0:	465f      	mov	r7, fp
    62e2:	4bc5      	ldr	r3, [pc, #788]	; (65f8 <atan+0x320>)
    62e4:	b4f0      	push	{r4, r5, r6, r7}
    62e6:	004e      	lsls	r6, r1, #1
    62e8:	4681      	mov	r9, r0
    62ea:	4688      	mov	r8, r1
    62ec:	468a      	mov	sl, r1
    62ee:	0876      	lsrs	r6, r6, #1
    62f0:	429e      	cmp	r6, r3
    62f2:	dd0c      	ble.n	630e <atan+0x36>
    62f4:	4bc1      	ldr	r3, [pc, #772]	; (65fc <atan+0x324>)
    62f6:	429e      	cmp	r6, r3
    62f8:	dd00      	ble.n	62fc <atan+0x24>
    62fa:	e0a7      	b.n	644c <atan+0x174>
    62fc:	d100      	bne.n	6300 <atan+0x28>
    62fe:	e0a2      	b.n	6446 <atan+0x16e>
    6300:	4650      	mov	r0, sl
    6302:	4abf      	ldr	r2, [pc, #764]	; (6600 <atan+0x328>)
    6304:	2800      	cmp	r0, #0
    6306:	dc00      	bgt.n	630a <atan+0x32>
    6308:	e0e3      	b.n	64d2 <atan+0x1fa>
    630a:	4bbe      	ldr	r3, [pc, #760]	; (6604 <atan+0x32c>)
    630c:	e0a6      	b.n	645c <atan+0x184>
    630e:	4bbe      	ldr	r3, [pc, #760]	; (6608 <atan+0x330>)
    6310:	429e      	cmp	r6, r3
    6312:	dd00      	ble.n	6316 <atan+0x3e>
    6314:	e0b8      	b.n	6488 <atan+0x1b0>
    6316:	4bbd      	ldr	r3, [pc, #756]	; (660c <atan+0x334>)
    6318:	429e      	cmp	r6, r3
    631a:	dc00      	bgt.n	631e <atan+0x46>
    631c:	e0a6      	b.n	646c <atan+0x194>
    631e:	2401      	movs	r4, #1
    6320:	4264      	negs	r4, r4
    6322:	46a3      	mov	fp, r4
    6324:	464a      	mov	r2, r9
    6326:	4643      	mov	r3, r8
    6328:	4648      	mov	r0, r9
    632a:	4641      	mov	r1, r8
    632c:	f006 fbec 	bl	cb08 <__aeabi_dmul>
    6330:	1c06      	adds	r6, r0, #0
    6332:	1c0f      	adds	r7, r1, #0
    6334:	1c32      	adds	r2, r6, #0
    6336:	1c3b      	adds	r3, r7, #0
    6338:	f006 fbe6 	bl	cb08 <__aeabi_dmul>
    633c:	4b8f      	ldr	r3, [pc, #572]	; (657c <atan+0x2a4>)
    633e:	4a8e      	ldr	r2, [pc, #568]	; (6578 <atan+0x2a0>)
    6340:	1c04      	adds	r4, r0, #0
    6342:	1c0d      	adds	r5, r1, #0
    6344:	f006 fbe0 	bl	cb08 <__aeabi_dmul>
    6348:	4a8d      	ldr	r2, [pc, #564]	; (6580 <atan+0x2a8>)
    634a:	4b8e      	ldr	r3, [pc, #568]	; (6584 <atan+0x2ac>)
    634c:	f005 fc50 	bl	bbf0 <__aeabi_dadd>
    6350:	1c22      	adds	r2, r4, #0
    6352:	1c2b      	adds	r3, r5, #0
    6354:	f006 fbd8 	bl	cb08 <__aeabi_dmul>
    6358:	4a8b      	ldr	r2, [pc, #556]	; (6588 <atan+0x2b0>)
    635a:	4b8c      	ldr	r3, [pc, #560]	; (658c <atan+0x2b4>)
    635c:	f005 fc48 	bl	bbf0 <__aeabi_dadd>
    6360:	1c22      	adds	r2, r4, #0
    6362:	1c2b      	adds	r3, r5, #0
    6364:	f006 fbd0 	bl	cb08 <__aeabi_dmul>
    6368:	4a89      	ldr	r2, [pc, #548]	; (6590 <atan+0x2b8>)
    636a:	4b8a      	ldr	r3, [pc, #552]	; (6594 <atan+0x2bc>)
    636c:	f005 fc40 	bl	bbf0 <__aeabi_dadd>
    6370:	1c22      	adds	r2, r4, #0
    6372:	1c2b      	adds	r3, r5, #0
    6374:	f006 fbc8 	bl	cb08 <__aeabi_dmul>
    6378:	4a87      	ldr	r2, [pc, #540]	; (6598 <atan+0x2c0>)
    637a:	4b88      	ldr	r3, [pc, #544]	; (659c <atan+0x2c4>)
    637c:	f005 fc38 	bl	bbf0 <__aeabi_dadd>
    6380:	1c22      	adds	r2, r4, #0
    6382:	1c2b      	adds	r3, r5, #0
    6384:	f006 fbc0 	bl	cb08 <__aeabi_dmul>
    6388:	4a85      	ldr	r2, [pc, #532]	; (65a0 <atan+0x2c8>)
    638a:	4b86      	ldr	r3, [pc, #536]	; (65a4 <atan+0x2cc>)
    638c:	f005 fc30 	bl	bbf0 <__aeabi_dadd>
    6390:	1c32      	adds	r2, r6, #0
    6392:	1c3b      	adds	r3, r7, #0
    6394:	f006 fbb8 	bl	cb08 <__aeabi_dmul>
    6398:	4a83      	ldr	r2, [pc, #524]	; (65a8 <atan+0x2d0>)
    639a:	4b84      	ldr	r3, [pc, #528]	; (65ac <atan+0x2d4>)
    639c:	1c06      	adds	r6, r0, #0
    639e:	1c0f      	adds	r7, r1, #0
    63a0:	1c20      	adds	r0, r4, #0
    63a2:	1c29      	adds	r1, r5, #0
    63a4:	f006 fbb0 	bl	cb08 <__aeabi_dmul>
    63a8:	4a81      	ldr	r2, [pc, #516]	; (65b0 <atan+0x2d8>)
    63aa:	4b82      	ldr	r3, [pc, #520]	; (65b4 <atan+0x2dc>)
    63ac:	f006 fe3c 	bl	d028 <__aeabi_dsub>
    63b0:	1c22      	adds	r2, r4, #0
    63b2:	1c2b      	adds	r3, r5, #0
    63b4:	f006 fba8 	bl	cb08 <__aeabi_dmul>
    63b8:	4a7f      	ldr	r2, [pc, #508]	; (65b8 <atan+0x2e0>)
    63ba:	4b80      	ldr	r3, [pc, #512]	; (65bc <atan+0x2e4>)
    63bc:	f006 fe34 	bl	d028 <__aeabi_dsub>
    63c0:	1c22      	adds	r2, r4, #0
    63c2:	1c2b      	adds	r3, r5, #0
    63c4:	f006 fba0 	bl	cb08 <__aeabi_dmul>
    63c8:	4a7d      	ldr	r2, [pc, #500]	; (65c0 <atan+0x2e8>)
    63ca:	4b7e      	ldr	r3, [pc, #504]	; (65c4 <atan+0x2ec>)
    63cc:	f006 fe2c 	bl	d028 <__aeabi_dsub>
    63d0:	1c22      	adds	r2, r4, #0
    63d2:	1c2b      	adds	r3, r5, #0
    63d4:	f006 fb98 	bl	cb08 <__aeabi_dmul>
    63d8:	4a7b      	ldr	r2, [pc, #492]	; (65c8 <atan+0x2f0>)
    63da:	4b7c      	ldr	r3, [pc, #496]	; (65cc <atan+0x2f4>)
    63dc:	f006 fe24 	bl	d028 <__aeabi_dsub>
    63e0:	1c22      	adds	r2, r4, #0
    63e2:	1c2b      	adds	r3, r5, #0
    63e4:	f006 fb90 	bl	cb08 <__aeabi_dmul>
    63e8:	1c02      	adds	r2, r0, #0
    63ea:	4658      	mov	r0, fp
    63ec:	1c0b      	adds	r3, r1, #0
    63ee:	3001      	adds	r0, #1
    63f0:	d100      	bne.n	63f4 <atan+0x11c>
    63f2:	e070      	b.n	64d6 <atan+0x1fe>
    63f4:	4659      	mov	r1, fp
    63f6:	00cc      	lsls	r4, r1, #3
    63f8:	1c30      	adds	r0, r6, #0
    63fa:	1c39      	adds	r1, r7, #0
    63fc:	f005 fbf8 	bl	bbf0 <__aeabi_dadd>
    6400:	464a      	mov	r2, r9
    6402:	4643      	mov	r3, r8
    6404:	f006 fb80 	bl	cb08 <__aeabi_dmul>
    6408:	4d81      	ldr	r5, [pc, #516]	; (6610 <atan+0x338>)
    640a:	1c0b      	adds	r3, r1, #0
    640c:	4981      	ldr	r1, [pc, #516]	; (6614 <atan+0x33c>)
    640e:	192d      	adds	r5, r5, r4
    6410:	1c02      	adds	r2, r0, #0
    6412:	190c      	adds	r4, r1, r4
    6414:	1c10      	adds	r0, r2, #0
    6416:	1c19      	adds	r1, r3, #0
    6418:	6822      	ldr	r2, [r4, #0]
    641a:	6863      	ldr	r3, [r4, #4]
    641c:	f006 fe04 	bl	d028 <__aeabi_dsub>
    6420:	464a      	mov	r2, r9
    6422:	4643      	mov	r3, r8
    6424:	f006 fe00 	bl	d028 <__aeabi_dsub>
    6428:	1c02      	adds	r2, r0, #0
    642a:	1c0b      	adds	r3, r1, #0
    642c:	6828      	ldr	r0, [r5, #0]
    642e:	6869      	ldr	r1, [r5, #4]
    6430:	f006 fdfa 	bl	d028 <__aeabi_dsub>
    6434:	1c02      	adds	r2, r0, #0
    6436:	4650      	mov	r0, sl
    6438:	1c0b      	adds	r3, r1, #0
    643a:	2800      	cmp	r0, #0
    643c:	da0e      	bge.n	645c <atan+0x184>
    643e:	2080      	movs	r0, #128	; 0x80
    6440:	0600      	lsls	r0, r0, #24
    6442:	180b      	adds	r3, r1, r0
    6444:	e00a      	b.n	645c <atan+0x184>
    6446:	2800      	cmp	r0, #0
    6448:	d100      	bne.n	644c <atan+0x174>
    644a:	e759      	b.n	6300 <atan+0x28>
    644c:	464a      	mov	r2, r9
    644e:	4643      	mov	r3, r8
    6450:	4648      	mov	r0, r9
    6452:	4641      	mov	r1, r8
    6454:	f005 fbcc 	bl	bbf0 <__aeabi_dadd>
    6458:	1c02      	adds	r2, r0, #0
    645a:	1c0b      	adds	r3, r1, #0
    645c:	1c10      	adds	r0, r2, #0
    645e:	1c19      	adds	r1, r3, #0
    6460:	bc3c      	pop	{r2, r3, r4, r5}
    6462:	4690      	mov	r8, r2
    6464:	4699      	mov	r9, r3
    6466:	46a2      	mov	sl, r4
    6468:	46ab      	mov	fp, r5
    646a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    646c:	4a58      	ldr	r2, [pc, #352]	; (65d0 <atan+0x2f8>)
    646e:	4b59      	ldr	r3, [pc, #356]	; (65d4 <atan+0x2fc>)
    6470:	f005 fbbe 	bl	bbf0 <__aeabi_dadd>
    6474:	4a58      	ldr	r2, [pc, #352]	; (65d8 <atan+0x300>)
    6476:	4b59      	ldr	r3, [pc, #356]	; (65dc <atan+0x304>)
    6478:	f004 fc54 	bl	ad24 <__aeabi_dcmpgt>
    647c:	2800      	cmp	r0, #0
    647e:	d100      	bne.n	6482 <atan+0x1aa>
    6480:	e74d      	b.n	631e <atan+0x46>
    6482:	464a      	mov	r2, r9
    6484:	4643      	mov	r3, r8
    6486:	e7e9      	b.n	645c <atan+0x184>
    6488:	f000 f8ce 	bl	6628 <fabs>
    648c:	4b62      	ldr	r3, [pc, #392]	; (6618 <atan+0x340>)
    648e:	1c04      	adds	r4, r0, #0
    6490:	1c0d      	adds	r5, r1, #0
    6492:	429e      	cmp	r6, r3
    6494:	dc30      	bgt.n	64f8 <atan+0x220>
    6496:	4b61      	ldr	r3, [pc, #388]	; (661c <atan+0x344>)
    6498:	429e      	cmp	r6, r3
    649a:	dc56      	bgt.n	654a <atan+0x272>
    649c:	1c22      	adds	r2, r4, #0
    649e:	1c2b      	adds	r3, r5, #0
    64a0:	f005 fba6 	bl	bbf0 <__aeabi_dadd>
    64a4:	4a4c      	ldr	r2, [pc, #304]	; (65d8 <atan+0x300>)
    64a6:	4b4d      	ldr	r3, [pc, #308]	; (65dc <atan+0x304>)
    64a8:	f006 fdbe 	bl	d028 <__aeabi_dsub>
    64ac:	4a4c      	ldr	r2, [pc, #304]	; (65e0 <atan+0x308>)
    64ae:	4b4d      	ldr	r3, [pc, #308]	; (65e4 <atan+0x30c>)
    64b0:	1c06      	adds	r6, r0, #0
    64b2:	1c0f      	adds	r7, r1, #0
    64b4:	1c20      	adds	r0, r4, #0
    64b6:	1c29      	adds	r1, r5, #0
    64b8:	f005 fb9a 	bl	bbf0 <__aeabi_dadd>
    64bc:	1c02      	adds	r2, r0, #0
    64be:	1c0b      	adds	r3, r1, #0
    64c0:	1c30      	adds	r0, r6, #0
    64c2:	1c39      	adds	r1, r7, #0
    64c4:	f005 feb6 	bl	c234 <__aeabi_ddiv>
    64c8:	4688      	mov	r8, r1
    64ca:	2100      	movs	r1, #0
    64cc:	4681      	mov	r9, r0
    64ce:	468b      	mov	fp, r1
    64d0:	e728      	b.n	6324 <atan+0x4c>
    64d2:	4b53      	ldr	r3, [pc, #332]	; (6620 <atan+0x348>)
    64d4:	e7c2      	b.n	645c <atan+0x184>
    64d6:	1c30      	adds	r0, r6, #0
    64d8:	1c39      	adds	r1, r7, #0
    64da:	f005 fb89 	bl	bbf0 <__aeabi_dadd>
    64de:	464a      	mov	r2, r9
    64e0:	4643      	mov	r3, r8
    64e2:	f006 fb11 	bl	cb08 <__aeabi_dmul>
    64e6:	1c02      	adds	r2, r0, #0
    64e8:	1c0b      	adds	r3, r1, #0
    64ea:	4648      	mov	r0, r9
    64ec:	4641      	mov	r1, r8
    64ee:	f006 fd9b 	bl	d028 <__aeabi_dsub>
    64f2:	1c02      	adds	r2, r0, #0
    64f4:	1c0b      	adds	r3, r1, #0
    64f6:	e7b1      	b.n	645c <atan+0x184>
    64f8:	4b4a      	ldr	r3, [pc, #296]	; (6624 <atan+0x34c>)
    64fa:	429e      	cmp	r6, r3
    64fc:	dc1a      	bgt.n	6534 <atan+0x25c>
    64fe:	4a3a      	ldr	r2, [pc, #232]	; (65e8 <atan+0x310>)
    6500:	4b3a      	ldr	r3, [pc, #232]	; (65ec <atan+0x314>)
    6502:	f006 fd91 	bl	d028 <__aeabi_dsub>
    6506:	4a38      	ldr	r2, [pc, #224]	; (65e8 <atan+0x310>)
    6508:	4b38      	ldr	r3, [pc, #224]	; (65ec <atan+0x314>)
    650a:	1c06      	adds	r6, r0, #0
    650c:	1c0f      	adds	r7, r1, #0
    650e:	1c20      	adds	r0, r4, #0
    6510:	1c29      	adds	r1, r5, #0
    6512:	f006 faf9 	bl	cb08 <__aeabi_dmul>
    6516:	4a30      	ldr	r2, [pc, #192]	; (65d8 <atan+0x300>)
    6518:	4b30      	ldr	r3, [pc, #192]	; (65dc <atan+0x304>)
    651a:	f005 fb69 	bl	bbf0 <__aeabi_dadd>
    651e:	1c02      	adds	r2, r0, #0
    6520:	1c0b      	adds	r3, r1, #0
    6522:	1c30      	adds	r0, r6, #0
    6524:	1c39      	adds	r1, r7, #0
    6526:	f005 fe85 	bl	c234 <__aeabi_ddiv>
    652a:	4681      	mov	r9, r0
    652c:	2002      	movs	r0, #2
    652e:	4688      	mov	r8, r1
    6530:	4683      	mov	fp, r0
    6532:	e6f7      	b.n	6324 <atan+0x4c>
    6534:	482e      	ldr	r0, [pc, #184]	; (65f0 <atan+0x318>)
    6536:	492f      	ldr	r1, [pc, #188]	; (65f4 <atan+0x31c>)
    6538:	1c22      	adds	r2, r4, #0
    653a:	1c2b      	adds	r3, r5, #0
    653c:	f005 fe7a 	bl	c234 <__aeabi_ddiv>
    6540:	4688      	mov	r8, r1
    6542:	2103      	movs	r1, #3
    6544:	4681      	mov	r9, r0
    6546:	468b      	mov	fp, r1
    6548:	e6ec      	b.n	6324 <atan+0x4c>
    654a:	4a23      	ldr	r2, [pc, #140]	; (65d8 <atan+0x300>)
    654c:	4b23      	ldr	r3, [pc, #140]	; (65dc <atan+0x304>)
    654e:	f006 fd6b 	bl	d028 <__aeabi_dsub>
    6552:	4a21      	ldr	r2, [pc, #132]	; (65d8 <atan+0x300>)
    6554:	4b21      	ldr	r3, [pc, #132]	; (65dc <atan+0x304>)
    6556:	1c06      	adds	r6, r0, #0
    6558:	1c0f      	adds	r7, r1, #0
    655a:	1c20      	adds	r0, r4, #0
    655c:	1c29      	adds	r1, r5, #0
    655e:	f005 fb47 	bl	bbf0 <__aeabi_dadd>
    6562:	1c0b      	adds	r3, r1, #0
    6564:	1c02      	adds	r2, r0, #0
    6566:	1c39      	adds	r1, r7, #0
    6568:	1c30      	adds	r0, r6, #0
    656a:	f005 fe63 	bl	c234 <__aeabi_ddiv>
    656e:	2301      	movs	r3, #1
    6570:	4681      	mov	r9, r0
    6572:	4688      	mov	r8, r1
    6574:	469b      	mov	fp, r3
    6576:	e6d5      	b.n	6324 <atan+0x4c>
    6578:	e322da11 	.word	0xe322da11
    657c:	3f90ad3a 	.word	0x3f90ad3a
    6580:	24760deb 	.word	0x24760deb
    6584:	3fa97b4b 	.word	0x3fa97b4b
    6588:	a0d03d51 	.word	0xa0d03d51
    658c:	3fb10d66 	.word	0x3fb10d66
    6590:	c54c206e 	.word	0xc54c206e
    6594:	3fb745cd 	.word	0x3fb745cd
    6598:	920083ff 	.word	0x920083ff
    659c:	3fc24924 	.word	0x3fc24924
    65a0:	5555550d 	.word	0x5555550d
    65a4:	3fd55555 	.word	0x3fd55555
    65a8:	2c6a6c2f 	.word	0x2c6a6c2f
    65ac:	bfa2b444 	.word	0xbfa2b444
    65b0:	52defd9a 	.word	0x52defd9a
    65b4:	3fadde2d 	.word	0x3fadde2d
    65b8:	af749a6d 	.word	0xaf749a6d
    65bc:	3fb3b0f2 	.word	0x3fb3b0f2
    65c0:	fe231671 	.word	0xfe231671
    65c4:	3fbc71c6 	.word	0x3fbc71c6
    65c8:	9998ebc4 	.word	0x9998ebc4
    65cc:	3fc99999 	.word	0x3fc99999
    65d0:	8800759c 	.word	0x8800759c
    65d4:	7e37e43c 	.word	0x7e37e43c
    65d8:	00000000 	.word	0x00000000
    65dc:	3ff00000 	.word	0x3ff00000
    65e0:	00000000 	.word	0x00000000
    65e4:	40000000 	.word	0x40000000
    65e8:	00000000 	.word	0x00000000
    65ec:	3ff80000 	.word	0x3ff80000
    65f0:	00000000 	.word	0x00000000
    65f4:	bff00000 	.word	0xbff00000
    65f8:	440fffff 	.word	0x440fffff
    65fc:	7ff00000 	.word	0x7ff00000
    6600:	54442d18 	.word	0x54442d18
    6604:	3ff921fb 	.word	0x3ff921fb
    6608:	3fdbffff 	.word	0x3fdbffff
    660c:	3e1fffff 	.word	0x3e1fffff
    6610:	0000f800 	.word	0x0000f800
    6614:	0000f7e0 	.word	0x0000f7e0
    6618:	3ff2ffff 	.word	0x3ff2ffff
    661c:	3fe5ffff 	.word	0x3fe5ffff
    6620:	bff921fb 	.word	0xbff921fb
    6624:	40037fff 	.word	0x40037fff

00006628 <fabs>:
    6628:	004b      	lsls	r3, r1, #1
    662a:	0859      	lsrs	r1, r3, #1
    662c:	4770      	bx	lr
    662e:	46c0      	nop			; (mov r8, r8)

00006630 <sqrt>:
    6630:	b5f0      	push	{r4, r5, r6, r7, lr}
    6632:	4647      	mov	r7, r8
    6634:	b480      	push	{r7}
    6636:	b08a      	sub	sp, #40	; 0x28
    6638:	1c04      	adds	r4, r0, #0
    663a:	1c0d      	adds	r5, r1, #0
    663c:	f000 f858 	bl	66f0 <__ieee754_sqrt>
    6640:	4a29      	ldr	r2, [pc, #164]	; (66e8 <sqrt+0xb8>)
    6642:	2300      	movs	r3, #0
    6644:	56d3      	ldrsb	r3, [r2, r3]
    6646:	4690      	mov	r8, r2
    6648:	1c06      	adds	r6, r0, #0
    664a:	1c0f      	adds	r7, r1, #0
    664c:	3301      	adds	r3, #1
    664e:	d00d      	beq.n	666c <sqrt+0x3c>
    6650:	1c20      	adds	r0, r4, #0
    6652:	1c29      	adds	r1, r5, #0
    6654:	f000 f932 	bl	68bc <__fpclassifyd>
    6658:	2800      	cmp	r0, #0
    665a:	d007      	beq.n	666c <sqrt+0x3c>
    665c:	1c20      	adds	r0, r4, #0
    665e:	1c29      	adds	r1, r5, #0
    6660:	4b20      	ldr	r3, [pc, #128]	; (66e4 <sqrt+0xb4>)
    6662:	4a1f      	ldr	r2, [pc, #124]	; (66e0 <sqrt+0xb0>)
    6664:	f004 fb4a 	bl	acfc <__aeabi_dcmplt>
    6668:	2800      	cmp	r0, #0
    666a:	d105      	bne.n	6678 <sqrt+0x48>
    666c:	1c30      	adds	r0, r6, #0
    666e:	1c39      	adds	r1, r7, #0
    6670:	b00a      	add	sp, #40	; 0x28
    6672:	bc04      	pop	{r2}
    6674:	4690      	mov	r8, r2
    6676:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6678:	2301      	movs	r3, #1
    667a:	9300      	str	r3, [sp, #0]
    667c:	4b1b      	ldr	r3, [pc, #108]	; (66ec <sqrt+0xbc>)
    667e:	9404      	str	r4, [sp, #16]
    6680:	9505      	str	r5, [sp, #20]
    6682:	9301      	str	r3, [sp, #4]
    6684:	2300      	movs	r3, #0
    6686:	9308      	str	r3, [sp, #32]
    6688:	4643      	mov	r3, r8
    668a:	9402      	str	r4, [sp, #8]
    668c:	9503      	str	r5, [sp, #12]
    668e:	781c      	ldrb	r4, [r3, #0]
    6690:	2c00      	cmp	r4, #0
    6692:	d10e      	bne.n	66b2 <sqrt+0x82>
    6694:	4b13      	ldr	r3, [pc, #76]	; (66e4 <sqrt+0xb4>)
    6696:	4a12      	ldr	r2, [pc, #72]	; (66e0 <sqrt+0xb0>)
    6698:	9206      	str	r2, [sp, #24]
    669a:	9307      	str	r3, [sp, #28]
    669c:	4668      	mov	r0, sp
    669e:	f000 f93d 	bl	691c <matherr>
    66a2:	2800      	cmp	r0, #0
    66a4:	d00f      	beq.n	66c6 <sqrt+0x96>
    66a6:	9b08      	ldr	r3, [sp, #32]
    66a8:	2b00      	cmp	r3, #0
    66aa:	d111      	bne.n	66d0 <sqrt+0xa0>
    66ac:	9e06      	ldr	r6, [sp, #24]
    66ae:	9f07      	ldr	r7, [sp, #28]
    66b0:	e7dc      	b.n	666c <sqrt+0x3c>
    66b2:	490c      	ldr	r1, [pc, #48]	; (66e4 <sqrt+0xb4>)
    66b4:	480a      	ldr	r0, [pc, #40]	; (66e0 <sqrt+0xb0>)
    66b6:	1c02      	adds	r2, r0, #0
    66b8:	1c0b      	adds	r3, r1, #0
    66ba:	f005 fdbb 	bl	c234 <__aeabi_ddiv>
    66be:	9006      	str	r0, [sp, #24]
    66c0:	9107      	str	r1, [sp, #28]
    66c2:	2c02      	cmp	r4, #2
    66c4:	d1ea      	bne.n	669c <sqrt+0x6c>
    66c6:	f000 f937 	bl	6938 <__errno>
    66ca:	2321      	movs	r3, #33	; 0x21
    66cc:	6003      	str	r3, [r0, #0]
    66ce:	e7ea      	b.n	66a6 <sqrt+0x76>
    66d0:	f000 f932 	bl	6938 <__errno>
    66d4:	9c08      	ldr	r4, [sp, #32]
    66d6:	6004      	str	r4, [r0, #0]
    66d8:	e7e8      	b.n	66ac <sqrt+0x7c>
    66da:	46c0      	nop			; (mov r8, r8)
    66dc:	46c0      	nop			; (mov r8, r8)
    66de:	46c0      	nop			; (mov r8, r8)
	...
    66e8:	20000109 	.word	0x20000109
    66ec:	0000f820 	.word	0x0000f820

000066f0 <__ieee754_sqrt>:
    66f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    66f2:	465f      	mov	r7, fp
    66f4:	4656      	mov	r6, sl
    66f6:	464d      	mov	r5, r9
    66f8:	4644      	mov	r4, r8
    66fa:	b4f0      	push	{r4, r5, r6, r7}
    66fc:	4e6c      	ldr	r6, [pc, #432]	; (68b0 <__ieee754_sqrt+0x1c0>)
    66fe:	1c0d      	adds	r5, r1, #0
    6700:	1c37      	adds	r7, r6, #0
    6702:	b083      	sub	sp, #12
    6704:	1c04      	adds	r4, r0, #0
    6706:	1c02      	adds	r2, r0, #0
    6708:	1c0b      	adds	r3, r1, #0
    670a:	402f      	ands	r7, r5
    670c:	42b7      	cmp	r7, r6
    670e:	d100      	bne.n	6712 <__ieee754_sqrt+0x22>
    6710:	e0ad      	b.n	686e <__ieee754_sqrt+0x17e>
    6712:	2900      	cmp	r1, #0
    6714:	dc00      	bgt.n	6718 <__ieee754_sqrt+0x28>
    6716:	e08b      	b.n	6830 <__ieee754_sqrt+0x140>
    6718:	152f      	asrs	r7, r5, #20
    671a:	d100      	bne.n	671e <__ieee754_sqrt+0x2e>
    671c:	e094      	b.n	6848 <__ieee754_sqrt+0x158>
    671e:	4d65      	ldr	r5, [pc, #404]	; (68b4 <__ieee754_sqrt+0x1c4>)
    6720:	0309      	lsls	r1, r1, #12
    6722:	2380      	movs	r3, #128	; 0x80
    6724:	0b09      	lsrs	r1, r1, #12
    6726:	035b      	lsls	r3, r3, #13
    6728:	197f      	adds	r7, r7, r5
    672a:	430b      	orrs	r3, r1
    672c:	07fe      	lsls	r6, r7, #31
    672e:	d500      	bpl.n	6732 <__ieee754_sqrt+0x42>
    6730:	e070      	b.n	6814 <__ieee754_sqrt+0x124>
    6732:	107f      	asrs	r7, r7, #1
    6734:	0fc2      	lsrs	r2, r0, #31
    6736:	46b8      	mov	r8, r7
    6738:	005b      	lsls	r3, r3, #1
    673a:	2700      	movs	r7, #0
    673c:	2180      	movs	r1, #128	; 0x80
    673e:	189b      	adds	r3, r3, r2
    6740:	2416      	movs	r4, #22
    6742:	0042      	lsls	r2, r0, #1
    6744:	9700      	str	r7, [sp, #0]
    6746:	2000      	movs	r0, #0
    6748:	0389      	lsls	r1, r1, #14
    674a:	1845      	adds	r5, r0, r1
    674c:	429d      	cmp	r5, r3
    674e:	dc04      	bgt.n	675a <__ieee754_sqrt+0x6a>
    6750:	1868      	adds	r0, r5, r1
    6752:	1b5b      	subs	r3, r3, r5
    6754:	9d00      	ldr	r5, [sp, #0]
    6756:	186d      	adds	r5, r5, r1
    6758:	9500      	str	r5, [sp, #0]
    675a:	0fd5      	lsrs	r5, r2, #31
    675c:	005b      	lsls	r3, r3, #1
    675e:	3c01      	subs	r4, #1
    6760:	195b      	adds	r3, r3, r5
    6762:	0052      	lsls	r2, r2, #1
    6764:	0849      	lsrs	r1, r1, #1
    6766:	2c00      	cmp	r4, #0
    6768:	d1ef      	bne.n	674a <__ieee754_sqrt+0x5a>
    676a:	2180      	movs	r1, #128	; 0x80
    676c:	2600      	movs	r6, #0
    676e:	0609      	lsls	r1, r1, #24
    6770:	2520      	movs	r5, #32
    6772:	9601      	str	r6, [sp, #4]
    6774:	46b4      	mov	ip, r6
    6776:	4689      	mov	r9, r1
    6778:	e009      	b.n	678e <__ieee754_sqrt+0x9e>
    677a:	4283      	cmp	r3, r0
    677c:	d046      	beq.n	680c <__ieee754_sqrt+0x11c>
    677e:	0fd4      	lsrs	r4, r2, #31
    6780:	005b      	lsls	r3, r3, #1
    6782:	3d01      	subs	r5, #1
    6784:	191b      	adds	r3, r3, r4
    6786:	0052      	lsls	r2, r2, #1
    6788:	0849      	lsrs	r1, r1, #1
    678a:	2d00      	cmp	r5, #0
    678c:	d01c      	beq.n	67c8 <__ieee754_sqrt+0xd8>
    678e:	4666      	mov	r6, ip
    6790:	198c      	adds	r4, r1, r6
    6792:	4283      	cmp	r3, r0
    6794:	ddf1      	ble.n	677a <__ieee754_sqrt+0x8a>
    6796:	1867      	adds	r7, r4, r1
    6798:	0fe6      	lsrs	r6, r4, #31
    679a:	46bc      	mov	ip, r7
    679c:	07f6      	lsls	r6, r6, #31
    679e:	4682      	mov	sl, r0
    67a0:	454e      	cmp	r6, r9
    67a2:	d02c      	beq.n	67fe <__ieee754_sqrt+0x10e>
    67a4:	1a1b      	subs	r3, r3, r0
    67a6:	42a2      	cmp	r2, r4
    67a8:	4180      	sbcs	r0, r0
    67aa:	4240      	negs	r0, r0
    67ac:	9f01      	ldr	r7, [sp, #4]
    67ae:	1a1b      	subs	r3, r3, r0
    67b0:	1b12      	subs	r2, r2, r4
    67b2:	187f      	adds	r7, r7, r1
    67b4:	0fd4      	lsrs	r4, r2, #31
    67b6:	005b      	lsls	r3, r3, #1
    67b8:	3d01      	subs	r5, #1
    67ba:	9701      	str	r7, [sp, #4]
    67bc:	4650      	mov	r0, sl
    67be:	191b      	adds	r3, r3, r4
    67c0:	0052      	lsls	r2, r2, #1
    67c2:	0849      	lsrs	r1, r1, #1
    67c4:	2d00      	cmp	r5, #0
    67c6:	d1e2      	bne.n	678e <__ieee754_sqrt+0x9e>
    67c8:	4313      	orrs	r3, r2
    67ca:	d128      	bne.n	681e <__ieee754_sqrt+0x12e>
    67cc:	9801      	ldr	r0, [sp, #4]
    67ce:	0843      	lsrs	r3, r0, #1
    67d0:	9d00      	ldr	r5, [sp, #0]
    67d2:	4e39      	ldr	r6, [pc, #228]	; (68b8 <__ieee754_sqrt+0x1c8>)
    67d4:	106a      	asrs	r2, r5, #1
    67d6:	1992      	adds	r2, r2, r6
    67d8:	07ed      	lsls	r5, r5, #31
    67da:	d502      	bpl.n	67e2 <__ieee754_sqrt+0xf2>
    67dc:	2180      	movs	r1, #128	; 0x80
    67de:	0609      	lsls	r1, r1, #24
    67e0:	430b      	orrs	r3, r1
    67e2:	4640      	mov	r0, r8
    67e4:	0507      	lsls	r7, r0, #20
    67e6:	18b9      	adds	r1, r7, r2
    67e8:	1c1c      	adds	r4, r3, #0
    67ea:	1c0d      	adds	r5, r1, #0
    67ec:	1c20      	adds	r0, r4, #0
    67ee:	1c29      	adds	r1, r5, #0
    67f0:	b003      	add	sp, #12
    67f2:	bc3c      	pop	{r2, r3, r4, r5}
    67f4:	4690      	mov	r8, r2
    67f6:	4699      	mov	r9, r3
    67f8:	46a2      	mov	sl, r4
    67fa:	46ab      	mov	fp, r5
    67fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    67fe:	0fff      	lsrs	r7, r7, #31
    6800:	07ff      	lsls	r7, r7, #31
    6802:	427e      	negs	r6, r7
    6804:	417e      	adcs	r6, r7
    6806:	46b2      	mov	sl, r6
    6808:	4482      	add	sl, r0
    680a:	e7cb      	b.n	67a4 <__ieee754_sqrt+0xb4>
    680c:	4294      	cmp	r4, r2
    680e:	d9c2      	bls.n	6796 <__ieee754_sqrt+0xa6>
    6810:	1c18      	adds	r0, r3, #0
    6812:	e7b4      	b.n	677e <__ieee754_sqrt+0x8e>
    6814:	0fc2      	lsrs	r2, r0, #31
    6816:	005b      	lsls	r3, r3, #1
    6818:	189b      	adds	r3, r3, r2
    681a:	0040      	lsls	r0, r0, #1
    681c:	e789      	b.n	6732 <__ieee754_sqrt+0x42>
    681e:	9901      	ldr	r1, [sp, #4]
    6820:	3101      	adds	r1, #1
    6822:	d02f      	beq.n	6884 <__ieee754_sqrt+0x194>
    6824:	9c01      	ldr	r4, [sp, #4]
    6826:	2301      	movs	r3, #1
    6828:	4023      	ands	r3, r4
    682a:	191b      	adds	r3, r3, r4
    682c:	085b      	lsrs	r3, r3, #1
    682e:	e7cf      	b.n	67d0 <__ieee754_sqrt+0xe0>
    6830:	006b      	lsls	r3, r5, #1
    6832:	085b      	lsrs	r3, r3, #1
    6834:	431a      	orrs	r2, r3
    6836:	d0d9      	beq.n	67ec <__ieee754_sqrt+0xfc>
    6838:	2700      	movs	r7, #0
    683a:	2900      	cmp	r1, #0
    683c:	d12b      	bne.n	6896 <__ieee754_sqrt+0x1a6>
    683e:	0ac1      	lsrs	r1, r0, #11
    6840:	3f15      	subs	r7, #21
    6842:	0540      	lsls	r0, r0, #21
    6844:	2900      	cmp	r1, #0
    6846:	d0fa      	beq.n	683e <__ieee754_sqrt+0x14e>
    6848:	2280      	movs	r2, #128	; 0x80
    684a:	0352      	lsls	r2, r2, #13
    684c:	4211      	tst	r1, r2
    684e:	d11e      	bne.n	688e <__ieee754_sqrt+0x19e>
    6850:	2300      	movs	r3, #0
    6852:	0049      	lsls	r1, r1, #1
    6854:	3301      	adds	r3, #1
    6856:	4211      	tst	r1, r2
    6858:	d0fb      	beq.n	6852 <__ieee754_sqrt+0x162>
    685a:	2401      	movs	r4, #1
    685c:	2220      	movs	r2, #32
    685e:	1ae4      	subs	r4, r4, r3
    6860:	1ad2      	subs	r2, r2, r3
    6862:	193f      	adds	r7, r7, r4
    6864:	1c04      	adds	r4, r0, #0
    6866:	40d4      	lsrs	r4, r2
    6868:	4321      	orrs	r1, r4
    686a:	4098      	lsls	r0, r3
    686c:	e757      	b.n	671e <__ieee754_sqrt+0x2e>
    686e:	1c20      	adds	r0, r4, #0
    6870:	1c29      	adds	r1, r5, #0
    6872:	f006 f949 	bl	cb08 <__aeabi_dmul>
    6876:	1c22      	adds	r2, r4, #0
    6878:	1c2b      	adds	r3, r5, #0
    687a:	f005 f9b9 	bl	bbf0 <__aeabi_dadd>
    687e:	1c04      	adds	r4, r0, #0
    6880:	1c0d      	adds	r5, r1, #0
    6882:	e7b3      	b.n	67ec <__ieee754_sqrt+0xfc>
    6884:	9a00      	ldr	r2, [sp, #0]
    6886:	2300      	movs	r3, #0
    6888:	3201      	adds	r2, #1
    688a:	9200      	str	r2, [sp, #0]
    688c:	e7a0      	b.n	67d0 <__ieee754_sqrt+0xe0>
    688e:	2220      	movs	r2, #32
    6890:	2401      	movs	r4, #1
    6892:	2300      	movs	r3, #0
    6894:	e7e5      	b.n	6862 <__ieee754_sqrt+0x172>
    6896:	1c22      	adds	r2, r4, #0
    6898:	1c2b      	adds	r3, r5, #0
    689a:	1c20      	adds	r0, r4, #0
    689c:	1c29      	adds	r1, r5, #0
    689e:	f006 fbc3 	bl	d028 <__aeabi_dsub>
    68a2:	1c02      	adds	r2, r0, #0
    68a4:	1c0b      	adds	r3, r1, #0
    68a6:	f005 fcc5 	bl	c234 <__aeabi_ddiv>
    68aa:	1c04      	adds	r4, r0, #0
    68ac:	1c0d      	adds	r5, r1, #0
    68ae:	e79d      	b.n	67ec <__ieee754_sqrt+0xfc>
    68b0:	7ff00000 	.word	0x7ff00000
    68b4:	fffffc01 	.word	0xfffffc01
    68b8:	3fe00000 	.word	0x3fe00000

000068bc <__fpclassifyd>:
    68bc:	1c0b      	adds	r3, r1, #0
    68be:	1c01      	adds	r1, r0, #0
    68c0:	1c02      	adds	r2, r0, #0
    68c2:	b530      	push	{r4, r5, lr}
    68c4:	4319      	orrs	r1, r3
    68c6:	2002      	movs	r0, #2
    68c8:	2900      	cmp	r1, #0
    68ca:	d100      	bne.n	68ce <__fpclassifyd+0x12>
    68cc:	bd30      	pop	{r4, r5, pc}
    68ce:	2180      	movs	r1, #128	; 0x80
    68d0:	0609      	lsls	r1, r1, #24
    68d2:	428b      	cmp	r3, r1
    68d4:	d016      	beq.n	6904 <__fpclassifyd+0x48>
    68d6:	490d      	ldr	r1, [pc, #52]	; (690c <__fpclassifyd+0x50>)
    68d8:	2004      	movs	r0, #4
    68da:	185c      	adds	r4, r3, r1
    68dc:	490c      	ldr	r1, [pc, #48]	; (6910 <__fpclassifyd+0x54>)
    68de:	428c      	cmp	r4, r1
    68e0:	d9f4      	bls.n	68cc <__fpclassifyd+0x10>
    68e2:	4d0c      	ldr	r5, [pc, #48]	; (6914 <__fpclassifyd+0x58>)
    68e4:	195c      	adds	r4, r3, r5
    68e6:	428c      	cmp	r4, r1
    68e8:	d9f0      	bls.n	68cc <__fpclassifyd+0x10>
    68ea:	4c0b      	ldr	r4, [pc, #44]	; (6918 <__fpclassifyd+0x5c>)
    68ec:	0059      	lsls	r1, r3, #1
    68ee:	0849      	lsrs	r1, r1, #1
    68f0:	2003      	movs	r0, #3
    68f2:	42a1      	cmp	r1, r4
    68f4:	d9ea      	bls.n	68cc <__fpclassifyd+0x10>
    68f6:	4c07      	ldr	r4, [pc, #28]	; (6914 <__fpclassifyd+0x58>)
    68f8:	2000      	movs	r0, #0
    68fa:	42a1      	cmp	r1, r4
    68fc:	d1e6      	bne.n	68cc <__fpclassifyd+0x10>
    68fe:	4250      	negs	r0, r2
    6900:	4150      	adcs	r0, r2
    6902:	e7e3      	b.n	68cc <__fpclassifyd+0x10>
    6904:	2a00      	cmp	r2, #0
    6906:	d0e1      	beq.n	68cc <__fpclassifyd+0x10>
    6908:	e7ef      	b.n	68ea <__fpclassifyd+0x2e>
    690a:	46c0      	nop			; (mov r8, r8)
    690c:	fff00000 	.word	0xfff00000
    6910:	7fdfffff 	.word	0x7fdfffff
    6914:	7ff00000 	.word	0x7ff00000
    6918:	000fffff 	.word	0x000fffff

0000691c <matherr>:
    691c:	2000      	movs	r0, #0
    691e:	4770      	bx	lr

00006920 <atof>:
    6920:	b508      	push	{r3, lr}
    6922:	2100      	movs	r1, #0
    6924:	f000 ffa0 	bl	7868 <strtod>
    6928:	bd08      	pop	{r3, pc}

0000692a <atoi>:
    692a:	b508      	push	{r3, lr}
    692c:	2100      	movs	r1, #0
    692e:	220a      	movs	r2, #10
    6930:	f001 f830 	bl	7994 <strtol>
    6934:	bd08      	pop	{r3, pc}
	...

00006938 <__errno>:
    6938:	4b01      	ldr	r3, [pc, #4]	; (6940 <__errno+0x8>)
    693a:	6818      	ldr	r0, [r3, #0]
    693c:	4770      	bx	lr
    693e:	46c0      	nop			; (mov r8, r8)
    6940:	2000016c 	.word	0x2000016c

00006944 <__libc_init_array>:
    6944:	b570      	push	{r4, r5, r6, lr}
    6946:	4b0e      	ldr	r3, [pc, #56]	; (6980 <__libc_init_array+0x3c>)
    6948:	4d0e      	ldr	r5, [pc, #56]	; (6984 <__libc_init_array+0x40>)
    694a:	2400      	movs	r4, #0
    694c:	1aed      	subs	r5, r5, r3
    694e:	10ad      	asrs	r5, r5, #2
    6950:	1c1e      	adds	r6, r3, #0
    6952:	42ac      	cmp	r4, r5
    6954:	d004      	beq.n	6960 <__libc_init_array+0x1c>
    6956:	00a3      	lsls	r3, r4, #2
    6958:	58f3      	ldr	r3, [r6, r3]
    695a:	4798      	blx	r3
    695c:	3401      	adds	r4, #1
    695e:	e7f8      	b.n	6952 <__libc_init_array+0xe>
    6960:	f009 f96c 	bl	fc3c <_init>
    6964:	4b08      	ldr	r3, [pc, #32]	; (6988 <__libc_init_array+0x44>)
    6966:	4d09      	ldr	r5, [pc, #36]	; (698c <__libc_init_array+0x48>)
    6968:	2400      	movs	r4, #0
    696a:	1aed      	subs	r5, r5, r3
    696c:	10ad      	asrs	r5, r5, #2
    696e:	1c1e      	adds	r6, r3, #0
    6970:	42ac      	cmp	r4, r5
    6972:	d004      	beq.n	697e <__libc_init_array+0x3a>
    6974:	00a3      	lsls	r3, r4, #2
    6976:	58f3      	ldr	r3, [r6, r3]
    6978:	4798      	blx	r3
    697a:	3401      	adds	r4, #1
    697c:	e7f8      	b.n	6970 <__libc_init_array+0x2c>
    697e:	bd70      	pop	{r4, r5, r6, pc}
    6980:	0000fc48 	.word	0x0000fc48
    6984:	0000fc48 	.word	0x0000fc48
    6988:	0000fc48 	.word	0x0000fc48
    698c:	0000fc4c 	.word	0x0000fc4c

00006990 <memcpy>:
    6990:	b510      	push	{r4, lr}
    6992:	2300      	movs	r3, #0
    6994:	4293      	cmp	r3, r2
    6996:	d003      	beq.n	69a0 <memcpy+0x10>
    6998:	5ccc      	ldrb	r4, [r1, r3]
    699a:	54c4      	strb	r4, [r0, r3]
    699c:	3301      	adds	r3, #1
    699e:	e7f9      	b.n	6994 <memcpy+0x4>
    69a0:	bd10      	pop	{r4, pc}

000069a2 <memset>:
    69a2:	1c03      	adds	r3, r0, #0
    69a4:	1882      	adds	r2, r0, r2
    69a6:	4293      	cmp	r3, r2
    69a8:	d002      	beq.n	69b0 <memset+0xe>
    69aa:	7019      	strb	r1, [r3, #0]
    69ac:	3301      	adds	r3, #1
    69ae:	e7fa      	b.n	69a6 <memset+0x4>
    69b0:	4770      	bx	lr
	...

000069b4 <iprintf>:
    69b4:	b40f      	push	{r0, r1, r2, r3}
    69b6:	4b0b      	ldr	r3, [pc, #44]	; (69e4 <iprintf+0x30>)
    69b8:	b513      	push	{r0, r1, r4, lr}
    69ba:	681c      	ldr	r4, [r3, #0]
    69bc:	2c00      	cmp	r4, #0
    69be:	d005      	beq.n	69cc <iprintf+0x18>
    69c0:	69a3      	ldr	r3, [r4, #24]
    69c2:	2b00      	cmp	r3, #0
    69c4:	d102      	bne.n	69cc <iprintf+0x18>
    69c6:	1c20      	adds	r0, r4, #0
    69c8:	f002 ff04 	bl	97d4 <__sinit>
    69cc:	ab05      	add	r3, sp, #20
    69ce:	68a1      	ldr	r1, [r4, #8]
    69d0:	1c20      	adds	r0, r4, #0
    69d2:	9a04      	ldr	r2, [sp, #16]
    69d4:	9301      	str	r3, [sp, #4]
    69d6:	f001 f963 	bl	7ca0 <_vfiprintf_r>
    69da:	bc16      	pop	{r1, r2, r4}
    69dc:	bc08      	pop	{r3}
    69de:	b004      	add	sp, #16
    69e0:	4718      	bx	r3
    69e2:	46c0      	nop			; (mov r8, r8)
    69e4:	2000016c 	.word	0x2000016c

000069e8 <setbuf>:
    69e8:	b508      	push	{r3, lr}
    69ea:	424a      	negs	r2, r1
    69ec:	414a      	adcs	r2, r1
    69ee:	2380      	movs	r3, #128	; 0x80
    69f0:	0052      	lsls	r2, r2, #1
    69f2:	00db      	lsls	r3, r3, #3
    69f4:	f000 f802 	bl	69fc <setvbuf>
    69f8:	bd08      	pop	{r3, pc}
	...

000069fc <setvbuf>:
    69fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    69fe:	1c1e      	adds	r6, r3, #0
    6a00:	4b3c      	ldr	r3, [pc, #240]	; (6af4 <setvbuf+0xf8>)
    6a02:	1c04      	adds	r4, r0, #0
    6a04:	681d      	ldr	r5, [r3, #0]
    6a06:	1c0f      	adds	r7, r1, #0
    6a08:	9201      	str	r2, [sp, #4]
    6a0a:	2d00      	cmp	r5, #0
    6a0c:	d005      	beq.n	6a1a <setvbuf+0x1e>
    6a0e:	69aa      	ldr	r2, [r5, #24]
    6a10:	2a00      	cmp	r2, #0
    6a12:	d102      	bne.n	6a1a <setvbuf+0x1e>
    6a14:	1c28      	adds	r0, r5, #0
    6a16:	f002 fedd 	bl	97d4 <__sinit>
    6a1a:	4b37      	ldr	r3, [pc, #220]	; (6af8 <setvbuf+0xfc>)
    6a1c:	429c      	cmp	r4, r3
    6a1e:	d101      	bne.n	6a24 <setvbuf+0x28>
    6a20:	686c      	ldr	r4, [r5, #4]
    6a22:	e008      	b.n	6a36 <setvbuf+0x3a>
    6a24:	4b35      	ldr	r3, [pc, #212]	; (6afc <setvbuf+0x100>)
    6a26:	429c      	cmp	r4, r3
    6a28:	d101      	bne.n	6a2e <setvbuf+0x32>
    6a2a:	68ac      	ldr	r4, [r5, #8]
    6a2c:	e003      	b.n	6a36 <setvbuf+0x3a>
    6a2e:	4b34      	ldr	r3, [pc, #208]	; (6b00 <setvbuf+0x104>)
    6a30:	429c      	cmp	r4, r3
    6a32:	d100      	bne.n	6a36 <setvbuf+0x3a>
    6a34:	68ec      	ldr	r4, [r5, #12]
    6a36:	9b01      	ldr	r3, [sp, #4]
    6a38:	2b02      	cmp	r3, #2
    6a3a:	d857      	bhi.n	6aec <setvbuf+0xf0>
    6a3c:	2e00      	cmp	r6, #0
    6a3e:	db55      	blt.n	6aec <setvbuf+0xf0>
    6a40:	1c28      	adds	r0, r5, #0
    6a42:	1c21      	adds	r1, r4, #0
    6a44:	f002 fe46 	bl	96d4 <_fflush_r>
    6a48:	2300      	movs	r3, #0
    6a4a:	6063      	str	r3, [r4, #4]
    6a4c:	61a3      	str	r3, [r4, #24]
    6a4e:	89a3      	ldrh	r3, [r4, #12]
    6a50:	061a      	lsls	r2, r3, #24
    6a52:	d503      	bpl.n	6a5c <setvbuf+0x60>
    6a54:	1c28      	adds	r0, r5, #0
    6a56:	6921      	ldr	r1, [r4, #16]
    6a58:	f003 fece 	bl	a7f8 <_free_r>
    6a5c:	89a3      	ldrh	r3, [r4, #12]
    6a5e:	2283      	movs	r2, #131	; 0x83
    6a60:	4393      	bics	r3, r2
    6a62:	81a3      	strh	r3, [r4, #12]
    6a64:	9b01      	ldr	r3, [sp, #4]
    6a66:	2b02      	cmp	r3, #2
    6a68:	d013      	beq.n	6a92 <setvbuf+0x96>
    6a6a:	2f00      	cmp	r7, #0
    6a6c:	d125      	bne.n	6aba <setvbuf+0xbe>
    6a6e:	2e00      	cmp	r6, #0
    6a70:	d101      	bne.n	6a76 <setvbuf+0x7a>
    6a72:	2680      	movs	r6, #128	; 0x80
    6a74:	00f6      	lsls	r6, r6, #3
    6a76:	1c30      	adds	r0, r6, #0
    6a78:	f003 fa84 	bl	9f84 <malloc>
    6a7c:	1e07      	subs	r7, r0, #0
    6a7e:	d118      	bne.n	6ab2 <setvbuf+0xb6>
    6a80:	2080      	movs	r0, #128	; 0x80
    6a82:	00c0      	lsls	r0, r0, #3
    6a84:	f003 fa7e 	bl	9f84 <malloc>
    6a88:	1e07      	subs	r7, r0, #0
    6a8a:	d110      	bne.n	6aae <setvbuf+0xb2>
    6a8c:	2001      	movs	r0, #1
    6a8e:	4240      	negs	r0, r0
    6a90:	e000      	b.n	6a94 <setvbuf+0x98>
    6a92:	2000      	movs	r0, #0
    6a94:	89a3      	ldrh	r3, [r4, #12]
    6a96:	2202      	movs	r2, #2
    6a98:	4313      	orrs	r3, r2
    6a9a:	81a3      	strh	r3, [r4, #12]
    6a9c:	2300      	movs	r3, #0
    6a9e:	60a3      	str	r3, [r4, #8]
    6aa0:	1c23      	adds	r3, r4, #0
    6aa2:	3347      	adds	r3, #71	; 0x47
    6aa4:	6023      	str	r3, [r4, #0]
    6aa6:	6123      	str	r3, [r4, #16]
    6aa8:	2301      	movs	r3, #1
    6aaa:	6163      	str	r3, [r4, #20]
    6aac:	e020      	b.n	6af0 <setvbuf+0xf4>
    6aae:	2680      	movs	r6, #128	; 0x80
    6ab0:	00f6      	lsls	r6, r6, #3
    6ab2:	89a3      	ldrh	r3, [r4, #12]
    6ab4:	2280      	movs	r2, #128	; 0x80
    6ab6:	4313      	orrs	r3, r2
    6ab8:	81a3      	strh	r3, [r4, #12]
    6aba:	9a01      	ldr	r2, [sp, #4]
    6abc:	2a01      	cmp	r2, #1
    6abe:	d104      	bne.n	6aca <setvbuf+0xce>
    6ac0:	89a3      	ldrh	r3, [r4, #12]
    6ac2:	4313      	orrs	r3, r2
    6ac4:	81a3      	strh	r3, [r4, #12]
    6ac6:	4273      	negs	r3, r6
    6ac8:	61a3      	str	r3, [r4, #24]
    6aca:	4b0e      	ldr	r3, [pc, #56]	; (6b04 <setvbuf+0x108>)
    6acc:	2000      	movs	r0, #0
    6ace:	62ab      	str	r3, [r5, #40]	; 0x28
    6ad0:	89a3      	ldrh	r3, [r4, #12]
    6ad2:	6027      	str	r7, [r4, #0]
    6ad4:	6127      	str	r7, [r4, #16]
    6ad6:	6166      	str	r6, [r4, #20]
    6ad8:	071a      	lsls	r2, r3, #28
    6ada:	d509      	bpl.n	6af0 <setvbuf+0xf4>
    6adc:	2203      	movs	r2, #3
    6ade:	4013      	ands	r3, r2
    6ae0:	425a      	negs	r2, r3
    6ae2:	4153      	adcs	r3, r2
    6ae4:	425b      	negs	r3, r3
    6ae6:	401e      	ands	r6, r3
    6ae8:	60a6      	str	r6, [r4, #8]
    6aea:	e001      	b.n	6af0 <setvbuf+0xf4>
    6aec:	2001      	movs	r0, #1
    6aee:	4240      	negs	r0, r0
    6af0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6af2:	46c0      	nop			; (mov r8, r8)
    6af4:	2000016c 	.word	0x2000016c
    6af8:	0000f9d4 	.word	0x0000f9d4
    6afc:	0000f9f4 	.word	0x0000f9f4
    6b00:	0000fa14 	.word	0x0000fa14
    6b04:	0000972d 	.word	0x0000972d

00006b08 <siprintf>:
    6b08:	b40e      	push	{r1, r2, r3}
    6b0a:	b500      	push	{lr}
    6b0c:	b09c      	sub	sp, #112	; 0x70
    6b0e:	ab1d      	add	r3, sp, #116	; 0x74
    6b10:	cb04      	ldmia	r3!, {r2}
    6b12:	2282      	movs	r2, #130	; 0x82
    6b14:	a902      	add	r1, sp, #8
    6b16:	0092      	lsls	r2, r2, #2
    6b18:	818a      	strh	r2, [r1, #12]
    6b1a:	4a0a      	ldr	r2, [pc, #40]	; (6b44 <siprintf+0x3c>)
    6b1c:	9002      	str	r0, [sp, #8]
    6b1e:	608a      	str	r2, [r1, #8]
    6b20:	614a      	str	r2, [r1, #20]
    6b22:	2201      	movs	r2, #1
    6b24:	4252      	negs	r2, r2
    6b26:	81ca      	strh	r2, [r1, #14]
    6b28:	4a07      	ldr	r2, [pc, #28]	; (6b48 <siprintf+0x40>)
    6b2a:	6108      	str	r0, [r1, #16]
    6b2c:	6810      	ldr	r0, [r2, #0]
    6b2e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    6b30:	9301      	str	r3, [sp, #4]
    6b32:	f000 ff9d 	bl	7a70 <_svfiprintf_r>
    6b36:	9a02      	ldr	r2, [sp, #8]
    6b38:	2300      	movs	r3, #0
    6b3a:	7013      	strb	r3, [r2, #0]
    6b3c:	b01c      	add	sp, #112	; 0x70
    6b3e:	bc08      	pop	{r3}
    6b40:	b003      	add	sp, #12
    6b42:	4718      	bx	r3
    6b44:	7fffffff 	.word	0x7fffffff
    6b48:	2000016c 	.word	0x2000016c

00006b4c <strchr>:
    6b4c:	b2c9      	uxtb	r1, r1
    6b4e:	7803      	ldrb	r3, [r0, #0]
    6b50:	2b00      	cmp	r3, #0
    6b52:	d003      	beq.n	6b5c <strchr+0x10>
    6b54:	428b      	cmp	r3, r1
    6b56:	d004      	beq.n	6b62 <strchr+0x16>
    6b58:	3001      	adds	r0, #1
    6b5a:	e7f8      	b.n	6b4e <strchr+0x2>
    6b5c:	2900      	cmp	r1, #0
    6b5e:	d000      	beq.n	6b62 <strchr+0x16>
    6b60:	1c18      	adds	r0, r3, #0
    6b62:	4770      	bx	lr

00006b64 <strcmp>:
    6b64:	7802      	ldrb	r2, [r0, #0]
    6b66:	780b      	ldrb	r3, [r1, #0]
    6b68:	3001      	adds	r0, #1
    6b6a:	3101      	adds	r1, #1
    6b6c:	2a00      	cmp	r2, #0
    6b6e:	d001      	beq.n	6b74 <strcmp+0x10>
    6b70:	429a      	cmp	r2, r3
    6b72:	d0f7      	beq.n	6b64 <strcmp>
    6b74:	1ad0      	subs	r0, r2, r3
    6b76:	4770      	bx	lr

00006b78 <strcpy>:
    6b78:	1c03      	adds	r3, r0, #0
    6b7a:	780a      	ldrb	r2, [r1, #0]
    6b7c:	3101      	adds	r1, #1
    6b7e:	701a      	strb	r2, [r3, #0]
    6b80:	3301      	adds	r3, #1
    6b82:	2a00      	cmp	r2, #0
    6b84:	d1f9      	bne.n	6b7a <strcpy+0x2>
    6b86:	4770      	bx	lr

00006b88 <strlen>:
    6b88:	2300      	movs	r3, #0
    6b8a:	5cc2      	ldrb	r2, [r0, r3]
    6b8c:	3301      	adds	r3, #1
    6b8e:	2a00      	cmp	r2, #0
    6b90:	d1fb      	bne.n	6b8a <strlen+0x2>
    6b92:	1e58      	subs	r0, r3, #1
    6b94:	4770      	bx	lr

00006b96 <strncpy>:
    6b96:	b530      	push	{r4, r5, lr}
    6b98:	1c03      	adds	r3, r0, #0
    6b9a:	2a00      	cmp	r2, #0
    6b9c:	d007      	beq.n	6bae <strncpy+0x18>
    6b9e:	780c      	ldrb	r4, [r1, #0]
    6ba0:	3301      	adds	r3, #1
    6ba2:	1e5d      	subs	r5, r3, #1
    6ba4:	3a01      	subs	r2, #1
    6ba6:	702c      	strb	r4, [r5, #0]
    6ba8:	3101      	adds	r1, #1
    6baa:	2c00      	cmp	r4, #0
    6bac:	d1f5      	bne.n	6b9a <strncpy+0x4>
    6bae:	189a      	adds	r2, r3, r2
    6bb0:	4293      	cmp	r3, r2
    6bb2:	d003      	beq.n	6bbc <strncpy+0x26>
    6bb4:	2100      	movs	r1, #0
    6bb6:	7019      	strb	r1, [r3, #0]
    6bb8:	3301      	adds	r3, #1
    6bba:	e7f9      	b.n	6bb0 <strncpy+0x1a>
    6bbc:	bd30      	pop	{r4, r5, pc}

00006bbe <match>:
    6bbe:	b530      	push	{r4, r5, lr}
    6bc0:	6802      	ldr	r2, [r0, #0]
    6bc2:	780c      	ldrb	r4, [r1, #0]
    6bc4:	3201      	adds	r2, #1
    6bc6:	2c00      	cmp	r4, #0
    6bc8:	d00a      	beq.n	6be0 <match+0x22>
    6bca:	7813      	ldrb	r3, [r2, #0]
    6bcc:	1c1d      	adds	r5, r3, #0
    6bce:	3d41      	subs	r5, #65	; 0x41
    6bd0:	2d19      	cmp	r5, #25
    6bd2:	d800      	bhi.n	6bd6 <match+0x18>
    6bd4:	3320      	adds	r3, #32
    6bd6:	3101      	adds	r1, #1
    6bd8:	42a3      	cmp	r3, r4
    6bda:	d0f2      	beq.n	6bc2 <match+0x4>
    6bdc:	2000      	movs	r0, #0
    6bde:	e001      	b.n	6be4 <match+0x26>
    6be0:	6002      	str	r2, [r0, #0]
    6be2:	2001      	movs	r0, #1
    6be4:	bd30      	pop	{r4, r5, pc}
	...

00006be8 <sulp>:
    6be8:	b570      	push	{r4, r5, r6, lr}
    6bea:	1c16      	adds	r6, r2, #0
    6bec:	1c0d      	adds	r5, r1, #0
    6bee:	f003 fccd 	bl	a58c <__ulp>
    6bf2:	2e00      	cmp	r6, #0
    6bf4:	d00b      	beq.n	6c0e <sulp+0x26>
    6bf6:	006b      	lsls	r3, r5, #1
    6bf8:	0d5b      	lsrs	r3, r3, #21
    6bfa:	226b      	movs	r2, #107	; 0x6b
    6bfc:	1ad3      	subs	r3, r2, r3
    6bfe:	2b00      	cmp	r3, #0
    6c00:	dd05      	ble.n	6c0e <sulp+0x26>
    6c02:	4d03      	ldr	r5, [pc, #12]	; (6c10 <sulp+0x28>)
    6c04:	051c      	lsls	r4, r3, #20
    6c06:	1963      	adds	r3, r4, r5
    6c08:	2200      	movs	r2, #0
    6c0a:	f005 ff7d 	bl	cb08 <__aeabi_dmul>
    6c0e:	bd70      	pop	{r4, r5, r6, pc}
    6c10:	3ff00000 	.word	0x3ff00000
    6c14:	00000000 	.word	0x00000000

00006c18 <_strtod_r>:
    6c18:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c1a:	4fbe      	ldr	r7, [pc, #760]	; (6f14 <_strtod_r+0x2fc>)
    6c1c:	4ebc      	ldr	r6, [pc, #752]	; (6f10 <_strtod_r+0x2f8>)
    6c1e:	b0a1      	sub	sp, #132	; 0x84
    6c20:	2300      	movs	r3, #0
    6c22:	9008      	str	r0, [sp, #32]
    6c24:	910a      	str	r1, [sp, #40]	; 0x28
    6c26:	9219      	str	r2, [sp, #100]	; 0x64
    6c28:	931c      	str	r3, [sp, #112]	; 0x70
    6c2a:	911b      	str	r1, [sp, #108]	; 0x6c
    6c2c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    6c2e:	7813      	ldrb	r3, [r2, #0]
    6c30:	2b0d      	cmp	r3, #13
    6c32:	d805      	bhi.n	6c40 <_strtod_r+0x28>
    6c34:	2b09      	cmp	r3, #9
    6c36:	d215      	bcs.n	6c64 <_strtod_r+0x4c>
    6c38:	2b00      	cmp	r3, #0
    6c3a:	d100      	bne.n	6c3e <_strtod_r+0x26>
    6c3c:	e1c1      	b.n	6fc2 <_strtod_r+0x3aa>
    6c3e:	e014      	b.n	6c6a <_strtod_r+0x52>
    6c40:	2b2b      	cmp	r3, #43	; 0x2b
    6c42:	d007      	beq.n	6c54 <_strtod_r+0x3c>
    6c44:	2b2d      	cmp	r3, #45	; 0x2d
    6c46:	d002      	beq.n	6c4e <_strtod_r+0x36>
    6c48:	2b20      	cmp	r3, #32
    6c4a:	d10e      	bne.n	6c6a <_strtod_r+0x52>
    6c4c:	e00a      	b.n	6c64 <_strtod_r+0x4c>
    6c4e:	2401      	movs	r4, #1
    6c50:	9416      	str	r4, [sp, #88]	; 0x58
    6c52:	e001      	b.n	6c58 <_strtod_r+0x40>
    6c54:	2500      	movs	r5, #0
    6c56:	9516      	str	r5, [sp, #88]	; 0x58
    6c58:	1c53      	adds	r3, r2, #1
    6c5a:	931b      	str	r3, [sp, #108]	; 0x6c
    6c5c:	7853      	ldrb	r3, [r2, #1]
    6c5e:	2b00      	cmp	r3, #0
    6c60:	d105      	bne.n	6c6e <_strtod_r+0x56>
    6c62:	e1ae      	b.n	6fc2 <_strtod_r+0x3aa>
    6c64:	3201      	adds	r2, #1
    6c66:	921b      	str	r2, [sp, #108]	; 0x6c
    6c68:	e7e0      	b.n	6c2c <_strtod_r+0x14>
    6c6a:	2400      	movs	r4, #0
    6c6c:	9416      	str	r4, [sp, #88]	; 0x58
    6c6e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    6c70:	2400      	movs	r4, #0
    6c72:	782b      	ldrb	r3, [r5, #0]
    6c74:	940d      	str	r4, [sp, #52]	; 0x34
    6c76:	2b30      	cmp	r3, #48	; 0x30
    6c78:	d15a      	bne.n	6d30 <_strtod_r+0x118>
    6c7a:	786b      	ldrb	r3, [r5, #1]
    6c7c:	2b58      	cmp	r3, #88	; 0x58
    6c7e:	d001      	beq.n	6c84 <_strtod_r+0x6c>
    6c80:	2b78      	cmp	r3, #120	; 0x78
    6c82:	d149      	bne.n	6d18 <_strtod_r+0x100>
    6c84:	9c16      	ldr	r4, [sp, #88]	; 0x58
    6c86:	ab1c      	add	r3, sp, #112	; 0x70
    6c88:	9300      	str	r3, [sp, #0]
    6c8a:	9401      	str	r4, [sp, #4]
    6c8c:	9808      	ldr	r0, [sp, #32]
    6c8e:	a91b      	add	r1, sp, #108	; 0x6c
    6c90:	4aa1      	ldr	r2, [pc, #644]	; (6f18 <_strtod_r+0x300>)
    6c92:	ab1d      	add	r3, sp, #116	; 0x74
    6c94:	f002 fe59 	bl	994a <__gethex>
    6c98:	2407      	movs	r4, #7
    6c9a:	9007      	str	r0, [sp, #28]
    6c9c:	4004      	ands	r4, r0
    6c9e:	d101      	bne.n	6ca4 <_strtod_r+0x8c>
    6ca0:	f000 fdb0 	bl	7804 <_strtod_r+0xbec>
    6ca4:	2c06      	cmp	r4, #6
    6ca6:	d102      	bne.n	6cae <_strtod_r+0x96>
    6ca8:	3501      	adds	r5, #1
    6caa:	951b      	str	r5, [sp, #108]	; 0x6c
    6cac:	e18b      	b.n	6fc6 <_strtod_r+0x3ae>
    6cae:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    6cb0:	2a00      	cmp	r2, #0
    6cb2:	d007      	beq.n	6cc4 <_strtod_r+0xac>
    6cb4:	a81e      	add	r0, sp, #120	; 0x78
    6cb6:	2135      	movs	r1, #53	; 0x35
    6cb8:	f003 fd58 	bl	a76c <__copybits>
    6cbc:	9808      	ldr	r0, [sp, #32]
    6cbe:	991c      	ldr	r1, [sp, #112]	; 0x70
    6cc0:	f003 f9c6 	bl	a050 <_Bfree>
    6cc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    6cc6:	2c06      	cmp	r4, #6
    6cc8:	d81c      	bhi.n	6d04 <_strtod_r+0xec>
    6cca:	1c20      	adds	r0, r4, #0
    6ccc:	f003 ff46 	bl	ab5c <__gnu_thumb1_case_uqi>
    6cd0:	14070a04 	.word	0x14070a04
    6cd4:	0a17      	.short	0x0a17
    6cd6:	04          	.byte	0x04
    6cd7:	00          	.byte	0x00
    6cd8:	2700      	movs	r7, #0
    6cda:	1c3e      	adds	r6, r7, #0
    6cdc:	e012      	b.n	6d04 <_strtod_r+0xec>
    6cde:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    6ce0:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    6ce2:	e00f      	b.n	6d04 <_strtod_r+0xec>
    6ce4:	488d      	ldr	r0, [pc, #564]	; (6f1c <_strtod_r+0x304>)
    6ce6:	4a8e      	ldr	r2, [pc, #568]	; (6f20 <_strtod_r+0x308>)
    6ce8:	181b      	adds	r3, r3, r0
    6cea:	991f      	ldr	r1, [sp, #124]	; 0x7c
    6cec:	051b      	lsls	r3, r3, #20
    6cee:	400a      	ands	r2, r1
    6cf0:	1c1f      	adds	r7, r3, #0
    6cf2:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    6cf4:	4317      	orrs	r7, r2
    6cf6:	e005      	b.n	6d04 <_strtod_r+0xec>
    6cf8:	4f8a      	ldr	r7, [pc, #552]	; (6f24 <_strtod_r+0x30c>)
    6cfa:	2600      	movs	r6, #0
    6cfc:	e002      	b.n	6d04 <_strtod_r+0xec>
    6cfe:	2301      	movs	r3, #1
    6d00:	4f89      	ldr	r7, [pc, #548]	; (6f28 <_strtod_r+0x310>)
    6d02:	425e      	negs	r6, r3
    6d04:	9c07      	ldr	r4, [sp, #28]
    6d06:	0724      	lsls	r4, r4, #28
    6d08:	d401      	bmi.n	6d0e <_strtod_r+0xf6>
    6d0a:	f000 fd7b 	bl	7804 <_strtod_r+0xbec>
    6d0e:	2380      	movs	r3, #128	; 0x80
    6d10:	061b      	lsls	r3, r3, #24
    6d12:	431f      	orrs	r7, r3
    6d14:	f000 fd76 	bl	7804 <_strtod_r+0xbec>
    6d18:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6d1a:	1c5a      	adds	r2, r3, #1
    6d1c:	921b      	str	r2, [sp, #108]	; 0x6c
    6d1e:	785b      	ldrb	r3, [r3, #1]
    6d20:	2b30      	cmp	r3, #48	; 0x30
    6d22:	d0f9      	beq.n	6d18 <_strtod_r+0x100>
    6d24:	2b00      	cmp	r3, #0
    6d26:	d101      	bne.n	6d2c <_strtod_r+0x114>
    6d28:	f000 fd6c 	bl	7804 <_strtod_r+0xbec>
    6d2c:	2501      	movs	r5, #1
    6d2e:	950d      	str	r5, [sp, #52]	; 0x34
    6d30:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    6d32:	2500      	movs	r5, #0
    6d34:	9410      	str	r4, [sp, #64]	; 0x40
    6d36:	950b      	str	r5, [sp, #44]	; 0x2c
    6d38:	950e      	str	r5, [sp, #56]	; 0x38
    6d3a:	9509      	str	r5, [sp, #36]	; 0x24
    6d3c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    6d3e:	7825      	ldrb	r5, [r4, #0]
    6d40:	1c2b      	adds	r3, r5, #0
    6d42:	3b30      	subs	r3, #48	; 0x30
    6d44:	b2da      	uxtb	r2, r3
    6d46:	2a09      	cmp	r2, #9
    6d48:	d812      	bhi.n	6d70 <_strtod_r+0x158>
    6d4a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6d4c:	220a      	movs	r2, #10
    6d4e:	2d08      	cmp	r5, #8
    6d50:	dc04      	bgt.n	6d5c <_strtod_r+0x144>
    6d52:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    6d54:	436a      	muls	r2, r5
    6d56:	189b      	adds	r3, r3, r2
    6d58:	930e      	str	r3, [sp, #56]	; 0x38
    6d5a:	e003      	b.n	6d64 <_strtod_r+0x14c>
    6d5c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6d5e:	436a      	muls	r2, r5
    6d60:	189b      	adds	r3, r3, r2
    6d62:	930b      	str	r3, [sp, #44]	; 0x2c
    6d64:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6d66:	3401      	adds	r4, #1
    6d68:	3501      	adds	r5, #1
    6d6a:	9509      	str	r5, [sp, #36]	; 0x24
    6d6c:	941b      	str	r4, [sp, #108]	; 0x6c
    6d6e:	e7e5      	b.n	6d3c <_strtod_r+0x124>
    6d70:	9808      	ldr	r0, [sp, #32]
    6d72:	f003 f8b3 	bl	9edc <_localeconv_r>
    6d76:	6800      	ldr	r0, [r0, #0]
    6d78:	9007      	str	r0, [sp, #28]
    6d7a:	9808      	ldr	r0, [sp, #32]
    6d7c:	f003 f8ae 	bl	9edc <_localeconv_r>
    6d80:	6800      	ldr	r0, [r0, #0]
    6d82:	f7ff ff01 	bl	6b88 <strlen>
    6d86:	9907      	ldr	r1, [sp, #28]
    6d88:	1c02      	adds	r2, r0, #0
    6d8a:	1c20      	adds	r0, r4, #0
    6d8c:	f003 fe54 	bl	aa38 <strncmp>
    6d90:	1e04      	subs	r4, r0, #0
    6d92:	d006      	beq.n	6da2 <_strtod_r+0x18a>
    6d94:	9c09      	ldr	r4, [sp, #36]	; 0x24
    6d96:	2000      	movs	r0, #0
    6d98:	1c2b      	adds	r3, r5, #0
    6d9a:	9407      	str	r4, [sp, #28]
    6d9c:	4684      	mov	ip, r0
    6d9e:	900c      	str	r0, [sp, #48]	; 0x30
    6da0:	e063      	b.n	6e6a <_strtod_r+0x252>
    6da2:	9808      	ldr	r0, [sp, #32]
    6da4:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    6da6:	f003 f899 	bl	9edc <_localeconv_r>
    6daa:	6800      	ldr	r0, [r0, #0]
    6dac:	f7ff feec 	bl	6b88 <strlen>
    6db0:	182d      	adds	r5, r5, r0
    6db2:	951b      	str	r5, [sp, #108]	; 0x6c
    6db4:	782b      	ldrb	r3, [r5, #0]
    6db6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6db8:	1e28      	subs	r0, r5, #0
    6dba:	d148      	bne.n	6e4e <_strtod_r+0x236>
    6dbc:	2b30      	cmp	r3, #48	; 0x30
    6dbe:	d105      	bne.n	6dcc <_strtod_r+0x1b4>
    6dc0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6dc2:	3001      	adds	r0, #1
    6dc4:	1c5a      	adds	r2, r3, #1
    6dc6:	921b      	str	r2, [sp, #108]	; 0x6c
    6dc8:	785b      	ldrb	r3, [r3, #1]
    6dca:	e7f7      	b.n	6dbc <_strtod_r+0x1a4>
    6dcc:	1c1a      	adds	r2, r3, #0
    6dce:	3a31      	subs	r2, #49	; 0x31
    6dd0:	2a08      	cmp	r2, #8
    6dd2:	d845      	bhi.n	6e60 <_strtod_r+0x248>
    6dd4:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    6dd6:	4684      	mov	ip, r0
    6dd8:	2000      	movs	r0, #0
    6dda:	9410      	str	r4, [sp, #64]	; 0x40
    6ddc:	9007      	str	r0, [sp, #28]
    6dde:	3b30      	subs	r3, #48	; 0x30
    6de0:	1c42      	adds	r2, r0, #1
    6de2:	2b00      	cmp	r3, #0
    6de4:	d02d      	beq.n	6e42 <_strtod_r+0x22a>
    6de6:	9907      	ldr	r1, [sp, #28]
    6de8:	4494      	add	ip, r2
    6dea:	9d07      	ldr	r5, [sp, #28]
    6dec:	3101      	adds	r1, #1
    6dee:	1b4c      	subs	r4, r1, r5
    6df0:	4294      	cmp	r4, r2
    6df2:	da0e      	bge.n	6e12 <_strtod_r+0x1fa>
    6df4:	1e4c      	subs	r4, r1, #1
    6df6:	2c08      	cmp	r4, #8
    6df8:	dc04      	bgt.n	6e04 <_strtod_r+0x1ec>
    6dfa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    6dfc:	240a      	movs	r4, #10
    6dfe:	4365      	muls	r5, r4
    6e00:	950e      	str	r5, [sp, #56]	; 0x38
    6e02:	e7f2      	b.n	6dea <_strtod_r+0x1d2>
    6e04:	2910      	cmp	r1, #16
    6e06:	dcf0      	bgt.n	6dea <_strtod_r+0x1d2>
    6e08:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6e0a:	240a      	movs	r4, #10
    6e0c:	4365      	muls	r5, r4
    6e0e:	950b      	str	r5, [sp, #44]	; 0x2c
    6e10:	e7eb      	b.n	6dea <_strtod_r+0x1d2>
    6e12:	43c2      	mvns	r2, r0
    6e14:	17d2      	asrs	r2, r2, #31
    6e16:	4010      	ands	r0, r2
    6e18:	1828      	adds	r0, r5, r0
    6e1a:	1c44      	adds	r4, r0, #1
    6e1c:	9407      	str	r4, [sp, #28]
    6e1e:	2808      	cmp	r0, #8
    6e20:	dc06      	bgt.n	6e30 <_strtod_r+0x218>
    6e22:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    6e24:	220a      	movs	r2, #10
    6e26:	436a      	muls	r2, r5
    6e28:	18d2      	adds	r2, r2, r3
    6e2a:	920e      	str	r2, [sp, #56]	; 0x38
    6e2c:	2200      	movs	r2, #0
    6e2e:	e008      	b.n	6e42 <_strtod_r+0x22a>
    6e30:	9c07      	ldr	r4, [sp, #28]
    6e32:	2200      	movs	r2, #0
    6e34:	2c10      	cmp	r4, #16
    6e36:	dc04      	bgt.n	6e42 <_strtod_r+0x22a>
    6e38:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6e3a:	210a      	movs	r1, #10
    6e3c:	4369      	muls	r1, r5
    6e3e:	18c9      	adds	r1, r1, r3
    6e40:	910b      	str	r1, [sp, #44]	; 0x2c
    6e42:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6e44:	1c10      	adds	r0, r2, #0
    6e46:	1c59      	adds	r1, r3, #1
    6e48:	911b      	str	r1, [sp, #108]	; 0x6c
    6e4a:	785b      	ldrb	r3, [r3, #1]
    6e4c:	e003      	b.n	6e56 <_strtod_r+0x23e>
    6e4e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6e50:	1c20      	adds	r0, r4, #0
    6e52:	9507      	str	r5, [sp, #28]
    6e54:	46a4      	mov	ip, r4
    6e56:	1c1a      	adds	r2, r3, #0
    6e58:	3a30      	subs	r2, #48	; 0x30
    6e5a:	2a09      	cmp	r2, #9
    6e5c:	d9bf      	bls.n	6dde <_strtod_r+0x1c6>
    6e5e:	e002      	b.n	6e66 <_strtod_r+0x24e>
    6e60:	2400      	movs	r4, #0
    6e62:	9407      	str	r4, [sp, #28]
    6e64:	46a4      	mov	ip, r4
    6e66:	2101      	movs	r1, #1
    6e68:	910c      	str	r1, [sp, #48]	; 0x30
    6e6a:	2220      	movs	r2, #32
    6e6c:	1c19      	adds	r1, r3, #0
    6e6e:	4391      	bics	r1, r2
    6e70:	2200      	movs	r2, #0
    6e72:	2945      	cmp	r1, #69	; 0x45
    6e74:	d15f      	bne.n	6f36 <_strtod_r+0x31e>
    6e76:	9b07      	ldr	r3, [sp, #28]
    6e78:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6e7a:	4303      	orrs	r3, r0
    6e7c:	4323      	orrs	r3, r4
    6e7e:	4293      	cmp	r3, r2
    6e80:	d100      	bne.n	6e84 <_strtod_r+0x26c>
    6e82:	e09e      	b.n	6fc2 <_strtod_r+0x3aa>
    6e84:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    6e86:	1c2b      	adds	r3, r5, #0
    6e88:	3301      	adds	r3, #1
    6e8a:	931b      	str	r3, [sp, #108]	; 0x6c
    6e8c:	786b      	ldrb	r3, [r5, #1]
    6e8e:	950a      	str	r5, [sp, #40]	; 0x28
    6e90:	2b2b      	cmp	r3, #43	; 0x2b
    6e92:	d003      	beq.n	6e9c <_strtod_r+0x284>
    6e94:	2b2d      	cmp	r3, #45	; 0x2d
    6e96:	d003      	beq.n	6ea0 <_strtod_r+0x288>
    6e98:	9211      	str	r2, [sp, #68]	; 0x44
    6e9a:	e008      	b.n	6eae <_strtod_r+0x296>
    6e9c:	9211      	str	r2, [sp, #68]	; 0x44
    6e9e:	e001      	b.n	6ea4 <_strtod_r+0x28c>
    6ea0:	2101      	movs	r1, #1
    6ea2:	9111      	str	r1, [sp, #68]	; 0x44
    6ea4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6ea6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    6ea8:	3302      	adds	r3, #2
    6eaa:	931b      	str	r3, [sp, #108]	; 0x6c
    6eac:	78a3      	ldrb	r3, [r4, #2]
    6eae:	1c1a      	adds	r2, r3, #0
    6eb0:	3a30      	subs	r2, #48	; 0x30
    6eb2:	2a09      	cmp	r2, #9
    6eb4:	d83c      	bhi.n	6f30 <_strtod_r+0x318>
    6eb6:	2b30      	cmp	r3, #48	; 0x30
    6eb8:	d104      	bne.n	6ec4 <_strtod_r+0x2ac>
    6eba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6ebc:	1c5a      	adds	r2, r3, #1
    6ebe:	921b      	str	r2, [sp, #108]	; 0x6c
    6ec0:	785b      	ldrb	r3, [r3, #1]
    6ec2:	e7f8      	b.n	6eb6 <_strtod_r+0x29e>
    6ec4:	1c1c      	adds	r4, r3, #0
    6ec6:	3c31      	subs	r4, #49	; 0x31
    6ec8:	2200      	movs	r2, #0
    6eca:	2c08      	cmp	r4, #8
    6ecc:	d833      	bhi.n	6f36 <_strtod_r+0x31e>
    6ece:	1c1d      	adds	r5, r3, #0
    6ed0:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6ed2:	3d30      	subs	r5, #48	; 0x30
    6ed4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6ed6:	1c5a      	adds	r2, r3, #1
    6ed8:	921b      	str	r2, [sp, #108]	; 0x6c
    6eda:	785b      	ldrb	r3, [r3, #1]
    6edc:	1c1c      	adds	r4, r3, #0
    6ede:	3c30      	subs	r4, #48	; 0x30
    6ee0:	2c09      	cmp	r4, #9
    6ee2:	d804      	bhi.n	6eee <_strtod_r+0x2d6>
    6ee4:	220a      	movs	r2, #10
    6ee6:	4355      	muls	r5, r2
    6ee8:	18ed      	adds	r5, r5, r3
    6eea:	3d30      	subs	r5, #48	; 0x30
    6eec:	e7f2      	b.n	6ed4 <_strtod_r+0x2bc>
    6eee:	1a52      	subs	r2, r2, r1
    6ef0:	920f      	str	r2, [sp, #60]	; 0x3c
    6ef2:	4c0e      	ldr	r4, [pc, #56]	; (6f2c <_strtod_r+0x314>)
    6ef4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6ef6:	1c22      	adds	r2, r4, #0
    6ef8:	2908      	cmp	r1, #8
    6efa:	dc03      	bgt.n	6f04 <_strtod_r+0x2ec>
    6efc:	1e2a      	subs	r2, r5, #0
    6efe:	42a2      	cmp	r2, r4
    6f00:	dd00      	ble.n	6f04 <_strtod_r+0x2ec>
    6f02:	1c22      	adds	r2, r4, #0
    6f04:	9c11      	ldr	r4, [sp, #68]	; 0x44
    6f06:	2c00      	cmp	r4, #0
    6f08:	d015      	beq.n	6f36 <_strtod_r+0x31e>
    6f0a:	4252      	negs	r2, r2
    6f0c:	e013      	b.n	6f36 <_strtod_r+0x31e>
    6f0e:	46c0      	nop			; (mov r8, r8)
	...
    6f18:	0000f858 	.word	0x0000f858
    6f1c:	00000433 	.word	0x00000433
    6f20:	ffefffff 	.word	0xffefffff
    6f24:	7ff00000 	.word	0x7ff00000
    6f28:	7fffffff 	.word	0x7fffffff
    6f2c:	00004e1f 	.word	0x00004e1f
    6f30:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6f32:	2200      	movs	r2, #0
    6f34:	951b      	str	r5, [sp, #108]	; 0x6c
    6f36:	9c07      	ldr	r4, [sp, #28]
    6f38:	2c00      	cmp	r4, #0
    6f3a:	d148      	bne.n	6fce <_strtod_r+0x3b6>
    6f3c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6f3e:	4328      	orrs	r0, r5
    6f40:	d001      	beq.n	6f46 <_strtod_r+0x32e>
    6f42:	f000 fc5f 	bl	7804 <_strtod_r+0xbec>
    6f46:	980c      	ldr	r0, [sp, #48]	; 0x30
    6f48:	2800      	cmp	r0, #0
    6f4a:	d13a      	bne.n	6fc2 <_strtod_r+0x3aa>
    6f4c:	2b4e      	cmp	r3, #78	; 0x4e
    6f4e:	d01c      	beq.n	6f8a <_strtod_r+0x372>
    6f50:	dc02      	bgt.n	6f58 <_strtod_r+0x340>
    6f52:	2b49      	cmp	r3, #73	; 0x49
    6f54:	d005      	beq.n	6f62 <_strtod_r+0x34a>
    6f56:	e034      	b.n	6fc2 <_strtod_r+0x3aa>
    6f58:	2b69      	cmp	r3, #105	; 0x69
    6f5a:	d002      	beq.n	6f62 <_strtod_r+0x34a>
    6f5c:	2b6e      	cmp	r3, #110	; 0x6e
    6f5e:	d014      	beq.n	6f8a <_strtod_r+0x372>
    6f60:	e02f      	b.n	6fc2 <_strtod_r+0x3aa>
    6f62:	a81b      	add	r0, sp, #108	; 0x6c
    6f64:	49a8      	ldr	r1, [pc, #672]	; (7208 <_strtod_r+0x5f0>)
    6f66:	f7ff fe2a 	bl	6bbe <match>
    6f6a:	2800      	cmp	r0, #0
    6f6c:	d029      	beq.n	6fc2 <_strtod_r+0x3aa>
    6f6e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6f70:	a81b      	add	r0, sp, #108	; 0x6c
    6f72:	3b01      	subs	r3, #1
    6f74:	49a5      	ldr	r1, [pc, #660]	; (720c <_strtod_r+0x5f4>)
    6f76:	931b      	str	r3, [sp, #108]	; 0x6c
    6f78:	f7ff fe21 	bl	6bbe <match>
    6f7c:	2800      	cmp	r0, #0
    6f7e:	d102      	bne.n	6f86 <_strtod_r+0x36e>
    6f80:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6f82:	3301      	adds	r3, #1
    6f84:	931b      	str	r3, [sp, #108]	; 0x6c
    6f86:	4fa2      	ldr	r7, [pc, #648]	; (7210 <_strtod_r+0x5f8>)
    6f88:	e018      	b.n	6fbc <_strtod_r+0x3a4>
    6f8a:	a81b      	add	r0, sp, #108	; 0x6c
    6f8c:	49a1      	ldr	r1, [pc, #644]	; (7214 <_strtod_r+0x5fc>)
    6f8e:	f7ff fe16 	bl	6bbe <match>
    6f92:	2800      	cmp	r0, #0
    6f94:	d015      	beq.n	6fc2 <_strtod_r+0x3aa>
    6f96:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6f98:	780b      	ldrb	r3, [r1, #0]
    6f9a:	2b28      	cmp	r3, #40	; 0x28
    6f9c:	d10d      	bne.n	6fba <_strtod_r+0x3a2>
    6f9e:	a81b      	add	r0, sp, #108	; 0x6c
    6fa0:	499d      	ldr	r1, [pc, #628]	; (7218 <_strtod_r+0x600>)
    6fa2:	aa1e      	add	r2, sp, #120	; 0x78
    6fa4:	f002 ff01 	bl	9daa <__hexnan>
    6fa8:	2805      	cmp	r0, #5
    6faa:	d106      	bne.n	6fba <_strtod_r+0x3a2>
    6fac:	4a98      	ldr	r2, [pc, #608]	; (7210 <_strtod_r+0x5f8>)
    6fae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    6fb0:	1c17      	adds	r7, r2, #0
    6fb2:	431f      	orrs	r7, r3
    6fb4:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    6fb6:	f000 fc25 	bl	7804 <_strtod_r+0xbec>
    6fba:	4f98      	ldr	r7, [pc, #608]	; (721c <_strtod_r+0x604>)
    6fbc:	2600      	movs	r6, #0
    6fbe:	f000 fc21 	bl	7804 <_strtod_r+0xbec>
    6fc2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    6fc4:	941b      	str	r4, [sp, #108]	; 0x6c
    6fc6:	2500      	movs	r5, #0
    6fc8:	9516      	str	r5, [sp, #88]	; 0x58
    6fca:	f000 fc1b 	bl	7804 <_strtod_r+0xbec>
    6fce:	4664      	mov	r4, ip
    6fd0:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6fd2:	1b14      	subs	r4, r2, r4
    6fd4:	940a      	str	r4, [sp, #40]	; 0x28
    6fd6:	2d00      	cmp	r5, #0
    6fd8:	d101      	bne.n	6fde <_strtod_r+0x3c6>
    6fda:	9c07      	ldr	r4, [sp, #28]
    6fdc:	9409      	str	r4, [sp, #36]	; 0x24
    6fde:	9c07      	ldr	r4, [sp, #28]
    6fe0:	2c10      	cmp	r4, #16
    6fe2:	dd00      	ble.n	6fe6 <_strtod_r+0x3ce>
    6fe4:	2410      	movs	r4, #16
    6fe6:	980e      	ldr	r0, [sp, #56]	; 0x38
    6fe8:	f006 fbc4 	bl	d774 <__aeabi_ui2d>
    6fec:	1c06      	adds	r6, r0, #0
    6fee:	1c0f      	adds	r7, r1, #0
    6ff0:	2c09      	cmp	r4, #9
    6ff2:	dd15      	ble.n	7020 <_strtod_r+0x408>
    6ff4:	1c23      	adds	r3, r4, #0
    6ff6:	4a8a      	ldr	r2, [pc, #552]	; (7220 <_strtod_r+0x608>)
    6ff8:	3b09      	subs	r3, #9
    6ffa:	00db      	lsls	r3, r3, #3
    6ffc:	18d3      	adds	r3, r2, r3
    6ffe:	681a      	ldr	r2, [r3, #0]
    7000:	685b      	ldr	r3, [r3, #4]
    7002:	f005 fd81 	bl	cb08 <__aeabi_dmul>
    7006:	1c06      	adds	r6, r0, #0
    7008:	980b      	ldr	r0, [sp, #44]	; 0x2c
    700a:	1c0f      	adds	r7, r1, #0
    700c:	f006 fbb2 	bl	d774 <__aeabi_ui2d>
    7010:	1c02      	adds	r2, r0, #0
    7012:	1c0b      	adds	r3, r1, #0
    7014:	1c30      	adds	r0, r6, #0
    7016:	1c39      	adds	r1, r7, #0
    7018:	f004 fdea 	bl	bbf0 <__aeabi_dadd>
    701c:	1c06      	adds	r6, r0, #0
    701e:	1c0f      	adds	r7, r1, #0
    7020:	9d07      	ldr	r5, [sp, #28]
    7022:	2d0f      	cmp	r5, #15
    7024:	dc3a      	bgt.n	709c <_strtod_r+0x484>
    7026:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7028:	2d00      	cmp	r5, #0
    702a:	d101      	bne.n	7030 <_strtod_r+0x418>
    702c:	f000 fbea 	bl	7804 <_strtod_r+0xbec>
    7030:	dd26      	ble.n	7080 <_strtod_r+0x468>
    7032:	2d16      	cmp	r5, #22
    7034:	dc07      	bgt.n	7046 <_strtod_r+0x42e>
    7036:	4b7a      	ldr	r3, [pc, #488]	; (7220 <_strtod_r+0x608>)
    7038:	00ea      	lsls	r2, r5, #3
    703a:	189a      	adds	r2, r3, r2
    703c:	6810      	ldr	r0, [r2, #0]
    703e:	6851      	ldr	r1, [r2, #4]
    7040:	1c3b      	adds	r3, r7, #0
    7042:	1c32      	adds	r2, r6, #0
    7044:	e017      	b.n	7076 <_strtod_r+0x45e>
    7046:	9d07      	ldr	r5, [sp, #28]
    7048:	2325      	movs	r3, #37	; 0x25
    704a:	1b5b      	subs	r3, r3, r5
    704c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    704e:	429d      	cmp	r5, r3
    7050:	dc24      	bgt.n	709c <_strtod_r+0x484>
    7052:	9c07      	ldr	r4, [sp, #28]
    7054:	220f      	movs	r2, #15
    7056:	1b15      	subs	r5, r2, r4
    7058:	4c71      	ldr	r4, [pc, #452]	; (7220 <_strtod_r+0x608>)
    705a:	00eb      	lsls	r3, r5, #3
    705c:	18e3      	adds	r3, r4, r3
    705e:	6818      	ldr	r0, [r3, #0]
    7060:	6859      	ldr	r1, [r3, #4]
    7062:	1c32      	adds	r2, r6, #0
    7064:	1c3b      	adds	r3, r7, #0
    7066:	f005 fd4f 	bl	cb08 <__aeabi_dmul>
    706a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    706c:	1b57      	subs	r7, r2, r5
    706e:	00ff      	lsls	r7, r7, #3
    7070:	19e4      	adds	r4, r4, r7
    7072:	6822      	ldr	r2, [r4, #0]
    7074:	6863      	ldr	r3, [r4, #4]
    7076:	f005 fd47 	bl	cb08 <__aeabi_dmul>
    707a:	1c06      	adds	r6, r0, #0
    707c:	1c0f      	adds	r7, r1, #0
    707e:	e3c1      	b.n	7804 <_strtod_r+0xbec>
    7080:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7082:	3516      	adds	r5, #22
    7084:	db0a      	blt.n	709c <_strtod_r+0x484>
    7086:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    7088:	4b65      	ldr	r3, [pc, #404]	; (7220 <_strtod_r+0x608>)
    708a:	00e2      	lsls	r2, r4, #3
    708c:	1a9a      	subs	r2, r3, r2
    708e:	1c30      	adds	r0, r6, #0
    7090:	1c39      	adds	r1, r7, #0
    7092:	6853      	ldr	r3, [r2, #4]
    7094:	6812      	ldr	r2, [r2, #0]
    7096:	f005 f8cd 	bl	c234 <__aeabi_ddiv>
    709a:	e7ee      	b.n	707a <_strtod_r+0x462>
    709c:	9d07      	ldr	r5, [sp, #28]
    709e:	1b2c      	subs	r4, r5, r4
    70a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    70a2:	192c      	adds	r4, r5, r4
    70a4:	2c00      	cmp	r4, #0
    70a6:	dd56      	ble.n	7156 <_strtod_r+0x53e>
    70a8:	230f      	movs	r3, #15
    70aa:	4023      	ands	r3, r4
    70ac:	d00a      	beq.n	70c4 <_strtod_r+0x4ac>
    70ae:	4a5c      	ldr	r2, [pc, #368]	; (7220 <_strtod_r+0x608>)
    70b0:	00db      	lsls	r3, r3, #3
    70b2:	18d3      	adds	r3, r2, r3
    70b4:	6818      	ldr	r0, [r3, #0]
    70b6:	6859      	ldr	r1, [r3, #4]
    70b8:	1c32      	adds	r2, r6, #0
    70ba:	1c3b      	adds	r3, r7, #0
    70bc:	f005 fd24 	bl	cb08 <__aeabi_dmul>
    70c0:	1c06      	adds	r6, r0, #0
    70c2:	1c0f      	adds	r7, r1, #0
    70c4:	230f      	movs	r3, #15
    70c6:	439c      	bics	r4, r3
    70c8:	d100      	bne.n	70cc <_strtod_r+0x4b4>
    70ca:	e0b7      	b.n	723c <_strtod_r+0x624>
    70cc:	239a      	movs	r3, #154	; 0x9a
    70ce:	005b      	lsls	r3, r3, #1
    70d0:	429c      	cmp	r4, r3
    70d2:	dd0e      	ble.n	70f2 <_strtod_r+0x4da>
    70d4:	2400      	movs	r4, #0
    70d6:	9407      	str	r4, [sp, #28]
    70d8:	9409      	str	r4, [sp, #36]	; 0x24
    70da:	9410      	str	r4, [sp, #64]	; 0x40
    70dc:	940e      	str	r4, [sp, #56]	; 0x38
    70de:	9d08      	ldr	r5, [sp, #32]
    70e0:	9c10      	ldr	r4, [sp, #64]	; 0x40
    70e2:	2322      	movs	r3, #34	; 0x22
    70e4:	2600      	movs	r6, #0
    70e6:	602b      	str	r3, [r5, #0]
    70e8:	4f49      	ldr	r7, [pc, #292]	; (7210 <_strtod_r+0x5f8>)
    70ea:	42b4      	cmp	r4, r6
    70ec:	d000      	beq.n	70f0 <_strtod_r+0x4d8>
    70ee:	e375      	b.n	77dc <_strtod_r+0xbc4>
    70f0:	e388      	b.n	7804 <_strtod_r+0xbec>
    70f2:	1124      	asrs	r4, r4, #4
    70f4:	1c30      	adds	r0, r6, #0
    70f6:	1c39      	adds	r1, r7, #0
    70f8:	2500      	movs	r5, #0
    70fa:	2c01      	cmp	r4, #1
    70fc:	dd0b      	ble.n	7116 <_strtod_r+0x4fe>
    70fe:	07e2      	lsls	r2, r4, #31
    7100:	d506      	bpl.n	7110 <_strtod_r+0x4f8>
    7102:	4b48      	ldr	r3, [pc, #288]	; (7224 <_strtod_r+0x60c>)
    7104:	00ea      	lsls	r2, r5, #3
    7106:	18d3      	adds	r3, r2, r3
    7108:	681a      	ldr	r2, [r3, #0]
    710a:	685b      	ldr	r3, [r3, #4]
    710c:	f005 fcfc 	bl	cb08 <__aeabi_dmul>
    7110:	3501      	adds	r5, #1
    7112:	1064      	asrs	r4, r4, #1
    7114:	e7f1      	b.n	70fa <_strtod_r+0x4e2>
    7116:	4b44      	ldr	r3, [pc, #272]	; (7228 <_strtod_r+0x610>)
    7118:	00ed      	lsls	r5, r5, #3
    711a:	18cf      	adds	r7, r1, r3
    711c:	4b41      	ldr	r3, [pc, #260]	; (7224 <_strtod_r+0x60c>)
    711e:	1c06      	adds	r6, r0, #0
    7120:	195d      	adds	r5, r3, r5
    7122:	1c32      	adds	r2, r6, #0
    7124:	1c3b      	adds	r3, r7, #0
    7126:	6828      	ldr	r0, [r5, #0]
    7128:	6869      	ldr	r1, [r5, #4]
    712a:	f005 fced 	bl	cb08 <__aeabi_dmul>
    712e:	4b38      	ldr	r3, [pc, #224]	; (7210 <_strtod_r+0x5f8>)
    7130:	1c0f      	adds	r7, r1, #0
    7132:	400b      	ands	r3, r1
    7134:	493d      	ldr	r1, [pc, #244]	; (722c <_strtod_r+0x614>)
    7136:	1c06      	adds	r6, r0, #0
    7138:	428b      	cmp	r3, r1
    713a:	d8cb      	bhi.n	70d4 <_strtod_r+0x4bc>
    713c:	493c      	ldr	r1, [pc, #240]	; (7230 <_strtod_r+0x618>)
    713e:	428b      	cmp	r3, r1
    7140:	d903      	bls.n	714a <_strtod_r+0x532>
    7142:	2301      	movs	r3, #1
    7144:	4f3b      	ldr	r7, [pc, #236]	; (7234 <_strtod_r+0x61c>)
    7146:	425e      	negs	r6, r3
    7148:	e002      	b.n	7150 <_strtod_r+0x538>
    714a:	25d4      	movs	r5, #212	; 0xd4
    714c:	04ad      	lsls	r5, r5, #18
    714e:	197f      	adds	r7, r7, r5
    7150:	2400      	movs	r4, #0
    7152:	940b      	str	r4, [sp, #44]	; 0x2c
    7154:	e074      	b.n	7240 <_strtod_r+0x628>
    7156:	2c00      	cmp	r4, #0
    7158:	d070      	beq.n	723c <_strtod_r+0x624>
    715a:	4264      	negs	r4, r4
    715c:	230f      	movs	r3, #15
    715e:	4023      	ands	r3, r4
    7160:	d00a      	beq.n	7178 <_strtod_r+0x560>
    7162:	4a2f      	ldr	r2, [pc, #188]	; (7220 <_strtod_r+0x608>)
    7164:	00db      	lsls	r3, r3, #3
    7166:	18d3      	adds	r3, r2, r3
    7168:	1c30      	adds	r0, r6, #0
    716a:	1c39      	adds	r1, r7, #0
    716c:	681a      	ldr	r2, [r3, #0]
    716e:	685b      	ldr	r3, [r3, #4]
    7170:	f005 f860 	bl	c234 <__aeabi_ddiv>
    7174:	1c06      	adds	r6, r0, #0
    7176:	1c0f      	adds	r7, r1, #0
    7178:	1124      	asrs	r4, r4, #4
    717a:	d05f      	beq.n	723c <_strtod_r+0x624>
    717c:	2c1f      	cmp	r4, #31
    717e:	dd05      	ble.n	718c <_strtod_r+0x574>
    7180:	2500      	movs	r5, #0
    7182:	9507      	str	r5, [sp, #28]
    7184:	9509      	str	r5, [sp, #36]	; 0x24
    7186:	9510      	str	r5, [sp, #64]	; 0x40
    7188:	950e      	str	r5, [sp, #56]	; 0x38
    718a:	e121      	b.n	73d0 <_strtod_r+0x7b8>
    718c:	06e3      	lsls	r3, r4, #27
    718e:	256a      	movs	r5, #106	; 0x6a
    7190:	17db      	asrs	r3, r3, #31
    7192:	401d      	ands	r5, r3
    7194:	950b      	str	r5, [sp, #44]	; 0x2c
    7196:	4d28      	ldr	r5, [pc, #160]	; (7238 <_strtod_r+0x620>)
    7198:	1c30      	adds	r0, r6, #0
    719a:	1c39      	adds	r1, r7, #0
    719c:	2c00      	cmp	r4, #0
    719e:	dd08      	ble.n	71b2 <_strtod_r+0x59a>
    71a0:	07e2      	lsls	r2, r4, #31
    71a2:	d503      	bpl.n	71ac <_strtod_r+0x594>
    71a4:	682a      	ldr	r2, [r5, #0]
    71a6:	686b      	ldr	r3, [r5, #4]
    71a8:	f005 fcae 	bl	cb08 <__aeabi_dmul>
    71ac:	1064      	asrs	r4, r4, #1
    71ae:	3508      	adds	r5, #8
    71b0:	e7f4      	b.n	719c <_strtod_r+0x584>
    71b2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    71b4:	1c06      	adds	r6, r0, #0
    71b6:	1c0f      	adds	r7, r1, #0
    71b8:	2c00      	cmp	r4, #0
    71ba:	d017      	beq.n	71ec <_strtod_r+0x5d4>
    71bc:	004b      	lsls	r3, r1, #1
    71be:	0d5b      	lsrs	r3, r3, #21
    71c0:	216b      	movs	r1, #107	; 0x6b
    71c2:	1acb      	subs	r3, r1, r3
    71c4:	2b00      	cmp	r3, #0
    71c6:	dd11      	ble.n	71ec <_strtod_r+0x5d4>
    71c8:	2b1f      	cmp	r3, #31
    71ca:	dd0b      	ble.n	71e4 <_strtod_r+0x5cc>
    71cc:	2600      	movs	r6, #0
    71ce:	2b34      	cmp	r3, #52	; 0x34
    71d0:	dd02      	ble.n	71d8 <_strtod_r+0x5c0>
    71d2:	23dc      	movs	r3, #220	; 0xdc
    71d4:	049f      	lsls	r7, r3, #18
    71d6:	e009      	b.n	71ec <_strtod_r+0x5d4>
    71d8:	2101      	movs	r1, #1
    71da:	3b20      	subs	r3, #32
    71dc:	4249      	negs	r1, r1
    71de:	4099      	lsls	r1, r3
    71e0:	400f      	ands	r7, r1
    71e2:	e003      	b.n	71ec <_strtod_r+0x5d4>
    71e4:	2201      	movs	r2, #1
    71e6:	4252      	negs	r2, r2
    71e8:	409a      	lsls	r2, r3
    71ea:	4016      	ands	r6, r2
    71ec:	1c30      	adds	r0, r6, #0
    71ee:	1c39      	adds	r1, r7, #0
    71f0:	4b04      	ldr	r3, [pc, #16]	; (7204 <_strtod_r+0x5ec>)
    71f2:	4a03      	ldr	r2, [pc, #12]	; (7200 <_strtod_r+0x5e8>)
    71f4:	f003 fd7c 	bl	acf0 <__aeabi_dcmpeq>
    71f8:	2800      	cmp	r0, #0
    71fa:	d1c1      	bne.n	7180 <_strtod_r+0x568>
    71fc:	e020      	b.n	7240 <_strtod_r+0x628>
    71fe:	46c0      	nop			; (mov r8, r8)
	...
    7208:	0000f896 	.word	0x0000f896
    720c:	0000f9c9 	.word	0x0000f9c9
    7210:	7ff00000 	.word	0x7ff00000
    7214:	0000f89e 	.word	0x0000f89e
    7218:	0000f86c 	.word	0x0000f86c
    721c:	fff80000 	.word	0xfff80000
    7220:	0000fa40 	.word	0x0000fa40
    7224:	0000fb08 	.word	0x0000fb08
    7228:	fcb00000 	.word	0xfcb00000
    722c:	7ca00000 	.word	0x7ca00000
    7230:	7c900000 	.word	0x7c900000
    7234:	7fefffff 	.word	0x7fefffff
    7238:	0000f830 	.word	0x0000f830
    723c:	2500      	movs	r5, #0
    723e:	950b      	str	r5, [sp, #44]	; 0x2c
    7240:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    7242:	9808      	ldr	r0, [sp, #32]
    7244:	9400      	str	r4, [sp, #0]
    7246:	9910      	ldr	r1, [sp, #64]	; 0x40
    7248:	9a09      	ldr	r2, [sp, #36]	; 0x24
    724a:	9b07      	ldr	r3, [sp, #28]
    724c:	f002 ff57 	bl	a0fe <__s2b>
    7250:	9010      	str	r0, [sp, #64]	; 0x40
    7252:	2800      	cmp	r0, #0
    7254:	d100      	bne.n	7258 <_strtod_r+0x640>
    7256:	e73d      	b.n	70d4 <_strtod_r+0x4bc>
    7258:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    725a:	2400      	movs	r4, #0
    725c:	426b      	negs	r3, r5
    725e:	17ea      	asrs	r2, r5, #31
    7260:	4013      	ands	r3, r2
    7262:	9317      	str	r3, [sp, #92]	; 0x5c
    7264:	9407      	str	r4, [sp, #28]
    7266:	9409      	str	r4, [sp, #36]	; 0x24
    7268:	9d10      	ldr	r5, [sp, #64]	; 0x40
    726a:	9808      	ldr	r0, [sp, #32]
    726c:	686d      	ldr	r5, [r5, #4]
    726e:	1c29      	adds	r1, r5, #0
    7270:	9506      	str	r5, [sp, #24]
    7272:	f002 feb5 	bl	9fe0 <_Balloc>
    7276:	900e      	str	r0, [sp, #56]	; 0x38
    7278:	2800      	cmp	r0, #0
    727a:	d100      	bne.n	727e <_strtod_r+0x666>
    727c:	e72f      	b.n	70de <_strtod_r+0x4c6>
    727e:	9810      	ldr	r0, [sp, #64]	; 0x40
    7280:	9910      	ldr	r1, [sp, #64]	; 0x40
    7282:	6900      	ldr	r0, [r0, #16]
    7284:	310c      	adds	r1, #12
    7286:	1c02      	adds	r2, r0, #0
    7288:	980e      	ldr	r0, [sp, #56]	; 0x38
    728a:	3202      	adds	r2, #2
    728c:	0092      	lsls	r2, r2, #2
    728e:	300c      	adds	r0, #12
    7290:	f7ff fb7e 	bl	6990 <memcpy>
    7294:	ab1d      	add	r3, sp, #116	; 0x74
    7296:	9300      	str	r3, [sp, #0]
    7298:	ab1e      	add	r3, sp, #120	; 0x78
    729a:	9301      	str	r3, [sp, #4]
    729c:	9808      	ldr	r0, [sp, #32]
    729e:	1c32      	adds	r2, r6, #0
    72a0:	1c3b      	adds	r3, r7, #0
    72a2:	9612      	str	r6, [sp, #72]	; 0x48
    72a4:	9713      	str	r7, [sp, #76]	; 0x4c
    72a6:	f003 f9e5 	bl	a674 <__d2b>
    72aa:	901c      	str	r0, [sp, #112]	; 0x70
    72ac:	2800      	cmp	r0, #0
    72ae:	d100      	bne.n	72b2 <_strtod_r+0x69a>
    72b0:	e715      	b.n	70de <_strtod_r+0x4c6>
    72b2:	9808      	ldr	r0, [sp, #32]
    72b4:	2101      	movs	r1, #1
    72b6:	f002 ffab 	bl	a210 <__i2b>
    72ba:	9009      	str	r0, [sp, #36]	; 0x24
    72bc:	2800      	cmp	r0, #0
    72be:	d100      	bne.n	72c2 <_strtod_r+0x6aa>
    72c0:	e70d      	b.n	70de <_strtod_r+0x4c6>
    72c2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    72c4:	2400      	movs	r4, #0
    72c6:	940d      	str	r4, [sp, #52]	; 0x34
    72c8:	42ac      	cmp	r4, r5
    72ca:	da00      	bge.n	72ce <_strtod_r+0x6b6>
    72cc:	950d      	str	r5, [sp, #52]	; 0x34
    72ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    72d0:	2b00      	cmp	r3, #0
    72d2:	da00      	bge.n	72d6 <_strtod_r+0x6be>
    72d4:	e086      	b.n	73e4 <_strtod_r+0x7cc>
    72d6:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    72d8:	990d      	ldr	r1, [sp, #52]	; 0x34
    72da:	18ec      	adds	r4, r5, r3
    72dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    72de:	981e      	ldr	r0, [sp, #120]	; 0x78
    72e0:	1b5b      	subs	r3, r3, r5
    72e2:	2536      	movs	r5, #54	; 0x36
    72e4:	181a      	adds	r2, r3, r0
    72e6:	1a2d      	subs	r5, r5, r0
    72e8:	48c7      	ldr	r0, [pc, #796]	; (7608 <_strtod_r+0x9f0>)
    72ea:	2301      	movs	r3, #1
    72ec:	4282      	cmp	r2, r0
    72ee:	db00      	blt.n	72f2 <_strtod_r+0x6da>
    72f0:	e082      	b.n	73f8 <_strtod_r+0x7e0>
    72f2:	1a80      	subs	r0, r0, r2
    72f4:	1a2d      	subs	r5, r5, r0
    72f6:	281f      	cmp	r0, #31
    72f8:	dc78      	bgt.n	73ec <_strtod_r+0x7d4>
    72fa:	4083      	lsls	r3, r0
    72fc:	2000      	movs	r0, #0
    72fe:	9318      	str	r3, [sp, #96]	; 0x60
    7300:	9011      	str	r0, [sp, #68]	; 0x44
    7302:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7304:	1963      	adds	r3, r4, r5
    7306:	194d      	adds	r5, r1, r5
    7308:	930c      	str	r3, [sp, #48]	; 0x30
    730a:	182d      	adds	r5, r5, r0
    730c:	42a3      	cmp	r3, r4
    730e:	dd00      	ble.n	7312 <_strtod_r+0x6fa>
    7310:	1c23      	adds	r3, r4, #0
    7312:	42ab      	cmp	r3, r5
    7314:	dd00      	ble.n	7318 <_strtod_r+0x700>
    7316:	1c2b      	adds	r3, r5, #0
    7318:	2b00      	cmp	r3, #0
    731a:	dd04      	ble.n	7326 <_strtod_r+0x70e>
    731c:	990c      	ldr	r1, [sp, #48]	; 0x30
    731e:	1aed      	subs	r5, r5, r3
    7320:	1ac9      	subs	r1, r1, r3
    7322:	910c      	str	r1, [sp, #48]	; 0x30
    7324:	1ae4      	subs	r4, r4, r3
    7326:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    7328:	2a00      	cmp	r2, #0
    732a:	d169      	bne.n	7400 <_strtod_r+0x7e8>
    732c:	980c      	ldr	r0, [sp, #48]	; 0x30
    732e:	2800      	cmp	r0, #0
    7330:	dc7e      	bgt.n	7430 <_strtod_r+0x818>
    7332:	990d      	ldr	r1, [sp, #52]	; 0x34
    7334:	2900      	cmp	r1, #0
    7336:	d000      	beq.n	733a <_strtod_r+0x722>
    7338:	e084      	b.n	7444 <_strtod_r+0x82c>
    733a:	2d00      	cmp	r5, #0
    733c:	dd00      	ble.n	7340 <_strtod_r+0x728>
    733e:	e08b      	b.n	7458 <_strtod_r+0x840>
    7340:	2c00      	cmp	r4, #0
    7342:	dd00      	ble.n	7346 <_strtod_r+0x72e>
    7344:	e092      	b.n	746c <_strtod_r+0x854>
    7346:	9808      	ldr	r0, [sp, #32]
    7348:	991c      	ldr	r1, [sp, #112]	; 0x70
    734a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    734c:	f003 f8b7 	bl	a4be <__mdiff>
    7350:	9007      	str	r0, [sp, #28]
    7352:	2800      	cmp	r0, #0
    7354:	d100      	bne.n	7358 <_strtod_r+0x740>
    7356:	e6c2      	b.n	70de <_strtod_r+0x4c6>
    7358:	68c4      	ldr	r4, [r0, #12]
    735a:	2500      	movs	r5, #0
    735c:	60c5      	str	r5, [r0, #12]
    735e:	9909      	ldr	r1, [sp, #36]	; 0x24
    7360:	940f      	str	r4, [sp, #60]	; 0x3c
    7362:	f003 f891 	bl	a488 <__mcmp>
    7366:	42a8      	cmp	r0, r5
    7368:	db00      	blt.n	736c <_strtod_r+0x754>
    736a:	e08e      	b.n	748a <_strtod_r+0x872>
    736c:	42ac      	cmp	r4, r5
    736e:	d000      	beq.n	7372 <_strtod_r+0x75a>
    7370:	e21f      	b.n	77b2 <_strtod_r+0xb9a>
    7372:	42ae      	cmp	r6, r5
    7374:	d000      	beq.n	7378 <_strtod_r+0x760>
    7376:	e21c      	b.n	77b2 <_strtod_r+0xb9a>
    7378:	033b      	lsls	r3, r7, #12
    737a:	42ab      	cmp	r3, r5
    737c:	d000      	beq.n	7380 <_strtod_r+0x768>
    737e:	e218      	b.n	77b2 <_strtod_r+0xb9a>
    7380:	4aa2      	ldr	r2, [pc, #648]	; (760c <_strtod_r+0x9f4>)
    7382:	23d6      	movs	r3, #214	; 0xd6
    7384:	403a      	ands	r2, r7
    7386:	04db      	lsls	r3, r3, #19
    7388:	429a      	cmp	r2, r3
    738a:	d800      	bhi.n	738e <_strtod_r+0x776>
    738c:	e211      	b.n	77b2 <_strtod_r+0xb9a>
    738e:	9807      	ldr	r0, [sp, #28]
    7390:	6940      	ldr	r0, [r0, #20]
    7392:	42a8      	cmp	r0, r5
    7394:	d074      	beq.n	7480 <_strtod_r+0x868>
    7396:	9907      	ldr	r1, [sp, #28]
    7398:	9808      	ldr	r0, [sp, #32]
    739a:	2201      	movs	r2, #1
    739c:	f003 f822 	bl	a3e4 <__lshift>
    73a0:	9909      	ldr	r1, [sp, #36]	; 0x24
    73a2:	9007      	str	r0, [sp, #28]
    73a4:	f003 f870 	bl	a488 <__mcmp>
    73a8:	2800      	cmp	r0, #0
    73aa:	dc00      	bgt.n	73ae <_strtod_r+0x796>
    73ac:	e201      	b.n	77b2 <_strtod_r+0xb9a>
    73ae:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    73b0:	4b96      	ldr	r3, [pc, #600]	; (760c <_strtod_r+0x9f4>)
    73b2:	2c00      	cmp	r4, #0
    73b4:	d100      	bne.n	73b8 <_strtod_r+0x7a0>
    73b6:	e099      	b.n	74ec <_strtod_r+0x8d4>
    73b8:	1c1a      	adds	r2, r3, #0
    73ba:	21d6      	movs	r1, #214	; 0xd6
    73bc:	403a      	ands	r2, r7
    73be:	04c9      	lsls	r1, r1, #19
    73c0:	428a      	cmp	r2, r1
    73c2:	d900      	bls.n	73c6 <_strtod_r+0x7ae>
    73c4:	e092      	b.n	74ec <_strtod_r+0x8d4>
    73c6:	23dc      	movs	r3, #220	; 0xdc
    73c8:	049b      	lsls	r3, r3, #18
    73ca:	429a      	cmp	r2, r3
    73cc:	d900      	bls.n	73d0 <_strtod_r+0x7b8>
    73ce:	e1f3      	b.n	77b8 <_strtod_r+0xba0>
    73d0:	9d08      	ldr	r5, [sp, #32]
    73d2:	9c10      	ldr	r4, [sp, #64]	; 0x40
    73d4:	2322      	movs	r3, #34	; 0x22
    73d6:	4f83      	ldr	r7, [pc, #524]	; (75e4 <_strtod_r+0x9cc>)
    73d8:	4e81      	ldr	r6, [pc, #516]	; (75e0 <_strtod_r+0x9c8>)
    73da:	602b      	str	r3, [r5, #0]
    73dc:	2c00      	cmp	r4, #0
    73de:	d000      	beq.n	73e2 <_strtod_r+0x7ca>
    73e0:	e1fc      	b.n	77dc <_strtod_r+0xbc4>
    73e2:	e20f      	b.n	7804 <_strtod_r+0xbec>
    73e4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    73e6:	1ae1      	subs	r1, r4, r3
    73e8:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    73ea:	e777      	b.n	72dc <_strtod_r+0x6c4>
    73ec:	4888      	ldr	r0, [pc, #544]	; (7610 <_strtod_r+0x9f8>)
    73ee:	1a82      	subs	r2, r0, r2
    73f0:	1c18      	adds	r0, r3, #0
    73f2:	4090      	lsls	r0, r2
    73f4:	9011      	str	r0, [sp, #68]	; 0x44
    73f6:	e001      	b.n	73fc <_strtod_r+0x7e4>
    73f8:	2200      	movs	r2, #0
    73fa:	9211      	str	r2, [sp, #68]	; 0x44
    73fc:	9318      	str	r3, [sp, #96]	; 0x60
    73fe:	e780      	b.n	7302 <_strtod_r+0x6ea>
    7400:	9808      	ldr	r0, [sp, #32]
    7402:	9909      	ldr	r1, [sp, #36]	; 0x24
    7404:	f002 ff9c 	bl	a340 <__pow5mult>
    7408:	9009      	str	r0, [sp, #36]	; 0x24
    740a:	2800      	cmp	r0, #0
    740c:	d100      	bne.n	7410 <_strtod_r+0x7f8>
    740e:	e666      	b.n	70de <_strtod_r+0x4c6>
    7410:	9808      	ldr	r0, [sp, #32]
    7412:	9909      	ldr	r1, [sp, #36]	; 0x24
    7414:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    7416:	f002 ff04 	bl	a222 <__multiply>
    741a:	900f      	str	r0, [sp, #60]	; 0x3c
    741c:	2800      	cmp	r0, #0
    741e:	d100      	bne.n	7422 <_strtod_r+0x80a>
    7420:	e65d      	b.n	70de <_strtod_r+0x4c6>
    7422:	9808      	ldr	r0, [sp, #32]
    7424:	991c      	ldr	r1, [sp, #112]	; 0x70
    7426:	f002 fe13 	bl	a050 <_Bfree>
    742a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    742c:	931c      	str	r3, [sp, #112]	; 0x70
    742e:	e77d      	b.n	732c <_strtod_r+0x714>
    7430:	9808      	ldr	r0, [sp, #32]
    7432:	991c      	ldr	r1, [sp, #112]	; 0x70
    7434:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7436:	f002 ffd5 	bl	a3e4 <__lshift>
    743a:	901c      	str	r0, [sp, #112]	; 0x70
    743c:	2800      	cmp	r0, #0
    743e:	d000      	beq.n	7442 <_strtod_r+0x82a>
    7440:	e777      	b.n	7332 <_strtod_r+0x71a>
    7442:	e64c      	b.n	70de <_strtod_r+0x4c6>
    7444:	9808      	ldr	r0, [sp, #32]
    7446:	990e      	ldr	r1, [sp, #56]	; 0x38
    7448:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    744a:	f002 ff79 	bl	a340 <__pow5mult>
    744e:	900e      	str	r0, [sp, #56]	; 0x38
    7450:	2800      	cmp	r0, #0
    7452:	d000      	beq.n	7456 <_strtod_r+0x83e>
    7454:	e771      	b.n	733a <_strtod_r+0x722>
    7456:	e642      	b.n	70de <_strtod_r+0x4c6>
    7458:	9808      	ldr	r0, [sp, #32]
    745a:	990e      	ldr	r1, [sp, #56]	; 0x38
    745c:	1c2a      	adds	r2, r5, #0
    745e:	f002 ffc1 	bl	a3e4 <__lshift>
    7462:	900e      	str	r0, [sp, #56]	; 0x38
    7464:	2800      	cmp	r0, #0
    7466:	d000      	beq.n	746a <_strtod_r+0x852>
    7468:	e76a      	b.n	7340 <_strtod_r+0x728>
    746a:	e638      	b.n	70de <_strtod_r+0x4c6>
    746c:	9808      	ldr	r0, [sp, #32]
    746e:	9909      	ldr	r1, [sp, #36]	; 0x24
    7470:	1c22      	adds	r2, r4, #0
    7472:	f002 ffb7 	bl	a3e4 <__lshift>
    7476:	9009      	str	r0, [sp, #36]	; 0x24
    7478:	2800      	cmp	r0, #0
    747a:	d000      	beq.n	747e <_strtod_r+0x866>
    747c:	e763      	b.n	7346 <_strtod_r+0x72e>
    747e:	e62e      	b.n	70de <_strtod_r+0x4c6>
    7480:	9907      	ldr	r1, [sp, #28]
    7482:	6909      	ldr	r1, [r1, #16]
    7484:	2901      	cmp	r1, #1
    7486:	dc86      	bgt.n	7396 <_strtod_r+0x77e>
    7488:	e193      	b.n	77b2 <_strtod_r+0xb9a>
    748a:	2800      	cmp	r0, #0
    748c:	d165      	bne.n	755a <_strtod_r+0x942>
    748e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    7490:	033a      	lsls	r2, r7, #12
    7492:	2c00      	cmp	r4, #0
    7494:	d025      	beq.n	74e2 <_strtod_r+0x8ca>
    7496:	495f      	ldr	r1, [pc, #380]	; (7614 <_strtod_r+0x9fc>)
    7498:	1c3b      	adds	r3, r7, #0
    749a:	0b12      	lsrs	r2, r2, #12
    749c:	428a      	cmp	r2, r1
    749e:	d12e      	bne.n	74fe <_strtod_r+0x8e6>
    74a0:	2101      	movs	r1, #1
    74a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    74a4:	4249      	negs	r1, r1
    74a6:	1c30      	adds	r0, r6, #0
    74a8:	1c0a      	adds	r2, r1, #0
    74aa:	2d00      	cmp	r5, #0
    74ac:	d00a      	beq.n	74c4 <_strtod_r+0x8ac>
    74ae:	4c57      	ldr	r4, [pc, #348]	; (760c <_strtod_r+0x9f4>)
    74b0:	25d4      	movs	r5, #212	; 0xd4
    74b2:	403c      	ands	r4, r7
    74b4:	04ed      	lsls	r5, r5, #19
    74b6:	42ac      	cmp	r4, r5
    74b8:	d804      	bhi.n	74c4 <_strtod_r+0x8ac>
    74ba:	0d24      	lsrs	r4, r4, #20
    74bc:	226b      	movs	r2, #107	; 0x6b
    74be:	1b12      	subs	r2, r2, r4
    74c0:	4091      	lsls	r1, r2
    74c2:	1c0a      	adds	r2, r1, #0
    74c4:	4290      	cmp	r0, r2
    74c6:	d11a      	bne.n	74fe <_strtod_r+0x8e6>
    74c8:	4a53      	ldr	r2, [pc, #332]	; (7618 <_strtod_r+0xa00>)
    74ca:	4293      	cmp	r3, r2
    74cc:	d102      	bne.n	74d4 <_strtod_r+0x8bc>
    74ce:	3001      	adds	r0, #1
    74d0:	d100      	bne.n	74d4 <_strtod_r+0x8bc>
    74d2:	e604      	b.n	70de <_strtod_r+0x4c6>
    74d4:	4a4d      	ldr	r2, [pc, #308]	; (760c <_strtod_r+0x9f4>)
    74d6:	2080      	movs	r0, #128	; 0x80
    74d8:	4013      	ands	r3, r2
    74da:	0340      	lsls	r0, r0, #13
    74dc:	181f      	adds	r7, r3, r0
    74de:	2600      	movs	r6, #0
    74e0:	e167      	b.n	77b2 <_strtod_r+0xb9a>
    74e2:	2a00      	cmp	r2, #0
    74e4:	d10b      	bne.n	74fe <_strtod_r+0x8e6>
    74e6:	2e00      	cmp	r6, #0
    74e8:	d109      	bne.n	74fe <_strtod_r+0x8e6>
    74ea:	e760      	b.n	73ae <_strtod_r+0x796>
    74ec:	4d4b      	ldr	r5, [pc, #300]	; (761c <_strtod_r+0xa04>)
    74ee:	4a49      	ldr	r2, [pc, #292]	; (7614 <_strtod_r+0x9fc>)
    74f0:	403b      	ands	r3, r7
    74f2:	195b      	adds	r3, r3, r5
    74f4:	1c17      	adds	r7, r2, #0
    74f6:	431f      	orrs	r7, r3
    74f8:	2301      	movs	r3, #1
    74fa:	425e      	negs	r6, r3
    74fc:	e159      	b.n	77b2 <_strtod_r+0xb9a>
    74fe:	9c11      	ldr	r4, [sp, #68]	; 0x44
    7500:	2c00      	cmp	r4, #0
    7502:	d003      	beq.n	750c <_strtod_r+0x8f4>
    7504:	423c      	tst	r4, r7
    7506:	d100      	bne.n	750a <_strtod_r+0x8f2>
    7508:	e153      	b.n	77b2 <_strtod_r+0xb9a>
    750a:	e003      	b.n	7514 <_strtod_r+0x8fc>
    750c:	9d18      	ldr	r5, [sp, #96]	; 0x60
    750e:	4235      	tst	r5, r6
    7510:	d100      	bne.n	7514 <_strtod_r+0x8fc>
    7512:	e14e      	b.n	77b2 <_strtod_r+0xb9a>
    7514:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    7516:	1c30      	adds	r0, r6, #0
    7518:	1c39      	adds	r1, r7, #0
    751a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    751c:	2c00      	cmp	r4, #0
    751e:	d00a      	beq.n	7536 <_strtod_r+0x91e>
    7520:	f7ff fb62 	bl	6be8 <sulp>
    7524:	1c02      	adds	r2, r0, #0
    7526:	1c0b      	adds	r3, r1, #0
    7528:	9812      	ldr	r0, [sp, #72]	; 0x48
    752a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    752c:	f004 fb60 	bl	bbf0 <__aeabi_dadd>
    7530:	1c06      	adds	r6, r0, #0
    7532:	1c0f      	adds	r7, r1, #0
    7534:	e13d      	b.n	77b2 <_strtod_r+0xb9a>
    7536:	f7ff fb57 	bl	6be8 <sulp>
    753a:	1c02      	adds	r2, r0, #0
    753c:	1c0b      	adds	r3, r1, #0
    753e:	9812      	ldr	r0, [sp, #72]	; 0x48
    7540:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7542:	f005 fd71 	bl	d028 <__aeabi_dsub>
    7546:	4b27      	ldr	r3, [pc, #156]	; (75e4 <_strtod_r+0x9cc>)
    7548:	4a25      	ldr	r2, [pc, #148]	; (75e0 <_strtod_r+0x9c8>)
    754a:	1c06      	adds	r6, r0, #0
    754c:	1c0f      	adds	r7, r1, #0
    754e:	f003 fbcf 	bl	acf0 <__aeabi_dcmpeq>
    7552:	2800      	cmp	r0, #0
    7554:	d000      	beq.n	7558 <_strtod_r+0x940>
    7556:	e73b      	b.n	73d0 <_strtod_r+0x7b8>
    7558:	e12b      	b.n	77b2 <_strtod_r+0xb9a>
    755a:	9807      	ldr	r0, [sp, #28]
    755c:	9909      	ldr	r1, [sp, #36]	; 0x24
    755e:	f003 f8e1 	bl	a724 <__ratio>
    7562:	4a21      	ldr	r2, [pc, #132]	; (75e8 <_strtod_r+0x9d0>)
    7564:	4b21      	ldr	r3, [pc, #132]	; (75ec <_strtod_r+0x9d4>)
    7566:	1c04      	adds	r4, r0, #0
    7568:	1c0d      	adds	r5, r1, #0
    756a:	f003 fbd1 	bl	ad10 <__aeabi_dcmple>
    756e:	2800      	cmp	r0, #0
    7570:	d05a      	beq.n	7628 <_strtod_r+0xa10>
    7572:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7574:	2800      	cmp	r0, #0
    7576:	d006      	beq.n	7586 <_strtod_r+0x96e>
    7578:	4a29      	ldr	r2, [pc, #164]	; (7620 <_strtod_r+0xa08>)
    757a:	2100      	movs	r1, #0
    757c:	4c1c      	ldr	r4, [pc, #112]	; (75f0 <_strtod_r+0x9d8>)
    757e:	4d1d      	ldr	r5, [pc, #116]	; (75f4 <_strtod_r+0x9dc>)
    7580:	910c      	str	r1, [sp, #48]	; 0x30
    7582:	920d      	str	r2, [sp, #52]	; 0x34
    7584:	e061      	b.n	764a <_strtod_r+0xa32>
    7586:	2e00      	cmp	r6, #0
    7588:	d102      	bne.n	7590 <_strtod_r+0x978>
    758a:	033b      	lsls	r3, r7, #12
    758c:	d105      	bne.n	759a <_strtod_r+0x982>
    758e:	e00b      	b.n	75a8 <_strtod_r+0x990>
    7590:	2e01      	cmp	r6, #1
    7592:	d102      	bne.n	759a <_strtod_r+0x982>
    7594:	2f00      	cmp	r7, #0
    7596:	d100      	bne.n	759a <_strtod_r+0x982>
    7598:	e71a      	b.n	73d0 <_strtod_r+0x7b8>
    759a:	4821      	ldr	r0, [pc, #132]	; (7620 <_strtod_r+0xa08>)
    759c:	2300      	movs	r3, #0
    759e:	4c16      	ldr	r4, [pc, #88]	; (75f8 <_strtod_r+0x9e0>)
    75a0:	4d16      	ldr	r5, [pc, #88]	; (75fc <_strtod_r+0x9e4>)
    75a2:	930c      	str	r3, [sp, #48]	; 0x30
    75a4:	900d      	str	r0, [sp, #52]	; 0x34
    75a6:	e050      	b.n	764a <_strtod_r+0xa32>
    75a8:	1c20      	adds	r0, r4, #0
    75aa:	1c29      	adds	r1, r5, #0
    75ac:	4a10      	ldr	r2, [pc, #64]	; (75f0 <_strtod_r+0x9d8>)
    75ae:	4b11      	ldr	r3, [pc, #68]	; (75f4 <_strtod_r+0x9dc>)
    75b0:	f003 fba4 	bl	acfc <__aeabi_dcmplt>
    75b4:	2800      	cmp	r0, #0
    75b6:	d108      	bne.n	75ca <_strtod_r+0x9b2>
    75b8:	1c20      	adds	r0, r4, #0
    75ba:	1c29      	adds	r1, r5, #0
    75bc:	4a10      	ldr	r2, [pc, #64]	; (7600 <_strtod_r+0x9e8>)
    75be:	4b11      	ldr	r3, [pc, #68]	; (7604 <_strtod_r+0x9ec>)
    75c0:	f005 faa2 	bl	cb08 <__aeabi_dmul>
    75c4:	900c      	str	r0, [sp, #48]	; 0x30
    75c6:	910d      	str	r1, [sp, #52]	; 0x34
    75c8:	e003      	b.n	75d2 <_strtod_r+0x9ba>
    75ca:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    75cc:	4d15      	ldr	r5, [pc, #84]	; (7624 <_strtod_r+0xa0c>)
    75ce:	940c      	str	r4, [sp, #48]	; 0x30
    75d0:	950d      	str	r5, [sp, #52]	; 0x34
    75d2:	980d      	ldr	r0, [sp, #52]	; 0x34
    75d4:	2180      	movs	r1, #128	; 0x80
    75d6:	0609      	lsls	r1, r1, #24
    75d8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    75da:	1845      	adds	r5, r0, r1
    75dc:	e035      	b.n	764a <_strtod_r+0xa32>
    75de:	46c0      	nop			; (mov r8, r8)
	...
    75ec:	40000000 	.word	0x40000000
    75f0:	00000000 	.word	0x00000000
    75f4:	3ff00000 	.word	0x3ff00000
    75f8:	00000000 	.word	0x00000000
    75fc:	bff00000 	.word	0xbff00000
    7600:	00000000 	.word	0x00000000
    7604:	3fe00000 	.word	0x3fe00000
    7608:	fffffc03 	.word	0xfffffc03
    760c:	7ff00000 	.word	0x7ff00000
    7610:	fffffbe3 	.word	0xfffffbe3
    7614:	000fffff 	.word	0x000fffff
    7618:	7fefffff 	.word	0x7fefffff
    761c:	fff00000 	.word	0xfff00000
    7620:	3ff00000 	.word	0x3ff00000
    7624:	3fe00000 	.word	0x3fe00000
    7628:	1c20      	adds	r0, r4, #0
    762a:	4b80      	ldr	r3, [pc, #512]	; (782c <_strtod_r+0xc14>)
    762c:	4a7e      	ldr	r2, [pc, #504]	; (7828 <_strtod_r+0xc10>)
    762e:	1c29      	adds	r1, r5, #0
    7630:	f005 fa6a 	bl	cb08 <__aeabi_dmul>
    7634:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    7636:	900c      	str	r0, [sp, #48]	; 0x30
    7638:	910d      	str	r1, [sp, #52]	; 0x34
    763a:	1c0b      	adds	r3, r1, #0
    763c:	2c00      	cmp	r4, #0
    763e:	d102      	bne.n	7646 <_strtod_r+0xa2e>
    7640:	2580      	movs	r5, #128	; 0x80
    7642:	062d      	lsls	r5, r5, #24
    7644:	194b      	adds	r3, r1, r5
    7646:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7648:	1c1d      	adds	r5, r3, #0
    764a:	4881      	ldr	r0, [pc, #516]	; (7850 <_strtod_r+0xc38>)
    764c:	4b81      	ldr	r3, [pc, #516]	; (7854 <_strtod_r+0xc3c>)
    764e:	4038      	ands	r0, r7
    7650:	9011      	str	r0, [sp, #68]	; 0x44
    7652:	4298      	cmp	r0, r3
    7654:	d12b      	bne.n	76ae <_strtod_r+0xa96>
    7656:	9912      	ldr	r1, [sp, #72]	; 0x48
    7658:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    765a:	9114      	str	r1, [sp, #80]	; 0x50
    765c:	9215      	str	r2, [sp, #84]	; 0x54
    765e:	4a7e      	ldr	r2, [pc, #504]	; (7858 <_strtod_r+0xc40>)
    7660:	1c30      	adds	r0, r6, #0
    7662:	18bf      	adds	r7, r7, r2
    7664:	1c39      	adds	r1, r7, #0
    7666:	f002 ff91 	bl	a58c <__ulp>
    766a:	1c02      	adds	r2, r0, #0
    766c:	1c0b      	adds	r3, r1, #0
    766e:	1c20      	adds	r0, r4, #0
    7670:	1c29      	adds	r1, r5, #0
    7672:	f005 fa49 	bl	cb08 <__aeabi_dmul>
    7676:	1c02      	adds	r2, r0, #0
    7678:	1c0b      	adds	r3, r1, #0
    767a:	1c30      	adds	r0, r6, #0
    767c:	1c39      	adds	r1, r7, #0
    767e:	f004 fab7 	bl	bbf0 <__aeabi_dadd>
    7682:	4a73      	ldr	r2, [pc, #460]	; (7850 <_strtod_r+0xc38>)
    7684:	4b75      	ldr	r3, [pc, #468]	; (785c <_strtod_r+0xc44>)
    7686:	1c06      	adds	r6, r0, #0
    7688:	400a      	ands	r2, r1
    768a:	429a      	cmp	r2, r3
    768c:	d90b      	bls.n	76a6 <_strtod_r+0xa8e>
    768e:	4b74      	ldr	r3, [pc, #464]	; (7860 <_strtod_r+0xc48>)
    7690:	9c15      	ldr	r4, [sp, #84]	; 0x54
    7692:	429c      	cmp	r4, r3
    7694:	d103      	bne.n	769e <_strtod_r+0xa86>
    7696:	9d14      	ldr	r5, [sp, #80]	; 0x50
    7698:	3501      	adds	r5, #1
    769a:	d100      	bne.n	769e <_strtod_r+0xa86>
    769c:	e51f      	b.n	70de <_strtod_r+0x4c6>
    769e:	2301      	movs	r3, #1
    76a0:	4f6f      	ldr	r7, [pc, #444]	; (7860 <_strtod_r+0xc48>)
    76a2:	425e      	negs	r6, r3
    76a4:	e074      	b.n	7790 <_strtod_r+0xb78>
    76a6:	20d4      	movs	r0, #212	; 0xd4
    76a8:	0480      	lsls	r0, r0, #18
    76aa:	180f      	adds	r7, r1, r0
    76ac:	e03a      	b.n	7724 <_strtod_r+0xb0c>
    76ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
    76b0:	2900      	cmp	r1, #0
    76b2:	d025      	beq.n	7700 <_strtod_r+0xae8>
    76b4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    76b6:	23d4      	movs	r3, #212	; 0xd4
    76b8:	04db      	lsls	r3, r3, #19
    76ba:	429a      	cmp	r2, r3
    76bc:	d820      	bhi.n	7700 <_strtod_r+0xae8>
    76be:	980c      	ldr	r0, [sp, #48]	; 0x30
    76c0:	990d      	ldr	r1, [sp, #52]	; 0x34
    76c2:	4a5b      	ldr	r2, [pc, #364]	; (7830 <_strtod_r+0xc18>)
    76c4:	4b5b      	ldr	r3, [pc, #364]	; (7834 <_strtod_r+0xc1c>)
    76c6:	f003 fb23 	bl	ad10 <__aeabi_dcmple>
    76ca:	2800      	cmp	r0, #0
    76cc:	d013      	beq.n	76f6 <_strtod_r+0xade>
    76ce:	980c      	ldr	r0, [sp, #48]	; 0x30
    76d0:	990d      	ldr	r1, [sp, #52]	; 0x34
    76d2:	f003 fbb1 	bl	ae38 <__aeabi_d2uiz>
    76d6:	2800      	cmp	r0, #0
    76d8:	d100      	bne.n	76dc <_strtod_r+0xac4>
    76da:	2001      	movs	r0, #1
    76dc:	f006 f84a 	bl	d774 <__aeabi_ui2d>
    76e0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    76e2:	900c      	str	r0, [sp, #48]	; 0x30
    76e4:	910d      	str	r1, [sp, #52]	; 0x34
    76e6:	1c0b      	adds	r3, r1, #0
    76e8:	2c00      	cmp	r4, #0
    76ea:	d102      	bne.n	76f2 <_strtod_r+0xada>
    76ec:	2580      	movs	r5, #128	; 0x80
    76ee:	062d      	lsls	r5, r5, #24
    76f0:	194b      	adds	r3, r1, r5
    76f2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    76f4:	1c1d      	adds	r5, r3, #0
    76f6:	20d6      	movs	r0, #214	; 0xd6
    76f8:	04c0      	lsls	r0, r0, #19
    76fa:	9911      	ldr	r1, [sp, #68]	; 0x44
    76fc:	182b      	adds	r3, r5, r0
    76fe:	1a5d      	subs	r5, r3, r1
    7700:	9812      	ldr	r0, [sp, #72]	; 0x48
    7702:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7704:	f002 ff42 	bl	a58c <__ulp>
    7708:	1c02      	adds	r2, r0, #0
    770a:	1c0b      	adds	r3, r1, #0
    770c:	1c20      	adds	r0, r4, #0
    770e:	1c29      	adds	r1, r5, #0
    7710:	f005 f9fa 	bl	cb08 <__aeabi_dmul>
    7714:	1c02      	adds	r2, r0, #0
    7716:	1c0b      	adds	r3, r1, #0
    7718:	9812      	ldr	r0, [sp, #72]	; 0x48
    771a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    771c:	f004 fa68 	bl	bbf0 <__aeabi_dadd>
    7720:	1c06      	adds	r6, r0, #0
    7722:	1c0f      	adds	r7, r1, #0
    7724:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    7726:	9712      	str	r7, [sp, #72]	; 0x48
    7728:	2c00      	cmp	r4, #0
    772a:	d131      	bne.n	7790 <_strtod_r+0xb78>
    772c:	4b48      	ldr	r3, [pc, #288]	; (7850 <_strtod_r+0xc38>)
    772e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    7730:	403b      	ands	r3, r7
    7732:	429d      	cmp	r5, r3
    7734:	d12c      	bne.n	7790 <_strtod_r+0xb78>
    7736:	990d      	ldr	r1, [sp, #52]	; 0x34
    7738:	980c      	ldr	r0, [sp, #48]	; 0x30
    773a:	f005 ffa9 	bl	d690 <__aeabi_d2iz>
    773e:	f005 ffdb 	bl	d6f8 <__aeabi_i2d>
    7742:	1c02      	adds	r2, r0, #0
    7744:	1c0b      	adds	r3, r1, #0
    7746:	980c      	ldr	r0, [sp, #48]	; 0x30
    7748:	990d      	ldr	r1, [sp, #52]	; 0x34
    774a:	f005 fc6d 	bl	d028 <__aeabi_dsub>
    774e:	1c04      	adds	r4, r0, #0
    7750:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7752:	1c0d      	adds	r5, r1, #0
    7754:	2800      	cmp	r0, #0
    7756:	d104      	bne.n	7762 <_strtod_r+0xb4a>
    7758:	2e00      	cmp	r6, #0
    775a:	d102      	bne.n	7762 <_strtod_r+0xb4a>
    775c:	9912      	ldr	r1, [sp, #72]	; 0x48
    775e:	030b      	lsls	r3, r1, #12
    7760:	d00e      	beq.n	7780 <_strtod_r+0xb68>
    7762:	1c20      	adds	r0, r4, #0
    7764:	1c29      	adds	r1, r5, #0
    7766:	4a34      	ldr	r2, [pc, #208]	; (7838 <_strtod_r+0xc20>)
    7768:	4b34      	ldr	r3, [pc, #208]	; (783c <_strtod_r+0xc24>)
    776a:	f003 fac7 	bl	acfc <__aeabi_dcmplt>
    776e:	2800      	cmp	r0, #0
    7770:	d134      	bne.n	77dc <_strtod_r+0xbc4>
    7772:	1c20      	adds	r0, r4, #0
    7774:	1c29      	adds	r1, r5, #0
    7776:	4a32      	ldr	r2, [pc, #200]	; (7840 <_strtod_r+0xc28>)
    7778:	4b32      	ldr	r3, [pc, #200]	; (7844 <_strtod_r+0xc2c>)
    777a:	f003 fad3 	bl	ad24 <__aeabi_dcmpgt>
    777e:	e005      	b.n	778c <_strtod_r+0xb74>
    7780:	1c20      	adds	r0, r4, #0
    7782:	1c29      	adds	r1, r5, #0
    7784:	4a30      	ldr	r2, [pc, #192]	; (7848 <_strtod_r+0xc30>)
    7786:	4b31      	ldr	r3, [pc, #196]	; (784c <_strtod_r+0xc34>)
    7788:	f003 fab8 	bl	acfc <__aeabi_dcmplt>
    778c:	2800      	cmp	r0, #0
    778e:	d125      	bne.n	77dc <_strtod_r+0xbc4>
    7790:	9808      	ldr	r0, [sp, #32]
    7792:	991c      	ldr	r1, [sp, #112]	; 0x70
    7794:	f002 fc5c 	bl	a050 <_Bfree>
    7798:	9808      	ldr	r0, [sp, #32]
    779a:	990e      	ldr	r1, [sp, #56]	; 0x38
    779c:	f002 fc58 	bl	a050 <_Bfree>
    77a0:	9808      	ldr	r0, [sp, #32]
    77a2:	9909      	ldr	r1, [sp, #36]	; 0x24
    77a4:	f002 fc54 	bl	a050 <_Bfree>
    77a8:	9808      	ldr	r0, [sp, #32]
    77aa:	9907      	ldr	r1, [sp, #28]
    77ac:	f002 fc50 	bl	a050 <_Bfree>
    77b0:	e55a      	b.n	7268 <_strtod_r+0x650>
    77b2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    77b4:	2c00      	cmp	r4, #0
    77b6:	d011      	beq.n	77dc <_strtod_r+0xbc4>
    77b8:	4d2a      	ldr	r5, [pc, #168]	; (7864 <_strtod_r+0xc4c>)
    77ba:	2000      	movs	r0, #0
    77bc:	9014      	str	r0, [sp, #80]	; 0x50
    77be:	9515      	str	r5, [sp, #84]	; 0x54
    77c0:	1c30      	adds	r0, r6, #0
    77c2:	1c39      	adds	r1, r7, #0
    77c4:	9a14      	ldr	r2, [sp, #80]	; 0x50
    77c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
    77c8:	f005 f99e 	bl	cb08 <__aeabi_dmul>
    77cc:	1c06      	adds	r6, r0, #0
    77ce:	1c0f      	adds	r7, r1, #0
    77d0:	d104      	bne.n	77dc <_strtod_r+0xbc4>
    77d2:	2800      	cmp	r0, #0
    77d4:	d102      	bne.n	77dc <_strtod_r+0xbc4>
    77d6:	9c08      	ldr	r4, [sp, #32]
    77d8:	2322      	movs	r3, #34	; 0x22
    77da:	6023      	str	r3, [r4, #0]
    77dc:	9808      	ldr	r0, [sp, #32]
    77de:	991c      	ldr	r1, [sp, #112]	; 0x70
    77e0:	f002 fc36 	bl	a050 <_Bfree>
    77e4:	9808      	ldr	r0, [sp, #32]
    77e6:	990e      	ldr	r1, [sp, #56]	; 0x38
    77e8:	f002 fc32 	bl	a050 <_Bfree>
    77ec:	9808      	ldr	r0, [sp, #32]
    77ee:	9909      	ldr	r1, [sp, #36]	; 0x24
    77f0:	f002 fc2e 	bl	a050 <_Bfree>
    77f4:	9808      	ldr	r0, [sp, #32]
    77f6:	9910      	ldr	r1, [sp, #64]	; 0x40
    77f8:	f002 fc2a 	bl	a050 <_Bfree>
    77fc:	9808      	ldr	r0, [sp, #32]
    77fe:	9907      	ldr	r1, [sp, #28]
    7800:	f002 fc26 	bl	a050 <_Bfree>
    7804:	9d19      	ldr	r5, [sp, #100]	; 0x64
    7806:	2d00      	cmp	r5, #0
    7808:	d001      	beq.n	780e <_strtod_r+0xbf6>
    780a:	981b      	ldr	r0, [sp, #108]	; 0x6c
    780c:	6028      	str	r0, [r5, #0]
    780e:	9c16      	ldr	r4, [sp, #88]	; 0x58
    7810:	1c32      	adds	r2, r6, #0
    7812:	1c3b      	adds	r3, r7, #0
    7814:	2c00      	cmp	r4, #0
    7816:	d002      	beq.n	781e <_strtod_r+0xc06>
    7818:	2580      	movs	r5, #128	; 0x80
    781a:	062d      	lsls	r5, r5, #24
    781c:	197b      	adds	r3, r7, r5
    781e:	1c10      	adds	r0, r2, #0
    7820:	1c19      	adds	r1, r3, #0
    7822:	b021      	add	sp, #132	; 0x84
    7824:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7826:	46c0      	nop			; (mov r8, r8)
    7828:	00000000 	.word	0x00000000
    782c:	3fe00000 	.word	0x3fe00000
    7830:	ffc00000 	.word	0xffc00000
    7834:	41dfffff 	.word	0x41dfffff
    7838:	94a03595 	.word	0x94a03595
    783c:	3fdfffff 	.word	0x3fdfffff
    7840:	35afe535 	.word	0x35afe535
    7844:	3fe00000 	.word	0x3fe00000
    7848:	94a03595 	.word	0x94a03595
    784c:	3fcfffff 	.word	0x3fcfffff
    7850:	7ff00000 	.word	0x7ff00000
    7854:	7fe00000 	.word	0x7fe00000
    7858:	fcb00000 	.word	0xfcb00000
    785c:	7c9fffff 	.word	0x7c9fffff
    7860:	7fefffff 	.word	0x7fefffff
    7864:	39500000 	.word	0x39500000

00007868 <strtod>:
    7868:	b508      	push	{r3, lr}
    786a:	1c0a      	adds	r2, r1, #0
    786c:	4903      	ldr	r1, [pc, #12]	; (787c <strtod+0x14>)
    786e:	1c03      	adds	r3, r0, #0
    7870:	6808      	ldr	r0, [r1, #0]
    7872:	1c19      	adds	r1, r3, #0
    7874:	f7ff f9d0 	bl	6c18 <_strtod_r>
    7878:	bd08      	pop	{r3, pc}
    787a:	46c0      	nop			; (mov r8, r8)
    787c:	2000016c 	.word	0x2000016c

00007880 <_strtol_r>:
    7880:	b5f0      	push	{r4, r5, r6, r7, lr}
    7882:	1c1d      	adds	r5, r3, #0
    7884:	4b42      	ldr	r3, [pc, #264]	; (7990 <_strtol_r+0x110>)
    7886:	b087      	sub	sp, #28
    7888:	681b      	ldr	r3, [r3, #0]
    788a:	9005      	str	r0, [sp, #20]
    788c:	9302      	str	r3, [sp, #8]
    788e:	9103      	str	r1, [sp, #12]
    7890:	9201      	str	r2, [sp, #4]
    7892:	1c0b      	adds	r3, r1, #0
    7894:	781c      	ldrb	r4, [r3, #0]
    7896:	9f02      	ldr	r7, [sp, #8]
    7898:	1c5e      	adds	r6, r3, #1
    789a:	193a      	adds	r2, r7, r4
    789c:	7851      	ldrb	r1, [r2, #1]
    789e:	2208      	movs	r2, #8
    78a0:	400a      	ands	r2, r1
    78a2:	d001      	beq.n	78a8 <_strtol_r+0x28>
    78a4:	1c33      	adds	r3, r6, #0
    78a6:	e7f5      	b.n	7894 <_strtol_r+0x14>
    78a8:	2c2d      	cmp	r4, #45	; 0x2d
    78aa:	d104      	bne.n	78b6 <_strtol_r+0x36>
    78ac:	2701      	movs	r7, #1
    78ae:	1c9e      	adds	r6, r3, #2
    78b0:	785c      	ldrb	r4, [r3, #1]
    78b2:	9700      	str	r7, [sp, #0]
    78b4:	e004      	b.n	78c0 <_strtol_r+0x40>
    78b6:	9200      	str	r2, [sp, #0]
    78b8:	2c2b      	cmp	r4, #43	; 0x2b
    78ba:	d101      	bne.n	78c0 <_strtol_r+0x40>
    78bc:	785c      	ldrb	r4, [r3, #1]
    78be:	1c9e      	adds	r6, r3, #2
    78c0:	2310      	movs	r3, #16
    78c2:	1c2a      	adds	r2, r5, #0
    78c4:	439a      	bics	r2, r3
    78c6:	d111      	bne.n	78ec <_strtol_r+0x6c>
    78c8:	2c30      	cmp	r4, #48	; 0x30
    78ca:	d108      	bne.n	78de <_strtol_r+0x5e>
    78cc:	7832      	ldrb	r2, [r6, #0]
    78ce:	2120      	movs	r1, #32
    78d0:	438a      	bics	r2, r1
    78d2:	2a58      	cmp	r2, #88	; 0x58
    78d4:	d107      	bne.n	78e6 <_strtol_r+0x66>
    78d6:	7874      	ldrb	r4, [r6, #1]
    78d8:	1c1d      	adds	r5, r3, #0
    78da:	3602      	adds	r6, #2
    78dc:	e006      	b.n	78ec <_strtol_r+0x6c>
    78de:	2d00      	cmp	r5, #0
    78e0:	d104      	bne.n	78ec <_strtol_r+0x6c>
    78e2:	250a      	movs	r5, #10
    78e4:	e002      	b.n	78ec <_strtol_r+0x6c>
    78e6:	2d00      	cmp	r5, #0
    78e8:	d100      	bne.n	78ec <_strtol_r+0x6c>
    78ea:	2508      	movs	r5, #8
    78ec:	9f00      	ldr	r7, [sp, #0]
    78ee:	1c29      	adds	r1, r5, #0
    78f0:	427b      	negs	r3, r7
    78f2:	417b      	adcs	r3, r7
    78f4:	2780      	movs	r7, #128	; 0x80
    78f6:	063f      	lsls	r7, r7, #24
    78f8:	1aff      	subs	r7, r7, r3
    78fa:	1c38      	adds	r0, r7, #0
    78fc:	f003 f97c 	bl	abf8 <__aeabi_uidivmod>
    7900:	1c38      	adds	r0, r7, #0
    7902:	9104      	str	r1, [sp, #16]
    7904:	1c29      	adds	r1, r5, #0
    7906:	f003 f933 	bl	ab70 <__aeabi_uidiv>
    790a:	2300      	movs	r3, #0
    790c:	1c02      	adds	r2, r0, #0
    790e:	1c18      	adds	r0, r3, #0
    7910:	9f02      	ldr	r7, [sp, #8]
    7912:	1939      	adds	r1, r7, r4
    7914:	7849      	ldrb	r1, [r1, #1]
    7916:	074f      	lsls	r7, r1, #29
    7918:	d501      	bpl.n	791e <_strtol_r+0x9e>
    791a:	3c30      	subs	r4, #48	; 0x30
    791c:	e007      	b.n	792e <_strtol_r+0xae>
    791e:	2703      	movs	r7, #3
    7920:	400f      	ands	r7, r1
    7922:	d017      	beq.n	7954 <_strtol_r+0xd4>
    7924:	2157      	movs	r1, #87	; 0x57
    7926:	2f01      	cmp	r7, #1
    7928:	d100      	bne.n	792c <_strtol_r+0xac>
    792a:	2137      	movs	r1, #55	; 0x37
    792c:	1a64      	subs	r4, r4, r1
    792e:	42ac      	cmp	r4, r5
    7930:	da10      	bge.n	7954 <_strtol_r+0xd4>
    7932:	1c59      	adds	r1, r3, #1
    7934:	d00b      	beq.n	794e <_strtol_r+0xce>
    7936:	4290      	cmp	r0, r2
    7938:	d807      	bhi.n	794a <_strtol_r+0xca>
    793a:	d102      	bne.n	7942 <_strtol_r+0xc2>
    793c:	9f04      	ldr	r7, [sp, #16]
    793e:	42bc      	cmp	r4, r7
    7940:	dc03      	bgt.n	794a <_strtol_r+0xca>
    7942:	4368      	muls	r0, r5
    7944:	2301      	movs	r3, #1
    7946:	1820      	adds	r0, r4, r0
    7948:	e001      	b.n	794e <_strtol_r+0xce>
    794a:	2301      	movs	r3, #1
    794c:	425b      	negs	r3, r3
    794e:	7834      	ldrb	r4, [r6, #0]
    7950:	3601      	adds	r6, #1
    7952:	e7dd      	b.n	7910 <_strtol_r+0x90>
    7954:	9f00      	ldr	r7, [sp, #0]
    7956:	1c59      	adds	r1, r3, #1
    7958:	d10b      	bne.n	7972 <_strtol_r+0xf2>
    795a:	2080      	movs	r0, #128	; 0x80
    795c:	427b      	negs	r3, r7
    795e:	417b      	adcs	r3, r7
    7960:	0600      	lsls	r0, r0, #24
    7962:	9f05      	ldr	r7, [sp, #20]
    7964:	1ac0      	subs	r0, r0, r3
    7966:	2322      	movs	r3, #34	; 0x22
    7968:	603b      	str	r3, [r7, #0]
    796a:	9f01      	ldr	r7, [sp, #4]
    796c:	2f00      	cmp	r7, #0
    796e:	d109      	bne.n	7984 <_strtol_r+0x104>
    7970:	e00b      	b.n	798a <_strtol_r+0x10a>
    7972:	2f00      	cmp	r7, #0
    7974:	d000      	beq.n	7978 <_strtol_r+0xf8>
    7976:	4240      	negs	r0, r0
    7978:	9f01      	ldr	r7, [sp, #4]
    797a:	2f00      	cmp	r7, #0
    797c:	d005      	beq.n	798a <_strtol_r+0x10a>
    797e:	9a03      	ldr	r2, [sp, #12]
    7980:	2b00      	cmp	r3, #0
    7982:	d000      	beq.n	7986 <_strtol_r+0x106>
    7984:	1e72      	subs	r2, r6, #1
    7986:	9f01      	ldr	r7, [sp, #4]
    7988:	603a      	str	r2, [r7, #0]
    798a:	b007      	add	sp, #28
    798c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    798e:	46c0      	nop			; (mov r8, r8)
    7990:	20000170 	.word	0x20000170

00007994 <strtol>:
    7994:	b538      	push	{r3, r4, r5, lr}
    7996:	1c13      	adds	r3, r2, #0
    7998:	4a04      	ldr	r2, [pc, #16]	; (79ac <strtol+0x18>)
    799a:	1c05      	adds	r5, r0, #0
    799c:	1c0c      	adds	r4, r1, #0
    799e:	6810      	ldr	r0, [r2, #0]
    79a0:	1c29      	adds	r1, r5, #0
    79a2:	1c22      	adds	r2, r4, #0
    79a4:	f7ff ff6c 	bl	7880 <_strtol_r>
    79a8:	bd38      	pop	{r3, r4, r5, pc}
    79aa:	46c0      	nop			; (mov r8, r8)
    79ac:	2000016c 	.word	0x2000016c

000079b0 <__ssputs_r>:
    79b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    79b2:	688d      	ldr	r5, [r1, #8]
    79b4:	b085      	sub	sp, #20
    79b6:	1c07      	adds	r7, r0, #0
    79b8:	1c0c      	adds	r4, r1, #0
    79ba:	9203      	str	r2, [sp, #12]
    79bc:	9301      	str	r3, [sp, #4]
    79be:	42ab      	cmp	r3, r5
    79c0:	d345      	bcc.n	7a4e <__ssputs_r+0x9e>
    79c2:	2290      	movs	r2, #144	; 0x90
    79c4:	898b      	ldrh	r3, [r1, #12]
    79c6:	00d2      	lsls	r2, r2, #3
    79c8:	4213      	tst	r3, r2
    79ca:	d03d      	beq.n	7a48 <__ssputs_r+0x98>
    79cc:	6962      	ldr	r2, [r4, #20]
    79ce:	2603      	movs	r6, #3
    79d0:	4356      	muls	r6, r2
    79d2:	6909      	ldr	r1, [r1, #16]
    79d4:	6820      	ldr	r0, [r4, #0]
    79d6:	0ff2      	lsrs	r2, r6, #31
    79d8:	1a40      	subs	r0, r0, r1
    79da:	1996      	adds	r6, r2, r6
    79dc:	9002      	str	r0, [sp, #8]
    79de:	1c02      	adds	r2, r0, #0
    79e0:	9801      	ldr	r0, [sp, #4]
    79e2:	3201      	adds	r2, #1
    79e4:	1812      	adds	r2, r2, r0
    79e6:	1076      	asrs	r6, r6, #1
    79e8:	4296      	cmp	r6, r2
    79ea:	d200      	bcs.n	79ee <__ssputs_r+0x3e>
    79ec:	1c16      	adds	r6, r2, #0
    79ee:	1c38      	adds	r0, r7, #0
    79f0:	055a      	lsls	r2, r3, #21
    79f2:	d50f      	bpl.n	7a14 <__ssputs_r+0x64>
    79f4:	1c31      	adds	r1, r6, #0
    79f6:	f002 ff47 	bl	a888 <_malloc_r>
    79fa:	1e05      	subs	r5, r0, #0
    79fc:	d013      	beq.n	7a26 <__ssputs_r+0x76>
    79fe:	9a02      	ldr	r2, [sp, #8]
    7a00:	6921      	ldr	r1, [r4, #16]
    7a02:	f7fe ffc5 	bl	6990 <memcpy>
    7a06:	89a2      	ldrh	r2, [r4, #12]
    7a08:	4b18      	ldr	r3, [pc, #96]	; (7a6c <__ssputs_r+0xbc>)
    7a0a:	4013      	ands	r3, r2
    7a0c:	2280      	movs	r2, #128	; 0x80
    7a0e:	4313      	orrs	r3, r2
    7a10:	81a3      	strh	r3, [r4, #12]
    7a12:	e011      	b.n	7a38 <__ssputs_r+0x88>
    7a14:	1c32      	adds	r2, r6, #0
    7a16:	f002 ff8b 	bl	a930 <_realloc_r>
    7a1a:	1e05      	subs	r5, r0, #0
    7a1c:	d10c      	bne.n	7a38 <__ssputs_r+0x88>
    7a1e:	1c38      	adds	r0, r7, #0
    7a20:	6921      	ldr	r1, [r4, #16]
    7a22:	f002 fee9 	bl	a7f8 <_free_r>
    7a26:	230c      	movs	r3, #12
    7a28:	603b      	str	r3, [r7, #0]
    7a2a:	89a3      	ldrh	r3, [r4, #12]
    7a2c:	2240      	movs	r2, #64	; 0x40
    7a2e:	4313      	orrs	r3, r2
    7a30:	2001      	movs	r0, #1
    7a32:	81a3      	strh	r3, [r4, #12]
    7a34:	4240      	negs	r0, r0
    7a36:	e017      	b.n	7a68 <__ssputs_r+0xb8>
    7a38:	9b02      	ldr	r3, [sp, #8]
    7a3a:	6125      	str	r5, [r4, #16]
    7a3c:	18ed      	adds	r5, r5, r3
    7a3e:	6025      	str	r5, [r4, #0]
    7a40:	6166      	str	r6, [r4, #20]
    7a42:	9d01      	ldr	r5, [sp, #4]
    7a44:	1af6      	subs	r6, r6, r3
    7a46:	60a6      	str	r6, [r4, #8]
    7a48:	9801      	ldr	r0, [sp, #4]
    7a4a:	42a8      	cmp	r0, r5
    7a4c:	d200      	bcs.n	7a50 <__ssputs_r+0xa0>
    7a4e:	9d01      	ldr	r5, [sp, #4]
    7a50:	1c2a      	adds	r2, r5, #0
    7a52:	6820      	ldr	r0, [r4, #0]
    7a54:	9903      	ldr	r1, [sp, #12]
    7a56:	f002 faaa 	bl	9fae <memmove>
    7a5a:	68a2      	ldr	r2, [r4, #8]
    7a5c:	2000      	movs	r0, #0
    7a5e:	1b53      	subs	r3, r2, r5
    7a60:	60a3      	str	r3, [r4, #8]
    7a62:	6823      	ldr	r3, [r4, #0]
    7a64:	195d      	adds	r5, r3, r5
    7a66:	6025      	str	r5, [r4, #0]
    7a68:	b005      	add	sp, #20
    7a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7a6c:	fffffb7f 	.word	0xfffffb7f

00007a70 <_svfiprintf_r>:
    7a70:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a72:	b09f      	sub	sp, #124	; 0x7c
    7a74:	9003      	str	r0, [sp, #12]
    7a76:	9305      	str	r3, [sp, #20]
    7a78:	898b      	ldrh	r3, [r1, #12]
    7a7a:	1c0e      	adds	r6, r1, #0
    7a7c:	1c17      	adds	r7, r2, #0
    7a7e:	0619      	lsls	r1, r3, #24
    7a80:	d50f      	bpl.n	7aa2 <_svfiprintf_r+0x32>
    7a82:	6932      	ldr	r2, [r6, #16]
    7a84:	2a00      	cmp	r2, #0
    7a86:	d10c      	bne.n	7aa2 <_svfiprintf_r+0x32>
    7a88:	2140      	movs	r1, #64	; 0x40
    7a8a:	f002 fefd 	bl	a888 <_malloc_r>
    7a8e:	6030      	str	r0, [r6, #0]
    7a90:	6130      	str	r0, [r6, #16]
    7a92:	2800      	cmp	r0, #0
    7a94:	d103      	bne.n	7a9e <_svfiprintf_r+0x2e>
    7a96:	9903      	ldr	r1, [sp, #12]
    7a98:	230c      	movs	r3, #12
    7a9a:	600b      	str	r3, [r1, #0]
    7a9c:	e0c9      	b.n	7c32 <_svfiprintf_r+0x1c2>
    7a9e:	2340      	movs	r3, #64	; 0x40
    7aa0:	6173      	str	r3, [r6, #20]
    7aa2:	ad06      	add	r5, sp, #24
    7aa4:	2300      	movs	r3, #0
    7aa6:	616b      	str	r3, [r5, #20]
    7aa8:	2320      	movs	r3, #32
    7aaa:	766b      	strb	r3, [r5, #25]
    7aac:	2330      	movs	r3, #48	; 0x30
    7aae:	76ab      	strb	r3, [r5, #26]
    7ab0:	1c3c      	adds	r4, r7, #0
    7ab2:	7823      	ldrb	r3, [r4, #0]
    7ab4:	2b00      	cmp	r3, #0
    7ab6:	d103      	bne.n	7ac0 <_svfiprintf_r+0x50>
    7ab8:	1be2      	subs	r2, r4, r7
    7aba:	9202      	str	r2, [sp, #8]
    7abc:	d011      	beq.n	7ae2 <_svfiprintf_r+0x72>
    7abe:	e003      	b.n	7ac8 <_svfiprintf_r+0x58>
    7ac0:	2b25      	cmp	r3, #37	; 0x25
    7ac2:	d0f9      	beq.n	7ab8 <_svfiprintf_r+0x48>
    7ac4:	3401      	adds	r4, #1
    7ac6:	e7f4      	b.n	7ab2 <_svfiprintf_r+0x42>
    7ac8:	9803      	ldr	r0, [sp, #12]
    7aca:	1c31      	adds	r1, r6, #0
    7acc:	1c3a      	adds	r2, r7, #0
    7ace:	9b02      	ldr	r3, [sp, #8]
    7ad0:	f7ff ff6e 	bl	79b0 <__ssputs_r>
    7ad4:	3001      	adds	r0, #1
    7ad6:	d100      	bne.n	7ada <_svfiprintf_r+0x6a>
    7ad8:	e0a6      	b.n	7c28 <_svfiprintf_r+0x1b8>
    7ada:	6969      	ldr	r1, [r5, #20]
    7adc:	9a02      	ldr	r2, [sp, #8]
    7ade:	188b      	adds	r3, r1, r2
    7ae0:	616b      	str	r3, [r5, #20]
    7ae2:	7823      	ldrb	r3, [r4, #0]
    7ae4:	2b00      	cmp	r3, #0
    7ae6:	d100      	bne.n	7aea <_svfiprintf_r+0x7a>
    7ae8:	e09e      	b.n	7c28 <_svfiprintf_r+0x1b8>
    7aea:	2201      	movs	r2, #1
    7aec:	4252      	negs	r2, r2
    7aee:	606a      	str	r2, [r5, #4]
    7af0:	466a      	mov	r2, sp
    7af2:	2300      	movs	r3, #0
    7af4:	325b      	adds	r2, #91	; 0x5b
    7af6:	3401      	adds	r4, #1
    7af8:	602b      	str	r3, [r5, #0]
    7afa:	60eb      	str	r3, [r5, #12]
    7afc:	60ab      	str	r3, [r5, #8]
    7afe:	7013      	strb	r3, [r2, #0]
    7b00:	65ab      	str	r3, [r5, #88]	; 0x58
    7b02:	4f4e      	ldr	r7, [pc, #312]	; (7c3c <_svfiprintf_r+0x1cc>)
    7b04:	7821      	ldrb	r1, [r4, #0]
    7b06:	1c38      	adds	r0, r7, #0
    7b08:	2205      	movs	r2, #5
    7b0a:	f002 fa45 	bl	9f98 <memchr>
    7b0e:	2800      	cmp	r0, #0
    7b10:	d007      	beq.n	7b22 <_svfiprintf_r+0xb2>
    7b12:	1bc7      	subs	r7, r0, r7
    7b14:	682b      	ldr	r3, [r5, #0]
    7b16:	2001      	movs	r0, #1
    7b18:	40b8      	lsls	r0, r7
    7b1a:	4318      	orrs	r0, r3
    7b1c:	6028      	str	r0, [r5, #0]
    7b1e:	3401      	adds	r4, #1
    7b20:	e7ef      	b.n	7b02 <_svfiprintf_r+0x92>
    7b22:	682b      	ldr	r3, [r5, #0]
    7b24:	06d9      	lsls	r1, r3, #27
    7b26:	d503      	bpl.n	7b30 <_svfiprintf_r+0xc0>
    7b28:	466a      	mov	r2, sp
    7b2a:	2120      	movs	r1, #32
    7b2c:	325b      	adds	r2, #91	; 0x5b
    7b2e:	7011      	strb	r1, [r2, #0]
    7b30:	071a      	lsls	r2, r3, #28
    7b32:	d503      	bpl.n	7b3c <_svfiprintf_r+0xcc>
    7b34:	466a      	mov	r2, sp
    7b36:	212b      	movs	r1, #43	; 0x2b
    7b38:	325b      	adds	r2, #91	; 0x5b
    7b3a:	7011      	strb	r1, [r2, #0]
    7b3c:	7822      	ldrb	r2, [r4, #0]
    7b3e:	2a2a      	cmp	r2, #42	; 0x2a
    7b40:	d001      	beq.n	7b46 <_svfiprintf_r+0xd6>
    7b42:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7b44:	e00e      	b.n	7b64 <_svfiprintf_r+0xf4>
    7b46:	9a05      	ldr	r2, [sp, #20]
    7b48:	1d11      	adds	r1, r2, #4
    7b4a:	6812      	ldr	r2, [r2, #0]
    7b4c:	9105      	str	r1, [sp, #20]
    7b4e:	2a00      	cmp	r2, #0
    7b50:	db01      	blt.n	7b56 <_svfiprintf_r+0xe6>
    7b52:	9209      	str	r2, [sp, #36]	; 0x24
    7b54:	e004      	b.n	7b60 <_svfiprintf_r+0xf0>
    7b56:	4252      	negs	r2, r2
    7b58:	60ea      	str	r2, [r5, #12]
    7b5a:	2202      	movs	r2, #2
    7b5c:	4313      	orrs	r3, r2
    7b5e:	602b      	str	r3, [r5, #0]
    7b60:	3401      	adds	r4, #1
    7b62:	e009      	b.n	7b78 <_svfiprintf_r+0x108>
    7b64:	7822      	ldrb	r2, [r4, #0]
    7b66:	3a30      	subs	r2, #48	; 0x30
    7b68:	2a09      	cmp	r2, #9
    7b6a:	d804      	bhi.n	7b76 <_svfiprintf_r+0x106>
    7b6c:	210a      	movs	r1, #10
    7b6e:	434b      	muls	r3, r1
    7b70:	3401      	adds	r4, #1
    7b72:	189b      	adds	r3, r3, r2
    7b74:	e7f6      	b.n	7b64 <_svfiprintf_r+0xf4>
    7b76:	9309      	str	r3, [sp, #36]	; 0x24
    7b78:	7823      	ldrb	r3, [r4, #0]
    7b7a:	2b2e      	cmp	r3, #46	; 0x2e
    7b7c:	d118      	bne.n	7bb0 <_svfiprintf_r+0x140>
    7b7e:	7863      	ldrb	r3, [r4, #1]
    7b80:	2b2a      	cmp	r3, #42	; 0x2a
    7b82:	d109      	bne.n	7b98 <_svfiprintf_r+0x128>
    7b84:	9b05      	ldr	r3, [sp, #20]
    7b86:	3402      	adds	r4, #2
    7b88:	1d1a      	adds	r2, r3, #4
    7b8a:	681b      	ldr	r3, [r3, #0]
    7b8c:	9205      	str	r2, [sp, #20]
    7b8e:	2b00      	cmp	r3, #0
    7b90:	da0d      	bge.n	7bae <_svfiprintf_r+0x13e>
    7b92:	2301      	movs	r3, #1
    7b94:	425b      	negs	r3, r3
    7b96:	e00a      	b.n	7bae <_svfiprintf_r+0x13e>
    7b98:	3401      	adds	r4, #1
    7b9a:	2300      	movs	r3, #0
    7b9c:	7822      	ldrb	r2, [r4, #0]
    7b9e:	3a30      	subs	r2, #48	; 0x30
    7ba0:	2a09      	cmp	r2, #9
    7ba2:	d804      	bhi.n	7bae <_svfiprintf_r+0x13e>
    7ba4:	210a      	movs	r1, #10
    7ba6:	434b      	muls	r3, r1
    7ba8:	3401      	adds	r4, #1
    7baa:	189b      	adds	r3, r3, r2
    7bac:	e7f6      	b.n	7b9c <_svfiprintf_r+0x12c>
    7bae:	9307      	str	r3, [sp, #28]
    7bb0:	4f23      	ldr	r7, [pc, #140]	; (7c40 <_svfiprintf_r+0x1d0>)
    7bb2:	7821      	ldrb	r1, [r4, #0]
    7bb4:	1c38      	adds	r0, r7, #0
    7bb6:	2203      	movs	r2, #3
    7bb8:	f002 f9ee 	bl	9f98 <memchr>
    7bbc:	2800      	cmp	r0, #0
    7bbe:	d006      	beq.n	7bce <_svfiprintf_r+0x15e>
    7bc0:	1bc7      	subs	r7, r0, r7
    7bc2:	682b      	ldr	r3, [r5, #0]
    7bc4:	2040      	movs	r0, #64	; 0x40
    7bc6:	40b8      	lsls	r0, r7
    7bc8:	4318      	orrs	r0, r3
    7bca:	6028      	str	r0, [r5, #0]
    7bcc:	3401      	adds	r4, #1
    7bce:	7821      	ldrb	r1, [r4, #0]
    7bd0:	481c      	ldr	r0, [pc, #112]	; (7c44 <_svfiprintf_r+0x1d4>)
    7bd2:	2206      	movs	r2, #6
    7bd4:	1c67      	adds	r7, r4, #1
    7bd6:	7629      	strb	r1, [r5, #24]
    7bd8:	f002 f9de 	bl	9f98 <memchr>
    7bdc:	2800      	cmp	r0, #0
    7bde:	d012      	beq.n	7c06 <_svfiprintf_r+0x196>
    7be0:	4b19      	ldr	r3, [pc, #100]	; (7c48 <_svfiprintf_r+0x1d8>)
    7be2:	2b00      	cmp	r3, #0
    7be4:	d106      	bne.n	7bf4 <_svfiprintf_r+0x184>
    7be6:	9b05      	ldr	r3, [sp, #20]
    7be8:	2207      	movs	r2, #7
    7bea:	3307      	adds	r3, #7
    7bec:	4393      	bics	r3, r2
    7bee:	3308      	adds	r3, #8
    7bf0:	9305      	str	r3, [sp, #20]
    7bf2:	e014      	b.n	7c1e <_svfiprintf_r+0x1ae>
    7bf4:	ab05      	add	r3, sp, #20
    7bf6:	9300      	str	r3, [sp, #0]
    7bf8:	9803      	ldr	r0, [sp, #12]
    7bfa:	1c29      	adds	r1, r5, #0
    7bfc:	1c32      	adds	r2, r6, #0
    7bfe:	4b13      	ldr	r3, [pc, #76]	; (7c4c <_svfiprintf_r+0x1dc>)
    7c00:	f000 f9f6 	bl	7ff0 <_printf_float>
    7c04:	e007      	b.n	7c16 <_svfiprintf_r+0x1a6>
    7c06:	ab05      	add	r3, sp, #20
    7c08:	9300      	str	r3, [sp, #0]
    7c0a:	9803      	ldr	r0, [sp, #12]
    7c0c:	1c29      	adds	r1, r5, #0
    7c0e:	1c32      	adds	r2, r6, #0
    7c10:	4b0e      	ldr	r3, [pc, #56]	; (7c4c <_svfiprintf_r+0x1dc>)
    7c12:	f000 fc8d 	bl	8530 <_printf_i>
    7c16:	9004      	str	r0, [sp, #16]
    7c18:	9904      	ldr	r1, [sp, #16]
    7c1a:	3101      	adds	r1, #1
    7c1c:	d004      	beq.n	7c28 <_svfiprintf_r+0x1b8>
    7c1e:	696a      	ldr	r2, [r5, #20]
    7c20:	9904      	ldr	r1, [sp, #16]
    7c22:	1853      	adds	r3, r2, r1
    7c24:	616b      	str	r3, [r5, #20]
    7c26:	e743      	b.n	7ab0 <_svfiprintf_r+0x40>
    7c28:	89b3      	ldrh	r3, [r6, #12]
    7c2a:	065a      	lsls	r2, r3, #25
    7c2c:	d401      	bmi.n	7c32 <_svfiprintf_r+0x1c2>
    7c2e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7c30:	e001      	b.n	7c36 <_svfiprintf_r+0x1c6>
    7c32:	2001      	movs	r0, #1
    7c34:	4240      	negs	r0, r0
    7c36:	b01f      	add	sp, #124	; 0x7c
    7c38:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7c3a:	46c0      	nop			; (mov r8, r8)
    7c3c:	0000f880 	.word	0x0000f880
    7c40:	0000f886 	.word	0x0000f886
    7c44:	0000f88a 	.word	0x0000f88a
    7c48:	00007ff1 	.word	0x00007ff1
    7c4c:	000079b1 	.word	0x000079b1

00007c50 <__sfputc_r>:
    7c50:	6893      	ldr	r3, [r2, #8]
    7c52:	b510      	push	{r4, lr}
    7c54:	3b01      	subs	r3, #1
    7c56:	6093      	str	r3, [r2, #8]
    7c58:	2b00      	cmp	r3, #0
    7c5a:	da05      	bge.n	7c68 <__sfputc_r+0x18>
    7c5c:	6994      	ldr	r4, [r2, #24]
    7c5e:	42a3      	cmp	r3, r4
    7c60:	db08      	blt.n	7c74 <__sfputc_r+0x24>
    7c62:	b2cb      	uxtb	r3, r1
    7c64:	2b0a      	cmp	r3, #10
    7c66:	d005      	beq.n	7c74 <__sfputc_r+0x24>
    7c68:	6813      	ldr	r3, [r2, #0]
    7c6a:	1c58      	adds	r0, r3, #1
    7c6c:	6010      	str	r0, [r2, #0]
    7c6e:	7019      	strb	r1, [r3, #0]
    7c70:	b2c8      	uxtb	r0, r1
    7c72:	e001      	b.n	7c78 <__sfputc_r+0x28>
    7c74:	f000 fd72 	bl	875c <__swbuf_r>
    7c78:	bd10      	pop	{r4, pc}

00007c7a <__sfputs_r>:
    7c7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7c7c:	1c06      	adds	r6, r0, #0
    7c7e:	1c0f      	adds	r7, r1, #0
    7c80:	1c14      	adds	r4, r2, #0
    7c82:	18d5      	adds	r5, r2, r3
    7c84:	42ac      	cmp	r4, r5
    7c86:	d008      	beq.n	7c9a <__sfputs_r+0x20>
    7c88:	7821      	ldrb	r1, [r4, #0]
    7c8a:	1c30      	adds	r0, r6, #0
    7c8c:	1c3a      	adds	r2, r7, #0
    7c8e:	f7ff ffdf 	bl	7c50 <__sfputc_r>
    7c92:	3401      	adds	r4, #1
    7c94:	1c43      	adds	r3, r0, #1
    7c96:	d1f5      	bne.n	7c84 <__sfputs_r+0xa>
    7c98:	e000      	b.n	7c9c <__sfputs_r+0x22>
    7c9a:	2000      	movs	r0, #0
    7c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00007ca0 <_vfiprintf_r>:
    7ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ca2:	b09f      	sub	sp, #124	; 0x7c
    7ca4:	1c06      	adds	r6, r0, #0
    7ca6:	1c0f      	adds	r7, r1, #0
    7ca8:	9203      	str	r2, [sp, #12]
    7caa:	9305      	str	r3, [sp, #20]
    7cac:	2800      	cmp	r0, #0
    7cae:	d004      	beq.n	7cba <_vfiprintf_r+0x1a>
    7cb0:	6981      	ldr	r1, [r0, #24]
    7cb2:	2900      	cmp	r1, #0
    7cb4:	d101      	bne.n	7cba <_vfiprintf_r+0x1a>
    7cb6:	f001 fd8d 	bl	97d4 <__sinit>
    7cba:	4b75      	ldr	r3, [pc, #468]	; (7e90 <_vfiprintf_r+0x1f0>)
    7cbc:	429f      	cmp	r7, r3
    7cbe:	d101      	bne.n	7cc4 <_vfiprintf_r+0x24>
    7cc0:	6877      	ldr	r7, [r6, #4]
    7cc2:	e008      	b.n	7cd6 <_vfiprintf_r+0x36>
    7cc4:	4b73      	ldr	r3, [pc, #460]	; (7e94 <_vfiprintf_r+0x1f4>)
    7cc6:	429f      	cmp	r7, r3
    7cc8:	d101      	bne.n	7cce <_vfiprintf_r+0x2e>
    7cca:	68b7      	ldr	r7, [r6, #8]
    7ccc:	e003      	b.n	7cd6 <_vfiprintf_r+0x36>
    7cce:	4b72      	ldr	r3, [pc, #456]	; (7e98 <_vfiprintf_r+0x1f8>)
    7cd0:	429f      	cmp	r7, r3
    7cd2:	d100      	bne.n	7cd6 <_vfiprintf_r+0x36>
    7cd4:	68f7      	ldr	r7, [r6, #12]
    7cd6:	89bb      	ldrh	r3, [r7, #12]
    7cd8:	071a      	lsls	r2, r3, #28
    7cda:	d50a      	bpl.n	7cf2 <_vfiprintf_r+0x52>
    7cdc:	693b      	ldr	r3, [r7, #16]
    7cde:	2b00      	cmp	r3, #0
    7ce0:	d007      	beq.n	7cf2 <_vfiprintf_r+0x52>
    7ce2:	ad06      	add	r5, sp, #24
    7ce4:	2300      	movs	r3, #0
    7ce6:	616b      	str	r3, [r5, #20]
    7ce8:	2320      	movs	r3, #32
    7cea:	766b      	strb	r3, [r5, #25]
    7cec:	2330      	movs	r3, #48	; 0x30
    7cee:	76ab      	strb	r3, [r5, #26]
    7cf0:	e03b      	b.n	7d6a <_vfiprintf_r+0xca>
    7cf2:	1c30      	adds	r0, r6, #0
    7cf4:	1c39      	adds	r1, r7, #0
    7cf6:	f000 fd89 	bl	880c <__swsetup_r>
    7cfa:	2800      	cmp	r0, #0
    7cfc:	d0f1      	beq.n	7ce2 <_vfiprintf_r+0x42>
    7cfe:	2001      	movs	r0, #1
    7d00:	4240      	negs	r0, r0
    7d02:	e0c2      	b.n	7e8a <_vfiprintf_r+0x1ea>
    7d04:	9a05      	ldr	r2, [sp, #20]
    7d06:	1d11      	adds	r1, r2, #4
    7d08:	6812      	ldr	r2, [r2, #0]
    7d0a:	9105      	str	r1, [sp, #20]
    7d0c:	2a00      	cmp	r2, #0
    7d0e:	db76      	blt.n	7dfe <_vfiprintf_r+0x15e>
    7d10:	9209      	str	r2, [sp, #36]	; 0x24
    7d12:	3401      	adds	r4, #1
    7d14:	7823      	ldrb	r3, [r4, #0]
    7d16:	2b2e      	cmp	r3, #46	; 0x2e
    7d18:	d100      	bne.n	7d1c <_vfiprintf_r+0x7c>
    7d1a:	e081      	b.n	7e20 <_vfiprintf_r+0x180>
    7d1c:	7821      	ldrb	r1, [r4, #0]
    7d1e:	485f      	ldr	r0, [pc, #380]	; (7e9c <_vfiprintf_r+0x1fc>)
    7d20:	2203      	movs	r2, #3
    7d22:	f002 f939 	bl	9f98 <memchr>
    7d26:	2800      	cmp	r0, #0
    7d28:	d007      	beq.n	7d3a <_vfiprintf_r+0x9a>
    7d2a:	495c      	ldr	r1, [pc, #368]	; (7e9c <_vfiprintf_r+0x1fc>)
    7d2c:	682a      	ldr	r2, [r5, #0]
    7d2e:	1a43      	subs	r3, r0, r1
    7d30:	2040      	movs	r0, #64	; 0x40
    7d32:	4098      	lsls	r0, r3
    7d34:	4310      	orrs	r0, r2
    7d36:	6028      	str	r0, [r5, #0]
    7d38:	3401      	adds	r4, #1
    7d3a:	7821      	ldrb	r1, [r4, #0]
    7d3c:	1c63      	adds	r3, r4, #1
    7d3e:	4858      	ldr	r0, [pc, #352]	; (7ea0 <_vfiprintf_r+0x200>)
    7d40:	2206      	movs	r2, #6
    7d42:	9303      	str	r3, [sp, #12]
    7d44:	7629      	strb	r1, [r5, #24]
    7d46:	f002 f927 	bl	9f98 <memchr>
    7d4a:	2800      	cmp	r0, #0
    7d4c:	d100      	bne.n	7d50 <_vfiprintf_r+0xb0>
    7d4e:	e08a      	b.n	7e66 <_vfiprintf_r+0x1c6>
    7d50:	4b54      	ldr	r3, [pc, #336]	; (7ea4 <_vfiprintf_r+0x204>)
    7d52:	2b00      	cmp	r3, #0
    7d54:	d17e      	bne.n	7e54 <_vfiprintf_r+0x1b4>
    7d56:	9b05      	ldr	r3, [sp, #20]
    7d58:	2207      	movs	r2, #7
    7d5a:	3307      	adds	r3, #7
    7d5c:	4393      	bics	r3, r2
    7d5e:	3308      	adds	r3, #8
    7d60:	9305      	str	r3, [sp, #20]
    7d62:	696a      	ldr	r2, [r5, #20]
    7d64:	9904      	ldr	r1, [sp, #16]
    7d66:	1853      	adds	r3, r2, r1
    7d68:	616b      	str	r3, [r5, #20]
    7d6a:	9c03      	ldr	r4, [sp, #12]
    7d6c:	7823      	ldrb	r3, [r4, #0]
    7d6e:	2b00      	cmp	r3, #0
    7d70:	d104      	bne.n	7d7c <_vfiprintf_r+0xdc>
    7d72:	9903      	ldr	r1, [sp, #12]
    7d74:	1a61      	subs	r1, r4, r1
    7d76:	9102      	str	r1, [sp, #8]
    7d78:	d010      	beq.n	7d9c <_vfiprintf_r+0xfc>
    7d7a:	e003      	b.n	7d84 <_vfiprintf_r+0xe4>
    7d7c:	2b25      	cmp	r3, #37	; 0x25
    7d7e:	d0f8      	beq.n	7d72 <_vfiprintf_r+0xd2>
    7d80:	3401      	adds	r4, #1
    7d82:	e7f3      	b.n	7d6c <_vfiprintf_r+0xcc>
    7d84:	1c30      	adds	r0, r6, #0
    7d86:	1c39      	adds	r1, r7, #0
    7d88:	9a03      	ldr	r2, [sp, #12]
    7d8a:	9b02      	ldr	r3, [sp, #8]
    7d8c:	f7ff ff75 	bl	7c7a <__sfputs_r>
    7d90:	3001      	adds	r0, #1
    7d92:	d075      	beq.n	7e80 <_vfiprintf_r+0x1e0>
    7d94:	696a      	ldr	r2, [r5, #20]
    7d96:	9902      	ldr	r1, [sp, #8]
    7d98:	1853      	adds	r3, r2, r1
    7d9a:	616b      	str	r3, [r5, #20]
    7d9c:	7823      	ldrb	r3, [r4, #0]
    7d9e:	2b00      	cmp	r3, #0
    7da0:	d06e      	beq.n	7e80 <_vfiprintf_r+0x1e0>
    7da2:	2201      	movs	r2, #1
    7da4:	4252      	negs	r2, r2
    7da6:	606a      	str	r2, [r5, #4]
    7da8:	466a      	mov	r2, sp
    7daa:	2300      	movs	r3, #0
    7dac:	325b      	adds	r2, #91	; 0x5b
    7dae:	3401      	adds	r4, #1
    7db0:	602b      	str	r3, [r5, #0]
    7db2:	60eb      	str	r3, [r5, #12]
    7db4:	60ab      	str	r3, [r5, #8]
    7db6:	7013      	strb	r3, [r2, #0]
    7db8:	65ab      	str	r3, [r5, #88]	; 0x58
    7dba:	7821      	ldrb	r1, [r4, #0]
    7dbc:	483a      	ldr	r0, [pc, #232]	; (7ea8 <_vfiprintf_r+0x208>)
    7dbe:	2205      	movs	r2, #5
    7dc0:	f002 f8ea 	bl	9f98 <memchr>
    7dc4:	2800      	cmp	r0, #0
    7dc6:	d008      	beq.n	7dda <_vfiprintf_r+0x13a>
    7dc8:	4a37      	ldr	r2, [pc, #220]	; (7ea8 <_vfiprintf_r+0x208>)
    7dca:	3401      	adds	r4, #1
    7dcc:	1a83      	subs	r3, r0, r2
    7dce:	2001      	movs	r0, #1
    7dd0:	4098      	lsls	r0, r3
    7dd2:	682b      	ldr	r3, [r5, #0]
    7dd4:	4318      	orrs	r0, r3
    7dd6:	6028      	str	r0, [r5, #0]
    7dd8:	e7ef      	b.n	7dba <_vfiprintf_r+0x11a>
    7dda:	682b      	ldr	r3, [r5, #0]
    7ddc:	06d9      	lsls	r1, r3, #27
    7dde:	d503      	bpl.n	7de8 <_vfiprintf_r+0x148>
    7de0:	466a      	mov	r2, sp
    7de2:	2120      	movs	r1, #32
    7de4:	325b      	adds	r2, #91	; 0x5b
    7de6:	7011      	strb	r1, [r2, #0]
    7de8:	071a      	lsls	r2, r3, #28
    7dea:	d503      	bpl.n	7df4 <_vfiprintf_r+0x154>
    7dec:	466a      	mov	r2, sp
    7dee:	212b      	movs	r1, #43	; 0x2b
    7df0:	325b      	adds	r2, #91	; 0x5b
    7df2:	7011      	strb	r1, [r2, #0]
    7df4:	7822      	ldrb	r2, [r4, #0]
    7df6:	2a2a      	cmp	r2, #42	; 0x2a
    7df8:	d084      	beq.n	7d04 <_vfiprintf_r+0x64>
    7dfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7dfc:	e005      	b.n	7e0a <_vfiprintf_r+0x16a>
    7dfe:	4252      	negs	r2, r2
    7e00:	60ea      	str	r2, [r5, #12]
    7e02:	2202      	movs	r2, #2
    7e04:	4313      	orrs	r3, r2
    7e06:	602b      	str	r3, [r5, #0]
    7e08:	e783      	b.n	7d12 <_vfiprintf_r+0x72>
    7e0a:	7822      	ldrb	r2, [r4, #0]
    7e0c:	3a30      	subs	r2, #48	; 0x30
    7e0e:	2a09      	cmp	r2, #9
    7e10:	d804      	bhi.n	7e1c <_vfiprintf_r+0x17c>
    7e12:	210a      	movs	r1, #10
    7e14:	434b      	muls	r3, r1
    7e16:	3401      	adds	r4, #1
    7e18:	189b      	adds	r3, r3, r2
    7e1a:	e7f6      	b.n	7e0a <_vfiprintf_r+0x16a>
    7e1c:	9309      	str	r3, [sp, #36]	; 0x24
    7e1e:	e779      	b.n	7d14 <_vfiprintf_r+0x74>
    7e20:	7863      	ldrb	r3, [r4, #1]
    7e22:	2b2a      	cmp	r3, #42	; 0x2a
    7e24:	d109      	bne.n	7e3a <_vfiprintf_r+0x19a>
    7e26:	9b05      	ldr	r3, [sp, #20]
    7e28:	3402      	adds	r4, #2
    7e2a:	1d1a      	adds	r2, r3, #4
    7e2c:	681b      	ldr	r3, [r3, #0]
    7e2e:	9205      	str	r2, [sp, #20]
    7e30:	2b00      	cmp	r3, #0
    7e32:	da0d      	bge.n	7e50 <_vfiprintf_r+0x1b0>
    7e34:	2301      	movs	r3, #1
    7e36:	425b      	negs	r3, r3
    7e38:	e00a      	b.n	7e50 <_vfiprintf_r+0x1b0>
    7e3a:	3401      	adds	r4, #1
    7e3c:	2300      	movs	r3, #0
    7e3e:	7822      	ldrb	r2, [r4, #0]
    7e40:	3a30      	subs	r2, #48	; 0x30
    7e42:	2a09      	cmp	r2, #9
    7e44:	d804      	bhi.n	7e50 <_vfiprintf_r+0x1b0>
    7e46:	210a      	movs	r1, #10
    7e48:	434b      	muls	r3, r1
    7e4a:	3401      	adds	r4, #1
    7e4c:	189b      	adds	r3, r3, r2
    7e4e:	e7f6      	b.n	7e3e <_vfiprintf_r+0x19e>
    7e50:	9307      	str	r3, [sp, #28]
    7e52:	e763      	b.n	7d1c <_vfiprintf_r+0x7c>
    7e54:	ab05      	add	r3, sp, #20
    7e56:	9300      	str	r3, [sp, #0]
    7e58:	1c30      	adds	r0, r6, #0
    7e5a:	1c29      	adds	r1, r5, #0
    7e5c:	1c3a      	adds	r2, r7, #0
    7e5e:	4b13      	ldr	r3, [pc, #76]	; (7eac <_vfiprintf_r+0x20c>)
    7e60:	f000 f8c6 	bl	7ff0 <_printf_float>
    7e64:	e007      	b.n	7e76 <_vfiprintf_r+0x1d6>
    7e66:	ab05      	add	r3, sp, #20
    7e68:	9300      	str	r3, [sp, #0]
    7e6a:	1c30      	adds	r0, r6, #0
    7e6c:	1c29      	adds	r1, r5, #0
    7e6e:	1c3a      	adds	r2, r7, #0
    7e70:	4b0e      	ldr	r3, [pc, #56]	; (7eac <_vfiprintf_r+0x20c>)
    7e72:	f000 fb5d 	bl	8530 <_printf_i>
    7e76:	9004      	str	r0, [sp, #16]
    7e78:	9904      	ldr	r1, [sp, #16]
    7e7a:	3101      	adds	r1, #1
    7e7c:	d000      	beq.n	7e80 <_vfiprintf_r+0x1e0>
    7e7e:	e770      	b.n	7d62 <_vfiprintf_r+0xc2>
    7e80:	89bb      	ldrh	r3, [r7, #12]
    7e82:	065a      	lsls	r2, r3, #25
    7e84:	d500      	bpl.n	7e88 <_vfiprintf_r+0x1e8>
    7e86:	e73a      	b.n	7cfe <_vfiprintf_r+0x5e>
    7e88:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7e8a:	b01f      	add	sp, #124	; 0x7c
    7e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7e8e:	46c0      	nop			; (mov r8, r8)
    7e90:	0000f9d4 	.word	0x0000f9d4
    7e94:	0000f9f4 	.word	0x0000f9f4
    7e98:	0000fa14 	.word	0x0000fa14
    7e9c:	0000f886 	.word	0x0000f886
    7ea0:	0000f88a 	.word	0x0000f88a
    7ea4:	00007ff1 	.word	0x00007ff1
    7ea8:	0000f880 	.word	0x0000f880
    7eac:	00007c7b 	.word	0x00007c7b

00007eb0 <__cvt>:
    7eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7eb2:	b08b      	sub	sp, #44	; 0x2c
    7eb4:	1c16      	adds	r6, r2, #0
    7eb6:	1c1c      	adds	r4, r3, #0
    7eb8:	9912      	ldr	r1, [sp, #72]	; 0x48
    7eba:	d504      	bpl.n	7ec6 <__cvt+0x16>
    7ebc:	2280      	movs	r2, #128	; 0x80
    7ebe:	0612      	lsls	r2, r2, #24
    7ec0:	18a4      	adds	r4, r4, r2
    7ec2:	232d      	movs	r3, #45	; 0x2d
    7ec4:	e000      	b.n	7ec8 <__cvt+0x18>
    7ec6:	2300      	movs	r3, #0
    7ec8:	9f14      	ldr	r7, [sp, #80]	; 0x50
    7eca:	700b      	strb	r3, [r1, #0]
    7ecc:	2320      	movs	r3, #32
    7ece:	439f      	bics	r7, r3
    7ed0:	2f46      	cmp	r7, #70	; 0x46
    7ed2:	d008      	beq.n	7ee6 <__cvt+0x36>
    7ed4:	1c3a      	adds	r2, r7, #0
    7ed6:	3a45      	subs	r2, #69	; 0x45
    7ed8:	4251      	negs	r1, r2
    7eda:	414a      	adcs	r2, r1
    7edc:	9910      	ldr	r1, [sp, #64]	; 0x40
    7ede:	2302      	movs	r3, #2
    7ee0:	1889      	adds	r1, r1, r2
    7ee2:	9110      	str	r1, [sp, #64]	; 0x40
    7ee4:	e000      	b.n	7ee8 <__cvt+0x38>
    7ee6:	2303      	movs	r3, #3
    7ee8:	9300      	str	r3, [sp, #0]
    7eea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    7eec:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7eee:	9302      	str	r3, [sp, #8]
    7ef0:	ab08      	add	r3, sp, #32
    7ef2:	9303      	str	r3, [sp, #12]
    7ef4:	ab09      	add	r3, sp, #36	; 0x24
    7ef6:	9201      	str	r2, [sp, #4]
    7ef8:	9304      	str	r3, [sp, #16]
    7efa:	1c32      	adds	r2, r6, #0
    7efc:	1c23      	adds	r3, r4, #0
    7efe:	f000 fd83 	bl	8a08 <_dtoa_r>
    7f02:	1c05      	adds	r5, r0, #0
    7f04:	2f47      	cmp	r7, #71	; 0x47
    7f06:	d102      	bne.n	7f0e <__cvt+0x5e>
    7f08:	9911      	ldr	r1, [sp, #68]	; 0x44
    7f0a:	07c9      	lsls	r1, r1, #31
    7f0c:	d52c      	bpl.n	7f68 <__cvt+0xb8>
    7f0e:	9910      	ldr	r1, [sp, #64]	; 0x40
    7f10:	1869      	adds	r1, r5, r1
    7f12:	9107      	str	r1, [sp, #28]
    7f14:	2f46      	cmp	r7, #70	; 0x46
    7f16:	d114      	bne.n	7f42 <__cvt+0x92>
    7f18:	782b      	ldrb	r3, [r5, #0]
    7f1a:	2b30      	cmp	r3, #48	; 0x30
    7f1c:	d10c      	bne.n	7f38 <__cvt+0x88>
    7f1e:	1c30      	adds	r0, r6, #0
    7f20:	1c21      	adds	r1, r4, #0
    7f22:	4b16      	ldr	r3, [pc, #88]	; (7f7c <__cvt+0xcc>)
    7f24:	4a14      	ldr	r2, [pc, #80]	; (7f78 <__cvt+0xc8>)
    7f26:	f002 fee3 	bl	acf0 <__aeabi_dcmpeq>
    7f2a:	2800      	cmp	r0, #0
    7f2c:	d104      	bne.n	7f38 <__cvt+0x88>
    7f2e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7f30:	2301      	movs	r3, #1
    7f32:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7f34:	1a9b      	subs	r3, r3, r2
    7f36:	600b      	str	r3, [r1, #0]
    7f38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7f3a:	9907      	ldr	r1, [sp, #28]
    7f3c:	6813      	ldr	r3, [r2, #0]
    7f3e:	18c9      	adds	r1, r1, r3
    7f40:	9107      	str	r1, [sp, #28]
    7f42:	1c30      	adds	r0, r6, #0
    7f44:	1c21      	adds	r1, r4, #0
    7f46:	4b0d      	ldr	r3, [pc, #52]	; (7f7c <__cvt+0xcc>)
    7f48:	4a0b      	ldr	r2, [pc, #44]	; (7f78 <__cvt+0xc8>)
    7f4a:	f002 fed1 	bl	acf0 <__aeabi_dcmpeq>
    7f4e:	2800      	cmp	r0, #0
    7f50:	d001      	beq.n	7f56 <__cvt+0xa6>
    7f52:	9a07      	ldr	r2, [sp, #28]
    7f54:	9209      	str	r2, [sp, #36]	; 0x24
    7f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7f58:	9907      	ldr	r1, [sp, #28]
    7f5a:	428b      	cmp	r3, r1
    7f5c:	d204      	bcs.n	7f68 <__cvt+0xb8>
    7f5e:	1c5a      	adds	r2, r3, #1
    7f60:	9209      	str	r2, [sp, #36]	; 0x24
    7f62:	2230      	movs	r2, #48	; 0x30
    7f64:	701a      	strb	r2, [r3, #0]
    7f66:	e7f6      	b.n	7f56 <__cvt+0xa6>
    7f68:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7f6a:	1c28      	adds	r0, r5, #0
    7f6c:	1b5a      	subs	r2, r3, r5
    7f6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    7f70:	601a      	str	r2, [r3, #0]
    7f72:	b00b      	add	sp, #44	; 0x2c
    7f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7f76:	46c0      	nop			; (mov r8, r8)
	...

00007f80 <__exponent>:
    7f80:	b5f0      	push	{r4, r5, r6, r7, lr}
    7f82:	232b      	movs	r3, #43	; 0x2b
    7f84:	b085      	sub	sp, #20
    7f86:	1c05      	adds	r5, r0, #0
    7f88:	1c0c      	adds	r4, r1, #0
    7f8a:	7002      	strb	r2, [r0, #0]
    7f8c:	1c86      	adds	r6, r0, #2
    7f8e:	2900      	cmp	r1, #0
    7f90:	da01      	bge.n	7f96 <__exponent+0x16>
    7f92:	424c      	negs	r4, r1
    7f94:	232d      	movs	r3, #45	; 0x2d
    7f96:	706b      	strb	r3, [r5, #1]
    7f98:	2c09      	cmp	r4, #9
    7f9a:	dd1e      	ble.n	7fda <__exponent+0x5a>
    7f9c:	466f      	mov	r7, sp
    7f9e:	370e      	adds	r7, #14
    7fa0:	1c20      	adds	r0, r4, #0
    7fa2:	210a      	movs	r1, #10
    7fa4:	9701      	str	r7, [sp, #4]
    7fa6:	f002 fe87 	bl	acb8 <__aeabi_idivmod>
    7faa:	3130      	adds	r1, #48	; 0x30
    7fac:	7039      	strb	r1, [r7, #0]
    7fae:	1c20      	adds	r0, r4, #0
    7fb0:	210a      	movs	r1, #10
    7fb2:	f002 fe2b 	bl	ac0c <__aeabi_idiv>
    7fb6:	3f01      	subs	r7, #1
    7fb8:	1e04      	subs	r4, r0, #0
    7fba:	2c09      	cmp	r4, #9
    7fbc:	dcf0      	bgt.n	7fa0 <__exponent+0x20>
    7fbe:	9b01      	ldr	r3, [sp, #4]
    7fc0:	3430      	adds	r4, #48	; 0x30
    7fc2:	3b01      	subs	r3, #1
    7fc4:	701c      	strb	r4, [r3, #0]
    7fc6:	466a      	mov	r2, sp
    7fc8:	320f      	adds	r2, #15
    7fca:	1c30      	adds	r0, r6, #0
    7fcc:	4293      	cmp	r3, r2
    7fce:	d209      	bcs.n	7fe4 <__exponent+0x64>
    7fd0:	781a      	ldrb	r2, [r3, #0]
    7fd2:	3301      	adds	r3, #1
    7fd4:	7032      	strb	r2, [r6, #0]
    7fd6:	3601      	adds	r6, #1
    7fd8:	e7f5      	b.n	7fc6 <__exponent+0x46>
    7fda:	2330      	movs	r3, #48	; 0x30
    7fdc:	18e4      	adds	r4, r4, r3
    7fde:	7033      	strb	r3, [r6, #0]
    7fe0:	1cb0      	adds	r0, r6, #2
    7fe2:	7074      	strb	r4, [r6, #1]
    7fe4:	1b40      	subs	r0, r0, r5
    7fe6:	b005      	add	sp, #20
    7fe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7fea:	0000      	movs	r0, r0
    7fec:	0000      	movs	r0, r0
	...

00007ff0 <_printf_float>:
    7ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ff2:	b093      	sub	sp, #76	; 0x4c
    7ff4:	1c0c      	adds	r4, r1, #0
    7ff6:	920a      	str	r2, [sp, #40]	; 0x28
    7ff8:	930b      	str	r3, [sp, #44]	; 0x2c
    7ffa:	9e18      	ldr	r6, [sp, #96]	; 0x60
    7ffc:	1c05      	adds	r5, r0, #0
    7ffe:	f001 ff6d 	bl	9edc <_localeconv_r>
    8002:	6800      	ldr	r0, [r0, #0]
    8004:	900c      	str	r0, [sp, #48]	; 0x30
    8006:	f7fe fdbf 	bl	6b88 <strlen>
    800a:	2300      	movs	r3, #0
    800c:	9310      	str	r3, [sp, #64]	; 0x40
    800e:	6833      	ldr	r3, [r6, #0]
    8010:	2207      	movs	r2, #7
    8012:	3307      	adds	r3, #7
    8014:	4393      	bics	r3, r2
    8016:	1c1a      	adds	r2, r3, #0
    8018:	3208      	adds	r2, #8
    801a:	900d      	str	r0, [sp, #52]	; 0x34
    801c:	7e27      	ldrb	r7, [r4, #24]
    801e:	6818      	ldr	r0, [r3, #0]
    8020:	6859      	ldr	r1, [r3, #4]
    8022:	6032      	str	r2, [r6, #0]
    8024:	64a0      	str	r0, [r4, #72]	; 0x48
    8026:	64e1      	str	r1, [r4, #76]	; 0x4c
    8028:	f7fe fc48 	bl	68bc <__fpclassifyd>
    802c:	2801      	cmp	r0, #1
    802e:	d119      	bne.n	8064 <_printf_float+0x74>
    8030:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    8032:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    8034:	4bb9      	ldr	r3, [pc, #740]	; (831c <_printf_float+0x32c>)
    8036:	4ab8      	ldr	r2, [pc, #736]	; (8318 <_printf_float+0x328>)
    8038:	f002 fe60 	bl	acfc <__aeabi_dcmplt>
    803c:	2800      	cmp	r0, #0
    803e:	d003      	beq.n	8048 <_printf_float+0x58>
    8040:	1c23      	adds	r3, r4, #0
    8042:	222d      	movs	r2, #45	; 0x2d
    8044:	3343      	adds	r3, #67	; 0x43
    8046:	701a      	strb	r2, [r3, #0]
    8048:	2f47      	cmp	r7, #71	; 0x47
    804a:	d801      	bhi.n	8050 <_printf_float+0x60>
    804c:	4eb4      	ldr	r6, [pc, #720]	; (8320 <_printf_float+0x330>)
    804e:	e000      	b.n	8052 <_printf_float+0x62>
    8050:	4eb4      	ldr	r6, [pc, #720]	; (8324 <_printf_float+0x334>)
    8052:	2303      	movs	r3, #3
    8054:	6820      	ldr	r0, [r4, #0]
    8056:	6123      	str	r3, [r4, #16]
    8058:	2304      	movs	r3, #4
    805a:	4398      	bics	r0, r3
    805c:	2100      	movs	r1, #0
    805e:	6020      	str	r0, [r4, #0]
    8060:	9109      	str	r1, [sp, #36]	; 0x24
    8062:	e091      	b.n	8188 <_printf_float+0x198>
    8064:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    8066:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    8068:	f7fe fc28 	bl	68bc <__fpclassifyd>
    806c:	6823      	ldr	r3, [r4, #0]
    806e:	2800      	cmp	r0, #0
    8070:	d10c      	bne.n	808c <_printf_float+0x9c>
    8072:	2f47      	cmp	r7, #71	; 0x47
    8074:	d801      	bhi.n	807a <_printf_float+0x8a>
    8076:	4eac      	ldr	r6, [pc, #688]	; (8328 <_printf_float+0x338>)
    8078:	e000      	b.n	807c <_printf_float+0x8c>
    807a:	4eac      	ldr	r6, [pc, #688]	; (832c <_printf_float+0x33c>)
    807c:	2203      	movs	r2, #3
    807e:	6122      	str	r2, [r4, #16]
    8080:	2204      	movs	r2, #4
    8082:	4393      	bics	r3, r2
    8084:	2200      	movs	r2, #0
    8086:	6023      	str	r3, [r4, #0]
    8088:	9209      	str	r2, [sp, #36]	; 0x24
    808a:	e07d      	b.n	8188 <_printf_float+0x198>
    808c:	6862      	ldr	r2, [r4, #4]
    808e:	1c56      	adds	r6, r2, #1
    8090:	d101      	bne.n	8096 <_printf_float+0xa6>
    8092:	2206      	movs	r2, #6
    8094:	e007      	b.n	80a6 <_printf_float+0xb6>
    8096:	2120      	movs	r1, #32
    8098:	1c38      	adds	r0, r7, #0
    809a:	4388      	bics	r0, r1
    809c:	2847      	cmp	r0, #71	; 0x47
    809e:	d103      	bne.n	80a8 <_printf_float+0xb8>
    80a0:	2a00      	cmp	r2, #0
    80a2:	d101      	bne.n	80a8 <_printf_float+0xb8>
    80a4:	2201      	movs	r2, #1
    80a6:	6062      	str	r2, [r4, #4]
    80a8:	2280      	movs	r2, #128	; 0x80
    80aa:	00d2      	lsls	r2, r2, #3
    80ac:	4313      	orrs	r3, r2
    80ae:	6023      	str	r3, [r4, #0]
    80b0:	9301      	str	r3, [sp, #4]
    80b2:	466b      	mov	r3, sp
    80b4:	333b      	adds	r3, #59	; 0x3b
    80b6:	9302      	str	r3, [sp, #8]
    80b8:	ab0f      	add	r3, sp, #60	; 0x3c
    80ba:	6861      	ldr	r1, [r4, #4]
    80bc:	9303      	str	r3, [sp, #12]
    80be:	ab10      	add	r3, sp, #64	; 0x40
    80c0:	9305      	str	r3, [sp, #20]
    80c2:	2300      	movs	r3, #0
    80c4:	9100      	str	r1, [sp, #0]
    80c6:	9306      	str	r3, [sp, #24]
    80c8:	9704      	str	r7, [sp, #16]
    80ca:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    80cc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    80ce:	1c28      	adds	r0, r5, #0
    80d0:	f7ff feee 	bl	7eb0 <__cvt>
    80d4:	2320      	movs	r3, #32
    80d6:	1c3a      	adds	r2, r7, #0
    80d8:	1c06      	adds	r6, r0, #0
    80da:	439a      	bics	r2, r3
    80dc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    80de:	2a47      	cmp	r2, #71	; 0x47
    80e0:	d107      	bne.n	80f2 <_printf_float+0x102>
    80e2:	1ccb      	adds	r3, r1, #3
    80e4:	db02      	blt.n	80ec <_printf_float+0xfc>
    80e6:	6860      	ldr	r0, [r4, #4]
    80e8:	4281      	cmp	r1, r0
    80ea:	dd2e      	ble.n	814a <_printf_float+0x15a>
    80ec:	3f02      	subs	r7, #2
    80ee:	b2ff      	uxtb	r7, r7
    80f0:	e001      	b.n	80f6 <_printf_float+0x106>
    80f2:	2f65      	cmp	r7, #101	; 0x65
    80f4:	d812      	bhi.n	811c <_printf_float+0x12c>
    80f6:	1c20      	adds	r0, r4, #0
    80f8:	3901      	subs	r1, #1
    80fa:	1c3a      	adds	r2, r7, #0
    80fc:	3050      	adds	r0, #80	; 0x50
    80fe:	910f      	str	r1, [sp, #60]	; 0x3c
    8100:	f7ff ff3e 	bl	7f80 <__exponent>
    8104:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8106:	9009      	str	r0, [sp, #36]	; 0x24
    8108:	18c2      	adds	r2, r0, r3
    810a:	6122      	str	r2, [r4, #16]
    810c:	2b01      	cmp	r3, #1
    810e:	dc02      	bgt.n	8116 <_printf_float+0x126>
    8110:	6821      	ldr	r1, [r4, #0]
    8112:	07c9      	lsls	r1, r1, #31
    8114:	d52f      	bpl.n	8176 <_printf_float+0x186>
    8116:	3201      	adds	r2, #1
    8118:	6122      	str	r2, [r4, #16]
    811a:	e02c      	b.n	8176 <_printf_float+0x186>
    811c:	2f66      	cmp	r7, #102	; 0x66
    811e:	d115      	bne.n	814c <_printf_float+0x15c>
    8120:	6863      	ldr	r3, [r4, #4]
    8122:	2900      	cmp	r1, #0
    8124:	dd08      	ble.n	8138 <_printf_float+0x148>
    8126:	6121      	str	r1, [r4, #16]
    8128:	2b00      	cmp	r3, #0
    812a:	d102      	bne.n	8132 <_printf_float+0x142>
    812c:	6822      	ldr	r2, [r4, #0]
    812e:	07d2      	lsls	r2, r2, #31
    8130:	d51d      	bpl.n	816e <_printf_float+0x17e>
    8132:	3301      	adds	r3, #1
    8134:	18c9      	adds	r1, r1, r3
    8136:	e011      	b.n	815c <_printf_float+0x16c>
    8138:	2b00      	cmp	r3, #0
    813a:	d103      	bne.n	8144 <_printf_float+0x154>
    813c:	6820      	ldr	r0, [r4, #0]
    813e:	2201      	movs	r2, #1
    8140:	4210      	tst	r0, r2
    8142:	d000      	beq.n	8146 <_printf_float+0x156>
    8144:	1c9a      	adds	r2, r3, #2
    8146:	6122      	str	r2, [r4, #16]
    8148:	e011      	b.n	816e <_printf_float+0x17e>
    814a:	2767      	movs	r7, #103	; 0x67
    814c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    814e:	4291      	cmp	r1, r2
    8150:	db06      	blt.n	8160 <_printf_float+0x170>
    8152:	6822      	ldr	r2, [r4, #0]
    8154:	6121      	str	r1, [r4, #16]
    8156:	07d2      	lsls	r2, r2, #31
    8158:	d509      	bpl.n	816e <_printf_float+0x17e>
    815a:	3101      	adds	r1, #1
    815c:	6121      	str	r1, [r4, #16]
    815e:	e006      	b.n	816e <_printf_float+0x17e>
    8160:	2301      	movs	r3, #1
    8162:	2900      	cmp	r1, #0
    8164:	dc01      	bgt.n	816a <_printf_float+0x17a>
    8166:	2302      	movs	r3, #2
    8168:	1a5b      	subs	r3, r3, r1
    816a:	18d3      	adds	r3, r2, r3
    816c:	6123      	str	r3, [r4, #16]
    816e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8170:	2000      	movs	r0, #0
    8172:	65a3      	str	r3, [r4, #88]	; 0x58
    8174:	9009      	str	r0, [sp, #36]	; 0x24
    8176:	466b      	mov	r3, sp
    8178:	333b      	adds	r3, #59	; 0x3b
    817a:	781b      	ldrb	r3, [r3, #0]
    817c:	2b00      	cmp	r3, #0
    817e:	d003      	beq.n	8188 <_printf_float+0x198>
    8180:	1c23      	adds	r3, r4, #0
    8182:	222d      	movs	r2, #45	; 0x2d
    8184:	3343      	adds	r3, #67	; 0x43
    8186:	701a      	strb	r2, [r3, #0]
    8188:	990b      	ldr	r1, [sp, #44]	; 0x2c
    818a:	1c28      	adds	r0, r5, #0
    818c:	9100      	str	r1, [sp, #0]
    818e:	aa11      	add	r2, sp, #68	; 0x44
    8190:	1c21      	adds	r1, r4, #0
    8192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8194:	f000 f958 	bl	8448 <_printf_common>
    8198:	3001      	adds	r0, #1
    819a:	d102      	bne.n	81a2 <_printf_float+0x1b2>
    819c:	2001      	movs	r0, #1
    819e:	4240      	negs	r0, r0
    81a0:	e14c      	b.n	843c <_printf_float+0x44c>
    81a2:	6822      	ldr	r2, [r4, #0]
    81a4:	0553      	lsls	r3, r2, #21
    81a6:	d404      	bmi.n	81b2 <_printf_float+0x1c2>
    81a8:	1c28      	adds	r0, r5, #0
    81aa:	990a      	ldr	r1, [sp, #40]	; 0x28
    81ac:	1c32      	adds	r2, r6, #0
    81ae:	6923      	ldr	r3, [r4, #16]
    81b0:	e067      	b.n	8282 <_printf_float+0x292>
    81b2:	2f65      	cmp	r7, #101	; 0x65
    81b4:	d800      	bhi.n	81b8 <_printf_float+0x1c8>
    81b6:	e0e0      	b.n	837a <_printf_float+0x38a>
    81b8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    81ba:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    81bc:	4b57      	ldr	r3, [pc, #348]	; (831c <_printf_float+0x32c>)
    81be:	4a56      	ldr	r2, [pc, #344]	; (8318 <_printf_float+0x328>)
    81c0:	f002 fd96 	bl	acf0 <__aeabi_dcmpeq>
    81c4:	2800      	cmp	r0, #0
    81c6:	d02b      	beq.n	8220 <_printf_float+0x230>
    81c8:	1c28      	adds	r0, r5, #0
    81ca:	990a      	ldr	r1, [sp, #40]	; 0x28
    81cc:	4a58      	ldr	r2, [pc, #352]	; (8330 <_printf_float+0x340>)
    81ce:	2301      	movs	r3, #1
    81d0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    81d2:	47b0      	blx	r6
    81d4:	3001      	adds	r0, #1
    81d6:	d0e1      	beq.n	819c <_printf_float+0x1ac>
    81d8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    81da:	9810      	ldr	r0, [sp, #64]	; 0x40
    81dc:	4287      	cmp	r7, r0
    81de:	db07      	blt.n	81f0 <_printf_float+0x200>
    81e0:	6821      	ldr	r1, [r4, #0]
    81e2:	07c9      	lsls	r1, r1, #31
    81e4:	d404      	bmi.n	81f0 <_printf_float+0x200>
    81e6:	6827      	ldr	r7, [r4, #0]
    81e8:	07bf      	lsls	r7, r7, #30
    81ea:	d500      	bpl.n	81ee <_printf_float+0x1fe>
    81ec:	e10e      	b.n	840c <_printf_float+0x41c>
    81ee:	e113      	b.n	8418 <_printf_float+0x428>
    81f0:	1c28      	adds	r0, r5, #0
    81f2:	990a      	ldr	r1, [sp, #40]	; 0x28
    81f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    81f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    81f8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    81fa:	47b0      	blx	r6
    81fc:	3001      	adds	r0, #1
    81fe:	d0cd      	beq.n	819c <_printf_float+0x1ac>
    8200:	2600      	movs	r6, #0
    8202:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8204:	3b01      	subs	r3, #1
    8206:	429e      	cmp	r6, r3
    8208:	daed      	bge.n	81e6 <_printf_float+0x1f6>
    820a:	1c22      	adds	r2, r4, #0
    820c:	1c28      	adds	r0, r5, #0
    820e:	990a      	ldr	r1, [sp, #40]	; 0x28
    8210:	321a      	adds	r2, #26
    8212:	2301      	movs	r3, #1
    8214:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8216:	47b8      	blx	r7
    8218:	3001      	adds	r0, #1
    821a:	d0bf      	beq.n	819c <_printf_float+0x1ac>
    821c:	3601      	adds	r6, #1
    821e:	e7f0      	b.n	8202 <_printf_float+0x212>
    8220:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8222:	2800      	cmp	r0, #0
    8224:	dc30      	bgt.n	8288 <_printf_float+0x298>
    8226:	1c28      	adds	r0, r5, #0
    8228:	990a      	ldr	r1, [sp, #40]	; 0x28
    822a:	4a41      	ldr	r2, [pc, #260]	; (8330 <_printf_float+0x340>)
    822c:	2301      	movs	r3, #1
    822e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8230:	47b8      	blx	r7
    8232:	3001      	adds	r0, #1
    8234:	d0b2      	beq.n	819c <_printf_float+0x1ac>
    8236:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8238:	2800      	cmp	r0, #0
    823a:	d105      	bne.n	8248 <_printf_float+0x258>
    823c:	9910      	ldr	r1, [sp, #64]	; 0x40
    823e:	2900      	cmp	r1, #0
    8240:	d102      	bne.n	8248 <_printf_float+0x258>
    8242:	6822      	ldr	r2, [r4, #0]
    8244:	07d2      	lsls	r2, r2, #31
    8246:	d5ce      	bpl.n	81e6 <_printf_float+0x1f6>
    8248:	1c28      	adds	r0, r5, #0
    824a:	990a      	ldr	r1, [sp, #40]	; 0x28
    824c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    824e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    8250:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8252:	47b8      	blx	r7
    8254:	3001      	adds	r0, #1
    8256:	d0a1      	beq.n	819c <_printf_float+0x1ac>
    8258:	2700      	movs	r7, #0
    825a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    825c:	9709      	str	r7, [sp, #36]	; 0x24
    825e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    8260:	4243      	negs	r3, r0
    8262:	990a      	ldr	r1, [sp, #40]	; 0x28
    8264:	1c28      	adds	r0, r5, #0
    8266:	429f      	cmp	r7, r3
    8268:	da09      	bge.n	827e <_printf_float+0x28e>
    826a:	1c22      	adds	r2, r4, #0
    826c:	321a      	adds	r2, #26
    826e:	2301      	movs	r3, #1
    8270:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8272:	47b8      	blx	r7
    8274:	3001      	adds	r0, #1
    8276:	d091      	beq.n	819c <_printf_float+0x1ac>
    8278:	9f09      	ldr	r7, [sp, #36]	; 0x24
    827a:	3701      	adds	r7, #1
    827c:	e7ed      	b.n	825a <_printf_float+0x26a>
    827e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8280:	1c32      	adds	r2, r6, #0
    8282:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    8284:	47b0      	blx	r6
    8286:	e0b5      	b.n	83f4 <_printf_float+0x404>
    8288:	9f10      	ldr	r7, [sp, #64]	; 0x40
    828a:	6da3      	ldr	r3, [r4, #88]	; 0x58
    828c:	9708      	str	r7, [sp, #32]
    828e:	429f      	cmp	r7, r3
    8290:	dd00      	ble.n	8294 <_printf_float+0x2a4>
    8292:	9308      	str	r3, [sp, #32]
    8294:	9f08      	ldr	r7, [sp, #32]
    8296:	2f00      	cmp	r7, #0
    8298:	dc01      	bgt.n	829e <_printf_float+0x2ae>
    829a:	2700      	movs	r7, #0
    829c:	e014      	b.n	82c8 <_printf_float+0x2d8>
    829e:	1c28      	adds	r0, r5, #0
    82a0:	990a      	ldr	r1, [sp, #40]	; 0x28
    82a2:	1c32      	adds	r2, r6, #0
    82a4:	9b08      	ldr	r3, [sp, #32]
    82a6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    82a8:	47b8      	blx	r7
    82aa:	3001      	adds	r0, #1
    82ac:	d1f5      	bne.n	829a <_printf_float+0x2aa>
    82ae:	e775      	b.n	819c <_printf_float+0x1ac>
    82b0:	1c22      	adds	r2, r4, #0
    82b2:	1c28      	adds	r0, r5, #0
    82b4:	990a      	ldr	r1, [sp, #40]	; 0x28
    82b6:	321a      	adds	r2, #26
    82b8:	2301      	movs	r3, #1
    82ba:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    82bc:	47b8      	blx	r7
    82be:	3001      	adds	r0, #1
    82c0:	d100      	bne.n	82c4 <_printf_float+0x2d4>
    82c2:	e76b      	b.n	819c <_printf_float+0x1ac>
    82c4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    82c6:	3701      	adds	r7, #1
    82c8:	9709      	str	r7, [sp, #36]	; 0x24
    82ca:	9f08      	ldr	r7, [sp, #32]
    82cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
    82ce:	43fa      	mvns	r2, r7
    82d0:	17d2      	asrs	r2, r2, #31
    82d2:	403a      	ands	r2, r7
    82d4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    82d6:	1a9a      	subs	r2, r3, r2
    82d8:	4297      	cmp	r7, r2
    82da:	dbe9      	blt.n	82b0 <_printf_float+0x2c0>
    82dc:	980f      	ldr	r0, [sp, #60]	; 0x3c
    82de:	9910      	ldr	r1, [sp, #64]	; 0x40
    82e0:	18f3      	adds	r3, r6, r3
    82e2:	9309      	str	r3, [sp, #36]	; 0x24
    82e4:	4288      	cmp	r0, r1
    82e6:	db0e      	blt.n	8306 <_printf_float+0x316>
    82e8:	6822      	ldr	r2, [r4, #0]
    82ea:	07d2      	lsls	r2, r2, #31
    82ec:	d40b      	bmi.n	8306 <_printf_float+0x316>
    82ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
    82f0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    82f2:	18f6      	adds	r6, r6, r3
    82f4:	1bdb      	subs	r3, r3, r7
    82f6:	9f09      	ldr	r7, [sp, #36]	; 0x24
    82f8:	1bf6      	subs	r6, r6, r7
    82fa:	429e      	cmp	r6, r3
    82fc:	dd00      	ble.n	8300 <_printf_float+0x310>
    82fe:	1c1e      	adds	r6, r3, #0
    8300:	2e00      	cmp	r6, #0
    8302:	dc17      	bgt.n	8334 <_printf_float+0x344>
    8304:	e01f      	b.n	8346 <_printf_float+0x356>
    8306:	1c28      	adds	r0, r5, #0
    8308:	990a      	ldr	r1, [sp, #40]	; 0x28
    830a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    830c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    830e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8310:	47b8      	blx	r7
    8312:	3001      	adds	r0, #1
    8314:	d1eb      	bne.n	82ee <_printf_float+0x2fe>
    8316:	e741      	b.n	819c <_printf_float+0x1ac>
	...
    8320:	0000f891 	.word	0x0000f891
    8324:	0000f895 	.word	0x0000f895
    8328:	0000f899 	.word	0x0000f899
    832c:	0000f89d 	.word	0x0000f89d
    8330:	0000f8a1 	.word	0x0000f8a1
    8334:	1c28      	adds	r0, r5, #0
    8336:	990a      	ldr	r1, [sp, #40]	; 0x28
    8338:	9a09      	ldr	r2, [sp, #36]	; 0x24
    833a:	1c33      	adds	r3, r6, #0
    833c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    833e:	47b8      	blx	r7
    8340:	3001      	adds	r0, #1
    8342:	d100      	bne.n	8346 <_printf_float+0x356>
    8344:	e72a      	b.n	819c <_printf_float+0x1ac>
    8346:	2700      	movs	r7, #0
    8348:	e00b      	b.n	8362 <_printf_float+0x372>
    834a:	1c22      	adds	r2, r4, #0
    834c:	1c28      	adds	r0, r5, #0
    834e:	990a      	ldr	r1, [sp, #40]	; 0x28
    8350:	321a      	adds	r2, #26
    8352:	2301      	movs	r3, #1
    8354:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8356:	47b8      	blx	r7
    8358:	3001      	adds	r0, #1
    835a:	d100      	bne.n	835e <_printf_float+0x36e>
    835c:	e71e      	b.n	819c <_printf_float+0x1ac>
    835e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    8360:	3701      	adds	r7, #1
    8362:	9709      	str	r7, [sp, #36]	; 0x24
    8364:	9810      	ldr	r0, [sp, #64]	; 0x40
    8366:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8368:	43f3      	mvns	r3, r6
    836a:	17db      	asrs	r3, r3, #31
    836c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    836e:	1a42      	subs	r2, r0, r1
    8370:	4033      	ands	r3, r6
    8372:	1ad3      	subs	r3, r2, r3
    8374:	429f      	cmp	r7, r3
    8376:	dbe8      	blt.n	834a <_printf_float+0x35a>
    8378:	e735      	b.n	81e6 <_printf_float+0x1f6>
    837a:	9810      	ldr	r0, [sp, #64]	; 0x40
    837c:	2801      	cmp	r0, #1
    837e:	dc02      	bgt.n	8386 <_printf_float+0x396>
    8380:	2301      	movs	r3, #1
    8382:	421a      	tst	r2, r3
    8384:	d03a      	beq.n	83fc <_printf_float+0x40c>
    8386:	1c28      	adds	r0, r5, #0
    8388:	990a      	ldr	r1, [sp, #40]	; 0x28
    838a:	1c32      	adds	r2, r6, #0
    838c:	2301      	movs	r3, #1
    838e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8390:	47b8      	blx	r7
    8392:	3001      	adds	r0, #1
    8394:	d100      	bne.n	8398 <_printf_float+0x3a8>
    8396:	e701      	b.n	819c <_printf_float+0x1ac>
    8398:	1c28      	adds	r0, r5, #0
    839a:	990a      	ldr	r1, [sp, #40]	; 0x28
    839c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    839e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    83a0:	47b8      	blx	r7
    83a2:	3001      	adds	r0, #1
    83a4:	d100      	bne.n	83a8 <_printf_float+0x3b8>
    83a6:	e6f9      	b.n	819c <_printf_float+0x1ac>
    83a8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    83aa:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    83ac:	4b25      	ldr	r3, [pc, #148]	; (8444 <_printf_float+0x454>)
    83ae:	4a24      	ldr	r2, [pc, #144]	; (8440 <_printf_float+0x450>)
    83b0:	f002 fc9e 	bl	acf0 <__aeabi_dcmpeq>
    83b4:	2800      	cmp	r0, #0
    83b6:	d001      	beq.n	83bc <_printf_float+0x3cc>
    83b8:	2600      	movs	r6, #0
    83ba:	e010      	b.n	83de <_printf_float+0x3ee>
    83bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    83be:	1c72      	adds	r2, r6, #1
    83c0:	3b01      	subs	r3, #1
    83c2:	1c28      	adds	r0, r5, #0
    83c4:	990a      	ldr	r1, [sp, #40]	; 0x28
    83c6:	e01c      	b.n	8402 <_printf_float+0x412>
    83c8:	1c22      	adds	r2, r4, #0
    83ca:	1c28      	adds	r0, r5, #0
    83cc:	990a      	ldr	r1, [sp, #40]	; 0x28
    83ce:	321a      	adds	r2, #26
    83d0:	2301      	movs	r3, #1
    83d2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    83d4:	47b8      	blx	r7
    83d6:	3001      	adds	r0, #1
    83d8:	d100      	bne.n	83dc <_printf_float+0x3ec>
    83da:	e6df      	b.n	819c <_printf_float+0x1ac>
    83dc:	3601      	adds	r6, #1
    83de:	9b10      	ldr	r3, [sp, #64]	; 0x40
    83e0:	3b01      	subs	r3, #1
    83e2:	429e      	cmp	r6, r3
    83e4:	dbf0      	blt.n	83c8 <_printf_float+0x3d8>
    83e6:	1c22      	adds	r2, r4, #0
    83e8:	1c28      	adds	r0, r5, #0
    83ea:	990a      	ldr	r1, [sp, #40]	; 0x28
    83ec:	3250      	adds	r2, #80	; 0x50
    83ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
    83f0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    83f2:	47b8      	blx	r7
    83f4:	3001      	adds	r0, #1
    83f6:	d000      	beq.n	83fa <_printf_float+0x40a>
    83f8:	e6f5      	b.n	81e6 <_printf_float+0x1f6>
    83fa:	e6cf      	b.n	819c <_printf_float+0x1ac>
    83fc:	990a      	ldr	r1, [sp, #40]	; 0x28
    83fe:	1c28      	adds	r0, r5, #0
    8400:	1c32      	adds	r2, r6, #0
    8402:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    8404:	47b0      	blx	r6
    8406:	3001      	adds	r0, #1
    8408:	d1ed      	bne.n	83e6 <_printf_float+0x3f6>
    840a:	e6c7      	b.n	819c <_printf_float+0x1ac>
    840c:	2600      	movs	r6, #0
    840e:	68e0      	ldr	r0, [r4, #12]
    8410:	9911      	ldr	r1, [sp, #68]	; 0x44
    8412:	1a43      	subs	r3, r0, r1
    8414:	429e      	cmp	r6, r3
    8416:	db05      	blt.n	8424 <_printf_float+0x434>
    8418:	9b11      	ldr	r3, [sp, #68]	; 0x44
    841a:	68e0      	ldr	r0, [r4, #12]
    841c:	4298      	cmp	r0, r3
    841e:	da0d      	bge.n	843c <_printf_float+0x44c>
    8420:	1c18      	adds	r0, r3, #0
    8422:	e00b      	b.n	843c <_printf_float+0x44c>
    8424:	1c22      	adds	r2, r4, #0
    8426:	1c28      	adds	r0, r5, #0
    8428:	990a      	ldr	r1, [sp, #40]	; 0x28
    842a:	3219      	adds	r2, #25
    842c:	2301      	movs	r3, #1
    842e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    8430:	47b8      	blx	r7
    8432:	3001      	adds	r0, #1
    8434:	d100      	bne.n	8438 <_printf_float+0x448>
    8436:	e6b1      	b.n	819c <_printf_float+0x1ac>
    8438:	3601      	adds	r6, #1
    843a:	e7e8      	b.n	840e <_printf_float+0x41e>
    843c:	b013      	add	sp, #76	; 0x4c
    843e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00008448 <_printf_common>:
    8448:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    844a:	1c15      	adds	r5, r2, #0
    844c:	9301      	str	r3, [sp, #4]
    844e:	690a      	ldr	r2, [r1, #16]
    8450:	688b      	ldr	r3, [r1, #8]
    8452:	1c06      	adds	r6, r0, #0
    8454:	1c0c      	adds	r4, r1, #0
    8456:	4293      	cmp	r3, r2
    8458:	da00      	bge.n	845c <_printf_common+0x14>
    845a:	1c13      	adds	r3, r2, #0
    845c:	1c22      	adds	r2, r4, #0
    845e:	602b      	str	r3, [r5, #0]
    8460:	3243      	adds	r2, #67	; 0x43
    8462:	7812      	ldrb	r2, [r2, #0]
    8464:	2a00      	cmp	r2, #0
    8466:	d001      	beq.n	846c <_printf_common+0x24>
    8468:	3301      	adds	r3, #1
    846a:	602b      	str	r3, [r5, #0]
    846c:	6820      	ldr	r0, [r4, #0]
    846e:	0680      	lsls	r0, r0, #26
    8470:	d502      	bpl.n	8478 <_printf_common+0x30>
    8472:	682b      	ldr	r3, [r5, #0]
    8474:	3302      	adds	r3, #2
    8476:	602b      	str	r3, [r5, #0]
    8478:	6821      	ldr	r1, [r4, #0]
    847a:	2706      	movs	r7, #6
    847c:	400f      	ands	r7, r1
    847e:	d01f      	beq.n	84c0 <_printf_common+0x78>
    8480:	1c23      	adds	r3, r4, #0
    8482:	3343      	adds	r3, #67	; 0x43
    8484:	781b      	ldrb	r3, [r3, #0]
    8486:	1e5a      	subs	r2, r3, #1
    8488:	4193      	sbcs	r3, r2
    848a:	6822      	ldr	r2, [r4, #0]
    848c:	0692      	lsls	r2, r2, #26
    848e:	d51f      	bpl.n	84d0 <_printf_common+0x88>
    8490:	18e1      	adds	r1, r4, r3
    8492:	3140      	adds	r1, #64	; 0x40
    8494:	2030      	movs	r0, #48	; 0x30
    8496:	70c8      	strb	r0, [r1, #3]
    8498:	1c21      	adds	r1, r4, #0
    849a:	1c5a      	adds	r2, r3, #1
    849c:	3145      	adds	r1, #69	; 0x45
    849e:	7809      	ldrb	r1, [r1, #0]
    84a0:	18a2      	adds	r2, r4, r2
    84a2:	3240      	adds	r2, #64	; 0x40
    84a4:	3302      	adds	r3, #2
    84a6:	70d1      	strb	r1, [r2, #3]
    84a8:	e012      	b.n	84d0 <_printf_common+0x88>
    84aa:	1c22      	adds	r2, r4, #0
    84ac:	1c30      	adds	r0, r6, #0
    84ae:	9901      	ldr	r1, [sp, #4]
    84b0:	3219      	adds	r2, #25
    84b2:	2301      	movs	r3, #1
    84b4:	9f08      	ldr	r7, [sp, #32]
    84b6:	47b8      	blx	r7
    84b8:	3001      	adds	r0, #1
    84ba:	d011      	beq.n	84e0 <_printf_common+0x98>
    84bc:	9f00      	ldr	r7, [sp, #0]
    84be:	3701      	adds	r7, #1
    84c0:	9700      	str	r7, [sp, #0]
    84c2:	68e0      	ldr	r0, [r4, #12]
    84c4:	6829      	ldr	r1, [r5, #0]
    84c6:	9f00      	ldr	r7, [sp, #0]
    84c8:	1a43      	subs	r3, r0, r1
    84ca:	429f      	cmp	r7, r3
    84cc:	dbed      	blt.n	84aa <_printf_common+0x62>
    84ce:	e7d7      	b.n	8480 <_printf_common+0x38>
    84d0:	1c22      	adds	r2, r4, #0
    84d2:	1c30      	adds	r0, r6, #0
    84d4:	9901      	ldr	r1, [sp, #4]
    84d6:	3243      	adds	r2, #67	; 0x43
    84d8:	9f08      	ldr	r7, [sp, #32]
    84da:	47b8      	blx	r7
    84dc:	3001      	adds	r0, #1
    84de:	d102      	bne.n	84e6 <_printf_common+0x9e>
    84e0:	2001      	movs	r0, #1
    84e2:	4240      	negs	r0, r0
    84e4:	e023      	b.n	852e <_printf_common+0xe6>
    84e6:	6820      	ldr	r0, [r4, #0]
    84e8:	2106      	movs	r1, #6
    84ea:	682b      	ldr	r3, [r5, #0]
    84ec:	68e2      	ldr	r2, [r4, #12]
    84ee:	4001      	ands	r1, r0
    84f0:	2500      	movs	r5, #0
    84f2:	2904      	cmp	r1, #4
    84f4:	d103      	bne.n	84fe <_printf_common+0xb6>
    84f6:	1ad5      	subs	r5, r2, r3
    84f8:	43eb      	mvns	r3, r5
    84fa:	17db      	asrs	r3, r3, #31
    84fc:	401d      	ands	r5, r3
    84fe:	68a2      	ldr	r2, [r4, #8]
    8500:	6923      	ldr	r3, [r4, #16]
    8502:	429a      	cmp	r2, r3
    8504:	dd01      	ble.n	850a <_printf_common+0xc2>
    8506:	1ad3      	subs	r3, r2, r3
    8508:	18ed      	adds	r5, r5, r3
    850a:	2700      	movs	r7, #0
    850c:	9700      	str	r7, [sp, #0]
    850e:	9f00      	ldr	r7, [sp, #0]
    8510:	42af      	cmp	r7, r5
    8512:	da0b      	bge.n	852c <_printf_common+0xe4>
    8514:	1c22      	adds	r2, r4, #0
    8516:	1c30      	adds	r0, r6, #0
    8518:	9901      	ldr	r1, [sp, #4]
    851a:	321a      	adds	r2, #26
    851c:	2301      	movs	r3, #1
    851e:	9f08      	ldr	r7, [sp, #32]
    8520:	47b8      	blx	r7
    8522:	3001      	adds	r0, #1
    8524:	d0dc      	beq.n	84e0 <_printf_common+0x98>
    8526:	9f00      	ldr	r7, [sp, #0]
    8528:	3701      	adds	r7, #1
    852a:	e7ef      	b.n	850c <_printf_common+0xc4>
    852c:	2000      	movs	r0, #0
    852e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00008530 <_printf_i>:
    8530:	b5f0      	push	{r4, r5, r6, r7, lr}
    8532:	1c0d      	adds	r5, r1, #0
    8534:	b08b      	sub	sp, #44	; 0x2c
    8536:	3543      	adds	r5, #67	; 0x43
    8538:	9206      	str	r2, [sp, #24]
    853a:	9005      	str	r0, [sp, #20]
    853c:	9307      	str	r3, [sp, #28]
    853e:	9504      	str	r5, [sp, #16]
    8540:	7e0b      	ldrb	r3, [r1, #24]
    8542:	1c0c      	adds	r4, r1, #0
    8544:	9a10      	ldr	r2, [sp, #64]	; 0x40
    8546:	2b6e      	cmp	r3, #110	; 0x6e
    8548:	d100      	bne.n	854c <_printf_i+0x1c>
    854a:	e0a7      	b.n	869c <_printf_i+0x16c>
    854c:	d811      	bhi.n	8572 <_printf_i+0x42>
    854e:	2b63      	cmp	r3, #99	; 0x63
    8550:	d022      	beq.n	8598 <_printf_i+0x68>
    8552:	d809      	bhi.n	8568 <_printf_i+0x38>
    8554:	2b00      	cmp	r3, #0
    8556:	d100      	bne.n	855a <_printf_i+0x2a>
    8558:	e0b0      	b.n	86bc <_printf_i+0x18c>
    855a:	2b58      	cmp	r3, #88	; 0x58
    855c:	d000      	beq.n	8560 <_printf_i+0x30>
    855e:	e0c0      	b.n	86e2 <_printf_i+0x1b2>
    8560:	3145      	adds	r1, #69	; 0x45
    8562:	700b      	strb	r3, [r1, #0]
    8564:	4d7b      	ldr	r5, [pc, #492]	; (8754 <_printf_i+0x224>)
    8566:	e04e      	b.n	8606 <_printf_i+0xd6>
    8568:	2b64      	cmp	r3, #100	; 0x64
    856a:	d01c      	beq.n	85a6 <_printf_i+0x76>
    856c:	2b69      	cmp	r3, #105	; 0x69
    856e:	d01a      	beq.n	85a6 <_printf_i+0x76>
    8570:	e0b7      	b.n	86e2 <_printf_i+0x1b2>
    8572:	2b73      	cmp	r3, #115	; 0x73
    8574:	d100      	bne.n	8578 <_printf_i+0x48>
    8576:	e0a5      	b.n	86c4 <_printf_i+0x194>
    8578:	d809      	bhi.n	858e <_printf_i+0x5e>
    857a:	2b6f      	cmp	r3, #111	; 0x6f
    857c:	d029      	beq.n	85d2 <_printf_i+0xa2>
    857e:	2b70      	cmp	r3, #112	; 0x70
    8580:	d000      	beq.n	8584 <_printf_i+0x54>
    8582:	e0ae      	b.n	86e2 <_printf_i+0x1b2>
    8584:	680e      	ldr	r6, [r1, #0]
    8586:	2320      	movs	r3, #32
    8588:	4333      	orrs	r3, r6
    858a:	600b      	str	r3, [r1, #0]
    858c:	e036      	b.n	85fc <_printf_i+0xcc>
    858e:	2b75      	cmp	r3, #117	; 0x75
    8590:	d01f      	beq.n	85d2 <_printf_i+0xa2>
    8592:	2b78      	cmp	r3, #120	; 0x78
    8594:	d032      	beq.n	85fc <_printf_i+0xcc>
    8596:	e0a4      	b.n	86e2 <_printf_i+0x1b2>
    8598:	6813      	ldr	r3, [r2, #0]
    859a:	1c0d      	adds	r5, r1, #0
    859c:	1d19      	adds	r1, r3, #4
    859e:	3542      	adds	r5, #66	; 0x42
    85a0:	6011      	str	r1, [r2, #0]
    85a2:	681b      	ldr	r3, [r3, #0]
    85a4:	e09f      	b.n	86e6 <_printf_i+0x1b6>
    85a6:	6821      	ldr	r1, [r4, #0]
    85a8:	6813      	ldr	r3, [r2, #0]
    85aa:	060e      	lsls	r6, r1, #24
    85ac:	d503      	bpl.n	85b6 <_printf_i+0x86>
    85ae:	1d19      	adds	r1, r3, #4
    85b0:	6011      	str	r1, [r2, #0]
    85b2:	681e      	ldr	r6, [r3, #0]
    85b4:	e005      	b.n	85c2 <_printf_i+0x92>
    85b6:	0648      	lsls	r0, r1, #25
    85b8:	d5f9      	bpl.n	85ae <_printf_i+0x7e>
    85ba:	1d19      	adds	r1, r3, #4
    85bc:	6011      	str	r1, [r2, #0]
    85be:	2100      	movs	r1, #0
    85c0:	5e5e      	ldrsh	r6, [r3, r1]
    85c2:	4b64      	ldr	r3, [pc, #400]	; (8754 <_printf_i+0x224>)
    85c4:	2e00      	cmp	r6, #0
    85c6:	da3b      	bge.n	8640 <_printf_i+0x110>
    85c8:	9d04      	ldr	r5, [sp, #16]
    85ca:	222d      	movs	r2, #45	; 0x2d
    85cc:	4276      	negs	r6, r6
    85ce:	702a      	strb	r2, [r5, #0]
    85d0:	e036      	b.n	8640 <_printf_i+0x110>
    85d2:	6821      	ldr	r1, [r4, #0]
    85d4:	6813      	ldr	r3, [r2, #0]
    85d6:	060e      	lsls	r6, r1, #24
    85d8:	d503      	bpl.n	85e2 <_printf_i+0xb2>
    85da:	1d19      	adds	r1, r3, #4
    85dc:	6011      	str	r1, [r2, #0]
    85de:	681e      	ldr	r6, [r3, #0]
    85e0:	e004      	b.n	85ec <_printf_i+0xbc>
    85e2:	0648      	lsls	r0, r1, #25
    85e4:	d5f9      	bpl.n	85da <_printf_i+0xaa>
    85e6:	1d19      	adds	r1, r3, #4
    85e8:	881e      	ldrh	r6, [r3, #0]
    85ea:	6011      	str	r1, [r2, #0]
    85ec:	4b59      	ldr	r3, [pc, #356]	; (8754 <_printf_i+0x224>)
    85ee:	7e22      	ldrb	r2, [r4, #24]
    85f0:	9303      	str	r3, [sp, #12]
    85f2:	2708      	movs	r7, #8
    85f4:	2a6f      	cmp	r2, #111	; 0x6f
    85f6:	d01e      	beq.n	8636 <_printf_i+0x106>
    85f8:	270a      	movs	r7, #10
    85fa:	e01c      	b.n	8636 <_printf_i+0x106>
    85fc:	1c23      	adds	r3, r4, #0
    85fe:	2178      	movs	r1, #120	; 0x78
    8600:	3345      	adds	r3, #69	; 0x45
    8602:	4d55      	ldr	r5, [pc, #340]	; (8758 <_printf_i+0x228>)
    8604:	7019      	strb	r1, [r3, #0]
    8606:	6811      	ldr	r1, [r2, #0]
    8608:	6823      	ldr	r3, [r4, #0]
    860a:	1d08      	adds	r0, r1, #4
    860c:	9503      	str	r5, [sp, #12]
    860e:	6010      	str	r0, [r2, #0]
    8610:	061e      	lsls	r6, r3, #24
    8612:	d501      	bpl.n	8618 <_printf_i+0xe8>
    8614:	680e      	ldr	r6, [r1, #0]
    8616:	e002      	b.n	861e <_printf_i+0xee>
    8618:	0658      	lsls	r0, r3, #25
    861a:	d5fb      	bpl.n	8614 <_printf_i+0xe4>
    861c:	880e      	ldrh	r6, [r1, #0]
    861e:	07d9      	lsls	r1, r3, #31
    8620:	d502      	bpl.n	8628 <_printf_i+0xf8>
    8622:	2220      	movs	r2, #32
    8624:	4313      	orrs	r3, r2
    8626:	6023      	str	r3, [r4, #0]
    8628:	2710      	movs	r7, #16
    862a:	2e00      	cmp	r6, #0
    862c:	d103      	bne.n	8636 <_printf_i+0x106>
    862e:	6822      	ldr	r2, [r4, #0]
    8630:	2320      	movs	r3, #32
    8632:	439a      	bics	r2, r3
    8634:	6022      	str	r2, [r4, #0]
    8636:	1c23      	adds	r3, r4, #0
    8638:	2200      	movs	r2, #0
    863a:	3343      	adds	r3, #67	; 0x43
    863c:	701a      	strb	r2, [r3, #0]
    863e:	e001      	b.n	8644 <_printf_i+0x114>
    8640:	9303      	str	r3, [sp, #12]
    8642:	270a      	movs	r7, #10
    8644:	6863      	ldr	r3, [r4, #4]
    8646:	60a3      	str	r3, [r4, #8]
    8648:	2b00      	cmp	r3, #0
    864a:	db03      	blt.n	8654 <_printf_i+0x124>
    864c:	6825      	ldr	r5, [r4, #0]
    864e:	2204      	movs	r2, #4
    8650:	4395      	bics	r5, r2
    8652:	6025      	str	r5, [r4, #0]
    8654:	2e00      	cmp	r6, #0
    8656:	d102      	bne.n	865e <_printf_i+0x12e>
    8658:	9d04      	ldr	r5, [sp, #16]
    865a:	2b00      	cmp	r3, #0
    865c:	d00e      	beq.n	867c <_printf_i+0x14c>
    865e:	9d04      	ldr	r5, [sp, #16]
    8660:	1c30      	adds	r0, r6, #0
    8662:	1c39      	adds	r1, r7, #0
    8664:	f002 fac8 	bl	abf8 <__aeabi_uidivmod>
    8668:	9803      	ldr	r0, [sp, #12]
    866a:	3d01      	subs	r5, #1
    866c:	5c43      	ldrb	r3, [r0, r1]
    866e:	1c30      	adds	r0, r6, #0
    8670:	702b      	strb	r3, [r5, #0]
    8672:	1c39      	adds	r1, r7, #0
    8674:	f002 fa7c 	bl	ab70 <__aeabi_uidiv>
    8678:	1e06      	subs	r6, r0, #0
    867a:	d1f1      	bne.n	8660 <_printf_i+0x130>
    867c:	2f08      	cmp	r7, #8
    867e:	d109      	bne.n	8694 <_printf_i+0x164>
    8680:	6821      	ldr	r1, [r4, #0]
    8682:	07c9      	lsls	r1, r1, #31
    8684:	d506      	bpl.n	8694 <_printf_i+0x164>
    8686:	6862      	ldr	r2, [r4, #4]
    8688:	6923      	ldr	r3, [r4, #16]
    868a:	429a      	cmp	r2, r3
    868c:	dc02      	bgt.n	8694 <_printf_i+0x164>
    868e:	3d01      	subs	r5, #1
    8690:	2330      	movs	r3, #48	; 0x30
    8692:	702b      	strb	r3, [r5, #0]
    8694:	9e04      	ldr	r6, [sp, #16]
    8696:	1b73      	subs	r3, r6, r5
    8698:	6123      	str	r3, [r4, #16]
    869a:	e02a      	b.n	86f2 <_printf_i+0x1c2>
    869c:	6808      	ldr	r0, [r1, #0]
    869e:	6813      	ldr	r3, [r2, #0]
    86a0:	6949      	ldr	r1, [r1, #20]
    86a2:	0605      	lsls	r5, r0, #24
    86a4:	d504      	bpl.n	86b0 <_printf_i+0x180>
    86a6:	1d18      	adds	r0, r3, #4
    86a8:	6010      	str	r0, [r2, #0]
    86aa:	681b      	ldr	r3, [r3, #0]
    86ac:	6019      	str	r1, [r3, #0]
    86ae:	e005      	b.n	86bc <_printf_i+0x18c>
    86b0:	0646      	lsls	r6, r0, #25
    86b2:	d5f8      	bpl.n	86a6 <_printf_i+0x176>
    86b4:	1d18      	adds	r0, r3, #4
    86b6:	6010      	str	r0, [r2, #0]
    86b8:	681b      	ldr	r3, [r3, #0]
    86ba:	8019      	strh	r1, [r3, #0]
    86bc:	2300      	movs	r3, #0
    86be:	6123      	str	r3, [r4, #16]
    86c0:	9d04      	ldr	r5, [sp, #16]
    86c2:	e016      	b.n	86f2 <_printf_i+0x1c2>
    86c4:	6813      	ldr	r3, [r2, #0]
    86c6:	1d19      	adds	r1, r3, #4
    86c8:	6011      	str	r1, [r2, #0]
    86ca:	681d      	ldr	r5, [r3, #0]
    86cc:	1c28      	adds	r0, r5, #0
    86ce:	f7fe fa5b 	bl	6b88 <strlen>
    86d2:	6863      	ldr	r3, [r4, #4]
    86d4:	6120      	str	r0, [r4, #16]
    86d6:	4298      	cmp	r0, r3
    86d8:	d900      	bls.n	86dc <_printf_i+0x1ac>
    86da:	6123      	str	r3, [r4, #16]
    86dc:	6920      	ldr	r0, [r4, #16]
    86de:	6060      	str	r0, [r4, #4]
    86e0:	e004      	b.n	86ec <_printf_i+0x1bc>
    86e2:	1c25      	adds	r5, r4, #0
    86e4:	3542      	adds	r5, #66	; 0x42
    86e6:	702b      	strb	r3, [r5, #0]
    86e8:	2301      	movs	r3, #1
    86ea:	6123      	str	r3, [r4, #16]
    86ec:	9e04      	ldr	r6, [sp, #16]
    86ee:	2300      	movs	r3, #0
    86f0:	7033      	strb	r3, [r6, #0]
    86f2:	9e07      	ldr	r6, [sp, #28]
    86f4:	9805      	ldr	r0, [sp, #20]
    86f6:	9600      	str	r6, [sp, #0]
    86f8:	1c21      	adds	r1, r4, #0
    86fa:	aa09      	add	r2, sp, #36	; 0x24
    86fc:	9b06      	ldr	r3, [sp, #24]
    86fe:	f7ff fea3 	bl	8448 <_printf_common>
    8702:	3001      	adds	r0, #1
    8704:	d102      	bne.n	870c <_printf_i+0x1dc>
    8706:	2001      	movs	r0, #1
    8708:	4240      	negs	r0, r0
    870a:	e021      	b.n	8750 <_printf_i+0x220>
    870c:	1c2a      	adds	r2, r5, #0
    870e:	9805      	ldr	r0, [sp, #20]
    8710:	9906      	ldr	r1, [sp, #24]
    8712:	6923      	ldr	r3, [r4, #16]
    8714:	9d07      	ldr	r5, [sp, #28]
    8716:	47a8      	blx	r5
    8718:	3001      	adds	r0, #1
    871a:	d0f4      	beq.n	8706 <_printf_i+0x1d6>
    871c:	6826      	ldr	r6, [r4, #0]
    871e:	07b6      	lsls	r6, r6, #30
    8720:	d405      	bmi.n	872e <_printf_i+0x1fe>
    8722:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8724:	68e0      	ldr	r0, [r4, #12]
    8726:	4298      	cmp	r0, r3
    8728:	da12      	bge.n	8750 <_printf_i+0x220>
    872a:	1c18      	adds	r0, r3, #0
    872c:	e010      	b.n	8750 <_printf_i+0x220>
    872e:	2500      	movs	r5, #0
    8730:	68e0      	ldr	r0, [r4, #12]
    8732:	9909      	ldr	r1, [sp, #36]	; 0x24
    8734:	1a43      	subs	r3, r0, r1
    8736:	429d      	cmp	r5, r3
    8738:	daf3      	bge.n	8722 <_printf_i+0x1f2>
    873a:	1c22      	adds	r2, r4, #0
    873c:	9805      	ldr	r0, [sp, #20]
    873e:	9906      	ldr	r1, [sp, #24]
    8740:	3219      	adds	r2, #25
    8742:	2301      	movs	r3, #1
    8744:	9e07      	ldr	r6, [sp, #28]
    8746:	47b0      	blx	r6
    8748:	3001      	adds	r0, #1
    874a:	d0dc      	beq.n	8706 <_printf_i+0x1d6>
    874c:	3501      	adds	r5, #1
    874e:	e7ef      	b.n	8730 <_printf_i+0x200>
    8750:	b00b      	add	sp, #44	; 0x2c
    8752:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8754:	0000f8a3 	.word	0x0000f8a3
    8758:	0000f8b4 	.word	0x0000f8b4

0000875c <__swbuf_r>:
    875c:	b570      	push	{r4, r5, r6, lr}
    875e:	1c05      	adds	r5, r0, #0
    8760:	1c0e      	adds	r6, r1, #0
    8762:	1c14      	adds	r4, r2, #0
    8764:	2800      	cmp	r0, #0
    8766:	d004      	beq.n	8772 <__swbuf_r+0x16>
    8768:	6982      	ldr	r2, [r0, #24]
    876a:	2a00      	cmp	r2, #0
    876c:	d101      	bne.n	8772 <__swbuf_r+0x16>
    876e:	f001 f831 	bl	97d4 <__sinit>
    8772:	4b23      	ldr	r3, [pc, #140]	; (8800 <__swbuf_r+0xa4>)
    8774:	429c      	cmp	r4, r3
    8776:	d101      	bne.n	877c <__swbuf_r+0x20>
    8778:	686c      	ldr	r4, [r5, #4]
    877a:	e008      	b.n	878e <__swbuf_r+0x32>
    877c:	4b21      	ldr	r3, [pc, #132]	; (8804 <__swbuf_r+0xa8>)
    877e:	429c      	cmp	r4, r3
    8780:	d101      	bne.n	8786 <__swbuf_r+0x2a>
    8782:	68ac      	ldr	r4, [r5, #8]
    8784:	e003      	b.n	878e <__swbuf_r+0x32>
    8786:	4b20      	ldr	r3, [pc, #128]	; (8808 <__swbuf_r+0xac>)
    8788:	429c      	cmp	r4, r3
    878a:	d100      	bne.n	878e <__swbuf_r+0x32>
    878c:	68ec      	ldr	r4, [r5, #12]
    878e:	69a3      	ldr	r3, [r4, #24]
    8790:	60a3      	str	r3, [r4, #8]
    8792:	89a3      	ldrh	r3, [r4, #12]
    8794:	071a      	lsls	r2, r3, #28
    8796:	d50a      	bpl.n	87ae <__swbuf_r+0x52>
    8798:	6923      	ldr	r3, [r4, #16]
    879a:	2b00      	cmp	r3, #0
    879c:	d007      	beq.n	87ae <__swbuf_r+0x52>
    879e:	6822      	ldr	r2, [r4, #0]
    87a0:	6923      	ldr	r3, [r4, #16]
    87a2:	b2f6      	uxtb	r6, r6
    87a4:	1ad0      	subs	r0, r2, r3
    87a6:	6962      	ldr	r2, [r4, #20]
    87a8:	4290      	cmp	r0, r2
    87aa:	db0f      	blt.n	87cc <__swbuf_r+0x70>
    87ac:	e008      	b.n	87c0 <__swbuf_r+0x64>
    87ae:	1c28      	adds	r0, r5, #0
    87b0:	1c21      	adds	r1, r4, #0
    87b2:	f000 f82b 	bl	880c <__swsetup_r>
    87b6:	2800      	cmp	r0, #0
    87b8:	d0f1      	beq.n	879e <__swbuf_r+0x42>
    87ba:	2001      	movs	r0, #1
    87bc:	4240      	negs	r0, r0
    87be:	e01d      	b.n	87fc <__swbuf_r+0xa0>
    87c0:	1c28      	adds	r0, r5, #0
    87c2:	1c21      	adds	r1, r4, #0
    87c4:	f000 ff86 	bl	96d4 <_fflush_r>
    87c8:	2800      	cmp	r0, #0
    87ca:	d1f6      	bne.n	87ba <__swbuf_r+0x5e>
    87cc:	68a3      	ldr	r3, [r4, #8]
    87ce:	3001      	adds	r0, #1
    87d0:	3b01      	subs	r3, #1
    87d2:	60a3      	str	r3, [r4, #8]
    87d4:	6823      	ldr	r3, [r4, #0]
    87d6:	1c5a      	adds	r2, r3, #1
    87d8:	6022      	str	r2, [r4, #0]
    87da:	701e      	strb	r6, [r3, #0]
    87dc:	6963      	ldr	r3, [r4, #20]
    87de:	4298      	cmp	r0, r3
    87e0:	d005      	beq.n	87ee <__swbuf_r+0x92>
    87e2:	89a3      	ldrh	r3, [r4, #12]
    87e4:	1c30      	adds	r0, r6, #0
    87e6:	07da      	lsls	r2, r3, #31
    87e8:	d508      	bpl.n	87fc <__swbuf_r+0xa0>
    87ea:	2e0a      	cmp	r6, #10
    87ec:	d106      	bne.n	87fc <__swbuf_r+0xa0>
    87ee:	1c28      	adds	r0, r5, #0
    87f0:	1c21      	adds	r1, r4, #0
    87f2:	f000 ff6f 	bl	96d4 <_fflush_r>
    87f6:	2800      	cmp	r0, #0
    87f8:	d1df      	bne.n	87ba <__swbuf_r+0x5e>
    87fa:	1c30      	adds	r0, r6, #0
    87fc:	bd70      	pop	{r4, r5, r6, pc}
    87fe:	46c0      	nop			; (mov r8, r8)
    8800:	0000f9d4 	.word	0x0000f9d4
    8804:	0000f9f4 	.word	0x0000f9f4
    8808:	0000fa14 	.word	0x0000fa14

0000880c <__swsetup_r>:
    880c:	4b34      	ldr	r3, [pc, #208]	; (88e0 <__swsetup_r+0xd4>)
    880e:	b570      	push	{r4, r5, r6, lr}
    8810:	681d      	ldr	r5, [r3, #0]
    8812:	1c06      	adds	r6, r0, #0
    8814:	1c0c      	adds	r4, r1, #0
    8816:	2d00      	cmp	r5, #0
    8818:	d005      	beq.n	8826 <__swsetup_r+0x1a>
    881a:	69a9      	ldr	r1, [r5, #24]
    881c:	2900      	cmp	r1, #0
    881e:	d102      	bne.n	8826 <__swsetup_r+0x1a>
    8820:	1c28      	adds	r0, r5, #0
    8822:	f000 ffd7 	bl	97d4 <__sinit>
    8826:	4b2f      	ldr	r3, [pc, #188]	; (88e4 <__swsetup_r+0xd8>)
    8828:	429c      	cmp	r4, r3
    882a:	d101      	bne.n	8830 <__swsetup_r+0x24>
    882c:	686c      	ldr	r4, [r5, #4]
    882e:	e008      	b.n	8842 <__swsetup_r+0x36>
    8830:	4b2d      	ldr	r3, [pc, #180]	; (88e8 <__swsetup_r+0xdc>)
    8832:	429c      	cmp	r4, r3
    8834:	d101      	bne.n	883a <__swsetup_r+0x2e>
    8836:	68ac      	ldr	r4, [r5, #8]
    8838:	e003      	b.n	8842 <__swsetup_r+0x36>
    883a:	4b2c      	ldr	r3, [pc, #176]	; (88ec <__swsetup_r+0xe0>)
    883c:	429c      	cmp	r4, r3
    883e:	d100      	bne.n	8842 <__swsetup_r+0x36>
    8840:	68ec      	ldr	r4, [r5, #12]
    8842:	89a2      	ldrh	r2, [r4, #12]
    8844:	b293      	uxth	r3, r2
    8846:	0719      	lsls	r1, r3, #28
    8848:	d421      	bmi.n	888e <__swsetup_r+0x82>
    884a:	06d9      	lsls	r1, r3, #27
    884c:	d405      	bmi.n	885a <__swsetup_r+0x4e>
    884e:	2309      	movs	r3, #9
    8850:	6033      	str	r3, [r6, #0]
    8852:	2340      	movs	r3, #64	; 0x40
    8854:	431a      	orrs	r2, r3
    8856:	81a2      	strh	r2, [r4, #12]
    8858:	e03f      	b.n	88da <__swsetup_r+0xce>
    885a:	075a      	lsls	r2, r3, #29
    885c:	d513      	bpl.n	8886 <__swsetup_r+0x7a>
    885e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    8860:	2900      	cmp	r1, #0
    8862:	d008      	beq.n	8876 <__swsetup_r+0x6a>
    8864:	1c23      	adds	r3, r4, #0
    8866:	3344      	adds	r3, #68	; 0x44
    8868:	4299      	cmp	r1, r3
    886a:	d002      	beq.n	8872 <__swsetup_r+0x66>
    886c:	1c30      	adds	r0, r6, #0
    886e:	f001 ffc3 	bl	a7f8 <_free_r>
    8872:	2300      	movs	r3, #0
    8874:	6363      	str	r3, [r4, #52]	; 0x34
    8876:	89a3      	ldrh	r3, [r4, #12]
    8878:	2224      	movs	r2, #36	; 0x24
    887a:	4393      	bics	r3, r2
    887c:	81a3      	strh	r3, [r4, #12]
    887e:	2300      	movs	r3, #0
    8880:	6063      	str	r3, [r4, #4]
    8882:	6923      	ldr	r3, [r4, #16]
    8884:	6023      	str	r3, [r4, #0]
    8886:	89a3      	ldrh	r3, [r4, #12]
    8888:	2208      	movs	r2, #8
    888a:	4313      	orrs	r3, r2
    888c:	81a3      	strh	r3, [r4, #12]
    888e:	6921      	ldr	r1, [r4, #16]
    8890:	2900      	cmp	r1, #0
    8892:	d10b      	bne.n	88ac <__swsetup_r+0xa0>
    8894:	89a3      	ldrh	r3, [r4, #12]
    8896:	22a0      	movs	r2, #160	; 0xa0
    8898:	0092      	lsls	r2, r2, #2
    889a:	401a      	ands	r2, r3
    889c:	2380      	movs	r3, #128	; 0x80
    889e:	009b      	lsls	r3, r3, #2
    88a0:	429a      	cmp	r2, r3
    88a2:	d003      	beq.n	88ac <__swsetup_r+0xa0>
    88a4:	1c30      	adds	r0, r6, #0
    88a6:	1c21      	adds	r1, r4, #0
    88a8:	f001 fb1c 	bl	9ee4 <__smakebuf_r>
    88ac:	89a3      	ldrh	r3, [r4, #12]
    88ae:	2201      	movs	r2, #1
    88b0:	401a      	ands	r2, r3
    88b2:	d005      	beq.n	88c0 <__swsetup_r+0xb4>
    88b4:	6961      	ldr	r1, [r4, #20]
    88b6:	2200      	movs	r2, #0
    88b8:	60a2      	str	r2, [r4, #8]
    88ba:	424a      	negs	r2, r1
    88bc:	61a2      	str	r2, [r4, #24]
    88be:	e003      	b.n	88c8 <__swsetup_r+0xbc>
    88c0:	0799      	lsls	r1, r3, #30
    88c2:	d400      	bmi.n	88c6 <__swsetup_r+0xba>
    88c4:	6962      	ldr	r2, [r4, #20]
    88c6:	60a2      	str	r2, [r4, #8]
    88c8:	6922      	ldr	r2, [r4, #16]
    88ca:	2000      	movs	r0, #0
    88cc:	4282      	cmp	r2, r0
    88ce:	d106      	bne.n	88de <__swsetup_r+0xd2>
    88d0:	0619      	lsls	r1, r3, #24
    88d2:	d504      	bpl.n	88de <__swsetup_r+0xd2>
    88d4:	2240      	movs	r2, #64	; 0x40
    88d6:	4313      	orrs	r3, r2
    88d8:	81a3      	strh	r3, [r4, #12]
    88da:	2001      	movs	r0, #1
    88dc:	4240      	negs	r0, r0
    88de:	bd70      	pop	{r4, r5, r6, pc}
    88e0:	2000016c 	.word	0x2000016c
    88e4:	0000f9d4 	.word	0x0000f9d4
    88e8:	0000f9f4 	.word	0x0000f9f4
    88ec:	0000fa14 	.word	0x0000fa14

000088f0 <quorem>:
    88f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    88f2:	b089      	sub	sp, #36	; 0x24
    88f4:	9106      	str	r1, [sp, #24]
    88f6:	690b      	ldr	r3, [r1, #16]
    88f8:	6901      	ldr	r1, [r0, #16]
    88fa:	1c05      	adds	r5, r0, #0
    88fc:	2600      	movs	r6, #0
    88fe:	4299      	cmp	r1, r3
    8900:	db7f      	blt.n	8a02 <quorem+0x112>
    8902:	9c06      	ldr	r4, [sp, #24]
    8904:	1e5f      	subs	r7, r3, #1
    8906:	3414      	adds	r4, #20
    8908:	9404      	str	r4, [sp, #16]
    890a:	9904      	ldr	r1, [sp, #16]
    890c:	00bc      	lsls	r4, r7, #2
    890e:	1909      	adds	r1, r1, r4
    8910:	1c02      	adds	r2, r0, #0
    8912:	680b      	ldr	r3, [r1, #0]
    8914:	3214      	adds	r2, #20
    8916:	9105      	str	r1, [sp, #20]
    8918:	1914      	adds	r4, r2, r4
    891a:	1c19      	adds	r1, r3, #0
    891c:	3101      	adds	r1, #1
    891e:	6820      	ldr	r0, [r4, #0]
    8920:	9203      	str	r2, [sp, #12]
    8922:	f002 f925 	bl	ab70 <__aeabi_uidiv>
    8926:	9002      	str	r0, [sp, #8]
    8928:	42b0      	cmp	r0, r6
    892a:	d038      	beq.n	899e <quorem+0xae>
    892c:	9904      	ldr	r1, [sp, #16]
    892e:	9b03      	ldr	r3, [sp, #12]
    8930:	468c      	mov	ip, r1
    8932:	9601      	str	r6, [sp, #4]
    8934:	9607      	str	r6, [sp, #28]
    8936:	4662      	mov	r2, ip
    8938:	3204      	adds	r2, #4
    893a:	4694      	mov	ip, r2
    893c:	3a04      	subs	r2, #4
    893e:	ca40      	ldmia	r2!, {r6}
    8940:	9902      	ldr	r1, [sp, #8]
    8942:	b2b0      	uxth	r0, r6
    8944:	4348      	muls	r0, r1
    8946:	0c31      	lsrs	r1, r6, #16
    8948:	9e02      	ldr	r6, [sp, #8]
    894a:	9a01      	ldr	r2, [sp, #4]
    894c:	4371      	muls	r1, r6
    894e:	1810      	adds	r0, r2, r0
    8950:	0c02      	lsrs	r2, r0, #16
    8952:	1851      	adds	r1, r2, r1
    8954:	0c0a      	lsrs	r2, r1, #16
    8956:	9201      	str	r2, [sp, #4]
    8958:	681a      	ldr	r2, [r3, #0]
    895a:	b280      	uxth	r0, r0
    895c:	b296      	uxth	r6, r2
    895e:	9a07      	ldr	r2, [sp, #28]
    8960:	b289      	uxth	r1, r1
    8962:	18b6      	adds	r6, r6, r2
    8964:	1a30      	subs	r0, r6, r0
    8966:	681e      	ldr	r6, [r3, #0]
    8968:	0c32      	lsrs	r2, r6, #16
    896a:	1a52      	subs	r2, r2, r1
    896c:	1406      	asrs	r6, r0, #16
    896e:	1992      	adds	r2, r2, r6
    8970:	1411      	asrs	r1, r2, #16
    8972:	b280      	uxth	r0, r0
    8974:	0412      	lsls	r2, r2, #16
    8976:	9e05      	ldr	r6, [sp, #20]
    8978:	4310      	orrs	r0, r2
    897a:	9107      	str	r1, [sp, #28]
    897c:	c301      	stmia	r3!, {r0}
    897e:	4566      	cmp	r6, ip
    8980:	d2d9      	bcs.n	8936 <quorem+0x46>
    8982:	6821      	ldr	r1, [r4, #0]
    8984:	2900      	cmp	r1, #0
    8986:	d10a      	bne.n	899e <quorem+0xae>
    8988:	9e03      	ldr	r6, [sp, #12]
    898a:	3c04      	subs	r4, #4
    898c:	42b4      	cmp	r4, r6
    898e:	d801      	bhi.n	8994 <quorem+0xa4>
    8990:	612f      	str	r7, [r5, #16]
    8992:	e004      	b.n	899e <quorem+0xae>
    8994:	6821      	ldr	r1, [r4, #0]
    8996:	2900      	cmp	r1, #0
    8998:	d1fa      	bne.n	8990 <quorem+0xa0>
    899a:	3f01      	subs	r7, #1
    899c:	e7f4      	b.n	8988 <quorem+0x98>
    899e:	1c28      	adds	r0, r5, #0
    89a0:	9906      	ldr	r1, [sp, #24]
    89a2:	f001 fd71 	bl	a488 <__mcmp>
    89a6:	2800      	cmp	r0, #0
    89a8:	db2a      	blt.n	8a00 <quorem+0x110>
    89aa:	9c02      	ldr	r4, [sp, #8]
    89ac:	9a03      	ldr	r2, [sp, #12]
    89ae:	3401      	adds	r4, #1
    89b0:	9b04      	ldr	r3, [sp, #16]
    89b2:	9402      	str	r4, [sp, #8]
    89b4:	2400      	movs	r4, #0
    89b6:	6811      	ldr	r1, [r2, #0]
    89b8:	cb40      	ldmia	r3!, {r6}
    89ba:	b288      	uxth	r0, r1
    89bc:	1900      	adds	r0, r0, r4
    89be:	6814      	ldr	r4, [r2, #0]
    89c0:	b2b1      	uxth	r1, r6
    89c2:	1a40      	subs	r0, r0, r1
    89c4:	0c36      	lsrs	r6, r6, #16
    89c6:	0c21      	lsrs	r1, r4, #16
    89c8:	1b89      	subs	r1, r1, r6
    89ca:	1404      	asrs	r4, r0, #16
    89cc:	1909      	adds	r1, r1, r4
    89ce:	140c      	asrs	r4, r1, #16
    89d0:	b280      	uxth	r0, r0
    89d2:	0409      	lsls	r1, r1, #16
    89d4:	9e05      	ldr	r6, [sp, #20]
    89d6:	4301      	orrs	r1, r0
    89d8:	c202      	stmia	r2!, {r1}
    89da:	429e      	cmp	r6, r3
    89dc:	d2eb      	bcs.n	89b6 <quorem+0xc6>
    89de:	9c03      	ldr	r4, [sp, #12]
    89e0:	00bb      	lsls	r3, r7, #2
    89e2:	18e3      	adds	r3, r4, r3
    89e4:	681e      	ldr	r6, [r3, #0]
    89e6:	2e00      	cmp	r6, #0
    89e8:	d10a      	bne.n	8a00 <quorem+0x110>
    89ea:	9c03      	ldr	r4, [sp, #12]
    89ec:	3b04      	subs	r3, #4
    89ee:	42a3      	cmp	r3, r4
    89f0:	d801      	bhi.n	89f6 <quorem+0x106>
    89f2:	612f      	str	r7, [r5, #16]
    89f4:	e004      	b.n	8a00 <quorem+0x110>
    89f6:	681e      	ldr	r6, [r3, #0]
    89f8:	2e00      	cmp	r6, #0
    89fa:	d1fa      	bne.n	89f2 <quorem+0x102>
    89fc:	3f01      	subs	r7, #1
    89fe:	e7f4      	b.n	89ea <quorem+0xfa>
    8a00:	9e02      	ldr	r6, [sp, #8]
    8a02:	1c30      	adds	r0, r6, #0
    8a04:	b009      	add	sp, #36	; 0x24
    8a06:	bdf0      	pop	{r4, r5, r6, r7, pc}

00008a08 <_dtoa_r>:
    8a08:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a0a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    8a0c:	b09b      	sub	sp, #108	; 0x6c
    8a0e:	9007      	str	r0, [sp, #28]
    8a10:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    8a12:	9204      	str	r2, [sp, #16]
    8a14:	9305      	str	r3, [sp, #20]
    8a16:	2c00      	cmp	r4, #0
    8a18:	d108      	bne.n	8a2c <_dtoa_r+0x24>
    8a1a:	2010      	movs	r0, #16
    8a1c:	f001 fab2 	bl	9f84 <malloc>
    8a20:	9907      	ldr	r1, [sp, #28]
    8a22:	6248      	str	r0, [r1, #36]	; 0x24
    8a24:	6044      	str	r4, [r0, #4]
    8a26:	6084      	str	r4, [r0, #8]
    8a28:	6004      	str	r4, [r0, #0]
    8a2a:	60c4      	str	r4, [r0, #12]
    8a2c:	9c07      	ldr	r4, [sp, #28]
    8a2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8a30:	6819      	ldr	r1, [r3, #0]
    8a32:	2900      	cmp	r1, #0
    8a34:	d00a      	beq.n	8a4c <_dtoa_r+0x44>
    8a36:	685b      	ldr	r3, [r3, #4]
    8a38:	2201      	movs	r2, #1
    8a3a:	409a      	lsls	r2, r3
    8a3c:	604b      	str	r3, [r1, #4]
    8a3e:	608a      	str	r2, [r1, #8]
    8a40:	1c20      	adds	r0, r4, #0
    8a42:	f001 fb05 	bl	a050 <_Bfree>
    8a46:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8a48:	2200      	movs	r2, #0
    8a4a:	601a      	str	r2, [r3, #0]
    8a4c:	9805      	ldr	r0, [sp, #20]
    8a4e:	2800      	cmp	r0, #0
    8a50:	da05      	bge.n	8a5e <_dtoa_r+0x56>
    8a52:	2301      	movs	r3, #1
    8a54:	602b      	str	r3, [r5, #0]
    8a56:	0043      	lsls	r3, r0, #1
    8a58:	085b      	lsrs	r3, r3, #1
    8a5a:	9305      	str	r3, [sp, #20]
    8a5c:	e001      	b.n	8a62 <_dtoa_r+0x5a>
    8a5e:	2300      	movs	r3, #0
    8a60:	602b      	str	r3, [r5, #0]
    8a62:	9e05      	ldr	r6, [sp, #20]
    8a64:	4bbe      	ldr	r3, [pc, #760]	; (8d60 <_dtoa_r+0x358>)
    8a66:	1c32      	adds	r2, r6, #0
    8a68:	401a      	ands	r2, r3
    8a6a:	429a      	cmp	r2, r3
    8a6c:	d118      	bne.n	8aa0 <_dtoa_r+0x98>
    8a6e:	4bbd      	ldr	r3, [pc, #756]	; (8d64 <_dtoa_r+0x35c>)
    8a70:	9c22      	ldr	r4, [sp, #136]	; 0x88
    8a72:	9d04      	ldr	r5, [sp, #16]
    8a74:	6023      	str	r3, [r4, #0]
    8a76:	2d00      	cmp	r5, #0
    8a78:	d101      	bne.n	8a7e <_dtoa_r+0x76>
    8a7a:	0336      	lsls	r6, r6, #12
    8a7c:	d001      	beq.n	8a82 <_dtoa_r+0x7a>
    8a7e:	48ba      	ldr	r0, [pc, #744]	; (8d68 <_dtoa_r+0x360>)
    8a80:	e000      	b.n	8a84 <_dtoa_r+0x7c>
    8a82:	48ba      	ldr	r0, [pc, #744]	; (8d6c <_dtoa_r+0x364>)
    8a84:	9c24      	ldr	r4, [sp, #144]	; 0x90
    8a86:	2c00      	cmp	r4, #0
    8a88:	d101      	bne.n	8a8e <_dtoa_r+0x86>
    8a8a:	f000 fd93 	bl	95b4 <_dtoa_r+0xbac>
    8a8e:	78c2      	ldrb	r2, [r0, #3]
    8a90:	1cc3      	adds	r3, r0, #3
    8a92:	2a00      	cmp	r2, #0
    8a94:	d000      	beq.n	8a98 <_dtoa_r+0x90>
    8a96:	3305      	adds	r3, #5
    8a98:	9d24      	ldr	r5, [sp, #144]	; 0x90
    8a9a:	602b      	str	r3, [r5, #0]
    8a9c:	f000 fd8a 	bl	95b4 <_dtoa_r+0xbac>
    8aa0:	9c04      	ldr	r4, [sp, #16]
    8aa2:	9d05      	ldr	r5, [sp, #20]
    8aa4:	4ba5      	ldr	r3, [pc, #660]	; (8d3c <_dtoa_r+0x334>)
    8aa6:	4aa4      	ldr	r2, [pc, #656]	; (8d38 <_dtoa_r+0x330>)
    8aa8:	1c20      	adds	r0, r4, #0
    8aaa:	1c29      	adds	r1, r5, #0
    8aac:	f002 f920 	bl	acf0 <__aeabi_dcmpeq>
    8ab0:	1e07      	subs	r7, r0, #0
    8ab2:	d00c      	beq.n	8ace <_dtoa_r+0xc6>
    8ab4:	9c22      	ldr	r4, [sp, #136]	; 0x88
    8ab6:	9d24      	ldr	r5, [sp, #144]	; 0x90
    8ab8:	2301      	movs	r3, #1
    8aba:	6023      	str	r3, [r4, #0]
    8abc:	2d00      	cmp	r5, #0
    8abe:	d101      	bne.n	8ac4 <_dtoa_r+0xbc>
    8ac0:	f000 fd75 	bl	95ae <_dtoa_r+0xba6>
    8ac4:	48aa      	ldr	r0, [pc, #680]	; (8d70 <_dtoa_r+0x368>)
    8ac6:	6028      	str	r0, [r5, #0]
    8ac8:	3801      	subs	r0, #1
    8aca:	f000 fd73 	bl	95b4 <_dtoa_r+0xbac>
    8ace:	ab19      	add	r3, sp, #100	; 0x64
    8ad0:	9300      	str	r3, [sp, #0]
    8ad2:	ab18      	add	r3, sp, #96	; 0x60
    8ad4:	9301      	str	r3, [sp, #4]
    8ad6:	9807      	ldr	r0, [sp, #28]
    8ad8:	1c2b      	adds	r3, r5, #0
    8ada:	1c22      	adds	r2, r4, #0
    8adc:	f001 fdca 	bl	a674 <__d2b>
    8ae0:	0073      	lsls	r3, r6, #1
    8ae2:	900a      	str	r0, [sp, #40]	; 0x28
    8ae4:	0d5b      	lsrs	r3, r3, #21
    8ae6:	d009      	beq.n	8afc <_dtoa_r+0xf4>
    8ae8:	1c20      	adds	r0, r4, #0
    8aea:	4ca2      	ldr	r4, [pc, #648]	; (8d74 <_dtoa_r+0x36c>)
    8aec:	032a      	lsls	r2, r5, #12
    8aee:	0b12      	lsrs	r2, r2, #12
    8af0:	1c21      	adds	r1, r4, #0
    8af2:	4311      	orrs	r1, r2
    8af4:	4aa0      	ldr	r2, [pc, #640]	; (8d78 <_dtoa_r+0x370>)
    8af6:	9716      	str	r7, [sp, #88]	; 0x58
    8af8:	189e      	adds	r6, r3, r2
    8afa:	e01b      	b.n	8b34 <_dtoa_r+0x12c>
    8afc:	9b18      	ldr	r3, [sp, #96]	; 0x60
    8afe:	9c19      	ldr	r4, [sp, #100]	; 0x64
    8b00:	191d      	adds	r5, r3, r4
    8b02:	4b9e      	ldr	r3, [pc, #632]	; (8d7c <_dtoa_r+0x374>)
    8b04:	429d      	cmp	r5, r3
    8b06:	db09      	blt.n	8b1c <_dtoa_r+0x114>
    8b08:	499d      	ldr	r1, [pc, #628]	; (8d80 <_dtoa_r+0x378>)
    8b0a:	9a04      	ldr	r2, [sp, #16]
    8b0c:	4b9d      	ldr	r3, [pc, #628]	; (8d84 <_dtoa_r+0x37c>)
    8b0e:	1868      	adds	r0, r5, r1
    8b10:	40c2      	lsrs	r2, r0
    8b12:	1b5b      	subs	r3, r3, r5
    8b14:	1c10      	adds	r0, r2, #0
    8b16:	409e      	lsls	r6, r3
    8b18:	4330      	orrs	r0, r6
    8b1a:	e004      	b.n	8b26 <_dtoa_r+0x11e>
    8b1c:	489a      	ldr	r0, [pc, #616]	; (8d88 <_dtoa_r+0x380>)
    8b1e:	9b04      	ldr	r3, [sp, #16]
    8b20:	1b40      	subs	r0, r0, r5
    8b22:	4083      	lsls	r3, r0
    8b24:	1c18      	adds	r0, r3, #0
    8b26:	f004 fe25 	bl	d774 <__aeabi_ui2d>
    8b2a:	4c98      	ldr	r4, [pc, #608]	; (8d8c <_dtoa_r+0x384>)
    8b2c:	1e6e      	subs	r6, r5, #1
    8b2e:	2501      	movs	r5, #1
    8b30:	1909      	adds	r1, r1, r4
    8b32:	9516      	str	r5, [sp, #88]	; 0x58
    8b34:	4a82      	ldr	r2, [pc, #520]	; (8d40 <_dtoa_r+0x338>)
    8b36:	4b83      	ldr	r3, [pc, #524]	; (8d44 <_dtoa_r+0x33c>)
    8b38:	f004 fa76 	bl	d028 <__aeabi_dsub>
    8b3c:	4a82      	ldr	r2, [pc, #520]	; (8d48 <_dtoa_r+0x340>)
    8b3e:	4b83      	ldr	r3, [pc, #524]	; (8d4c <_dtoa_r+0x344>)
    8b40:	f003 ffe2 	bl	cb08 <__aeabi_dmul>
    8b44:	4a82      	ldr	r2, [pc, #520]	; (8d50 <_dtoa_r+0x348>)
    8b46:	4b83      	ldr	r3, [pc, #524]	; (8d54 <_dtoa_r+0x34c>)
    8b48:	f003 f852 	bl	bbf0 <__aeabi_dadd>
    8b4c:	1c04      	adds	r4, r0, #0
    8b4e:	1c30      	adds	r0, r6, #0
    8b50:	1c0d      	adds	r5, r1, #0
    8b52:	f004 fdd1 	bl	d6f8 <__aeabi_i2d>
    8b56:	4a80      	ldr	r2, [pc, #512]	; (8d58 <_dtoa_r+0x350>)
    8b58:	4b80      	ldr	r3, [pc, #512]	; (8d5c <_dtoa_r+0x354>)
    8b5a:	f003 ffd5 	bl	cb08 <__aeabi_dmul>
    8b5e:	1c02      	adds	r2, r0, #0
    8b60:	1c0b      	adds	r3, r1, #0
    8b62:	1c20      	adds	r0, r4, #0
    8b64:	1c29      	adds	r1, r5, #0
    8b66:	f003 f843 	bl	bbf0 <__aeabi_dadd>
    8b6a:	1c04      	adds	r4, r0, #0
    8b6c:	1c0d      	adds	r5, r1, #0
    8b6e:	f004 fd8f 	bl	d690 <__aeabi_d2iz>
    8b72:	4b72      	ldr	r3, [pc, #456]	; (8d3c <_dtoa_r+0x334>)
    8b74:	4a70      	ldr	r2, [pc, #448]	; (8d38 <_dtoa_r+0x330>)
    8b76:	9006      	str	r0, [sp, #24]
    8b78:	1c29      	adds	r1, r5, #0
    8b7a:	1c20      	adds	r0, r4, #0
    8b7c:	f002 f8be 	bl	acfc <__aeabi_dcmplt>
    8b80:	2800      	cmp	r0, #0
    8b82:	d00d      	beq.n	8ba0 <_dtoa_r+0x198>
    8b84:	9806      	ldr	r0, [sp, #24]
    8b86:	f004 fdb7 	bl	d6f8 <__aeabi_i2d>
    8b8a:	1c0b      	adds	r3, r1, #0
    8b8c:	1c02      	adds	r2, r0, #0
    8b8e:	1c29      	adds	r1, r5, #0
    8b90:	1c20      	adds	r0, r4, #0
    8b92:	f002 f8ad 	bl	acf0 <__aeabi_dcmpeq>
    8b96:	9c06      	ldr	r4, [sp, #24]
    8b98:	4243      	negs	r3, r0
    8b9a:	4143      	adcs	r3, r0
    8b9c:	1ae4      	subs	r4, r4, r3
    8b9e:	9406      	str	r4, [sp, #24]
    8ba0:	9c06      	ldr	r4, [sp, #24]
    8ba2:	2501      	movs	r5, #1
    8ba4:	9513      	str	r5, [sp, #76]	; 0x4c
    8ba6:	2c16      	cmp	r4, #22
    8ba8:	d810      	bhi.n	8bcc <_dtoa_r+0x1c4>
    8baa:	4a79      	ldr	r2, [pc, #484]	; (8d90 <_dtoa_r+0x388>)
    8bac:	00e3      	lsls	r3, r4, #3
    8bae:	18d3      	adds	r3, r2, r3
    8bb0:	6818      	ldr	r0, [r3, #0]
    8bb2:	6859      	ldr	r1, [r3, #4]
    8bb4:	9a04      	ldr	r2, [sp, #16]
    8bb6:	9b05      	ldr	r3, [sp, #20]
    8bb8:	f002 f8b4 	bl	ad24 <__aeabi_dcmpgt>
    8bbc:	2800      	cmp	r0, #0
    8bbe:	d004      	beq.n	8bca <_dtoa_r+0x1c2>
    8bc0:	3c01      	subs	r4, #1
    8bc2:	2500      	movs	r5, #0
    8bc4:	9406      	str	r4, [sp, #24]
    8bc6:	9513      	str	r5, [sp, #76]	; 0x4c
    8bc8:	e000      	b.n	8bcc <_dtoa_r+0x1c4>
    8bca:	9013      	str	r0, [sp, #76]	; 0x4c
    8bcc:	9818      	ldr	r0, [sp, #96]	; 0x60
    8bce:	2400      	movs	r4, #0
    8bd0:	1b86      	subs	r6, r0, r6
    8bd2:	1c35      	adds	r5, r6, #0
    8bd4:	9402      	str	r4, [sp, #8]
    8bd6:	3d01      	subs	r5, #1
    8bd8:	9509      	str	r5, [sp, #36]	; 0x24
    8bda:	d504      	bpl.n	8be6 <_dtoa_r+0x1de>
    8bdc:	9c09      	ldr	r4, [sp, #36]	; 0x24
    8bde:	2500      	movs	r5, #0
    8be0:	4264      	negs	r4, r4
    8be2:	9402      	str	r4, [sp, #8]
    8be4:	9509      	str	r5, [sp, #36]	; 0x24
    8be6:	9c06      	ldr	r4, [sp, #24]
    8be8:	2c00      	cmp	r4, #0
    8bea:	db06      	blt.n	8bfa <_dtoa_r+0x1f2>
    8bec:	9d09      	ldr	r5, [sp, #36]	; 0x24
    8bee:	9412      	str	r4, [sp, #72]	; 0x48
    8bf0:	192d      	adds	r5, r5, r4
    8bf2:	2400      	movs	r4, #0
    8bf4:	9509      	str	r5, [sp, #36]	; 0x24
    8bf6:	940d      	str	r4, [sp, #52]	; 0x34
    8bf8:	e007      	b.n	8c0a <_dtoa_r+0x202>
    8bfa:	9c06      	ldr	r4, [sp, #24]
    8bfc:	9d02      	ldr	r5, [sp, #8]
    8bfe:	1b2d      	subs	r5, r5, r4
    8c00:	9502      	str	r5, [sp, #8]
    8c02:	4265      	negs	r5, r4
    8c04:	2400      	movs	r4, #0
    8c06:	950d      	str	r5, [sp, #52]	; 0x34
    8c08:	9412      	str	r4, [sp, #72]	; 0x48
    8c0a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    8c0c:	2401      	movs	r4, #1
    8c0e:	2d09      	cmp	r5, #9
    8c10:	d824      	bhi.n	8c5c <_dtoa_r+0x254>
    8c12:	2d05      	cmp	r5, #5
    8c14:	dd02      	ble.n	8c1c <_dtoa_r+0x214>
    8c16:	3d04      	subs	r5, #4
    8c18:	9520      	str	r5, [sp, #128]	; 0x80
    8c1a:	2400      	movs	r4, #0
    8c1c:	9820      	ldr	r0, [sp, #128]	; 0x80
    8c1e:	3802      	subs	r0, #2
    8c20:	2803      	cmp	r0, #3
    8c22:	d823      	bhi.n	8c6c <_dtoa_r+0x264>
    8c24:	f001 ff9a 	bl	ab5c <__gnu_thumb1_case_uqi>
    8c28:	04020e06 	.word	0x04020e06
    8c2c:	2501      	movs	r5, #1
    8c2e:	e002      	b.n	8c36 <_dtoa_r+0x22e>
    8c30:	2501      	movs	r5, #1
    8c32:	e008      	b.n	8c46 <_dtoa_r+0x23e>
    8c34:	2500      	movs	r5, #0
    8c36:	9510      	str	r5, [sp, #64]	; 0x40
    8c38:	9d21      	ldr	r5, [sp, #132]	; 0x84
    8c3a:	2d00      	cmp	r5, #0
    8c3c:	dd1f      	ble.n	8c7e <_dtoa_r+0x276>
    8c3e:	950c      	str	r5, [sp, #48]	; 0x30
    8c40:	9508      	str	r5, [sp, #32]
    8c42:	e009      	b.n	8c58 <_dtoa_r+0x250>
    8c44:	2500      	movs	r5, #0
    8c46:	9510      	str	r5, [sp, #64]	; 0x40
    8c48:	9806      	ldr	r0, [sp, #24]
    8c4a:	9d21      	ldr	r5, [sp, #132]	; 0x84
    8c4c:	182d      	adds	r5, r5, r0
    8c4e:	950c      	str	r5, [sp, #48]	; 0x30
    8c50:	3501      	adds	r5, #1
    8c52:	9508      	str	r5, [sp, #32]
    8c54:	2d00      	cmp	r5, #0
    8c56:	dd18      	ble.n	8c8a <_dtoa_r+0x282>
    8c58:	1c2b      	adds	r3, r5, #0
    8c5a:	e017      	b.n	8c8c <_dtoa_r+0x284>
    8c5c:	4263      	negs	r3, r4
    8c5e:	2500      	movs	r5, #0
    8c60:	930c      	str	r3, [sp, #48]	; 0x30
    8c62:	9308      	str	r3, [sp, #32]
    8c64:	9520      	str	r5, [sp, #128]	; 0x80
    8c66:	9410      	str	r4, [sp, #64]	; 0x40
    8c68:	2312      	movs	r3, #18
    8c6a:	e006      	b.n	8c7a <_dtoa_r+0x272>
    8c6c:	2501      	movs	r5, #1
    8c6e:	426b      	negs	r3, r5
    8c70:	9510      	str	r5, [sp, #64]	; 0x40
    8c72:	930c      	str	r3, [sp, #48]	; 0x30
    8c74:	9308      	str	r3, [sp, #32]
    8c76:	2500      	movs	r5, #0
    8c78:	2312      	movs	r3, #18
    8c7a:	9521      	str	r5, [sp, #132]	; 0x84
    8c7c:	e006      	b.n	8c8c <_dtoa_r+0x284>
    8c7e:	2501      	movs	r5, #1
    8c80:	950c      	str	r5, [sp, #48]	; 0x30
    8c82:	9508      	str	r5, [sp, #32]
    8c84:	1c2b      	adds	r3, r5, #0
    8c86:	9521      	str	r5, [sp, #132]	; 0x84
    8c88:	e000      	b.n	8c8c <_dtoa_r+0x284>
    8c8a:	2301      	movs	r3, #1
    8c8c:	9807      	ldr	r0, [sp, #28]
    8c8e:	2200      	movs	r2, #0
    8c90:	6a45      	ldr	r5, [r0, #36]	; 0x24
    8c92:	606a      	str	r2, [r5, #4]
    8c94:	2204      	movs	r2, #4
    8c96:	1c10      	adds	r0, r2, #0
    8c98:	3014      	adds	r0, #20
    8c9a:	6869      	ldr	r1, [r5, #4]
    8c9c:	4298      	cmp	r0, r3
    8c9e:	d803      	bhi.n	8ca8 <_dtoa_r+0x2a0>
    8ca0:	3101      	adds	r1, #1
    8ca2:	6069      	str	r1, [r5, #4]
    8ca4:	0052      	lsls	r2, r2, #1
    8ca6:	e7f6      	b.n	8c96 <_dtoa_r+0x28e>
    8ca8:	9807      	ldr	r0, [sp, #28]
    8caa:	f001 f999 	bl	9fe0 <_Balloc>
    8cae:	6028      	str	r0, [r5, #0]
    8cb0:	9d07      	ldr	r5, [sp, #28]
    8cb2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    8cb4:	9d08      	ldr	r5, [sp, #32]
    8cb6:	681b      	ldr	r3, [r3, #0]
    8cb8:	930b      	str	r3, [sp, #44]	; 0x2c
    8cba:	2d0e      	cmp	r5, #14
    8cbc:	d900      	bls.n	8cc0 <_dtoa_r+0x2b8>
    8cbe:	e187      	b.n	8fd0 <_dtoa_r+0x5c8>
    8cc0:	2c00      	cmp	r4, #0
    8cc2:	d100      	bne.n	8cc6 <_dtoa_r+0x2be>
    8cc4:	e184      	b.n	8fd0 <_dtoa_r+0x5c8>
    8cc6:	9c04      	ldr	r4, [sp, #16]
    8cc8:	9d05      	ldr	r5, [sp, #20]
    8cca:	9414      	str	r4, [sp, #80]	; 0x50
    8ccc:	9515      	str	r5, [sp, #84]	; 0x54
    8cce:	9d06      	ldr	r5, [sp, #24]
    8cd0:	2d00      	cmp	r5, #0
    8cd2:	dd61      	ble.n	8d98 <_dtoa_r+0x390>
    8cd4:	1c2a      	adds	r2, r5, #0
    8cd6:	230f      	movs	r3, #15
    8cd8:	401a      	ands	r2, r3
    8cda:	492d      	ldr	r1, [pc, #180]	; (8d90 <_dtoa_r+0x388>)
    8cdc:	00d2      	lsls	r2, r2, #3
    8cde:	188a      	adds	r2, r1, r2
    8ce0:	6814      	ldr	r4, [r2, #0]
    8ce2:	6855      	ldr	r5, [r2, #4]
    8ce4:	940e      	str	r4, [sp, #56]	; 0x38
    8ce6:	950f      	str	r5, [sp, #60]	; 0x3c
    8ce8:	9d06      	ldr	r5, [sp, #24]
    8cea:	4c2a      	ldr	r4, [pc, #168]	; (8d94 <_dtoa_r+0x38c>)
    8cec:	112f      	asrs	r7, r5, #4
    8cee:	2502      	movs	r5, #2
    8cf0:	06f8      	lsls	r0, r7, #27
    8cf2:	d517      	bpl.n	8d24 <_dtoa_r+0x31c>
    8cf4:	401f      	ands	r7, r3
    8cf6:	9814      	ldr	r0, [sp, #80]	; 0x50
    8cf8:	9915      	ldr	r1, [sp, #84]	; 0x54
    8cfa:	6a22      	ldr	r2, [r4, #32]
    8cfc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8cfe:	f003 fa99 	bl	c234 <__aeabi_ddiv>
    8d02:	2503      	movs	r5, #3
    8d04:	9004      	str	r0, [sp, #16]
    8d06:	9105      	str	r1, [sp, #20]
    8d08:	e00c      	b.n	8d24 <_dtoa_r+0x31c>
    8d0a:	07f9      	lsls	r1, r7, #31
    8d0c:	d508      	bpl.n	8d20 <_dtoa_r+0x318>
    8d0e:	980e      	ldr	r0, [sp, #56]	; 0x38
    8d10:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8d12:	6822      	ldr	r2, [r4, #0]
    8d14:	6863      	ldr	r3, [r4, #4]
    8d16:	f003 fef7 	bl	cb08 <__aeabi_dmul>
    8d1a:	900e      	str	r0, [sp, #56]	; 0x38
    8d1c:	910f      	str	r1, [sp, #60]	; 0x3c
    8d1e:	3501      	adds	r5, #1
    8d20:	107f      	asrs	r7, r7, #1
    8d22:	3408      	adds	r4, #8
    8d24:	2f00      	cmp	r7, #0
    8d26:	d1f0      	bne.n	8d0a <_dtoa_r+0x302>
    8d28:	9804      	ldr	r0, [sp, #16]
    8d2a:	9905      	ldr	r1, [sp, #20]
    8d2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8d2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8d30:	f003 fa80 	bl	c234 <__aeabi_ddiv>
    8d34:	e04e      	b.n	8dd4 <_dtoa_r+0x3cc>
    8d36:	46c0      	nop			; (mov r8, r8)
	...
    8d44:	3ff80000 	.word	0x3ff80000
    8d48:	636f4361 	.word	0x636f4361
    8d4c:	3fd287a7 	.word	0x3fd287a7
    8d50:	8b60c8b3 	.word	0x8b60c8b3
    8d54:	3fc68a28 	.word	0x3fc68a28
    8d58:	509f79fb 	.word	0x509f79fb
    8d5c:	3fd34413 	.word	0x3fd34413
    8d60:	7ff00000 	.word	0x7ff00000
    8d64:	0000270f 	.word	0x0000270f
    8d68:	0000f9cf 	.word	0x0000f9cf
    8d6c:	0000f9c6 	.word	0x0000f9c6
    8d70:	0000f8a2 	.word	0x0000f8a2
    8d74:	3ff00000 	.word	0x3ff00000
    8d78:	fffffc01 	.word	0xfffffc01
    8d7c:	fffffbef 	.word	0xfffffbef
    8d80:	00000412 	.word	0x00000412
    8d84:	fffffc0e 	.word	0xfffffc0e
    8d88:	fffffbee 	.word	0xfffffbee
    8d8c:	fe100000 	.word	0xfe100000
    8d90:	0000fa40 	.word	0x0000fa40
    8d94:	0000fb08 	.word	0x0000fb08
    8d98:	9c06      	ldr	r4, [sp, #24]
    8d9a:	2502      	movs	r5, #2
    8d9c:	4267      	negs	r7, r4
    8d9e:	2f00      	cmp	r7, #0
    8da0:	d01a      	beq.n	8dd8 <_dtoa_r+0x3d0>
    8da2:	230f      	movs	r3, #15
    8da4:	403b      	ands	r3, r7
    8da6:	4acc      	ldr	r2, [pc, #816]	; (90d8 <_dtoa_r+0x6d0>)
    8da8:	00db      	lsls	r3, r3, #3
    8daa:	18d3      	adds	r3, r2, r3
    8dac:	9814      	ldr	r0, [sp, #80]	; 0x50
    8dae:	9915      	ldr	r1, [sp, #84]	; 0x54
    8db0:	681a      	ldr	r2, [r3, #0]
    8db2:	685b      	ldr	r3, [r3, #4]
    8db4:	f003 fea8 	bl	cb08 <__aeabi_dmul>
    8db8:	4ec8      	ldr	r6, [pc, #800]	; (90dc <_dtoa_r+0x6d4>)
    8dba:	113f      	asrs	r7, r7, #4
    8dbc:	2f00      	cmp	r7, #0
    8dbe:	d009      	beq.n	8dd4 <_dtoa_r+0x3cc>
    8dc0:	07fa      	lsls	r2, r7, #31
    8dc2:	d504      	bpl.n	8dce <_dtoa_r+0x3c6>
    8dc4:	6832      	ldr	r2, [r6, #0]
    8dc6:	6873      	ldr	r3, [r6, #4]
    8dc8:	3501      	adds	r5, #1
    8dca:	f003 fe9d 	bl	cb08 <__aeabi_dmul>
    8dce:	107f      	asrs	r7, r7, #1
    8dd0:	3608      	adds	r6, #8
    8dd2:	e7f3      	b.n	8dbc <_dtoa_r+0x3b4>
    8dd4:	9004      	str	r0, [sp, #16]
    8dd6:	9105      	str	r1, [sp, #20]
    8dd8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    8dda:	2c00      	cmp	r4, #0
    8ddc:	d01e      	beq.n	8e1c <_dtoa_r+0x414>
    8dde:	9e04      	ldr	r6, [sp, #16]
    8de0:	9f05      	ldr	r7, [sp, #20]
    8de2:	4bb4      	ldr	r3, [pc, #720]	; (90b4 <_dtoa_r+0x6ac>)
    8de4:	4ab2      	ldr	r2, [pc, #712]	; (90b0 <_dtoa_r+0x6a8>)
    8de6:	1c30      	adds	r0, r6, #0
    8de8:	1c39      	adds	r1, r7, #0
    8dea:	f001 ff87 	bl	acfc <__aeabi_dcmplt>
    8dee:	2800      	cmp	r0, #0
    8df0:	d014      	beq.n	8e1c <_dtoa_r+0x414>
    8df2:	9c08      	ldr	r4, [sp, #32]
    8df4:	2c00      	cmp	r4, #0
    8df6:	d011      	beq.n	8e1c <_dtoa_r+0x414>
    8df8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8dfa:	2c00      	cmp	r4, #0
    8dfc:	dc00      	bgt.n	8e00 <_dtoa_r+0x3f8>
    8dfe:	e0e3      	b.n	8fc8 <_dtoa_r+0x5c0>
    8e00:	9c06      	ldr	r4, [sp, #24]
    8e02:	1c30      	adds	r0, r6, #0
    8e04:	3c01      	subs	r4, #1
    8e06:	1c39      	adds	r1, r7, #0
    8e08:	4aab      	ldr	r2, [pc, #684]	; (90b8 <_dtoa_r+0x6b0>)
    8e0a:	4bac      	ldr	r3, [pc, #688]	; (90bc <_dtoa_r+0x6b4>)
    8e0c:	9411      	str	r4, [sp, #68]	; 0x44
    8e0e:	f003 fe7b 	bl	cb08 <__aeabi_dmul>
    8e12:	3501      	adds	r5, #1
    8e14:	9004      	str	r0, [sp, #16]
    8e16:	9105      	str	r1, [sp, #20]
    8e18:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8e1a:	e002      	b.n	8e22 <_dtoa_r+0x41a>
    8e1c:	9c06      	ldr	r4, [sp, #24]
    8e1e:	9411      	str	r4, [sp, #68]	; 0x44
    8e20:	9c08      	ldr	r4, [sp, #32]
    8e22:	1c28      	adds	r0, r5, #0
    8e24:	9e04      	ldr	r6, [sp, #16]
    8e26:	9f05      	ldr	r7, [sp, #20]
    8e28:	940e      	str	r4, [sp, #56]	; 0x38
    8e2a:	f004 fc65 	bl	d6f8 <__aeabi_i2d>
    8e2e:	1c32      	adds	r2, r6, #0
    8e30:	1c3b      	adds	r3, r7, #0
    8e32:	f003 fe69 	bl	cb08 <__aeabi_dmul>
    8e36:	4aa2      	ldr	r2, [pc, #648]	; (90c0 <_dtoa_r+0x6b8>)
    8e38:	4ba2      	ldr	r3, [pc, #648]	; (90c4 <_dtoa_r+0x6bc>)
    8e3a:	f002 fed9 	bl	bbf0 <__aeabi_dadd>
    8e3e:	1c04      	adds	r4, r0, #0
    8e40:	48a7      	ldr	r0, [pc, #668]	; (90e0 <_dtoa_r+0x6d8>)
    8e42:	1808      	adds	r0, r1, r0
    8e44:	990e      	ldr	r1, [sp, #56]	; 0x38
    8e46:	9004      	str	r0, [sp, #16]
    8e48:	1c05      	adds	r5, r0, #0
    8e4a:	2900      	cmp	r1, #0
    8e4c:	d11b      	bne.n	8e86 <_dtoa_r+0x47e>
    8e4e:	4a9e      	ldr	r2, [pc, #632]	; (90c8 <_dtoa_r+0x6c0>)
    8e50:	4b9e      	ldr	r3, [pc, #632]	; (90cc <_dtoa_r+0x6c4>)
    8e52:	1c30      	adds	r0, r6, #0
    8e54:	1c39      	adds	r1, r7, #0
    8e56:	f004 f8e7 	bl	d028 <__aeabi_dsub>
    8e5a:	1c22      	adds	r2, r4, #0
    8e5c:	9b04      	ldr	r3, [sp, #16]
    8e5e:	1c06      	adds	r6, r0, #0
    8e60:	1c0f      	adds	r7, r1, #0
    8e62:	f001 ff5f 	bl	ad24 <__aeabi_dcmpgt>
    8e66:	2800      	cmp	r0, #0
    8e68:	d000      	beq.n	8e6c <_dtoa_r+0x464>
    8e6a:	e25c      	b.n	9326 <_dtoa_r+0x91e>
    8e6c:	1c22      	adds	r2, r4, #0
    8e6e:	2580      	movs	r5, #128	; 0x80
    8e70:	9c04      	ldr	r4, [sp, #16]
    8e72:	062d      	lsls	r5, r5, #24
    8e74:	1c30      	adds	r0, r6, #0
    8e76:	1c39      	adds	r1, r7, #0
    8e78:	1963      	adds	r3, r4, r5
    8e7a:	f001 ff3f 	bl	acfc <__aeabi_dcmplt>
    8e7e:	2800      	cmp	r0, #0
    8e80:	d000      	beq.n	8e84 <_dtoa_r+0x47c>
    8e82:	e247      	b.n	9314 <_dtoa_r+0x90c>
    8e84:	e0a0      	b.n	8fc8 <_dtoa_r+0x5c0>
    8e86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8e88:	4b93      	ldr	r3, [pc, #588]	; (90d8 <_dtoa_r+0x6d0>)
    8e8a:	3a01      	subs	r2, #1
    8e8c:	9810      	ldr	r0, [sp, #64]	; 0x40
    8e8e:	00d2      	lsls	r2, r2, #3
    8e90:	189b      	adds	r3, r3, r2
    8e92:	2800      	cmp	r0, #0
    8e94:	d049      	beq.n	8f2a <_dtoa_r+0x522>
    8e96:	681a      	ldr	r2, [r3, #0]
    8e98:	685b      	ldr	r3, [r3, #4]
    8e9a:	488d      	ldr	r0, [pc, #564]	; (90d0 <_dtoa_r+0x6c8>)
    8e9c:	498d      	ldr	r1, [pc, #564]	; (90d4 <_dtoa_r+0x6cc>)
    8e9e:	f003 f9c9 	bl	c234 <__aeabi_ddiv>
    8ea2:	1c2b      	adds	r3, r5, #0
    8ea4:	1c22      	adds	r2, r4, #0
    8ea6:	f004 f8bf 	bl	d028 <__aeabi_dsub>
    8eaa:	9004      	str	r0, [sp, #16]
    8eac:	9105      	str	r1, [sp, #20]
    8eae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    8eb0:	1c39      	adds	r1, r7, #0
    8eb2:	1c30      	adds	r0, r6, #0
    8eb4:	f004 fbec 	bl	d690 <__aeabi_d2iz>
    8eb8:	1c04      	adds	r4, r0, #0
    8eba:	f004 fc1d 	bl	d6f8 <__aeabi_i2d>
    8ebe:	1c02      	adds	r2, r0, #0
    8ec0:	1c0b      	adds	r3, r1, #0
    8ec2:	1c30      	adds	r0, r6, #0
    8ec4:	1c39      	adds	r1, r7, #0
    8ec6:	f004 f8af 	bl	d028 <__aeabi_dsub>
    8eca:	3501      	adds	r5, #1
    8ecc:	1e6b      	subs	r3, r5, #1
    8ece:	3430      	adds	r4, #48	; 0x30
    8ed0:	701c      	strb	r4, [r3, #0]
    8ed2:	9a04      	ldr	r2, [sp, #16]
    8ed4:	9b05      	ldr	r3, [sp, #20]
    8ed6:	1c06      	adds	r6, r0, #0
    8ed8:	1c0f      	adds	r7, r1, #0
    8eda:	f001 ff0f 	bl	acfc <__aeabi_dcmplt>
    8ede:	2800      	cmp	r0, #0
    8ee0:	d000      	beq.n	8ee4 <_dtoa_r+0x4dc>
    8ee2:	e353      	b.n	958c <_dtoa_r+0xb84>
    8ee4:	1c32      	adds	r2, r6, #0
    8ee6:	1c3b      	adds	r3, r7, #0
    8ee8:	4972      	ldr	r1, [pc, #456]	; (90b4 <_dtoa_r+0x6ac>)
    8eea:	4871      	ldr	r0, [pc, #452]	; (90b0 <_dtoa_r+0x6a8>)
    8eec:	f004 f89c 	bl	d028 <__aeabi_dsub>
    8ef0:	9a04      	ldr	r2, [sp, #16]
    8ef2:	9b05      	ldr	r3, [sp, #20]
    8ef4:	f001 ff02 	bl	acfc <__aeabi_dcmplt>
    8ef8:	2800      	cmp	r0, #0
    8efa:	d000      	beq.n	8efe <_dtoa_r+0x4f6>
    8efc:	e0cb      	b.n	9096 <_dtoa_r+0x68e>
    8efe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    8f00:	1b2b      	subs	r3, r5, r4
    8f02:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    8f04:	42a3      	cmp	r3, r4
    8f06:	da5f      	bge.n	8fc8 <_dtoa_r+0x5c0>
    8f08:	9804      	ldr	r0, [sp, #16]
    8f0a:	9905      	ldr	r1, [sp, #20]
    8f0c:	4a6a      	ldr	r2, [pc, #424]	; (90b8 <_dtoa_r+0x6b0>)
    8f0e:	4b6b      	ldr	r3, [pc, #428]	; (90bc <_dtoa_r+0x6b4>)
    8f10:	f003 fdfa 	bl	cb08 <__aeabi_dmul>
    8f14:	4a68      	ldr	r2, [pc, #416]	; (90b8 <_dtoa_r+0x6b0>)
    8f16:	4b69      	ldr	r3, [pc, #420]	; (90bc <_dtoa_r+0x6b4>)
    8f18:	9004      	str	r0, [sp, #16]
    8f1a:	9105      	str	r1, [sp, #20]
    8f1c:	1c30      	adds	r0, r6, #0
    8f1e:	1c39      	adds	r1, r7, #0
    8f20:	f003 fdf2 	bl	cb08 <__aeabi_dmul>
    8f24:	1c06      	adds	r6, r0, #0
    8f26:	1c0f      	adds	r7, r1, #0
    8f28:	e7c2      	b.n	8eb0 <_dtoa_r+0x4a8>
    8f2a:	6818      	ldr	r0, [r3, #0]
    8f2c:	6859      	ldr	r1, [r3, #4]
    8f2e:	1c22      	adds	r2, r4, #0
    8f30:	1c2b      	adds	r3, r5, #0
    8f32:	f003 fde9 	bl	cb08 <__aeabi_dmul>
    8f36:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    8f38:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    8f3a:	9004      	str	r0, [sp, #16]
    8f3c:	9105      	str	r1, [sp, #20]
    8f3e:	1965      	adds	r5, r4, r5
    8f40:	9517      	str	r5, [sp, #92]	; 0x5c
    8f42:	1c39      	adds	r1, r7, #0
    8f44:	1c30      	adds	r0, r6, #0
    8f46:	f004 fba3 	bl	d690 <__aeabi_d2iz>
    8f4a:	1c05      	adds	r5, r0, #0
    8f4c:	f004 fbd4 	bl	d6f8 <__aeabi_i2d>
    8f50:	1c02      	adds	r2, r0, #0
    8f52:	1c0b      	adds	r3, r1, #0
    8f54:	1c30      	adds	r0, r6, #0
    8f56:	1c39      	adds	r1, r7, #0
    8f58:	f004 f866 	bl	d028 <__aeabi_dsub>
    8f5c:	3530      	adds	r5, #48	; 0x30
    8f5e:	7025      	strb	r5, [r4, #0]
    8f60:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    8f62:	3401      	adds	r4, #1
    8f64:	1c06      	adds	r6, r0, #0
    8f66:	1c0f      	adds	r7, r1, #0
    8f68:	42ac      	cmp	r4, r5
    8f6a:	d126      	bne.n	8fba <_dtoa_r+0x5b2>
    8f6c:	980e      	ldr	r0, [sp, #56]	; 0x38
    8f6e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    8f70:	4a57      	ldr	r2, [pc, #348]	; (90d0 <_dtoa_r+0x6c8>)
    8f72:	4b58      	ldr	r3, [pc, #352]	; (90d4 <_dtoa_r+0x6cc>)
    8f74:	1825      	adds	r5, r4, r0
    8f76:	9804      	ldr	r0, [sp, #16]
    8f78:	9905      	ldr	r1, [sp, #20]
    8f7a:	f002 fe39 	bl	bbf0 <__aeabi_dadd>
    8f7e:	1c02      	adds	r2, r0, #0
    8f80:	1c0b      	adds	r3, r1, #0
    8f82:	1c30      	adds	r0, r6, #0
    8f84:	1c39      	adds	r1, r7, #0
    8f86:	f001 fecd 	bl	ad24 <__aeabi_dcmpgt>
    8f8a:	2800      	cmp	r0, #0
    8f8c:	d000      	beq.n	8f90 <_dtoa_r+0x588>
    8f8e:	e082      	b.n	9096 <_dtoa_r+0x68e>
    8f90:	9a04      	ldr	r2, [sp, #16]
    8f92:	9b05      	ldr	r3, [sp, #20]
    8f94:	484e      	ldr	r0, [pc, #312]	; (90d0 <_dtoa_r+0x6c8>)
    8f96:	494f      	ldr	r1, [pc, #316]	; (90d4 <_dtoa_r+0x6cc>)
    8f98:	f004 f846 	bl	d028 <__aeabi_dsub>
    8f9c:	1c02      	adds	r2, r0, #0
    8f9e:	1c0b      	adds	r3, r1, #0
    8fa0:	1c30      	adds	r0, r6, #0
    8fa2:	1c39      	adds	r1, r7, #0
    8fa4:	f001 feaa 	bl	acfc <__aeabi_dcmplt>
    8fa8:	2800      	cmp	r0, #0
    8faa:	d00d      	beq.n	8fc8 <_dtoa_r+0x5c0>
    8fac:	1e6b      	subs	r3, r5, #1
    8fae:	781a      	ldrb	r2, [r3, #0]
    8fb0:	2a30      	cmp	r2, #48	; 0x30
    8fb2:	d000      	beq.n	8fb6 <_dtoa_r+0x5ae>
    8fb4:	e2ea      	b.n	958c <_dtoa_r+0xb84>
    8fb6:	1c1d      	adds	r5, r3, #0
    8fb8:	e7f8      	b.n	8fac <_dtoa_r+0x5a4>
    8fba:	4a3f      	ldr	r2, [pc, #252]	; (90b8 <_dtoa_r+0x6b0>)
    8fbc:	4b3f      	ldr	r3, [pc, #252]	; (90bc <_dtoa_r+0x6b4>)
    8fbe:	f003 fda3 	bl	cb08 <__aeabi_dmul>
    8fc2:	1c06      	adds	r6, r0, #0
    8fc4:	1c0f      	adds	r7, r1, #0
    8fc6:	e7bc      	b.n	8f42 <_dtoa_r+0x53a>
    8fc8:	9c14      	ldr	r4, [sp, #80]	; 0x50
    8fca:	9d15      	ldr	r5, [sp, #84]	; 0x54
    8fcc:	9404      	str	r4, [sp, #16]
    8fce:	9505      	str	r5, [sp, #20]
    8fd0:	9b19      	ldr	r3, [sp, #100]	; 0x64
    8fd2:	2b00      	cmp	r3, #0
    8fd4:	da00      	bge.n	8fd8 <_dtoa_r+0x5d0>
    8fd6:	e09f      	b.n	9118 <_dtoa_r+0x710>
    8fd8:	9d06      	ldr	r5, [sp, #24]
    8fda:	2d0e      	cmp	r5, #14
    8fdc:	dd00      	ble.n	8fe0 <_dtoa_r+0x5d8>
    8fde:	e09b      	b.n	9118 <_dtoa_r+0x710>
    8fe0:	4a3d      	ldr	r2, [pc, #244]	; (90d8 <_dtoa_r+0x6d0>)
    8fe2:	00eb      	lsls	r3, r5, #3
    8fe4:	18d3      	adds	r3, r2, r3
    8fe6:	681c      	ldr	r4, [r3, #0]
    8fe8:	685d      	ldr	r5, [r3, #4]
    8fea:	9402      	str	r4, [sp, #8]
    8fec:	9503      	str	r5, [sp, #12]
    8fee:	9d21      	ldr	r5, [sp, #132]	; 0x84
    8ff0:	2d00      	cmp	r5, #0
    8ff2:	da14      	bge.n	901e <_dtoa_r+0x616>
    8ff4:	9c08      	ldr	r4, [sp, #32]
    8ff6:	2c00      	cmp	r4, #0
    8ff8:	dc11      	bgt.n	901e <_dtoa_r+0x616>
    8ffa:	d000      	beq.n	8ffe <_dtoa_r+0x5f6>
    8ffc:	e18c      	b.n	9318 <_dtoa_r+0x910>
    8ffe:	4a32      	ldr	r2, [pc, #200]	; (90c8 <_dtoa_r+0x6c0>)
    9000:	4b32      	ldr	r3, [pc, #200]	; (90cc <_dtoa_r+0x6c4>)
    9002:	9802      	ldr	r0, [sp, #8]
    9004:	9903      	ldr	r1, [sp, #12]
    9006:	f003 fd7f 	bl	cb08 <__aeabi_dmul>
    900a:	9a04      	ldr	r2, [sp, #16]
    900c:	9b05      	ldr	r3, [sp, #20]
    900e:	f001 fe93 	bl	ad38 <__aeabi_dcmpge>
    9012:	9f08      	ldr	r7, [sp, #32]
    9014:	1c3e      	adds	r6, r7, #0
    9016:	2800      	cmp	r0, #0
    9018:	d000      	beq.n	901c <_dtoa_r+0x614>
    901a:	e17f      	b.n	931c <_dtoa_r+0x914>
    901c:	e187      	b.n	932e <_dtoa_r+0x926>
    901e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    9020:	9e04      	ldr	r6, [sp, #16]
    9022:	9f05      	ldr	r7, [sp, #20]
    9024:	9a02      	ldr	r2, [sp, #8]
    9026:	9b03      	ldr	r3, [sp, #12]
    9028:	1c30      	adds	r0, r6, #0
    902a:	1c39      	adds	r1, r7, #0
    902c:	f003 f902 	bl	c234 <__aeabi_ddiv>
    9030:	f004 fb2e 	bl	d690 <__aeabi_d2iz>
    9034:	1c04      	adds	r4, r0, #0
    9036:	f004 fb5f 	bl	d6f8 <__aeabi_i2d>
    903a:	9a02      	ldr	r2, [sp, #8]
    903c:	9b03      	ldr	r3, [sp, #12]
    903e:	f003 fd63 	bl	cb08 <__aeabi_dmul>
    9042:	1c02      	adds	r2, r0, #0
    9044:	1c0b      	adds	r3, r1, #0
    9046:	1c30      	adds	r0, r6, #0
    9048:	1c39      	adds	r1, r7, #0
    904a:	f003 ffed 	bl	d028 <__aeabi_dsub>
    904e:	3501      	adds	r5, #1
    9050:	1c02      	adds	r2, r0, #0
    9052:	1c20      	adds	r0, r4, #0
    9054:	3030      	adds	r0, #48	; 0x30
    9056:	1c0b      	adds	r3, r1, #0
    9058:	1e69      	subs	r1, r5, #1
    905a:	7008      	strb	r0, [r1, #0]
    905c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    905e:	1a29      	subs	r1, r5, r0
    9060:	9808      	ldr	r0, [sp, #32]
    9062:	4281      	cmp	r1, r0
    9064:	d148      	bne.n	90f8 <_dtoa_r+0x6f0>
    9066:	1c10      	adds	r0, r2, #0
    9068:	1c19      	adds	r1, r3, #0
    906a:	f002 fdc1 	bl	bbf0 <__aeabi_dadd>
    906e:	9a02      	ldr	r2, [sp, #8]
    9070:	9b03      	ldr	r3, [sp, #12]
    9072:	1c06      	adds	r6, r0, #0
    9074:	1c0f      	adds	r7, r1, #0
    9076:	f001 fe55 	bl	ad24 <__aeabi_dcmpgt>
    907a:	2800      	cmp	r0, #0
    907c:	d10d      	bne.n	909a <_dtoa_r+0x692>
    907e:	1c30      	adds	r0, r6, #0
    9080:	1c39      	adds	r1, r7, #0
    9082:	9a02      	ldr	r2, [sp, #8]
    9084:	9b03      	ldr	r3, [sp, #12]
    9086:	f001 fe33 	bl	acf0 <__aeabi_dcmpeq>
    908a:	2800      	cmp	r0, #0
    908c:	d100      	bne.n	9090 <_dtoa_r+0x688>
    908e:	e27f      	b.n	9590 <_dtoa_r+0xb88>
    9090:	07e1      	lsls	r1, r4, #31
    9092:	d402      	bmi.n	909a <_dtoa_r+0x692>
    9094:	e27c      	b.n	9590 <_dtoa_r+0xb88>
    9096:	9c11      	ldr	r4, [sp, #68]	; 0x44
    9098:	9406      	str	r4, [sp, #24]
    909a:	1e6b      	subs	r3, r5, #1
    909c:	781a      	ldrb	r2, [r3, #0]
    909e:	2a39      	cmp	r2, #57	; 0x39
    90a0:	d126      	bne.n	90f0 <_dtoa_r+0x6e8>
    90a2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    90a4:	42a3      	cmp	r3, r4
    90a6:	d01d      	beq.n	90e4 <_dtoa_r+0x6dc>
    90a8:	1c1d      	adds	r5, r3, #0
    90aa:	e7f6      	b.n	909a <_dtoa_r+0x692>
    90ac:	46c0      	nop			; (mov r8, r8)
    90ae:	46c0      	nop			; (mov r8, r8)
    90b0:	00000000 	.word	0x00000000
    90b4:	3ff00000 	.word	0x3ff00000
    90b8:	00000000 	.word	0x00000000
    90bc:	40240000 	.word	0x40240000
    90c0:	00000000 	.word	0x00000000
    90c4:	401c0000 	.word	0x401c0000
    90c8:	00000000 	.word	0x00000000
    90cc:	40140000 	.word	0x40140000
    90d0:	00000000 	.word	0x00000000
    90d4:	3fe00000 	.word	0x3fe00000
    90d8:	0000fa40 	.word	0x0000fa40
    90dc:	0000fb08 	.word	0x0000fb08
    90e0:	fcc00000 	.word	0xfcc00000
    90e4:	9c06      	ldr	r4, [sp, #24]
    90e6:	2230      	movs	r2, #48	; 0x30
    90e8:	3401      	adds	r4, #1
    90ea:	9406      	str	r4, [sp, #24]
    90ec:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    90ee:	7022      	strb	r2, [r4, #0]
    90f0:	781a      	ldrb	r2, [r3, #0]
    90f2:	3201      	adds	r2, #1
    90f4:	701a      	strb	r2, [r3, #0]
    90f6:	e24b      	b.n	9590 <_dtoa_r+0xb88>
    90f8:	1c10      	adds	r0, r2, #0
    90fa:	1c19      	adds	r1, r3, #0
    90fc:	4bc9      	ldr	r3, [pc, #804]	; (9424 <_dtoa_r+0xa1c>)
    90fe:	4ac8      	ldr	r2, [pc, #800]	; (9420 <_dtoa_r+0xa18>)
    9100:	f003 fd02 	bl	cb08 <__aeabi_dmul>
    9104:	4ac8      	ldr	r2, [pc, #800]	; (9428 <_dtoa_r+0xa20>)
    9106:	4bc9      	ldr	r3, [pc, #804]	; (942c <_dtoa_r+0xa24>)
    9108:	1c06      	adds	r6, r0, #0
    910a:	1c0f      	adds	r7, r1, #0
    910c:	f001 fdf0 	bl	acf0 <__aeabi_dcmpeq>
    9110:	2800      	cmp	r0, #0
    9112:	d100      	bne.n	9116 <_dtoa_r+0x70e>
    9114:	e786      	b.n	9024 <_dtoa_r+0x61c>
    9116:	e23b      	b.n	9590 <_dtoa_r+0xb88>
    9118:	9d10      	ldr	r5, [sp, #64]	; 0x40
    911a:	2d00      	cmp	r5, #0
    911c:	d031      	beq.n	9182 <_dtoa_r+0x77a>
    911e:	9c20      	ldr	r4, [sp, #128]	; 0x80
    9120:	2c01      	cmp	r4, #1
    9122:	dc0b      	bgt.n	913c <_dtoa_r+0x734>
    9124:	9d16      	ldr	r5, [sp, #88]	; 0x58
    9126:	2d00      	cmp	r5, #0
    9128:	d002      	beq.n	9130 <_dtoa_r+0x728>
    912a:	48c1      	ldr	r0, [pc, #772]	; (9430 <_dtoa_r+0xa28>)
    912c:	181b      	adds	r3, r3, r0
    912e:	e002      	b.n	9136 <_dtoa_r+0x72e>
    9130:	9918      	ldr	r1, [sp, #96]	; 0x60
    9132:	2336      	movs	r3, #54	; 0x36
    9134:	1a5b      	subs	r3, r3, r1
    9136:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    9138:	9c02      	ldr	r4, [sp, #8]
    913a:	e016      	b.n	916a <_dtoa_r+0x762>
    913c:	9d08      	ldr	r5, [sp, #32]
    913e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    9140:	3d01      	subs	r5, #1
    9142:	42ac      	cmp	r4, r5
    9144:	db01      	blt.n	914a <_dtoa_r+0x742>
    9146:	1b65      	subs	r5, r4, r5
    9148:	e006      	b.n	9158 <_dtoa_r+0x750>
    914a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    914c:	950d      	str	r5, [sp, #52]	; 0x34
    914e:	1b2b      	subs	r3, r5, r4
    9150:	9c12      	ldr	r4, [sp, #72]	; 0x48
    9152:	2500      	movs	r5, #0
    9154:	18e4      	adds	r4, r4, r3
    9156:	9412      	str	r4, [sp, #72]	; 0x48
    9158:	9c08      	ldr	r4, [sp, #32]
    915a:	2c00      	cmp	r4, #0
    915c:	da03      	bge.n	9166 <_dtoa_r+0x75e>
    915e:	9802      	ldr	r0, [sp, #8]
    9160:	2300      	movs	r3, #0
    9162:	1b04      	subs	r4, r0, r4
    9164:	e001      	b.n	916a <_dtoa_r+0x762>
    9166:	9c02      	ldr	r4, [sp, #8]
    9168:	9b08      	ldr	r3, [sp, #32]
    916a:	9902      	ldr	r1, [sp, #8]
    916c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    916e:	18c9      	adds	r1, r1, r3
    9170:	9102      	str	r1, [sp, #8]
    9172:	18d2      	adds	r2, r2, r3
    9174:	9807      	ldr	r0, [sp, #28]
    9176:	2101      	movs	r1, #1
    9178:	9209      	str	r2, [sp, #36]	; 0x24
    917a:	f001 f849 	bl	a210 <__i2b>
    917e:	1c06      	adds	r6, r0, #0
    9180:	e002      	b.n	9188 <_dtoa_r+0x780>
    9182:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    9184:	9c02      	ldr	r4, [sp, #8]
    9186:	9e10      	ldr	r6, [sp, #64]	; 0x40
    9188:	2c00      	cmp	r4, #0
    918a:	d00c      	beq.n	91a6 <_dtoa_r+0x79e>
    918c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    918e:	2b00      	cmp	r3, #0
    9190:	dd09      	ble.n	91a6 <_dtoa_r+0x79e>
    9192:	42a3      	cmp	r3, r4
    9194:	dd00      	ble.n	9198 <_dtoa_r+0x790>
    9196:	1c23      	adds	r3, r4, #0
    9198:	9802      	ldr	r0, [sp, #8]
    919a:	9909      	ldr	r1, [sp, #36]	; 0x24
    919c:	1ac0      	subs	r0, r0, r3
    919e:	1ac9      	subs	r1, r1, r3
    91a0:	9002      	str	r0, [sp, #8]
    91a2:	1ae4      	subs	r4, r4, r3
    91a4:	9109      	str	r1, [sp, #36]	; 0x24
    91a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    91a8:	2a00      	cmp	r2, #0
    91aa:	dd21      	ble.n	91f0 <_dtoa_r+0x7e8>
    91ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
    91ae:	2b00      	cmp	r3, #0
    91b0:	d018      	beq.n	91e4 <_dtoa_r+0x7dc>
    91b2:	2d00      	cmp	r5, #0
    91b4:	dd10      	ble.n	91d8 <_dtoa_r+0x7d0>
    91b6:	1c31      	adds	r1, r6, #0
    91b8:	1c2a      	adds	r2, r5, #0
    91ba:	9807      	ldr	r0, [sp, #28]
    91bc:	f001 f8c0 	bl	a340 <__pow5mult>
    91c0:	1c06      	adds	r6, r0, #0
    91c2:	1c31      	adds	r1, r6, #0
    91c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    91c6:	9807      	ldr	r0, [sp, #28]
    91c8:	f001 f82b 	bl	a222 <__multiply>
    91cc:	990a      	ldr	r1, [sp, #40]	; 0x28
    91ce:	1c07      	adds	r7, r0, #0
    91d0:	9807      	ldr	r0, [sp, #28]
    91d2:	f000 ff3d 	bl	a050 <_Bfree>
    91d6:	970a      	str	r7, [sp, #40]	; 0x28
    91d8:	980d      	ldr	r0, [sp, #52]	; 0x34
    91da:	1b42      	subs	r2, r0, r5
    91dc:	d008      	beq.n	91f0 <_dtoa_r+0x7e8>
    91de:	9807      	ldr	r0, [sp, #28]
    91e0:	990a      	ldr	r1, [sp, #40]	; 0x28
    91e2:	e002      	b.n	91ea <_dtoa_r+0x7e2>
    91e4:	9807      	ldr	r0, [sp, #28]
    91e6:	990a      	ldr	r1, [sp, #40]	; 0x28
    91e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    91ea:	f001 f8a9 	bl	a340 <__pow5mult>
    91ee:	900a      	str	r0, [sp, #40]	; 0x28
    91f0:	9807      	ldr	r0, [sp, #28]
    91f2:	2101      	movs	r1, #1
    91f4:	f001 f80c 	bl	a210 <__i2b>
    91f8:	9d12      	ldr	r5, [sp, #72]	; 0x48
    91fa:	1c07      	adds	r7, r0, #0
    91fc:	2d00      	cmp	r5, #0
    91fe:	dd05      	ble.n	920c <_dtoa_r+0x804>
    9200:	1c39      	adds	r1, r7, #0
    9202:	9807      	ldr	r0, [sp, #28]
    9204:	1c2a      	adds	r2, r5, #0
    9206:	f001 f89b 	bl	a340 <__pow5mult>
    920a:	1c07      	adds	r7, r0, #0
    920c:	9820      	ldr	r0, [sp, #128]	; 0x80
    920e:	2500      	movs	r5, #0
    9210:	2801      	cmp	r0, #1
    9212:	dc10      	bgt.n	9236 <_dtoa_r+0x82e>
    9214:	9904      	ldr	r1, [sp, #16]
    9216:	42a9      	cmp	r1, r5
    9218:	d10d      	bne.n	9236 <_dtoa_r+0x82e>
    921a:	9a05      	ldr	r2, [sp, #20]
    921c:	0313      	lsls	r3, r2, #12
    921e:	42ab      	cmp	r3, r5
    9220:	d109      	bne.n	9236 <_dtoa_r+0x82e>
    9222:	4b84      	ldr	r3, [pc, #528]	; (9434 <_dtoa_r+0xa2c>)
    9224:	4213      	tst	r3, r2
    9226:	d006      	beq.n	9236 <_dtoa_r+0x82e>
    9228:	9d02      	ldr	r5, [sp, #8]
    922a:	3501      	adds	r5, #1
    922c:	9502      	str	r5, [sp, #8]
    922e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    9230:	3501      	adds	r5, #1
    9232:	9509      	str	r5, [sp, #36]	; 0x24
    9234:	2501      	movs	r5, #1
    9236:	9912      	ldr	r1, [sp, #72]	; 0x48
    9238:	2001      	movs	r0, #1
    923a:	2900      	cmp	r1, #0
    923c:	d008      	beq.n	9250 <_dtoa_r+0x848>
    923e:	693b      	ldr	r3, [r7, #16]
    9240:	3303      	adds	r3, #3
    9242:	009b      	lsls	r3, r3, #2
    9244:	18fb      	adds	r3, r7, r3
    9246:	6858      	ldr	r0, [r3, #4]
    9248:	f000 ff99 	bl	a17e <__hi0bits>
    924c:	2320      	movs	r3, #32
    924e:	1a18      	subs	r0, r3, r0
    9250:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9252:	231f      	movs	r3, #31
    9254:	1880      	adds	r0, r0, r2
    9256:	4018      	ands	r0, r3
    9258:	d00d      	beq.n	9276 <_dtoa_r+0x86e>
    925a:	2320      	movs	r3, #32
    925c:	1a1b      	subs	r3, r3, r0
    925e:	2b04      	cmp	r3, #4
    9260:	dd06      	ble.n	9270 <_dtoa_r+0x868>
    9262:	231c      	movs	r3, #28
    9264:	1a18      	subs	r0, r3, r0
    9266:	9b02      	ldr	r3, [sp, #8]
    9268:	1824      	adds	r4, r4, r0
    926a:	181b      	adds	r3, r3, r0
    926c:	9302      	str	r3, [sp, #8]
    926e:	e008      	b.n	9282 <_dtoa_r+0x87a>
    9270:	2b04      	cmp	r3, #4
    9272:	d008      	beq.n	9286 <_dtoa_r+0x87e>
    9274:	1c18      	adds	r0, r3, #0
    9276:	9902      	ldr	r1, [sp, #8]
    9278:	301c      	adds	r0, #28
    927a:	1809      	adds	r1, r1, r0
    927c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    927e:	9102      	str	r1, [sp, #8]
    9280:	1824      	adds	r4, r4, r0
    9282:	1812      	adds	r2, r2, r0
    9284:	9209      	str	r2, [sp, #36]	; 0x24
    9286:	9b02      	ldr	r3, [sp, #8]
    9288:	2b00      	cmp	r3, #0
    928a:	dd05      	ble.n	9298 <_dtoa_r+0x890>
    928c:	9807      	ldr	r0, [sp, #28]
    928e:	990a      	ldr	r1, [sp, #40]	; 0x28
    9290:	1c1a      	adds	r2, r3, #0
    9292:	f001 f8a7 	bl	a3e4 <__lshift>
    9296:	900a      	str	r0, [sp, #40]	; 0x28
    9298:	9809      	ldr	r0, [sp, #36]	; 0x24
    929a:	2800      	cmp	r0, #0
    929c:	dd05      	ble.n	92aa <_dtoa_r+0x8a2>
    929e:	1c39      	adds	r1, r7, #0
    92a0:	9807      	ldr	r0, [sp, #28]
    92a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    92a4:	f001 f89e 	bl	a3e4 <__lshift>
    92a8:	1c07      	adds	r7, r0, #0
    92aa:	9913      	ldr	r1, [sp, #76]	; 0x4c
    92ac:	2900      	cmp	r1, #0
    92ae:	d01b      	beq.n	92e8 <_dtoa_r+0x8e0>
    92b0:	980a      	ldr	r0, [sp, #40]	; 0x28
    92b2:	1c39      	adds	r1, r7, #0
    92b4:	f001 f8e8 	bl	a488 <__mcmp>
    92b8:	2800      	cmp	r0, #0
    92ba:	da15      	bge.n	92e8 <_dtoa_r+0x8e0>
    92bc:	9a06      	ldr	r2, [sp, #24]
    92be:	2300      	movs	r3, #0
    92c0:	3a01      	subs	r2, #1
    92c2:	9206      	str	r2, [sp, #24]
    92c4:	9807      	ldr	r0, [sp, #28]
    92c6:	990a      	ldr	r1, [sp, #40]	; 0x28
    92c8:	220a      	movs	r2, #10
    92ca:	f000 feda 	bl	a082 <__multadd>
    92ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    92d0:	900a      	str	r0, [sp, #40]	; 0x28
    92d2:	9810      	ldr	r0, [sp, #64]	; 0x40
    92d4:	9308      	str	r3, [sp, #32]
    92d6:	2800      	cmp	r0, #0
    92d8:	d006      	beq.n	92e8 <_dtoa_r+0x8e0>
    92da:	1c31      	adds	r1, r6, #0
    92dc:	9807      	ldr	r0, [sp, #28]
    92de:	220a      	movs	r2, #10
    92e0:	2300      	movs	r3, #0
    92e2:	f000 fece 	bl	a082 <__multadd>
    92e6:	1c06      	adds	r6, r0, #0
    92e8:	9908      	ldr	r1, [sp, #32]
    92ea:	2900      	cmp	r1, #0
    92ec:	dc2a      	bgt.n	9344 <_dtoa_r+0x93c>
    92ee:	9a20      	ldr	r2, [sp, #128]	; 0x80
    92f0:	2a02      	cmp	r2, #2
    92f2:	dd27      	ble.n	9344 <_dtoa_r+0x93c>
    92f4:	2900      	cmp	r1, #0
    92f6:	d111      	bne.n	931c <_dtoa_r+0x914>
    92f8:	1c39      	adds	r1, r7, #0
    92fa:	9807      	ldr	r0, [sp, #28]
    92fc:	2205      	movs	r2, #5
    92fe:	9b08      	ldr	r3, [sp, #32]
    9300:	f000 febf 	bl	a082 <__multadd>
    9304:	1c07      	adds	r7, r0, #0
    9306:	1c39      	adds	r1, r7, #0
    9308:	980a      	ldr	r0, [sp, #40]	; 0x28
    930a:	f001 f8bd 	bl	a488 <__mcmp>
    930e:	2800      	cmp	r0, #0
    9310:	dc0d      	bgt.n	932e <_dtoa_r+0x926>
    9312:	e003      	b.n	931c <_dtoa_r+0x914>
    9314:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    9316:	e000      	b.n	931a <_dtoa_r+0x912>
    9318:	2700      	movs	r7, #0
    931a:	1c3e      	adds	r6, r7, #0
    931c:	9c21      	ldr	r4, [sp, #132]	; 0x84
    931e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    9320:	43e4      	mvns	r4, r4
    9322:	9406      	str	r4, [sp, #24]
    9324:	e00b      	b.n	933e <_dtoa_r+0x936>
    9326:	9d11      	ldr	r5, [sp, #68]	; 0x44
    9328:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    932a:	9506      	str	r5, [sp, #24]
    932c:	1c3e      	adds	r6, r7, #0
    932e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    9330:	2331      	movs	r3, #49	; 0x31
    9332:	7023      	strb	r3, [r4, #0]
    9334:	9c06      	ldr	r4, [sp, #24]
    9336:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    9338:	3401      	adds	r4, #1
    933a:	3501      	adds	r5, #1
    933c:	9406      	str	r4, [sp, #24]
    933e:	9602      	str	r6, [sp, #8]
    9340:	2600      	movs	r6, #0
    9342:	e10f      	b.n	9564 <_dtoa_r+0xb5c>
    9344:	9810      	ldr	r0, [sp, #64]	; 0x40
    9346:	2800      	cmp	r0, #0
    9348:	d100      	bne.n	934c <_dtoa_r+0x944>
    934a:	e0c5      	b.n	94d8 <_dtoa_r+0xad0>
    934c:	2c00      	cmp	r4, #0
    934e:	dd05      	ble.n	935c <_dtoa_r+0x954>
    9350:	1c31      	adds	r1, r6, #0
    9352:	9807      	ldr	r0, [sp, #28]
    9354:	1c22      	adds	r2, r4, #0
    9356:	f001 f845 	bl	a3e4 <__lshift>
    935a:	1c06      	adds	r6, r0, #0
    935c:	9602      	str	r6, [sp, #8]
    935e:	2d00      	cmp	r5, #0
    9360:	d012      	beq.n	9388 <_dtoa_r+0x980>
    9362:	6871      	ldr	r1, [r6, #4]
    9364:	9807      	ldr	r0, [sp, #28]
    9366:	f000 fe3b 	bl	9fe0 <_Balloc>
    936a:	6932      	ldr	r2, [r6, #16]
    936c:	1c31      	adds	r1, r6, #0
    936e:	3202      	adds	r2, #2
    9370:	1c04      	adds	r4, r0, #0
    9372:	0092      	lsls	r2, r2, #2
    9374:	310c      	adds	r1, #12
    9376:	300c      	adds	r0, #12
    9378:	f7fd fb0a 	bl	6990 <memcpy>
    937c:	9807      	ldr	r0, [sp, #28]
    937e:	1c21      	adds	r1, r4, #0
    9380:	2201      	movs	r2, #1
    9382:	f001 f82f 	bl	a3e4 <__lshift>
    9386:	9002      	str	r0, [sp, #8]
    9388:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    938a:	9d08      	ldr	r5, [sp, #32]
    938c:	1c23      	adds	r3, r4, #0
    938e:	3b01      	subs	r3, #1
    9390:	195b      	adds	r3, r3, r5
    9392:	9409      	str	r4, [sp, #36]	; 0x24
    9394:	9310      	str	r3, [sp, #64]	; 0x40
    9396:	1c39      	adds	r1, r7, #0
    9398:	980a      	ldr	r0, [sp, #40]	; 0x28
    939a:	f7ff faa9 	bl	88f0 <quorem>
    939e:	1c31      	adds	r1, r6, #0
    93a0:	900d      	str	r0, [sp, #52]	; 0x34
    93a2:	1c04      	adds	r4, r0, #0
    93a4:	980a      	ldr	r0, [sp, #40]	; 0x28
    93a6:	f001 f86f 	bl	a488 <__mcmp>
    93aa:	1c39      	adds	r1, r7, #0
    93ac:	900c      	str	r0, [sp, #48]	; 0x30
    93ae:	9a02      	ldr	r2, [sp, #8]
    93b0:	9807      	ldr	r0, [sp, #28]
    93b2:	f001 f884 	bl	a4be <__mdiff>
    93b6:	1c05      	adds	r5, r0, #0
    93b8:	68c0      	ldr	r0, [r0, #12]
    93ba:	3430      	adds	r4, #48	; 0x30
    93bc:	2800      	cmp	r0, #0
    93be:	d105      	bne.n	93cc <_dtoa_r+0x9c4>
    93c0:	980a      	ldr	r0, [sp, #40]	; 0x28
    93c2:	1c29      	adds	r1, r5, #0
    93c4:	f001 f860 	bl	a488 <__mcmp>
    93c8:	9008      	str	r0, [sp, #32]
    93ca:	e001      	b.n	93d0 <_dtoa_r+0x9c8>
    93cc:	2101      	movs	r1, #1
    93ce:	9108      	str	r1, [sp, #32]
    93d0:	1c29      	adds	r1, r5, #0
    93d2:	9807      	ldr	r0, [sp, #28]
    93d4:	f000 fe3c 	bl	a050 <_Bfree>
    93d8:	9b08      	ldr	r3, [sp, #32]
    93da:	9d20      	ldr	r5, [sp, #128]	; 0x80
    93dc:	432b      	orrs	r3, r5
    93de:	d10d      	bne.n	93fc <_dtoa_r+0x9f4>
    93e0:	9804      	ldr	r0, [sp, #16]
    93e2:	2301      	movs	r3, #1
    93e4:	4203      	tst	r3, r0
    93e6:	d109      	bne.n	93fc <_dtoa_r+0x9f4>
    93e8:	2c39      	cmp	r4, #57	; 0x39
    93ea:	d044      	beq.n	9476 <_dtoa_r+0xa6e>
    93ec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    93ee:	2d00      	cmp	r5, #0
    93f0:	dd01      	ble.n	93f6 <_dtoa_r+0x9ee>
    93f2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    93f4:	3431      	adds	r4, #49	; 0x31
    93f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    93f8:	3501      	adds	r5, #1
    93fa:	e044      	b.n	9486 <_dtoa_r+0xa7e>
    93fc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    93fe:	2d00      	cmp	r5, #0
    9400:	da03      	bge.n	940a <_dtoa_r+0xa02>
    9402:	9d08      	ldr	r5, [sp, #32]
    9404:	2d00      	cmp	r5, #0
    9406:	dc17      	bgt.n	9438 <_dtoa_r+0xa30>
    9408:	e028      	b.n	945c <_dtoa_r+0xa54>
    940a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    940c:	9d20      	ldr	r5, [sp, #128]	; 0x80
    940e:	432b      	orrs	r3, r5
    9410:	d129      	bne.n	9466 <_dtoa_r+0xa5e>
    9412:	9804      	ldr	r0, [sp, #16]
    9414:	2301      	movs	r3, #1
    9416:	4203      	tst	r3, r0
    9418:	d125      	bne.n	9466 <_dtoa_r+0xa5e>
    941a:	e7f2      	b.n	9402 <_dtoa_r+0x9fa>
    941c:	46c0      	nop			; (mov r8, r8)
    941e:	46c0      	nop			; (mov r8, r8)
    9420:	00000000 	.word	0x00000000
    9424:	40240000 	.word	0x40240000
	...
    9430:	00000433 	.word	0x00000433
    9434:	7ff00000 	.word	0x7ff00000
    9438:	990a      	ldr	r1, [sp, #40]	; 0x28
    943a:	9807      	ldr	r0, [sp, #28]
    943c:	2201      	movs	r2, #1
    943e:	f000 ffd1 	bl	a3e4 <__lshift>
    9442:	1c39      	adds	r1, r7, #0
    9444:	900a      	str	r0, [sp, #40]	; 0x28
    9446:	f001 f81f 	bl	a488 <__mcmp>
    944a:	2800      	cmp	r0, #0
    944c:	dc02      	bgt.n	9454 <_dtoa_r+0xa4c>
    944e:	d105      	bne.n	945c <_dtoa_r+0xa54>
    9450:	07e1      	lsls	r1, r4, #31
    9452:	d503      	bpl.n	945c <_dtoa_r+0xa54>
    9454:	2c39      	cmp	r4, #57	; 0x39
    9456:	d00e      	beq.n	9476 <_dtoa_r+0xa6e>
    9458:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    945a:	3431      	adds	r4, #49	; 0x31
    945c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    945e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9460:	3501      	adds	r5, #1
    9462:	7014      	strb	r4, [r2, #0]
    9464:	e07e      	b.n	9564 <_dtoa_r+0xb5c>
    9466:	9d09      	ldr	r5, [sp, #36]	; 0x24
    9468:	3501      	adds	r5, #1
    946a:	950c      	str	r5, [sp, #48]	; 0x30
    946c:	9d08      	ldr	r5, [sp, #32]
    946e:	2d00      	cmp	r5, #0
    9470:	dd0c      	ble.n	948c <_dtoa_r+0xa84>
    9472:	2c39      	cmp	r4, #57	; 0x39
    9474:	d105      	bne.n	9482 <_dtoa_r+0xa7a>
    9476:	9d09      	ldr	r5, [sp, #36]	; 0x24
    9478:	9c09      	ldr	r4, [sp, #36]	; 0x24
    947a:	2339      	movs	r3, #57	; 0x39
    947c:	3501      	adds	r5, #1
    947e:	7023      	strb	r3, [r4, #0]
    9480:	e05b      	b.n	953a <_dtoa_r+0xb32>
    9482:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    9484:	3401      	adds	r4, #1
    9486:	9809      	ldr	r0, [sp, #36]	; 0x24
    9488:	7004      	strb	r4, [r0, #0]
    948a:	e06b      	b.n	9564 <_dtoa_r+0xb5c>
    948c:	9909      	ldr	r1, [sp, #36]	; 0x24
    948e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    9490:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    9492:	700c      	strb	r4, [r1, #0]
    9494:	4291      	cmp	r1, r2
    9496:	d03d      	beq.n	9514 <_dtoa_r+0xb0c>
    9498:	990a      	ldr	r1, [sp, #40]	; 0x28
    949a:	220a      	movs	r2, #10
    949c:	2300      	movs	r3, #0
    949e:	9807      	ldr	r0, [sp, #28]
    94a0:	f000 fdef 	bl	a082 <__multadd>
    94a4:	9c02      	ldr	r4, [sp, #8]
    94a6:	900a      	str	r0, [sp, #40]	; 0x28
    94a8:	1c31      	adds	r1, r6, #0
    94aa:	9807      	ldr	r0, [sp, #28]
    94ac:	220a      	movs	r2, #10
    94ae:	2300      	movs	r3, #0
    94b0:	42a6      	cmp	r6, r4
    94b2:	d104      	bne.n	94be <_dtoa_r+0xab6>
    94b4:	f000 fde5 	bl	a082 <__multadd>
    94b8:	1c06      	adds	r6, r0, #0
    94ba:	9002      	str	r0, [sp, #8]
    94bc:	e009      	b.n	94d2 <_dtoa_r+0xaca>
    94be:	f000 fde0 	bl	a082 <__multadd>
    94c2:	9902      	ldr	r1, [sp, #8]
    94c4:	1c06      	adds	r6, r0, #0
    94c6:	220a      	movs	r2, #10
    94c8:	9807      	ldr	r0, [sp, #28]
    94ca:	2300      	movs	r3, #0
    94cc:	f000 fdd9 	bl	a082 <__multadd>
    94d0:	9002      	str	r0, [sp, #8]
    94d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    94d4:	9509      	str	r5, [sp, #36]	; 0x24
    94d6:	e75e      	b.n	9396 <_dtoa_r+0x98e>
    94d8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    94da:	1c39      	adds	r1, r7, #0
    94dc:	980a      	ldr	r0, [sp, #40]	; 0x28
    94de:	f7ff fa07 	bl	88f0 <quorem>
    94e2:	1c04      	adds	r4, r0, #0
    94e4:	3430      	adds	r4, #48	; 0x30
    94e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    94e8:	9908      	ldr	r1, [sp, #32]
    94ea:	702c      	strb	r4, [r5, #0]
    94ec:	3501      	adds	r5, #1
    94ee:	1a2b      	subs	r3, r5, r0
    94f0:	428b      	cmp	r3, r1
    94f2:	db07      	blt.n	9504 <_dtoa_r+0xafc>
    94f4:	1e0b      	subs	r3, r1, #0
    94f6:	dc00      	bgt.n	94fa <_dtoa_r+0xaf2>
    94f8:	2301      	movs	r3, #1
    94fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    94fc:	9602      	str	r6, [sp, #8]
    94fe:	18d5      	adds	r5, r2, r3
    9500:	2600      	movs	r6, #0
    9502:	e007      	b.n	9514 <_dtoa_r+0xb0c>
    9504:	9807      	ldr	r0, [sp, #28]
    9506:	990a      	ldr	r1, [sp, #40]	; 0x28
    9508:	220a      	movs	r2, #10
    950a:	2300      	movs	r3, #0
    950c:	f000 fdb9 	bl	a082 <__multadd>
    9510:	900a      	str	r0, [sp, #40]	; 0x28
    9512:	e7e2      	b.n	94da <_dtoa_r+0xad2>
    9514:	990a      	ldr	r1, [sp, #40]	; 0x28
    9516:	9807      	ldr	r0, [sp, #28]
    9518:	2201      	movs	r2, #1
    951a:	f000 ff63 	bl	a3e4 <__lshift>
    951e:	1c39      	adds	r1, r7, #0
    9520:	900a      	str	r0, [sp, #40]	; 0x28
    9522:	f000 ffb1 	bl	a488 <__mcmp>
    9526:	2800      	cmp	r0, #0
    9528:	dc07      	bgt.n	953a <_dtoa_r+0xb32>
    952a:	d115      	bne.n	9558 <_dtoa_r+0xb50>
    952c:	07e3      	lsls	r3, r4, #31
    952e:	d404      	bmi.n	953a <_dtoa_r+0xb32>
    9530:	e012      	b.n	9558 <_dtoa_r+0xb50>
    9532:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    9534:	42a3      	cmp	r3, r4
    9536:	d005      	beq.n	9544 <_dtoa_r+0xb3c>
    9538:	1c1d      	adds	r5, r3, #0
    953a:	1e6b      	subs	r3, r5, #1
    953c:	781a      	ldrb	r2, [r3, #0]
    953e:	2a39      	cmp	r2, #57	; 0x39
    9540:	d0f7      	beq.n	9532 <_dtoa_r+0xb2a>
    9542:	e006      	b.n	9552 <_dtoa_r+0xb4a>
    9544:	9c06      	ldr	r4, [sp, #24]
    9546:	2331      	movs	r3, #49	; 0x31
    9548:	3401      	adds	r4, #1
    954a:	9406      	str	r4, [sp, #24]
    954c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    954e:	7023      	strb	r3, [r4, #0]
    9550:	e008      	b.n	9564 <_dtoa_r+0xb5c>
    9552:	3201      	adds	r2, #1
    9554:	701a      	strb	r2, [r3, #0]
    9556:	e005      	b.n	9564 <_dtoa_r+0xb5c>
    9558:	1e6b      	subs	r3, r5, #1
    955a:	781a      	ldrb	r2, [r3, #0]
    955c:	2a30      	cmp	r2, #48	; 0x30
    955e:	d101      	bne.n	9564 <_dtoa_r+0xb5c>
    9560:	1c1d      	adds	r5, r3, #0
    9562:	e7f9      	b.n	9558 <_dtoa_r+0xb50>
    9564:	9807      	ldr	r0, [sp, #28]
    9566:	1c39      	adds	r1, r7, #0
    9568:	f000 fd72 	bl	a050 <_Bfree>
    956c:	9c02      	ldr	r4, [sp, #8]
    956e:	2c00      	cmp	r4, #0
    9570:	d00e      	beq.n	9590 <_dtoa_r+0xb88>
    9572:	2e00      	cmp	r6, #0
    9574:	d005      	beq.n	9582 <_dtoa_r+0xb7a>
    9576:	42a6      	cmp	r6, r4
    9578:	d003      	beq.n	9582 <_dtoa_r+0xb7a>
    957a:	9807      	ldr	r0, [sp, #28]
    957c:	1c31      	adds	r1, r6, #0
    957e:	f000 fd67 	bl	a050 <_Bfree>
    9582:	9807      	ldr	r0, [sp, #28]
    9584:	9902      	ldr	r1, [sp, #8]
    9586:	f000 fd63 	bl	a050 <_Bfree>
    958a:	e001      	b.n	9590 <_dtoa_r+0xb88>
    958c:	9c11      	ldr	r4, [sp, #68]	; 0x44
    958e:	9406      	str	r4, [sp, #24]
    9590:	9807      	ldr	r0, [sp, #28]
    9592:	990a      	ldr	r1, [sp, #40]	; 0x28
    9594:	f000 fd5c 	bl	a050 <_Bfree>
    9598:	2300      	movs	r3, #0
    959a:	702b      	strb	r3, [r5, #0]
    959c:	9b06      	ldr	r3, [sp, #24]
    959e:	9c22      	ldr	r4, [sp, #136]	; 0x88
    95a0:	3301      	adds	r3, #1
    95a2:	6023      	str	r3, [r4, #0]
    95a4:	9c24      	ldr	r4, [sp, #144]	; 0x90
    95a6:	2c00      	cmp	r4, #0
    95a8:	d003      	beq.n	95b2 <_dtoa_r+0xbaa>
    95aa:	6025      	str	r5, [r4, #0]
    95ac:	e001      	b.n	95b2 <_dtoa_r+0xbaa>
    95ae:	4802      	ldr	r0, [pc, #8]	; (95b8 <_dtoa_r+0xbb0>)
    95b0:	e000      	b.n	95b4 <_dtoa_r+0xbac>
    95b2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    95b4:	b01b      	add	sp, #108	; 0x6c
    95b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    95b8:	0000f8a1 	.word	0x0000f8a1
    95bc:	46c0      	nop			; (mov r8, r8)
    95be:	46c0      	nop			; (mov r8, r8)

000095c0 <__sflush_r>:
    95c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    95c2:	898b      	ldrh	r3, [r1, #12]
    95c4:	1c05      	adds	r5, r0, #0
    95c6:	1c0c      	adds	r4, r1, #0
    95c8:	0719      	lsls	r1, r3, #28
    95ca:	d45e      	bmi.n	968a <__sflush_r+0xca>
    95cc:	6862      	ldr	r2, [r4, #4]
    95ce:	2a00      	cmp	r2, #0
    95d0:	dc02      	bgt.n	95d8 <__sflush_r+0x18>
    95d2:	6c27      	ldr	r7, [r4, #64]	; 0x40
    95d4:	2f00      	cmp	r7, #0
    95d6:	dd1a      	ble.n	960e <__sflush_r+0x4e>
    95d8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    95da:	2f00      	cmp	r7, #0
    95dc:	d017      	beq.n	960e <__sflush_r+0x4e>
    95de:	2200      	movs	r2, #0
    95e0:	682e      	ldr	r6, [r5, #0]
    95e2:	602a      	str	r2, [r5, #0]
    95e4:	2280      	movs	r2, #128	; 0x80
    95e6:	0152      	lsls	r2, r2, #5
    95e8:	401a      	ands	r2, r3
    95ea:	d001      	beq.n	95f0 <__sflush_r+0x30>
    95ec:	6d62      	ldr	r2, [r4, #84]	; 0x54
    95ee:	e015      	b.n	961c <__sflush_r+0x5c>
    95f0:	1c28      	adds	r0, r5, #0
    95f2:	6a21      	ldr	r1, [r4, #32]
    95f4:	2301      	movs	r3, #1
    95f6:	47b8      	blx	r7
    95f8:	1c02      	adds	r2, r0, #0
    95fa:	1c41      	adds	r1, r0, #1
    95fc:	d10e      	bne.n	961c <__sflush_r+0x5c>
    95fe:	682b      	ldr	r3, [r5, #0]
    9600:	2b00      	cmp	r3, #0
    9602:	d00b      	beq.n	961c <__sflush_r+0x5c>
    9604:	2b1d      	cmp	r3, #29
    9606:	d001      	beq.n	960c <__sflush_r+0x4c>
    9608:	2b16      	cmp	r3, #22
    960a:	d102      	bne.n	9612 <__sflush_r+0x52>
    960c:	602e      	str	r6, [r5, #0]
    960e:	2000      	movs	r0, #0
    9610:	e05e      	b.n	96d0 <__sflush_r+0x110>
    9612:	89a3      	ldrh	r3, [r4, #12]
    9614:	2140      	movs	r1, #64	; 0x40
    9616:	430b      	orrs	r3, r1
    9618:	81a3      	strh	r3, [r4, #12]
    961a:	e059      	b.n	96d0 <__sflush_r+0x110>
    961c:	89a3      	ldrh	r3, [r4, #12]
    961e:	075f      	lsls	r7, r3, #29
    9620:	d506      	bpl.n	9630 <__sflush_r+0x70>
    9622:	6861      	ldr	r1, [r4, #4]
    9624:	6b63      	ldr	r3, [r4, #52]	; 0x34
    9626:	1a52      	subs	r2, r2, r1
    9628:	2b00      	cmp	r3, #0
    962a:	d001      	beq.n	9630 <__sflush_r+0x70>
    962c:	6c27      	ldr	r7, [r4, #64]	; 0x40
    962e:	1bd2      	subs	r2, r2, r7
    9630:	1c28      	adds	r0, r5, #0
    9632:	6a21      	ldr	r1, [r4, #32]
    9634:	2300      	movs	r3, #0
    9636:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    9638:	47b8      	blx	r7
    963a:	89a2      	ldrh	r2, [r4, #12]
    963c:	1c41      	adds	r1, r0, #1
    963e:	d106      	bne.n	964e <__sflush_r+0x8e>
    9640:	682b      	ldr	r3, [r5, #0]
    9642:	2b00      	cmp	r3, #0
    9644:	d003      	beq.n	964e <__sflush_r+0x8e>
    9646:	2b1d      	cmp	r3, #29
    9648:	d001      	beq.n	964e <__sflush_r+0x8e>
    964a:	2b16      	cmp	r3, #22
    964c:	d119      	bne.n	9682 <__sflush_r+0xc2>
    964e:	2300      	movs	r3, #0
    9650:	6063      	str	r3, [r4, #4]
    9652:	6923      	ldr	r3, [r4, #16]
    9654:	6023      	str	r3, [r4, #0]
    9656:	04d7      	lsls	r7, r2, #19
    9658:	d505      	bpl.n	9666 <__sflush_r+0xa6>
    965a:	1c41      	adds	r1, r0, #1
    965c:	d102      	bne.n	9664 <__sflush_r+0xa4>
    965e:	682a      	ldr	r2, [r5, #0]
    9660:	2a00      	cmp	r2, #0
    9662:	d100      	bne.n	9666 <__sflush_r+0xa6>
    9664:	6560      	str	r0, [r4, #84]	; 0x54
    9666:	6b61      	ldr	r1, [r4, #52]	; 0x34
    9668:	602e      	str	r6, [r5, #0]
    966a:	2900      	cmp	r1, #0
    966c:	d0cf      	beq.n	960e <__sflush_r+0x4e>
    966e:	1c23      	adds	r3, r4, #0
    9670:	3344      	adds	r3, #68	; 0x44
    9672:	4299      	cmp	r1, r3
    9674:	d002      	beq.n	967c <__sflush_r+0xbc>
    9676:	1c28      	adds	r0, r5, #0
    9678:	f001 f8be 	bl	a7f8 <_free_r>
    967c:	2000      	movs	r0, #0
    967e:	6360      	str	r0, [r4, #52]	; 0x34
    9680:	e026      	b.n	96d0 <__sflush_r+0x110>
    9682:	2340      	movs	r3, #64	; 0x40
    9684:	431a      	orrs	r2, r3
    9686:	81a2      	strh	r2, [r4, #12]
    9688:	e022      	b.n	96d0 <__sflush_r+0x110>
    968a:	6926      	ldr	r6, [r4, #16]
    968c:	2e00      	cmp	r6, #0
    968e:	d0be      	beq.n	960e <__sflush_r+0x4e>
    9690:	6827      	ldr	r7, [r4, #0]
    9692:	2200      	movs	r2, #0
    9694:	1bbf      	subs	r7, r7, r6
    9696:	9701      	str	r7, [sp, #4]
    9698:	6026      	str	r6, [r4, #0]
    969a:	0799      	lsls	r1, r3, #30
    969c:	d100      	bne.n	96a0 <__sflush_r+0xe0>
    969e:	6962      	ldr	r2, [r4, #20]
    96a0:	60a2      	str	r2, [r4, #8]
    96a2:	9f01      	ldr	r7, [sp, #4]
    96a4:	2f00      	cmp	r7, #0
    96a6:	ddb2      	ble.n	960e <__sflush_r+0x4e>
    96a8:	1c28      	adds	r0, r5, #0
    96aa:	6a21      	ldr	r1, [r4, #32]
    96ac:	1c32      	adds	r2, r6, #0
    96ae:	9b01      	ldr	r3, [sp, #4]
    96b0:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    96b2:	47b8      	blx	r7
    96b4:	2800      	cmp	r0, #0
    96b6:	dc06      	bgt.n	96c6 <__sflush_r+0x106>
    96b8:	89a3      	ldrh	r3, [r4, #12]
    96ba:	2240      	movs	r2, #64	; 0x40
    96bc:	4313      	orrs	r3, r2
    96be:	2001      	movs	r0, #1
    96c0:	81a3      	strh	r3, [r4, #12]
    96c2:	4240      	negs	r0, r0
    96c4:	e004      	b.n	96d0 <__sflush_r+0x110>
    96c6:	9f01      	ldr	r7, [sp, #4]
    96c8:	1836      	adds	r6, r6, r0
    96ca:	1a3f      	subs	r7, r7, r0
    96cc:	9701      	str	r7, [sp, #4]
    96ce:	e7e8      	b.n	96a2 <__sflush_r+0xe2>
    96d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000096d4 <_fflush_r>:
    96d4:	690a      	ldr	r2, [r1, #16]
    96d6:	b538      	push	{r3, r4, r5, lr}
    96d8:	1c05      	adds	r5, r0, #0
    96da:	1c0c      	adds	r4, r1, #0
    96dc:	2a00      	cmp	r2, #0
    96de:	d101      	bne.n	96e4 <_fflush_r+0x10>
    96e0:	2000      	movs	r0, #0
    96e2:	e01c      	b.n	971e <_fflush_r+0x4a>
    96e4:	2800      	cmp	r0, #0
    96e6:	d004      	beq.n	96f2 <_fflush_r+0x1e>
    96e8:	6983      	ldr	r3, [r0, #24]
    96ea:	2b00      	cmp	r3, #0
    96ec:	d101      	bne.n	96f2 <_fflush_r+0x1e>
    96ee:	f000 f871 	bl	97d4 <__sinit>
    96f2:	4b0b      	ldr	r3, [pc, #44]	; (9720 <_fflush_r+0x4c>)
    96f4:	429c      	cmp	r4, r3
    96f6:	d101      	bne.n	96fc <_fflush_r+0x28>
    96f8:	686c      	ldr	r4, [r5, #4]
    96fa:	e008      	b.n	970e <_fflush_r+0x3a>
    96fc:	4b09      	ldr	r3, [pc, #36]	; (9724 <_fflush_r+0x50>)
    96fe:	429c      	cmp	r4, r3
    9700:	d101      	bne.n	9706 <_fflush_r+0x32>
    9702:	68ac      	ldr	r4, [r5, #8]
    9704:	e003      	b.n	970e <_fflush_r+0x3a>
    9706:	4b08      	ldr	r3, [pc, #32]	; (9728 <_fflush_r+0x54>)
    9708:	429c      	cmp	r4, r3
    970a:	d100      	bne.n	970e <_fflush_r+0x3a>
    970c:	68ec      	ldr	r4, [r5, #12]
    970e:	220c      	movs	r2, #12
    9710:	5ea3      	ldrsh	r3, [r4, r2]
    9712:	2b00      	cmp	r3, #0
    9714:	d0e4      	beq.n	96e0 <_fflush_r+0xc>
    9716:	1c28      	adds	r0, r5, #0
    9718:	1c21      	adds	r1, r4, #0
    971a:	f7ff ff51 	bl	95c0 <__sflush_r>
    971e:	bd38      	pop	{r3, r4, r5, pc}
    9720:	0000f9d4 	.word	0x0000f9d4
    9724:	0000f9f4 	.word	0x0000f9f4
    9728:	0000fa14 	.word	0x0000fa14

0000972c <_cleanup_r>:
    972c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    972e:	1c04      	adds	r4, r0, #0
    9730:	1c07      	adds	r7, r0, #0
    9732:	3448      	adds	r4, #72	; 0x48
    9734:	2c00      	cmp	r4, #0
    9736:	d012      	beq.n	975e <_cleanup_r+0x32>
    9738:	68a5      	ldr	r5, [r4, #8]
    973a:	6866      	ldr	r6, [r4, #4]
    973c:	3e01      	subs	r6, #1
    973e:	d40c      	bmi.n	975a <_cleanup_r+0x2e>
    9740:	89ab      	ldrh	r3, [r5, #12]
    9742:	2b01      	cmp	r3, #1
    9744:	d907      	bls.n	9756 <_cleanup_r+0x2a>
    9746:	220e      	movs	r2, #14
    9748:	5eab      	ldrsh	r3, [r5, r2]
    974a:	3301      	adds	r3, #1
    974c:	d003      	beq.n	9756 <_cleanup_r+0x2a>
    974e:	1c38      	adds	r0, r7, #0
    9750:	1c29      	adds	r1, r5, #0
    9752:	f7ff ffbf 	bl	96d4 <_fflush_r>
    9756:	3568      	adds	r5, #104	; 0x68
    9758:	e7f0      	b.n	973c <_cleanup_r+0x10>
    975a:	6824      	ldr	r4, [r4, #0]
    975c:	e7ea      	b.n	9734 <_cleanup_r+0x8>
    975e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00009760 <std.isra.0>:
    9760:	2300      	movs	r3, #0
    9762:	b510      	push	{r4, lr}
    9764:	1c04      	adds	r4, r0, #0
    9766:	6003      	str	r3, [r0, #0]
    9768:	6043      	str	r3, [r0, #4]
    976a:	6083      	str	r3, [r0, #8]
    976c:	8181      	strh	r1, [r0, #12]
    976e:	6643      	str	r3, [r0, #100]	; 0x64
    9770:	81c2      	strh	r2, [r0, #14]
    9772:	6103      	str	r3, [r0, #16]
    9774:	6143      	str	r3, [r0, #20]
    9776:	6183      	str	r3, [r0, #24]
    9778:	1c19      	adds	r1, r3, #0
    977a:	2208      	movs	r2, #8
    977c:	305c      	adds	r0, #92	; 0x5c
    977e:	f7fd f910 	bl	69a2 <memset>
    9782:	4b05      	ldr	r3, [pc, #20]	; (9798 <std.isra.0+0x38>)
    9784:	6224      	str	r4, [r4, #32]
    9786:	6263      	str	r3, [r4, #36]	; 0x24
    9788:	4b04      	ldr	r3, [pc, #16]	; (979c <std.isra.0+0x3c>)
    978a:	62a3      	str	r3, [r4, #40]	; 0x28
    978c:	4b04      	ldr	r3, [pc, #16]	; (97a0 <std.isra.0+0x40>)
    978e:	62e3      	str	r3, [r4, #44]	; 0x2c
    9790:	4b04      	ldr	r3, [pc, #16]	; (97a4 <std.isra.0+0x44>)
    9792:	6323      	str	r3, [r4, #48]	; 0x30
    9794:	bd10      	pop	{r4, pc}
    9796:	46c0      	nop			; (mov r8, r8)
    9798:	0000a9a1 	.word	0x0000a9a1
    979c:	0000a9c9 	.word	0x0000a9c9
    97a0:	0000aa01 	.word	0x0000aa01
    97a4:	0000aa2d 	.word	0x0000aa2d

000097a8 <__sfmoreglue>:
    97a8:	b570      	push	{r4, r5, r6, lr}
    97aa:	1e4b      	subs	r3, r1, #1
    97ac:	2568      	movs	r5, #104	; 0x68
    97ae:	435d      	muls	r5, r3
    97b0:	1c0e      	adds	r6, r1, #0
    97b2:	1c29      	adds	r1, r5, #0
    97b4:	3174      	adds	r1, #116	; 0x74
    97b6:	f001 f867 	bl	a888 <_malloc_r>
    97ba:	1e04      	subs	r4, r0, #0
    97bc:	d008      	beq.n	97d0 <__sfmoreglue+0x28>
    97be:	2100      	movs	r1, #0
    97c0:	6001      	str	r1, [r0, #0]
    97c2:	6046      	str	r6, [r0, #4]
    97c4:	1c2a      	adds	r2, r5, #0
    97c6:	300c      	adds	r0, #12
    97c8:	60a0      	str	r0, [r4, #8]
    97ca:	3268      	adds	r2, #104	; 0x68
    97cc:	f7fd f8e9 	bl	69a2 <memset>
    97d0:	1c20      	adds	r0, r4, #0
    97d2:	bd70      	pop	{r4, r5, r6, pc}

000097d4 <__sinit>:
    97d4:	6983      	ldr	r3, [r0, #24]
    97d6:	b513      	push	{r0, r1, r4, lr}
    97d8:	1c04      	adds	r4, r0, #0
    97da:	2b00      	cmp	r3, #0
    97dc:	d127      	bne.n	982e <__sinit+0x5a>
    97de:	6483      	str	r3, [r0, #72]	; 0x48
    97e0:	64c3      	str	r3, [r0, #76]	; 0x4c
    97e2:	6503      	str	r3, [r0, #80]	; 0x50
    97e4:	4b12      	ldr	r3, [pc, #72]	; (9830 <__sinit+0x5c>)
    97e6:	4a13      	ldr	r2, [pc, #76]	; (9834 <__sinit+0x60>)
    97e8:	681b      	ldr	r3, [r3, #0]
    97ea:	6282      	str	r2, [r0, #40]	; 0x28
    97ec:	4298      	cmp	r0, r3
    97ee:	d101      	bne.n	97f4 <__sinit+0x20>
    97f0:	2301      	movs	r3, #1
    97f2:	6183      	str	r3, [r0, #24]
    97f4:	1c20      	adds	r0, r4, #0
    97f6:	f000 f81f 	bl	9838 <__sfp>
    97fa:	6060      	str	r0, [r4, #4]
    97fc:	1c20      	adds	r0, r4, #0
    97fe:	f000 f81b 	bl	9838 <__sfp>
    9802:	60a0      	str	r0, [r4, #8]
    9804:	1c20      	adds	r0, r4, #0
    9806:	f000 f817 	bl	9838 <__sfp>
    980a:	2104      	movs	r1, #4
    980c:	60e0      	str	r0, [r4, #12]
    980e:	2200      	movs	r2, #0
    9810:	6860      	ldr	r0, [r4, #4]
    9812:	f7ff ffa5 	bl	9760 <std.isra.0>
    9816:	68a0      	ldr	r0, [r4, #8]
    9818:	2109      	movs	r1, #9
    981a:	2201      	movs	r2, #1
    981c:	f7ff ffa0 	bl	9760 <std.isra.0>
    9820:	68e0      	ldr	r0, [r4, #12]
    9822:	2112      	movs	r1, #18
    9824:	2202      	movs	r2, #2
    9826:	f7ff ff9b 	bl	9760 <std.isra.0>
    982a:	2301      	movs	r3, #1
    982c:	61a3      	str	r3, [r4, #24]
    982e:	bd13      	pop	{r0, r1, r4, pc}
    9830:	0000f82c 	.word	0x0000f82c
    9834:	0000972d 	.word	0x0000972d

00009838 <__sfp>:
    9838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    983a:	4b1d      	ldr	r3, [pc, #116]	; (98b0 <__sfp+0x78>)
    983c:	1c07      	adds	r7, r0, #0
    983e:	681e      	ldr	r6, [r3, #0]
    9840:	69b2      	ldr	r2, [r6, #24]
    9842:	2a00      	cmp	r2, #0
    9844:	d102      	bne.n	984c <__sfp+0x14>
    9846:	1c30      	adds	r0, r6, #0
    9848:	f7ff ffc4 	bl	97d4 <__sinit>
    984c:	3648      	adds	r6, #72	; 0x48
    984e:	68b4      	ldr	r4, [r6, #8]
    9850:	6873      	ldr	r3, [r6, #4]
    9852:	3b01      	subs	r3, #1
    9854:	d405      	bmi.n	9862 <__sfp+0x2a>
    9856:	220c      	movs	r2, #12
    9858:	5ea5      	ldrsh	r5, [r4, r2]
    985a:	2d00      	cmp	r5, #0
    985c:	d010      	beq.n	9880 <__sfp+0x48>
    985e:	3468      	adds	r4, #104	; 0x68
    9860:	e7f7      	b.n	9852 <__sfp+0x1a>
    9862:	6833      	ldr	r3, [r6, #0]
    9864:	2b00      	cmp	r3, #0
    9866:	d106      	bne.n	9876 <__sfp+0x3e>
    9868:	1c38      	adds	r0, r7, #0
    986a:	2104      	movs	r1, #4
    986c:	f7ff ff9c 	bl	97a8 <__sfmoreglue>
    9870:	6030      	str	r0, [r6, #0]
    9872:	2800      	cmp	r0, #0
    9874:	d001      	beq.n	987a <__sfp+0x42>
    9876:	6836      	ldr	r6, [r6, #0]
    9878:	e7e9      	b.n	984e <__sfp+0x16>
    987a:	230c      	movs	r3, #12
    987c:	603b      	str	r3, [r7, #0]
    987e:	e016      	b.n	98ae <__sfp+0x76>
    9880:	2301      	movs	r3, #1
    9882:	425b      	negs	r3, r3
    9884:	81e3      	strh	r3, [r4, #14]
    9886:	1c20      	adds	r0, r4, #0
    9888:	2301      	movs	r3, #1
    988a:	81a3      	strh	r3, [r4, #12]
    988c:	6665      	str	r5, [r4, #100]	; 0x64
    988e:	6025      	str	r5, [r4, #0]
    9890:	60a5      	str	r5, [r4, #8]
    9892:	6065      	str	r5, [r4, #4]
    9894:	6125      	str	r5, [r4, #16]
    9896:	6165      	str	r5, [r4, #20]
    9898:	61a5      	str	r5, [r4, #24]
    989a:	305c      	adds	r0, #92	; 0x5c
    989c:	1c29      	adds	r1, r5, #0
    989e:	2208      	movs	r2, #8
    98a0:	f7fd f87f 	bl	69a2 <memset>
    98a4:	6365      	str	r5, [r4, #52]	; 0x34
    98a6:	63a5      	str	r5, [r4, #56]	; 0x38
    98a8:	64a5      	str	r5, [r4, #72]	; 0x48
    98aa:	64e5      	str	r5, [r4, #76]	; 0x4c
    98ac:	1c20      	adds	r0, r4, #0
    98ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    98b0:	0000f82c 	.word	0x0000f82c

000098b4 <rshift>:
    98b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    98b6:	1c03      	adds	r3, r0, #0
    98b8:	6906      	ldr	r6, [r0, #16]
    98ba:	3314      	adds	r3, #20
    98bc:	114c      	asrs	r4, r1, #5
    98be:	1c1a      	adds	r2, r3, #0
    98c0:	42b4      	cmp	r4, r6
    98c2:	da27      	bge.n	9914 <rshift+0x60>
    98c4:	00b6      	lsls	r6, r6, #2
    98c6:	199e      	adds	r6, r3, r6
    98c8:	00a4      	lsls	r4, r4, #2
    98ca:	221f      	movs	r2, #31
    98cc:	9601      	str	r6, [sp, #4]
    98ce:	191c      	adds	r4, r3, r4
    98d0:	4011      	ands	r1, r2
    98d2:	d101      	bne.n	98d8 <rshift+0x24>
    98d4:	1c19      	adds	r1, r3, #0
    98d6:	e016      	b.n	9906 <rshift+0x52>
    98d8:	2220      	movs	r2, #32
    98da:	cc20      	ldmia	r4!, {r5}
    98dc:	1a52      	subs	r2, r2, r1
    98de:	4694      	mov	ip, r2
    98e0:	40cd      	lsrs	r5, r1
    98e2:	1c1f      	adds	r7, r3, #0
    98e4:	9e01      	ldr	r6, [sp, #4]
    98e6:	1c3a      	adds	r2, r7, #0
    98e8:	42b4      	cmp	r4, r6
    98ea:	d207      	bcs.n	98fc <rshift+0x48>
    98ec:	6822      	ldr	r2, [r4, #0]
    98ee:	4666      	mov	r6, ip
    98f0:	40b2      	lsls	r2, r6
    98f2:	4315      	orrs	r5, r2
    98f4:	c720      	stmia	r7!, {r5}
    98f6:	cc20      	ldmia	r4!, {r5}
    98f8:	40cd      	lsrs	r5, r1
    98fa:	e7f3      	b.n	98e4 <rshift+0x30>
    98fc:	603d      	str	r5, [r7, #0]
    98fe:	2d00      	cmp	r5, #0
    9900:	d008      	beq.n	9914 <rshift+0x60>
    9902:	3204      	adds	r2, #4
    9904:	e006      	b.n	9914 <rshift+0x60>
    9906:	9d01      	ldr	r5, [sp, #4]
    9908:	1c0a      	adds	r2, r1, #0
    990a:	42ac      	cmp	r4, r5
    990c:	d202      	bcs.n	9914 <rshift+0x60>
    990e:	cc04      	ldmia	r4!, {r2}
    9910:	c104      	stmia	r1!, {r2}
    9912:	e7f8      	b.n	9906 <rshift+0x52>
    9914:	1ad3      	subs	r3, r2, r3
    9916:	109b      	asrs	r3, r3, #2
    9918:	6103      	str	r3, [r0, #16]
    991a:	d100      	bne.n	991e <rshift+0x6a>
    991c:	6143      	str	r3, [r0, #20]
    991e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00009920 <__hexdig_fun>:
    9920:	1c02      	adds	r2, r0, #0
    9922:	3a30      	subs	r2, #48	; 0x30
    9924:	1c03      	adds	r3, r0, #0
    9926:	2a09      	cmp	r2, #9
    9928:	d801      	bhi.n	992e <__hexdig_fun+0xe>
    992a:	3b20      	subs	r3, #32
    992c:	e00b      	b.n	9946 <__hexdig_fun+0x26>
    992e:	1c02      	adds	r2, r0, #0
    9930:	3a61      	subs	r2, #97	; 0x61
    9932:	2a05      	cmp	r2, #5
    9934:	d801      	bhi.n	993a <__hexdig_fun+0x1a>
    9936:	3b47      	subs	r3, #71	; 0x47
    9938:	e005      	b.n	9946 <__hexdig_fun+0x26>
    993a:	1c1a      	adds	r2, r3, #0
    993c:	3a41      	subs	r2, #65	; 0x41
    993e:	2000      	movs	r0, #0
    9940:	2a05      	cmp	r2, #5
    9942:	d801      	bhi.n	9948 <__hexdig_fun+0x28>
    9944:	3b27      	subs	r3, #39	; 0x27
    9946:	b2d8      	uxtb	r0, r3
    9948:	4770      	bx	lr

0000994a <__gethex>:
    994a:	b5f0      	push	{r4, r5, r6, r7, lr}
    994c:	b08f      	sub	sp, #60	; 0x3c
    994e:	9206      	str	r2, [sp, #24]
    9950:	930c      	str	r3, [sp, #48]	; 0x30
    9952:	910a      	str	r1, [sp, #40]	; 0x28
    9954:	9008      	str	r0, [sp, #32]
    9956:	f000 fac1 	bl	9edc <_localeconv_r>
    995a:	6800      	ldr	r0, [r0, #0]
    995c:	900b      	str	r0, [sp, #44]	; 0x2c
    995e:	f7fd f913 	bl	6b88 <strlen>
    9962:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    9964:	9007      	str	r0, [sp, #28]
    9966:	182b      	adds	r3, r5, r0
    9968:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    996a:	3b01      	subs	r3, #1
    996c:	781b      	ldrb	r3, [r3, #0]
    996e:	682a      	ldr	r2, [r5, #0]
    9970:	930d      	str	r3, [sp, #52]	; 0x34
    9972:	1c93      	adds	r3, r2, #2
    9974:	9305      	str	r3, [sp, #20]
    9976:	9d05      	ldr	r5, [sp, #20]
    9978:	1a99      	subs	r1, r3, r2
    997a:	7828      	ldrb	r0, [r5, #0]
    997c:	3902      	subs	r1, #2
    997e:	9109      	str	r1, [sp, #36]	; 0x24
    9980:	3301      	adds	r3, #1
    9982:	2830      	cmp	r0, #48	; 0x30
    9984:	d0f6      	beq.n	9974 <__gethex+0x2a>
    9986:	f7ff ffcb 	bl	9920 <__hexdig_fun>
    998a:	1e06      	subs	r6, r0, #0
    998c:	d11f      	bne.n	99ce <__gethex+0x84>
    998e:	9805      	ldr	r0, [sp, #20]
    9990:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9992:	9a07      	ldr	r2, [sp, #28]
    9994:	f001 f850 	bl	aa38 <strncmp>
    9998:	2800      	cmp	r0, #0
    999a:	d13b      	bne.n	9a14 <__gethex+0xca>
    999c:	9807      	ldr	r0, [sp, #28]
    999e:	182f      	adds	r7, r5, r0
    99a0:	7838      	ldrb	r0, [r7, #0]
    99a2:	f7ff ffbd 	bl	9920 <__hexdig_fun>
    99a6:	2800      	cmp	r0, #0
    99a8:	d037      	beq.n	9a1a <__gethex+0xd0>
    99aa:	9705      	str	r7, [sp, #20]
    99ac:	9d05      	ldr	r5, [sp, #20]
    99ae:	7828      	ldrb	r0, [r5, #0]
    99b0:	2830      	cmp	r0, #48	; 0x30
    99b2:	d103      	bne.n	99bc <__gethex+0x72>
    99b4:	9d05      	ldr	r5, [sp, #20]
    99b6:	3501      	adds	r5, #1
    99b8:	9505      	str	r5, [sp, #20]
    99ba:	e7f7      	b.n	99ac <__gethex+0x62>
    99bc:	f7ff ffb0 	bl	9920 <__hexdig_fun>
    99c0:	4245      	negs	r5, r0
    99c2:	4145      	adcs	r5, r0
    99c4:	9503      	str	r5, [sp, #12]
    99c6:	2501      	movs	r5, #1
    99c8:	1c3e      	adds	r6, r7, #0
    99ca:	9509      	str	r5, [sp, #36]	; 0x24
    99cc:	e002      	b.n	99d4 <__gethex+0x8a>
    99ce:	2500      	movs	r5, #0
    99d0:	9503      	str	r5, [sp, #12]
    99d2:	1c2e      	adds	r6, r5, #0
    99d4:	9f05      	ldr	r7, [sp, #20]
    99d6:	7838      	ldrb	r0, [r7, #0]
    99d8:	f7ff ffa2 	bl	9920 <__hexdig_fun>
    99dc:	2800      	cmp	r0, #0
    99de:	d001      	beq.n	99e4 <__gethex+0x9a>
    99e0:	3701      	adds	r7, #1
    99e2:	e7f8      	b.n	99d6 <__gethex+0x8c>
    99e4:	1c38      	adds	r0, r7, #0
    99e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    99e8:	9a07      	ldr	r2, [sp, #28]
    99ea:	f001 f825 	bl	aa38 <strncmp>
    99ee:	2800      	cmp	r0, #0
    99f0:	d10b      	bne.n	9a0a <__gethex+0xc0>
    99f2:	2e00      	cmp	r6, #0
    99f4:	d10b      	bne.n	9a0e <__gethex+0xc4>
    99f6:	9d07      	ldr	r5, [sp, #28]
    99f8:	197f      	adds	r7, r7, r5
    99fa:	1c3e      	adds	r6, r7, #0
    99fc:	7838      	ldrb	r0, [r7, #0]
    99fe:	f7ff ff8f 	bl	9920 <__hexdig_fun>
    9a02:	2800      	cmp	r0, #0
    9a04:	d001      	beq.n	9a0a <__gethex+0xc0>
    9a06:	3701      	adds	r7, #1
    9a08:	e7f8      	b.n	99fc <__gethex+0xb2>
    9a0a:	2e00      	cmp	r6, #0
    9a0c:	d009      	beq.n	9a22 <__gethex+0xd8>
    9a0e:	1bf6      	subs	r6, r6, r7
    9a10:	00b6      	lsls	r6, r6, #2
    9a12:	e006      	b.n	9a22 <__gethex+0xd8>
    9a14:	9f05      	ldr	r7, [sp, #20]
    9a16:	9604      	str	r6, [sp, #16]
    9a18:	e000      	b.n	9a1c <__gethex+0xd2>
    9a1a:	9004      	str	r0, [sp, #16]
    9a1c:	2501      	movs	r5, #1
    9a1e:	9503      	str	r5, [sp, #12]
    9a20:	e000      	b.n	9a24 <__gethex+0xda>
    9a22:	9604      	str	r6, [sp, #16]
    9a24:	783b      	ldrb	r3, [r7, #0]
    9a26:	2b50      	cmp	r3, #80	; 0x50
    9a28:	d001      	beq.n	9a2e <__gethex+0xe4>
    9a2a:	2b70      	cmp	r3, #112	; 0x70
    9a2c:	d127      	bne.n	9a7e <__gethex+0x134>
    9a2e:	787b      	ldrb	r3, [r7, #1]
    9a30:	2b2b      	cmp	r3, #43	; 0x2b
    9a32:	d004      	beq.n	9a3e <__gethex+0xf4>
    9a34:	2b2d      	cmp	r3, #45	; 0x2d
    9a36:	d004      	beq.n	9a42 <__gethex+0xf8>
    9a38:	1c7c      	adds	r4, r7, #1
    9a3a:	2600      	movs	r6, #0
    9a3c:	e003      	b.n	9a46 <__gethex+0xfc>
    9a3e:	2600      	movs	r6, #0
    9a40:	e000      	b.n	9a44 <__gethex+0xfa>
    9a42:	2601      	movs	r6, #1
    9a44:	1cbc      	adds	r4, r7, #2
    9a46:	7820      	ldrb	r0, [r4, #0]
    9a48:	f7ff ff6a 	bl	9920 <__hexdig_fun>
    9a4c:	1e43      	subs	r3, r0, #1
    9a4e:	b2db      	uxtb	r3, r3
    9a50:	1c05      	adds	r5, r0, #0
    9a52:	2b18      	cmp	r3, #24
    9a54:	d813      	bhi.n	9a7e <__gethex+0x134>
    9a56:	3401      	adds	r4, #1
    9a58:	7820      	ldrb	r0, [r4, #0]
    9a5a:	f7ff ff61 	bl	9920 <__hexdig_fun>
    9a5e:	1e43      	subs	r3, r0, #1
    9a60:	b2db      	uxtb	r3, r3
    9a62:	3d10      	subs	r5, #16
    9a64:	2b18      	cmp	r3, #24
    9a66:	d803      	bhi.n	9a70 <__gethex+0x126>
    9a68:	230a      	movs	r3, #10
    9a6a:	435d      	muls	r5, r3
    9a6c:	182d      	adds	r5, r5, r0
    9a6e:	e7f2      	b.n	9a56 <__gethex+0x10c>
    9a70:	2e00      	cmp	r6, #0
    9a72:	d000      	beq.n	9a76 <__gethex+0x12c>
    9a74:	426d      	negs	r5, r5
    9a76:	9804      	ldr	r0, [sp, #16]
    9a78:	1940      	adds	r0, r0, r5
    9a7a:	9004      	str	r0, [sp, #16]
    9a7c:	e000      	b.n	9a80 <__gethex+0x136>
    9a7e:	1c3c      	adds	r4, r7, #0
    9a80:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    9a82:	602c      	str	r4, [r5, #0]
    9a84:	9d03      	ldr	r5, [sp, #12]
    9a86:	2d00      	cmp	r5, #0
    9a88:	d006      	beq.n	9a98 <__gethex+0x14e>
    9a8a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    9a8c:	2006      	movs	r0, #6
    9a8e:	426b      	negs	r3, r5
    9a90:	416b      	adcs	r3, r5
    9a92:	425b      	negs	r3, r3
    9a94:	4018      	ands	r0, r3
    9a96:	e174      	b.n	9d82 <__gethex+0x438>
    9a98:	9d05      	ldr	r5, [sp, #20]
    9a9a:	9903      	ldr	r1, [sp, #12]
    9a9c:	1b7b      	subs	r3, r7, r5
    9a9e:	3b01      	subs	r3, #1
    9aa0:	2b07      	cmp	r3, #7
    9aa2:	dd02      	ble.n	9aaa <__gethex+0x160>
    9aa4:	3101      	adds	r1, #1
    9aa6:	105b      	asrs	r3, r3, #1
    9aa8:	e7fa      	b.n	9aa0 <__gethex+0x156>
    9aaa:	9808      	ldr	r0, [sp, #32]
    9aac:	f000 fa98 	bl	9fe0 <_Balloc>
    9ab0:	1c05      	adds	r5, r0, #0
    9ab2:	3514      	adds	r5, #20
    9ab4:	9503      	str	r5, [sp, #12]
    9ab6:	9509      	str	r5, [sp, #36]	; 0x24
    9ab8:	2500      	movs	r5, #0
    9aba:	1c04      	adds	r4, r0, #0
    9abc:	1c2e      	adds	r6, r5, #0
    9abe:	9a05      	ldr	r2, [sp, #20]
    9ac0:	4297      	cmp	r7, r2
    9ac2:	d927      	bls.n	9b14 <__gethex+0x1ca>
    9ac4:	3f01      	subs	r7, #1
    9ac6:	783b      	ldrb	r3, [r7, #0]
    9ac8:	980d      	ldr	r0, [sp, #52]	; 0x34
    9aca:	970a      	str	r7, [sp, #40]	; 0x28
    9acc:	4283      	cmp	r3, r0
    9ace:	d008      	beq.n	9ae2 <__gethex+0x198>
    9ad0:	2e20      	cmp	r6, #32
    9ad2:	d114      	bne.n	9afe <__gethex+0x1b4>
    9ad4:	9809      	ldr	r0, [sp, #36]	; 0x24
    9ad6:	6005      	str	r5, [r0, #0]
    9ad8:	3004      	adds	r0, #4
    9ada:	2500      	movs	r5, #0
    9adc:	9009      	str	r0, [sp, #36]	; 0x24
    9ade:	1c2e      	adds	r6, r5, #0
    9ae0:	e00d      	b.n	9afe <__gethex+0x1b4>
    9ae2:	990a      	ldr	r1, [sp, #40]	; 0x28
    9ae4:	9a07      	ldr	r2, [sp, #28]
    9ae6:	9b05      	ldr	r3, [sp, #20]
    9ae8:	1a8f      	subs	r7, r1, r2
    9aea:	3701      	adds	r7, #1
    9aec:	429f      	cmp	r7, r3
    9aee:	d3ef      	bcc.n	9ad0 <__gethex+0x186>
    9af0:	1c38      	adds	r0, r7, #0
    9af2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9af4:	f000 ffa0 	bl	aa38 <strncmp>
    9af8:	2800      	cmp	r0, #0
    9afa:	d0e0      	beq.n	9abe <__gethex+0x174>
    9afc:	e7e8      	b.n	9ad0 <__gethex+0x186>
    9afe:	990a      	ldr	r1, [sp, #40]	; 0x28
    9b00:	7808      	ldrb	r0, [r1, #0]
    9b02:	f7ff ff0d 	bl	9920 <__hexdig_fun>
    9b06:	230f      	movs	r3, #15
    9b08:	4018      	ands	r0, r3
    9b0a:	40b0      	lsls	r0, r6
    9b0c:	4305      	orrs	r5, r0
    9b0e:	3604      	adds	r6, #4
    9b10:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    9b12:	e7d4      	b.n	9abe <__gethex+0x174>
    9b14:	9e09      	ldr	r6, [sp, #36]	; 0x24
    9b16:	9b03      	ldr	r3, [sp, #12]
    9b18:	c620      	stmia	r6!, {r5}
    9b1a:	1af6      	subs	r6, r6, r3
    9b1c:	10b6      	asrs	r6, r6, #2
    9b1e:	6126      	str	r6, [r4, #16]
    9b20:	1c28      	adds	r0, r5, #0
    9b22:	f000 fb2c 	bl	a17e <__hi0bits>
    9b26:	9d06      	ldr	r5, [sp, #24]
    9b28:	0176      	lsls	r6, r6, #5
    9b2a:	682f      	ldr	r7, [r5, #0]
    9b2c:	1a36      	subs	r6, r6, r0
    9b2e:	42be      	cmp	r6, r7
    9b30:	dd27      	ble.n	9b82 <__gethex+0x238>
    9b32:	1bf6      	subs	r6, r6, r7
    9b34:	1c20      	adds	r0, r4, #0
    9b36:	1c31      	adds	r1, r6, #0
    9b38:	f000 fe2e 	bl	a798 <__any_on>
    9b3c:	2500      	movs	r5, #0
    9b3e:	42a8      	cmp	r0, r5
    9b40:	d017      	beq.n	9b72 <__gethex+0x228>
    9b42:	1e73      	subs	r3, r6, #1
    9b44:	221f      	movs	r2, #31
    9b46:	2501      	movs	r5, #1
    9b48:	401a      	ands	r2, r3
    9b4a:	1c28      	adds	r0, r5, #0
    9b4c:	4090      	lsls	r0, r2
    9b4e:	1159      	asrs	r1, r3, #5
    9b50:	1c02      	adds	r2, r0, #0
    9b52:	9803      	ldr	r0, [sp, #12]
    9b54:	0089      	lsls	r1, r1, #2
    9b56:	5809      	ldr	r1, [r1, r0]
    9b58:	4211      	tst	r1, r2
    9b5a:	d00a      	beq.n	9b72 <__gethex+0x228>
    9b5c:	42ab      	cmp	r3, r5
    9b5e:	dc01      	bgt.n	9b64 <__gethex+0x21a>
    9b60:	2502      	movs	r5, #2
    9b62:	e006      	b.n	9b72 <__gethex+0x228>
    9b64:	1eb1      	subs	r1, r6, #2
    9b66:	1c20      	adds	r0, r4, #0
    9b68:	f000 fe16 	bl	a798 <__any_on>
    9b6c:	2800      	cmp	r0, #0
    9b6e:	d0f7      	beq.n	9b60 <__gethex+0x216>
    9b70:	2503      	movs	r5, #3
    9b72:	1c31      	adds	r1, r6, #0
    9b74:	1c20      	adds	r0, r4, #0
    9b76:	f7ff fe9d 	bl	98b4 <rshift>
    9b7a:	9904      	ldr	r1, [sp, #16]
    9b7c:	1989      	adds	r1, r1, r6
    9b7e:	9104      	str	r1, [sp, #16]
    9b80:	e00f      	b.n	9ba2 <__gethex+0x258>
    9b82:	2500      	movs	r5, #0
    9b84:	42be      	cmp	r6, r7
    9b86:	da0c      	bge.n	9ba2 <__gethex+0x258>
    9b88:	1bbe      	subs	r6, r7, r6
    9b8a:	1c21      	adds	r1, r4, #0
    9b8c:	1c32      	adds	r2, r6, #0
    9b8e:	9808      	ldr	r0, [sp, #32]
    9b90:	f000 fc28 	bl	a3e4 <__lshift>
    9b94:	9a04      	ldr	r2, [sp, #16]
    9b96:	1c03      	adds	r3, r0, #0
    9b98:	1b92      	subs	r2, r2, r6
    9b9a:	3314      	adds	r3, #20
    9b9c:	1c04      	adds	r4, r0, #0
    9b9e:	9204      	str	r2, [sp, #16]
    9ba0:	9303      	str	r3, [sp, #12]
    9ba2:	9806      	ldr	r0, [sp, #24]
    9ba4:	9904      	ldr	r1, [sp, #16]
    9ba6:	6880      	ldr	r0, [r0, #8]
    9ba8:	4281      	cmp	r1, r0
    9baa:	dd08      	ble.n	9bbe <__gethex+0x274>
    9bac:	9808      	ldr	r0, [sp, #32]
    9bae:	1c21      	adds	r1, r4, #0
    9bb0:	f000 fa4e 	bl	a050 <_Bfree>
    9bb4:	9d14      	ldr	r5, [sp, #80]	; 0x50
    9bb6:	2300      	movs	r3, #0
    9bb8:	602b      	str	r3, [r5, #0]
    9bba:	20a3      	movs	r0, #163	; 0xa3
    9bbc:	e0e1      	b.n	9d82 <__gethex+0x438>
    9bbe:	9806      	ldr	r0, [sp, #24]
    9bc0:	9904      	ldr	r1, [sp, #16]
    9bc2:	6846      	ldr	r6, [r0, #4]
    9bc4:	42b1      	cmp	r1, r6
    9bc6:	da54      	bge.n	9c72 <__gethex+0x328>
    9bc8:	1a76      	subs	r6, r6, r1
    9bca:	42be      	cmp	r6, r7
    9bcc:	db2d      	blt.n	9c2a <__gethex+0x2e0>
    9bce:	68c3      	ldr	r3, [r0, #12]
    9bd0:	2b02      	cmp	r3, #2
    9bd2:	d01a      	beq.n	9c0a <__gethex+0x2c0>
    9bd4:	2b03      	cmp	r3, #3
    9bd6:	d01c      	beq.n	9c12 <__gethex+0x2c8>
    9bd8:	2b01      	cmp	r3, #1
    9bda:	d11d      	bne.n	9c18 <__gethex+0x2ce>
    9bdc:	42be      	cmp	r6, r7
    9bde:	d11b      	bne.n	9c18 <__gethex+0x2ce>
    9be0:	2f01      	cmp	r7, #1
    9be2:	dc0b      	bgt.n	9bfc <__gethex+0x2b2>
    9be4:	9a06      	ldr	r2, [sp, #24]
    9be6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    9be8:	6852      	ldr	r2, [r2, #4]
    9bea:	2301      	movs	r3, #1
    9bec:	602a      	str	r2, [r5, #0]
    9bee:	9d03      	ldr	r5, [sp, #12]
    9bf0:	6123      	str	r3, [r4, #16]
    9bf2:	602b      	str	r3, [r5, #0]
    9bf4:	9d14      	ldr	r5, [sp, #80]	; 0x50
    9bf6:	2062      	movs	r0, #98	; 0x62
    9bf8:	602c      	str	r4, [r5, #0]
    9bfa:	e0c2      	b.n	9d82 <__gethex+0x438>
    9bfc:	1e79      	subs	r1, r7, #1
    9bfe:	1c20      	adds	r0, r4, #0
    9c00:	f000 fdca 	bl	a798 <__any_on>
    9c04:	2800      	cmp	r0, #0
    9c06:	d1ed      	bne.n	9be4 <__gethex+0x29a>
    9c08:	e006      	b.n	9c18 <__gethex+0x2ce>
    9c0a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    9c0c:	2d00      	cmp	r5, #0
    9c0e:	d0e9      	beq.n	9be4 <__gethex+0x29a>
    9c10:	e002      	b.n	9c18 <__gethex+0x2ce>
    9c12:	9d15      	ldr	r5, [sp, #84]	; 0x54
    9c14:	2d00      	cmp	r5, #0
    9c16:	d1e5      	bne.n	9be4 <__gethex+0x29a>
    9c18:	9808      	ldr	r0, [sp, #32]
    9c1a:	1c21      	adds	r1, r4, #0
    9c1c:	f000 fa18 	bl	a050 <_Bfree>
    9c20:	9d14      	ldr	r5, [sp, #80]	; 0x50
    9c22:	2300      	movs	r3, #0
    9c24:	602b      	str	r3, [r5, #0]
    9c26:	2050      	movs	r0, #80	; 0x50
    9c28:	e0ab      	b.n	9d82 <__gethex+0x438>
    9c2a:	1e70      	subs	r0, r6, #1
    9c2c:	9004      	str	r0, [sp, #16]
    9c2e:	2d00      	cmp	r5, #0
    9c30:	d107      	bne.n	9c42 <__gethex+0x2f8>
    9c32:	2800      	cmp	r0, #0
    9c34:	dd06      	ble.n	9c44 <__gethex+0x2fa>
    9c36:	1c20      	adds	r0, r4, #0
    9c38:	9904      	ldr	r1, [sp, #16]
    9c3a:	f000 fdad 	bl	a798 <__any_on>
    9c3e:	1c05      	adds	r5, r0, #0
    9c40:	e000      	b.n	9c44 <__gethex+0x2fa>
    9c42:	2501      	movs	r5, #1
    9c44:	9904      	ldr	r1, [sp, #16]
    9c46:	9803      	ldr	r0, [sp, #12]
    9c48:	114b      	asrs	r3, r1, #5
    9c4a:	221f      	movs	r2, #31
    9c4c:	009b      	lsls	r3, r3, #2
    9c4e:	4011      	ands	r1, r2
    9c50:	581b      	ldr	r3, [r3, r0]
    9c52:	2201      	movs	r2, #1
    9c54:	408a      	lsls	r2, r1
    9c56:	4213      	tst	r3, r2
    9c58:	d001      	beq.n	9c5e <__gethex+0x314>
    9c5a:	2302      	movs	r3, #2
    9c5c:	431d      	orrs	r5, r3
    9c5e:	1c31      	adds	r1, r6, #0
    9c60:	1c20      	adds	r0, r4, #0
    9c62:	f7ff fe27 	bl	98b4 <rshift>
    9c66:	9906      	ldr	r1, [sp, #24]
    9c68:	1bbf      	subs	r7, r7, r6
    9c6a:	6849      	ldr	r1, [r1, #4]
    9c6c:	2602      	movs	r6, #2
    9c6e:	9104      	str	r1, [sp, #16]
    9c70:	e000      	b.n	9c74 <__gethex+0x32a>
    9c72:	2601      	movs	r6, #1
    9c74:	2d00      	cmp	r5, #0
    9c76:	d07e      	beq.n	9d76 <__gethex+0x42c>
    9c78:	9a06      	ldr	r2, [sp, #24]
    9c7a:	68d3      	ldr	r3, [r2, #12]
    9c7c:	2b02      	cmp	r3, #2
    9c7e:	d00b      	beq.n	9c98 <__gethex+0x34e>
    9c80:	2b03      	cmp	r3, #3
    9c82:	d00d      	beq.n	9ca0 <__gethex+0x356>
    9c84:	2b01      	cmp	r3, #1
    9c86:	d174      	bne.n	9d72 <__gethex+0x428>
    9c88:	07a8      	lsls	r0, r5, #30
    9c8a:	d572      	bpl.n	9d72 <__gethex+0x428>
    9c8c:	9903      	ldr	r1, [sp, #12]
    9c8e:	680a      	ldr	r2, [r1, #0]
    9c90:	4315      	orrs	r5, r2
    9c92:	421d      	tst	r5, r3
    9c94:	d107      	bne.n	9ca6 <__gethex+0x35c>
    9c96:	e06c      	b.n	9d72 <__gethex+0x428>
    9c98:	9d15      	ldr	r5, [sp, #84]	; 0x54
    9c9a:	2301      	movs	r3, #1
    9c9c:	1b5d      	subs	r5, r3, r5
    9c9e:	9515      	str	r5, [sp, #84]	; 0x54
    9ca0:	9d15      	ldr	r5, [sp, #84]	; 0x54
    9ca2:	2d00      	cmp	r5, #0
    9ca4:	d065      	beq.n	9d72 <__gethex+0x428>
    9ca6:	6925      	ldr	r5, [r4, #16]
    9ca8:	1c23      	adds	r3, r4, #0
    9caa:	00a8      	lsls	r0, r5, #2
    9cac:	3314      	adds	r3, #20
    9cae:	9005      	str	r0, [sp, #20]
    9cb0:	1819      	adds	r1, r3, r0
    9cb2:	681a      	ldr	r2, [r3, #0]
    9cb4:	1c50      	adds	r0, r2, #1
    9cb6:	d002      	beq.n	9cbe <__gethex+0x374>
    9cb8:	3201      	adds	r2, #1
    9cba:	601a      	str	r2, [r3, #0]
    9cbc:	e021      	b.n	9d02 <__gethex+0x3b8>
    9cbe:	2200      	movs	r2, #0
    9cc0:	c304      	stmia	r3!, {r2}
    9cc2:	4299      	cmp	r1, r3
    9cc4:	d8f5      	bhi.n	9cb2 <__gethex+0x368>
    9cc6:	68a1      	ldr	r1, [r4, #8]
    9cc8:	428d      	cmp	r5, r1
    9cca:	db12      	blt.n	9cf2 <__gethex+0x3a8>
    9ccc:	6861      	ldr	r1, [r4, #4]
    9cce:	9808      	ldr	r0, [sp, #32]
    9cd0:	3101      	adds	r1, #1
    9cd2:	f000 f985 	bl	9fe0 <_Balloc>
    9cd6:	6922      	ldr	r2, [r4, #16]
    9cd8:	1c21      	adds	r1, r4, #0
    9cda:	3202      	adds	r2, #2
    9cdc:	9003      	str	r0, [sp, #12]
    9cde:	310c      	adds	r1, #12
    9ce0:	0092      	lsls	r2, r2, #2
    9ce2:	300c      	adds	r0, #12
    9ce4:	f7fc fe54 	bl	6990 <memcpy>
    9ce8:	1c21      	adds	r1, r4, #0
    9cea:	9808      	ldr	r0, [sp, #32]
    9cec:	f000 f9b0 	bl	a050 <_Bfree>
    9cf0:	9c03      	ldr	r4, [sp, #12]
    9cf2:	6923      	ldr	r3, [r4, #16]
    9cf4:	1c5a      	adds	r2, r3, #1
    9cf6:	3304      	adds	r3, #4
    9cf8:	009b      	lsls	r3, r3, #2
    9cfa:	6122      	str	r2, [r4, #16]
    9cfc:	18e3      	adds	r3, r4, r3
    9cfe:	2201      	movs	r2, #1
    9d00:	605a      	str	r2, [r3, #4]
    9d02:	1c22      	adds	r2, r4, #0
    9d04:	3214      	adds	r2, #20
    9d06:	2e02      	cmp	r6, #2
    9d08:	d110      	bne.n	9d2c <__gethex+0x3e2>
    9d0a:	9d06      	ldr	r5, [sp, #24]
    9d0c:	682b      	ldr	r3, [r5, #0]
    9d0e:	3b01      	subs	r3, #1
    9d10:	429f      	cmp	r7, r3
    9d12:	d12c      	bne.n	9d6e <__gethex+0x424>
    9d14:	1178      	asrs	r0, r7, #5
    9d16:	0080      	lsls	r0, r0, #2
    9d18:	211f      	movs	r1, #31
    9d1a:	2301      	movs	r3, #1
    9d1c:	4039      	ands	r1, r7
    9d1e:	1c1d      	adds	r5, r3, #0
    9d20:	5882      	ldr	r2, [r0, r2]
    9d22:	408d      	lsls	r5, r1
    9d24:	422a      	tst	r2, r5
    9d26:	d022      	beq.n	9d6e <__gethex+0x424>
    9d28:	1c1e      	adds	r6, r3, #0
    9d2a:	e020      	b.n	9d6e <__gethex+0x424>
    9d2c:	6920      	ldr	r0, [r4, #16]
    9d2e:	42a8      	cmp	r0, r5
    9d30:	dd0e      	ble.n	9d50 <__gethex+0x406>
    9d32:	1c20      	adds	r0, r4, #0
    9d34:	2101      	movs	r1, #1
    9d36:	f7ff fdbd 	bl	98b4 <rshift>
    9d3a:	9d04      	ldr	r5, [sp, #16]
    9d3c:	2601      	movs	r6, #1
    9d3e:	3501      	adds	r5, #1
    9d40:	9504      	str	r5, [sp, #16]
    9d42:	9d06      	ldr	r5, [sp, #24]
    9d44:	68ab      	ldr	r3, [r5, #8]
    9d46:	9d04      	ldr	r5, [sp, #16]
    9d48:	429d      	cmp	r5, r3
    9d4a:	dd00      	ble.n	9d4e <__gethex+0x404>
    9d4c:	e72e      	b.n	9bac <__gethex+0x262>
    9d4e:	e00e      	b.n	9d6e <__gethex+0x424>
    9d50:	251f      	movs	r5, #31
    9d52:	403d      	ands	r5, r7
    9d54:	2601      	movs	r6, #1
    9d56:	2d00      	cmp	r5, #0
    9d58:	d009      	beq.n	9d6e <__gethex+0x424>
    9d5a:	9805      	ldr	r0, [sp, #20]
    9d5c:	1812      	adds	r2, r2, r0
    9d5e:	3a04      	subs	r2, #4
    9d60:	6810      	ldr	r0, [r2, #0]
    9d62:	f000 fa0c 	bl	a17e <__hi0bits>
    9d66:	2320      	movs	r3, #32
    9d68:	1b5d      	subs	r5, r3, r5
    9d6a:	42a8      	cmp	r0, r5
    9d6c:	dbe1      	blt.n	9d32 <__gethex+0x3e8>
    9d6e:	2320      	movs	r3, #32
    9d70:	e000      	b.n	9d74 <__gethex+0x42a>
    9d72:	2310      	movs	r3, #16
    9d74:	431e      	orrs	r6, r3
    9d76:	9d14      	ldr	r5, [sp, #80]	; 0x50
    9d78:	980c      	ldr	r0, [sp, #48]	; 0x30
    9d7a:	602c      	str	r4, [r5, #0]
    9d7c:	9d04      	ldr	r5, [sp, #16]
    9d7e:	6005      	str	r5, [r0, #0]
    9d80:	1c30      	adds	r0, r6, #0
    9d82:	b00f      	add	sp, #60	; 0x3c
    9d84:	bdf0      	pop	{r4, r5, r6, r7, pc}

00009d86 <L_shift>:
    9d86:	2308      	movs	r3, #8
    9d88:	1a9a      	subs	r2, r3, r2
    9d8a:	b570      	push	{r4, r5, r6, lr}
    9d8c:	0092      	lsls	r2, r2, #2
    9d8e:	2520      	movs	r5, #32
    9d90:	1aad      	subs	r5, r5, r2
    9d92:	6843      	ldr	r3, [r0, #4]
    9d94:	6806      	ldr	r6, [r0, #0]
    9d96:	1c1c      	adds	r4, r3, #0
    9d98:	40ac      	lsls	r4, r5
    9d9a:	4334      	orrs	r4, r6
    9d9c:	40d3      	lsrs	r3, r2
    9d9e:	6004      	str	r4, [r0, #0]
    9da0:	6043      	str	r3, [r0, #4]
    9da2:	3004      	adds	r0, #4
    9da4:	4288      	cmp	r0, r1
    9da6:	d3f4      	bcc.n	9d92 <L_shift+0xc>
    9da8:	bd70      	pop	{r4, r5, r6, pc}

00009daa <__hexnan>:
    9daa:	b5f0      	push	{r4, r5, r6, r7, lr}
    9dac:	680b      	ldr	r3, [r1, #0]
    9dae:	b089      	sub	sp, #36	; 0x24
    9db0:	9201      	str	r2, [sp, #4]
    9db2:	9901      	ldr	r1, [sp, #4]
    9db4:	115a      	asrs	r2, r3, #5
    9db6:	0092      	lsls	r2, r2, #2
    9db8:	188a      	adds	r2, r1, r2
    9dba:	9203      	str	r2, [sp, #12]
    9dbc:	221f      	movs	r2, #31
    9dbe:	4013      	ands	r3, r2
    9dc0:	9007      	str	r0, [sp, #28]
    9dc2:	9305      	str	r3, [sp, #20]
    9dc4:	d002      	beq.n	9dcc <__hexnan+0x22>
    9dc6:	9a03      	ldr	r2, [sp, #12]
    9dc8:	3204      	adds	r2, #4
    9dca:	9203      	str	r2, [sp, #12]
    9dcc:	9b07      	ldr	r3, [sp, #28]
    9dce:	9e03      	ldr	r6, [sp, #12]
    9dd0:	681b      	ldr	r3, [r3, #0]
    9dd2:	3e04      	subs	r6, #4
    9dd4:	2500      	movs	r5, #0
    9dd6:	6035      	str	r5, [r6, #0]
    9dd8:	9304      	str	r3, [sp, #16]
    9dda:	1c37      	adds	r7, r6, #0
    9ddc:	1c34      	adds	r4, r6, #0
    9dde:	9506      	str	r5, [sp, #24]
    9de0:	9500      	str	r5, [sp, #0]
    9de2:	9b04      	ldr	r3, [sp, #16]
    9de4:	785b      	ldrb	r3, [r3, #1]
    9de6:	9302      	str	r3, [sp, #8]
    9de8:	2b00      	cmp	r3, #0
    9dea:	d03e      	beq.n	9e6a <__hexnan+0xc0>
    9dec:	9802      	ldr	r0, [sp, #8]
    9dee:	f7ff fd97 	bl	9920 <__hexdig_fun>
    9df2:	2800      	cmp	r0, #0
    9df4:	d122      	bne.n	9e3c <__hexnan+0x92>
    9df6:	9902      	ldr	r1, [sp, #8]
    9df8:	2920      	cmp	r1, #32
    9dfa:	d817      	bhi.n	9e2c <__hexnan+0x82>
    9dfc:	9a06      	ldr	r2, [sp, #24]
    9dfe:	9b00      	ldr	r3, [sp, #0]
    9e00:	429a      	cmp	r2, r3
    9e02:	da2e      	bge.n	9e62 <__hexnan+0xb8>
    9e04:	42bc      	cmp	r4, r7
    9e06:	d206      	bcs.n	9e16 <__hexnan+0x6c>
    9e08:	2d07      	cmp	r5, #7
    9e0a:	dc04      	bgt.n	9e16 <__hexnan+0x6c>
    9e0c:	1c20      	adds	r0, r4, #0
    9e0e:	1c39      	adds	r1, r7, #0
    9e10:	1c2a      	adds	r2, r5, #0
    9e12:	f7ff ffb8 	bl	9d86 <L_shift>
    9e16:	9901      	ldr	r1, [sp, #4]
    9e18:	2508      	movs	r5, #8
    9e1a:	428c      	cmp	r4, r1
    9e1c:	d921      	bls.n	9e62 <__hexnan+0xb8>
    9e1e:	9a00      	ldr	r2, [sp, #0]
    9e20:	1f27      	subs	r7, r4, #4
    9e22:	2500      	movs	r5, #0
    9e24:	603d      	str	r5, [r7, #0]
    9e26:	9206      	str	r2, [sp, #24]
    9e28:	1c3c      	adds	r4, r7, #0
    9e2a:	e01a      	b.n	9e62 <__hexnan+0xb8>
    9e2c:	9b02      	ldr	r3, [sp, #8]
    9e2e:	2b29      	cmp	r3, #41	; 0x29
    9e30:	d14f      	bne.n	9ed2 <__hexnan+0x128>
    9e32:	9b04      	ldr	r3, [sp, #16]
    9e34:	9907      	ldr	r1, [sp, #28]
    9e36:	3302      	adds	r3, #2
    9e38:	600b      	str	r3, [r1, #0]
    9e3a:	e016      	b.n	9e6a <__hexnan+0xc0>
    9e3c:	9a00      	ldr	r2, [sp, #0]
    9e3e:	3501      	adds	r5, #1
    9e40:	3201      	adds	r2, #1
    9e42:	9200      	str	r2, [sp, #0]
    9e44:	2d08      	cmp	r5, #8
    9e46:	dd06      	ble.n	9e56 <__hexnan+0xac>
    9e48:	9b01      	ldr	r3, [sp, #4]
    9e4a:	429c      	cmp	r4, r3
    9e4c:	d909      	bls.n	9e62 <__hexnan+0xb8>
    9e4e:	3c04      	subs	r4, #4
    9e50:	2300      	movs	r3, #0
    9e52:	6023      	str	r3, [r4, #0]
    9e54:	2501      	movs	r5, #1
    9e56:	6821      	ldr	r1, [r4, #0]
    9e58:	220f      	movs	r2, #15
    9e5a:	010b      	lsls	r3, r1, #4
    9e5c:	4010      	ands	r0, r2
    9e5e:	4318      	orrs	r0, r3
    9e60:	6020      	str	r0, [r4, #0]
    9e62:	9a04      	ldr	r2, [sp, #16]
    9e64:	3201      	adds	r2, #1
    9e66:	9204      	str	r2, [sp, #16]
    9e68:	e7bb      	b.n	9de2 <__hexnan+0x38>
    9e6a:	9900      	ldr	r1, [sp, #0]
    9e6c:	2900      	cmp	r1, #0
    9e6e:	d030      	beq.n	9ed2 <__hexnan+0x128>
    9e70:	42bc      	cmp	r4, r7
    9e72:	d206      	bcs.n	9e82 <__hexnan+0xd8>
    9e74:	2d07      	cmp	r5, #7
    9e76:	dc04      	bgt.n	9e82 <__hexnan+0xd8>
    9e78:	1c20      	adds	r0, r4, #0
    9e7a:	1c39      	adds	r1, r7, #0
    9e7c:	1c2a      	adds	r2, r5, #0
    9e7e:	f7ff ff82 	bl	9d86 <L_shift>
    9e82:	9a01      	ldr	r2, [sp, #4]
    9e84:	4294      	cmp	r4, r2
    9e86:	d90b      	bls.n	9ea0 <__hexnan+0xf6>
    9e88:	1c13      	adds	r3, r2, #0
    9e8a:	3304      	adds	r3, #4
    9e8c:	cc02      	ldmia	r4!, {r1}
    9e8e:	1f1a      	subs	r2, r3, #4
    9e90:	6011      	str	r1, [r2, #0]
    9e92:	42a6      	cmp	r6, r4
    9e94:	d2f9      	bcs.n	9e8a <__hexnan+0xe0>
    9e96:	2200      	movs	r2, #0
    9e98:	c304      	stmia	r3!, {r2}
    9e9a:	429e      	cmp	r6, r3
    9e9c:	d2fb      	bcs.n	9e96 <__hexnan+0xec>
    9e9e:	e00d      	b.n	9ebc <__hexnan+0x112>
    9ea0:	9b05      	ldr	r3, [sp, #20]
    9ea2:	2b00      	cmp	r3, #0
    9ea4:	d00a      	beq.n	9ebc <__hexnan+0x112>
    9ea6:	9a05      	ldr	r2, [sp, #20]
    9ea8:	9b03      	ldr	r3, [sp, #12]
    9eaa:	2120      	movs	r1, #32
    9eac:	1a89      	subs	r1, r1, r2
    9eae:	2201      	movs	r2, #1
    9eb0:	3b04      	subs	r3, #4
    9eb2:	4252      	negs	r2, r2
    9eb4:	40ca      	lsrs	r2, r1
    9eb6:	6819      	ldr	r1, [r3, #0]
    9eb8:	400a      	ands	r2, r1
    9eba:	601a      	str	r2, [r3, #0]
    9ebc:	6832      	ldr	r2, [r6, #0]
    9ebe:	2a00      	cmp	r2, #0
    9ec0:	d109      	bne.n	9ed6 <__hexnan+0x12c>
    9ec2:	9b01      	ldr	r3, [sp, #4]
    9ec4:	429e      	cmp	r6, r3
    9ec6:	d102      	bne.n	9ece <__hexnan+0x124>
    9ec8:	2301      	movs	r3, #1
    9eca:	6033      	str	r3, [r6, #0]
    9ecc:	e003      	b.n	9ed6 <__hexnan+0x12c>
    9ece:	3e04      	subs	r6, #4
    9ed0:	e7f4      	b.n	9ebc <__hexnan+0x112>
    9ed2:	2004      	movs	r0, #4
    9ed4:	e000      	b.n	9ed8 <__hexnan+0x12e>
    9ed6:	2005      	movs	r0, #5
    9ed8:	b009      	add	sp, #36	; 0x24
    9eda:	bdf0      	pop	{r4, r5, r6, r7, pc}

00009edc <_localeconv_r>:
    9edc:	4800      	ldr	r0, [pc, #0]	; (9ee0 <_localeconv_r+0x4>)
    9ede:	4770      	bx	lr
    9ee0:	20000174 	.word	0x20000174

00009ee4 <__smakebuf_r>:
    9ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ee6:	898b      	ldrh	r3, [r1, #12]
    9ee8:	b091      	sub	sp, #68	; 0x44
    9eea:	1c05      	adds	r5, r0, #0
    9eec:	1c0c      	adds	r4, r1, #0
    9eee:	079a      	lsls	r2, r3, #30
    9ef0:	d425      	bmi.n	9f3e <__smakebuf_r+0x5a>
    9ef2:	230e      	movs	r3, #14
    9ef4:	5ec9      	ldrsh	r1, [r1, r3]
    9ef6:	2900      	cmp	r1, #0
    9ef8:	da06      	bge.n	9f08 <__smakebuf_r+0x24>
    9efa:	89a7      	ldrh	r7, [r4, #12]
    9efc:	2380      	movs	r3, #128	; 0x80
    9efe:	401f      	ands	r7, r3
    9f00:	d00f      	beq.n	9f22 <__smakebuf_r+0x3e>
    9f02:	2700      	movs	r7, #0
    9f04:	2640      	movs	r6, #64	; 0x40
    9f06:	e00e      	b.n	9f26 <__smakebuf_r+0x42>
    9f08:	aa01      	add	r2, sp, #4
    9f0a:	f000 fdd1 	bl	aab0 <_fstat_r>
    9f0e:	2800      	cmp	r0, #0
    9f10:	dbf3      	blt.n	9efa <__smakebuf_r+0x16>
    9f12:	9b02      	ldr	r3, [sp, #8]
    9f14:	27f0      	movs	r7, #240	; 0xf0
    9f16:	023f      	lsls	r7, r7, #8
    9f18:	4a18      	ldr	r2, [pc, #96]	; (9f7c <__smakebuf_r+0x98>)
    9f1a:	401f      	ands	r7, r3
    9f1c:	18bf      	adds	r7, r7, r2
    9f1e:	427b      	negs	r3, r7
    9f20:	415f      	adcs	r7, r3
    9f22:	2680      	movs	r6, #128	; 0x80
    9f24:	00f6      	lsls	r6, r6, #3
    9f26:	1c28      	adds	r0, r5, #0
    9f28:	1c31      	adds	r1, r6, #0
    9f2a:	f000 fcad 	bl	a888 <_malloc_r>
    9f2e:	2800      	cmp	r0, #0
    9f30:	d10c      	bne.n	9f4c <__smakebuf_r+0x68>
    9f32:	89a3      	ldrh	r3, [r4, #12]
    9f34:	059a      	lsls	r2, r3, #22
    9f36:	d41f      	bmi.n	9f78 <__smakebuf_r+0x94>
    9f38:	2202      	movs	r2, #2
    9f3a:	4313      	orrs	r3, r2
    9f3c:	81a3      	strh	r3, [r4, #12]
    9f3e:	1c23      	adds	r3, r4, #0
    9f40:	3347      	adds	r3, #71	; 0x47
    9f42:	6023      	str	r3, [r4, #0]
    9f44:	6123      	str	r3, [r4, #16]
    9f46:	2301      	movs	r3, #1
    9f48:	6163      	str	r3, [r4, #20]
    9f4a:	e015      	b.n	9f78 <__smakebuf_r+0x94>
    9f4c:	4b0c      	ldr	r3, [pc, #48]	; (9f80 <__smakebuf_r+0x9c>)
    9f4e:	2280      	movs	r2, #128	; 0x80
    9f50:	62ab      	str	r3, [r5, #40]	; 0x28
    9f52:	89a3      	ldrh	r3, [r4, #12]
    9f54:	6020      	str	r0, [r4, #0]
    9f56:	4313      	orrs	r3, r2
    9f58:	81a3      	strh	r3, [r4, #12]
    9f5a:	6120      	str	r0, [r4, #16]
    9f5c:	6166      	str	r6, [r4, #20]
    9f5e:	2f00      	cmp	r7, #0
    9f60:	d00a      	beq.n	9f78 <__smakebuf_r+0x94>
    9f62:	230e      	movs	r3, #14
    9f64:	5ee1      	ldrsh	r1, [r4, r3]
    9f66:	1c28      	adds	r0, r5, #0
    9f68:	f000 fdb4 	bl	aad4 <_isatty_r>
    9f6c:	2800      	cmp	r0, #0
    9f6e:	d003      	beq.n	9f78 <__smakebuf_r+0x94>
    9f70:	89a3      	ldrh	r3, [r4, #12]
    9f72:	2201      	movs	r2, #1
    9f74:	4313      	orrs	r3, r2
    9f76:	81a3      	strh	r3, [r4, #12]
    9f78:	b011      	add	sp, #68	; 0x44
    9f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9f7c:	ffffe000 	.word	0xffffe000
    9f80:	0000972d 	.word	0x0000972d

00009f84 <malloc>:
    9f84:	b508      	push	{r3, lr}
    9f86:	4b03      	ldr	r3, [pc, #12]	; (9f94 <malloc+0x10>)
    9f88:	1c01      	adds	r1, r0, #0
    9f8a:	6818      	ldr	r0, [r3, #0]
    9f8c:	f000 fc7c 	bl	a888 <_malloc_r>
    9f90:	bd08      	pop	{r3, pc}
    9f92:	46c0      	nop			; (mov r8, r8)
    9f94:	2000016c 	.word	0x2000016c

00009f98 <memchr>:
    9f98:	b2c9      	uxtb	r1, r1
    9f9a:	1882      	adds	r2, r0, r2
    9f9c:	4290      	cmp	r0, r2
    9f9e:	d004      	beq.n	9faa <memchr+0x12>
    9fa0:	7803      	ldrb	r3, [r0, #0]
    9fa2:	428b      	cmp	r3, r1
    9fa4:	d002      	beq.n	9fac <memchr+0x14>
    9fa6:	3001      	adds	r0, #1
    9fa8:	e7f8      	b.n	9f9c <memchr+0x4>
    9faa:	2000      	movs	r0, #0
    9fac:	4770      	bx	lr

00009fae <memmove>:
    9fae:	b570      	push	{r4, r5, r6, lr}
    9fb0:	4281      	cmp	r1, r0
    9fb2:	d301      	bcc.n	9fb8 <memmove+0xa>
    9fb4:	2300      	movs	r3, #0
    9fb6:	e00c      	b.n	9fd2 <memmove+0x24>
    9fb8:	188c      	adds	r4, r1, r2
    9fba:	42a0      	cmp	r0, r4
    9fbc:	d2fa      	bcs.n	9fb4 <memmove+0x6>
    9fbe:	1885      	adds	r5, r0, r2
    9fc0:	1c13      	adds	r3, r2, #0
    9fc2:	3b01      	subs	r3, #1
    9fc4:	d30b      	bcc.n	9fde <memmove+0x30>
    9fc6:	4251      	negs	r1, r2
    9fc8:	1866      	adds	r6, r4, r1
    9fca:	5cf6      	ldrb	r6, [r6, r3]
    9fcc:	1869      	adds	r1, r5, r1
    9fce:	54ce      	strb	r6, [r1, r3]
    9fd0:	e7f7      	b.n	9fc2 <memmove+0x14>
    9fd2:	4293      	cmp	r3, r2
    9fd4:	d003      	beq.n	9fde <memmove+0x30>
    9fd6:	5ccc      	ldrb	r4, [r1, r3]
    9fd8:	54c4      	strb	r4, [r0, r3]
    9fda:	3301      	adds	r3, #1
    9fdc:	e7f9      	b.n	9fd2 <memmove+0x24>
    9fde:	bd70      	pop	{r4, r5, r6, pc}

00009fe0 <_Balloc>:
    9fe0:	b570      	push	{r4, r5, r6, lr}
    9fe2:	6a45      	ldr	r5, [r0, #36]	; 0x24
    9fe4:	1c04      	adds	r4, r0, #0
    9fe6:	1c0e      	adds	r6, r1, #0
    9fe8:	2d00      	cmp	r5, #0
    9fea:	d107      	bne.n	9ffc <_Balloc+0x1c>
    9fec:	2010      	movs	r0, #16
    9fee:	f7ff ffc9 	bl	9f84 <malloc>
    9ff2:	6260      	str	r0, [r4, #36]	; 0x24
    9ff4:	6045      	str	r5, [r0, #4]
    9ff6:	6085      	str	r5, [r0, #8]
    9ff8:	6005      	str	r5, [r0, #0]
    9ffa:	60c5      	str	r5, [r0, #12]
    9ffc:	6a65      	ldr	r5, [r4, #36]	; 0x24
    9ffe:	68eb      	ldr	r3, [r5, #12]
    a000:	2b00      	cmp	r3, #0
    a002:	d009      	beq.n	a018 <_Balloc+0x38>
    a004:	6a63      	ldr	r3, [r4, #36]	; 0x24
    a006:	00b2      	lsls	r2, r6, #2
    a008:	68db      	ldr	r3, [r3, #12]
    a00a:	189a      	adds	r2, r3, r2
    a00c:	6810      	ldr	r0, [r2, #0]
    a00e:	2800      	cmp	r0, #0
    a010:	d00e      	beq.n	a030 <_Balloc+0x50>
    a012:	6803      	ldr	r3, [r0, #0]
    a014:	6013      	str	r3, [r2, #0]
    a016:	e017      	b.n	a048 <_Balloc+0x68>
    a018:	1c20      	adds	r0, r4, #0
    a01a:	2104      	movs	r1, #4
    a01c:	2221      	movs	r2, #33	; 0x21
    a01e:	f000 fbdd 	bl	a7dc <_calloc_r>
    a022:	6a63      	ldr	r3, [r4, #36]	; 0x24
    a024:	60e8      	str	r0, [r5, #12]
    a026:	68db      	ldr	r3, [r3, #12]
    a028:	2b00      	cmp	r3, #0
    a02a:	d1eb      	bne.n	a004 <_Balloc+0x24>
    a02c:	2000      	movs	r0, #0
    a02e:	e00e      	b.n	a04e <_Balloc+0x6e>
    a030:	2101      	movs	r1, #1
    a032:	1c0d      	adds	r5, r1, #0
    a034:	40b5      	lsls	r5, r6
    a036:	1d6a      	adds	r2, r5, #5
    a038:	0092      	lsls	r2, r2, #2
    a03a:	1c20      	adds	r0, r4, #0
    a03c:	f000 fbce 	bl	a7dc <_calloc_r>
    a040:	2800      	cmp	r0, #0
    a042:	d0f3      	beq.n	a02c <_Balloc+0x4c>
    a044:	6046      	str	r6, [r0, #4]
    a046:	6085      	str	r5, [r0, #8]
    a048:	2200      	movs	r2, #0
    a04a:	6102      	str	r2, [r0, #16]
    a04c:	60c2      	str	r2, [r0, #12]
    a04e:	bd70      	pop	{r4, r5, r6, pc}

0000a050 <_Bfree>:
    a050:	b570      	push	{r4, r5, r6, lr}
    a052:	6a44      	ldr	r4, [r0, #36]	; 0x24
    a054:	1c06      	adds	r6, r0, #0
    a056:	1c0d      	adds	r5, r1, #0
    a058:	2c00      	cmp	r4, #0
    a05a:	d107      	bne.n	a06c <_Bfree+0x1c>
    a05c:	2010      	movs	r0, #16
    a05e:	f7ff ff91 	bl	9f84 <malloc>
    a062:	6270      	str	r0, [r6, #36]	; 0x24
    a064:	6044      	str	r4, [r0, #4]
    a066:	6084      	str	r4, [r0, #8]
    a068:	6004      	str	r4, [r0, #0]
    a06a:	60c4      	str	r4, [r0, #12]
    a06c:	2d00      	cmp	r5, #0
    a06e:	d007      	beq.n	a080 <_Bfree+0x30>
    a070:	6a72      	ldr	r2, [r6, #36]	; 0x24
    a072:	6869      	ldr	r1, [r5, #4]
    a074:	68d2      	ldr	r2, [r2, #12]
    a076:	008b      	lsls	r3, r1, #2
    a078:	18d3      	adds	r3, r2, r3
    a07a:	681a      	ldr	r2, [r3, #0]
    a07c:	602a      	str	r2, [r5, #0]
    a07e:	601d      	str	r5, [r3, #0]
    a080:	bd70      	pop	{r4, r5, r6, pc}

0000a082 <__multadd>:
    a082:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a084:	1c0c      	adds	r4, r1, #0
    a086:	1c1e      	adds	r6, r3, #0
    a088:	690d      	ldr	r5, [r1, #16]
    a08a:	1c07      	adds	r7, r0, #0
    a08c:	3114      	adds	r1, #20
    a08e:	2300      	movs	r3, #0
    a090:	6808      	ldr	r0, [r1, #0]
    a092:	3301      	adds	r3, #1
    a094:	b280      	uxth	r0, r0
    a096:	4350      	muls	r0, r2
    a098:	1980      	adds	r0, r0, r6
    a09a:	4684      	mov	ip, r0
    a09c:	0c06      	lsrs	r6, r0, #16
    a09e:	6808      	ldr	r0, [r1, #0]
    a0a0:	0c00      	lsrs	r0, r0, #16
    a0a2:	4350      	muls	r0, r2
    a0a4:	1830      	adds	r0, r6, r0
    a0a6:	0c06      	lsrs	r6, r0, #16
    a0a8:	0400      	lsls	r0, r0, #16
    a0aa:	9001      	str	r0, [sp, #4]
    a0ac:	4660      	mov	r0, ip
    a0ae:	b280      	uxth	r0, r0
    a0b0:	4684      	mov	ip, r0
    a0b2:	9801      	ldr	r0, [sp, #4]
    a0b4:	4484      	add	ip, r0
    a0b6:	4660      	mov	r0, ip
    a0b8:	c101      	stmia	r1!, {r0}
    a0ba:	42ab      	cmp	r3, r5
    a0bc:	dbe8      	blt.n	a090 <__multadd+0xe>
    a0be:	2e00      	cmp	r6, #0
    a0c0:	d01b      	beq.n	a0fa <__multadd+0x78>
    a0c2:	68a3      	ldr	r3, [r4, #8]
    a0c4:	429d      	cmp	r5, r3
    a0c6:	db12      	blt.n	a0ee <__multadd+0x6c>
    a0c8:	6861      	ldr	r1, [r4, #4]
    a0ca:	1c38      	adds	r0, r7, #0
    a0cc:	3101      	adds	r1, #1
    a0ce:	f7ff ff87 	bl	9fe0 <_Balloc>
    a0d2:	6922      	ldr	r2, [r4, #16]
    a0d4:	1c21      	adds	r1, r4, #0
    a0d6:	3202      	adds	r2, #2
    a0d8:	9001      	str	r0, [sp, #4]
    a0da:	310c      	adds	r1, #12
    a0dc:	0092      	lsls	r2, r2, #2
    a0de:	300c      	adds	r0, #12
    a0e0:	f7fc fc56 	bl	6990 <memcpy>
    a0e4:	1c21      	adds	r1, r4, #0
    a0e6:	1c38      	adds	r0, r7, #0
    a0e8:	f7ff ffb2 	bl	a050 <_Bfree>
    a0ec:	9c01      	ldr	r4, [sp, #4]
    a0ee:	1d2b      	adds	r3, r5, #4
    a0f0:	009b      	lsls	r3, r3, #2
    a0f2:	18e3      	adds	r3, r4, r3
    a0f4:	3501      	adds	r5, #1
    a0f6:	605e      	str	r6, [r3, #4]
    a0f8:	6125      	str	r5, [r4, #16]
    a0fa:	1c20      	adds	r0, r4, #0
    a0fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000a0fe <__s2b>:
    a0fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a100:	1c06      	adds	r6, r0, #0
    a102:	1c18      	adds	r0, r3, #0
    a104:	1c0f      	adds	r7, r1, #0
    a106:	3008      	adds	r0, #8
    a108:	2109      	movs	r1, #9
    a10a:	9301      	str	r3, [sp, #4]
    a10c:	1c14      	adds	r4, r2, #0
    a10e:	f000 fd7d 	bl	ac0c <__aeabi_idiv>
    a112:	2301      	movs	r3, #1
    a114:	2100      	movs	r1, #0
    a116:	4298      	cmp	r0, r3
    a118:	dd02      	ble.n	a120 <__s2b+0x22>
    a11a:	005b      	lsls	r3, r3, #1
    a11c:	3101      	adds	r1, #1
    a11e:	e7fa      	b.n	a116 <__s2b+0x18>
    a120:	1c30      	adds	r0, r6, #0
    a122:	f7ff ff5d 	bl	9fe0 <_Balloc>
    a126:	9b08      	ldr	r3, [sp, #32]
    a128:	1c01      	adds	r1, r0, #0
    a12a:	6143      	str	r3, [r0, #20]
    a12c:	2301      	movs	r3, #1
    a12e:	6103      	str	r3, [r0, #16]
    a130:	2c09      	cmp	r4, #9
    a132:	dd12      	ble.n	a15a <__s2b+0x5c>
    a134:	1c3b      	adds	r3, r7, #0
    a136:	3309      	adds	r3, #9
    a138:	9300      	str	r3, [sp, #0]
    a13a:	1c1d      	adds	r5, r3, #0
    a13c:	193f      	adds	r7, r7, r4
    a13e:	782b      	ldrb	r3, [r5, #0]
    a140:	1c30      	adds	r0, r6, #0
    a142:	3b30      	subs	r3, #48	; 0x30
    a144:	220a      	movs	r2, #10
    a146:	f7ff ff9c 	bl	a082 <__multadd>
    a14a:	3501      	adds	r5, #1
    a14c:	1c01      	adds	r1, r0, #0
    a14e:	42bd      	cmp	r5, r7
    a150:	d1f5      	bne.n	a13e <__s2b+0x40>
    a152:	9b00      	ldr	r3, [sp, #0]
    a154:	191f      	adds	r7, r3, r4
    a156:	3f08      	subs	r7, #8
    a158:	e001      	b.n	a15e <__s2b+0x60>
    a15a:	370a      	adds	r7, #10
    a15c:	2409      	movs	r4, #9
    a15e:	1c25      	adds	r5, r4, #0
    a160:	9b01      	ldr	r3, [sp, #4]
    a162:	429d      	cmp	r5, r3
    a164:	da09      	bge.n	a17a <__s2b+0x7c>
    a166:	1b3b      	subs	r3, r7, r4
    a168:	5d5b      	ldrb	r3, [r3, r5]
    a16a:	1c30      	adds	r0, r6, #0
    a16c:	3b30      	subs	r3, #48	; 0x30
    a16e:	220a      	movs	r2, #10
    a170:	f7ff ff87 	bl	a082 <__multadd>
    a174:	3501      	adds	r5, #1
    a176:	1c01      	adds	r1, r0, #0
    a178:	e7f2      	b.n	a160 <__s2b+0x62>
    a17a:	1c08      	adds	r0, r1, #0
    a17c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000a17e <__hi0bits>:
    a17e:	2200      	movs	r2, #0
    a180:	1c03      	adds	r3, r0, #0
    a182:	0c01      	lsrs	r1, r0, #16
    a184:	4291      	cmp	r1, r2
    a186:	d101      	bne.n	a18c <__hi0bits+0xe>
    a188:	0403      	lsls	r3, r0, #16
    a18a:	2210      	movs	r2, #16
    a18c:	0e19      	lsrs	r1, r3, #24
    a18e:	d101      	bne.n	a194 <__hi0bits+0x16>
    a190:	3208      	adds	r2, #8
    a192:	021b      	lsls	r3, r3, #8
    a194:	0f19      	lsrs	r1, r3, #28
    a196:	d101      	bne.n	a19c <__hi0bits+0x1e>
    a198:	3204      	adds	r2, #4
    a19a:	011b      	lsls	r3, r3, #4
    a19c:	0f99      	lsrs	r1, r3, #30
    a19e:	d101      	bne.n	a1a4 <__hi0bits+0x26>
    a1a0:	3202      	adds	r2, #2
    a1a2:	009b      	lsls	r3, r3, #2
    a1a4:	2b00      	cmp	r3, #0
    a1a6:	db04      	blt.n	a1b2 <__hi0bits+0x34>
    a1a8:	2020      	movs	r0, #32
    a1aa:	0059      	lsls	r1, r3, #1
    a1ac:	d502      	bpl.n	a1b4 <__hi0bits+0x36>
    a1ae:	1c50      	adds	r0, r2, #1
    a1b0:	e000      	b.n	a1b4 <__hi0bits+0x36>
    a1b2:	1c10      	adds	r0, r2, #0
    a1b4:	4770      	bx	lr

0000a1b6 <__lo0bits>:
    a1b6:	6803      	ldr	r3, [r0, #0]
    a1b8:	2207      	movs	r2, #7
    a1ba:	1c01      	adds	r1, r0, #0
    a1bc:	401a      	ands	r2, r3
    a1be:	d00b      	beq.n	a1d8 <__lo0bits+0x22>
    a1c0:	2201      	movs	r2, #1
    a1c2:	2000      	movs	r0, #0
    a1c4:	4213      	tst	r3, r2
    a1c6:	d122      	bne.n	a20e <__lo0bits+0x58>
    a1c8:	2002      	movs	r0, #2
    a1ca:	4203      	tst	r3, r0
    a1cc:	d001      	beq.n	a1d2 <__lo0bits+0x1c>
    a1ce:	40d3      	lsrs	r3, r2
    a1d0:	e01b      	b.n	a20a <__lo0bits+0x54>
    a1d2:	089b      	lsrs	r3, r3, #2
    a1d4:	600b      	str	r3, [r1, #0]
    a1d6:	e01a      	b.n	a20e <__lo0bits+0x58>
    a1d8:	b298      	uxth	r0, r3
    a1da:	2800      	cmp	r0, #0
    a1dc:	d101      	bne.n	a1e2 <__lo0bits+0x2c>
    a1de:	0c1b      	lsrs	r3, r3, #16
    a1e0:	2210      	movs	r2, #16
    a1e2:	b2d8      	uxtb	r0, r3
    a1e4:	2800      	cmp	r0, #0
    a1e6:	d101      	bne.n	a1ec <__lo0bits+0x36>
    a1e8:	3208      	adds	r2, #8
    a1ea:	0a1b      	lsrs	r3, r3, #8
    a1ec:	0718      	lsls	r0, r3, #28
    a1ee:	d101      	bne.n	a1f4 <__lo0bits+0x3e>
    a1f0:	3204      	adds	r2, #4
    a1f2:	091b      	lsrs	r3, r3, #4
    a1f4:	0798      	lsls	r0, r3, #30
    a1f6:	d101      	bne.n	a1fc <__lo0bits+0x46>
    a1f8:	3202      	adds	r2, #2
    a1fa:	089b      	lsrs	r3, r3, #2
    a1fc:	07d8      	lsls	r0, r3, #31
    a1fe:	d404      	bmi.n	a20a <__lo0bits+0x54>
    a200:	085b      	lsrs	r3, r3, #1
    a202:	2020      	movs	r0, #32
    a204:	2b00      	cmp	r3, #0
    a206:	d002      	beq.n	a20e <__lo0bits+0x58>
    a208:	3201      	adds	r2, #1
    a20a:	600b      	str	r3, [r1, #0]
    a20c:	1c10      	adds	r0, r2, #0
    a20e:	4770      	bx	lr

0000a210 <__i2b>:
    a210:	b510      	push	{r4, lr}
    a212:	1c0c      	adds	r4, r1, #0
    a214:	2101      	movs	r1, #1
    a216:	f7ff fee3 	bl	9fe0 <_Balloc>
    a21a:	2301      	movs	r3, #1
    a21c:	6144      	str	r4, [r0, #20]
    a21e:	6103      	str	r3, [r0, #16]
    a220:	bd10      	pop	{r4, pc}

0000a222 <__multiply>:
    a222:	b5f0      	push	{r4, r5, r6, r7, lr}
    a224:	1c0c      	adds	r4, r1, #0
    a226:	1c15      	adds	r5, r2, #0
    a228:	6909      	ldr	r1, [r1, #16]
    a22a:	6912      	ldr	r2, [r2, #16]
    a22c:	b08b      	sub	sp, #44	; 0x2c
    a22e:	4291      	cmp	r1, r2
    a230:	da02      	bge.n	a238 <__multiply+0x16>
    a232:	1c23      	adds	r3, r4, #0
    a234:	1c2c      	adds	r4, r5, #0
    a236:	1c1d      	adds	r5, r3, #0
    a238:	6927      	ldr	r7, [r4, #16]
    a23a:	692e      	ldr	r6, [r5, #16]
    a23c:	68a2      	ldr	r2, [r4, #8]
    a23e:	19bb      	adds	r3, r7, r6
    a240:	6861      	ldr	r1, [r4, #4]
    a242:	9302      	str	r3, [sp, #8]
    a244:	4293      	cmp	r3, r2
    a246:	dd00      	ble.n	a24a <__multiply+0x28>
    a248:	3101      	adds	r1, #1
    a24a:	f7ff fec9 	bl	9fe0 <_Balloc>
    a24e:	1c03      	adds	r3, r0, #0
    a250:	9003      	str	r0, [sp, #12]
    a252:	9802      	ldr	r0, [sp, #8]
    a254:	3314      	adds	r3, #20
    a256:	0082      	lsls	r2, r0, #2
    a258:	189a      	adds	r2, r3, r2
    a25a:	1c19      	adds	r1, r3, #0
    a25c:	4291      	cmp	r1, r2
    a25e:	d202      	bcs.n	a266 <__multiply+0x44>
    a260:	2000      	movs	r0, #0
    a262:	c101      	stmia	r1!, {r0}
    a264:	e7fa      	b.n	a25c <__multiply+0x3a>
    a266:	3514      	adds	r5, #20
    a268:	3414      	adds	r4, #20
    a26a:	00bf      	lsls	r7, r7, #2
    a26c:	46ac      	mov	ip, r5
    a26e:	00b6      	lsls	r6, r6, #2
    a270:	19e7      	adds	r7, r4, r7
    a272:	4466      	add	r6, ip
    a274:	9404      	str	r4, [sp, #16]
    a276:	9707      	str	r7, [sp, #28]
    a278:	9609      	str	r6, [sp, #36]	; 0x24
    a27a:	9e09      	ldr	r6, [sp, #36]	; 0x24
    a27c:	45b4      	cmp	ip, r6
    a27e:	d256      	bcs.n	a32e <__multiply+0x10c>
    a280:	4665      	mov	r5, ip
    a282:	882d      	ldrh	r5, [r5, #0]
    a284:	9505      	str	r5, [sp, #20]
    a286:	2d00      	cmp	r5, #0
    a288:	d01f      	beq.n	a2ca <__multiply+0xa8>
    a28a:	9c04      	ldr	r4, [sp, #16]
    a28c:	1c19      	adds	r1, r3, #0
    a28e:	2000      	movs	r0, #0
    a290:	680f      	ldr	r7, [r1, #0]
    a292:	cc40      	ldmia	r4!, {r6}
    a294:	b2bf      	uxth	r7, r7
    a296:	9d05      	ldr	r5, [sp, #20]
    a298:	9706      	str	r7, [sp, #24]
    a29a:	b2b7      	uxth	r7, r6
    a29c:	436f      	muls	r7, r5
    a29e:	9d06      	ldr	r5, [sp, #24]
    a2a0:	0c36      	lsrs	r6, r6, #16
    a2a2:	19ef      	adds	r7, r5, r7
    a2a4:	183f      	adds	r7, r7, r0
    a2a6:	6808      	ldr	r0, [r1, #0]
    a2a8:	9108      	str	r1, [sp, #32]
    a2aa:	0c05      	lsrs	r5, r0, #16
    a2ac:	9805      	ldr	r0, [sp, #20]
    a2ae:	4346      	muls	r6, r0
    a2b0:	0c38      	lsrs	r0, r7, #16
    a2b2:	19ad      	adds	r5, r5, r6
    a2b4:	182d      	adds	r5, r5, r0
    a2b6:	0c28      	lsrs	r0, r5, #16
    a2b8:	b2bf      	uxth	r7, r7
    a2ba:	042d      	lsls	r5, r5, #16
    a2bc:	433d      	orrs	r5, r7
    a2be:	c120      	stmia	r1!, {r5}
    a2c0:	9d07      	ldr	r5, [sp, #28]
    a2c2:	42ac      	cmp	r4, r5
    a2c4:	d3e4      	bcc.n	a290 <__multiply+0x6e>
    a2c6:	9e08      	ldr	r6, [sp, #32]
    a2c8:	6070      	str	r0, [r6, #4]
    a2ca:	4667      	mov	r7, ip
    a2cc:	887d      	ldrh	r5, [r7, #2]
    a2ce:	2d00      	cmp	r5, #0
    a2d0:	d022      	beq.n	a318 <__multiply+0xf6>
    a2d2:	2600      	movs	r6, #0
    a2d4:	6818      	ldr	r0, [r3, #0]
    a2d6:	9c04      	ldr	r4, [sp, #16]
    a2d8:	1c19      	adds	r1, r3, #0
    a2da:	9601      	str	r6, [sp, #4]
    a2dc:	8827      	ldrh	r7, [r4, #0]
    a2de:	b280      	uxth	r0, r0
    a2e0:	436f      	muls	r7, r5
    a2e2:	9706      	str	r7, [sp, #24]
    a2e4:	9e06      	ldr	r6, [sp, #24]
    a2e6:	884f      	ldrh	r7, [r1, #2]
    a2e8:	9105      	str	r1, [sp, #20]
    a2ea:	19f6      	adds	r6, r6, r7
    a2ec:	9f01      	ldr	r7, [sp, #4]
    a2ee:	19f7      	adds	r7, r6, r7
    a2f0:	9706      	str	r7, [sp, #24]
    a2f2:	043f      	lsls	r7, r7, #16
    a2f4:	4338      	orrs	r0, r7
    a2f6:	6008      	str	r0, [r1, #0]
    a2f8:	cc01      	ldmia	r4!, {r0}
    a2fa:	888f      	ldrh	r7, [r1, #4]
    a2fc:	0c00      	lsrs	r0, r0, #16
    a2fe:	4368      	muls	r0, r5
    a300:	19c0      	adds	r0, r0, r7
    a302:	9f06      	ldr	r7, [sp, #24]
    a304:	3104      	adds	r1, #4
    a306:	0c3e      	lsrs	r6, r7, #16
    a308:	1980      	adds	r0, r0, r6
    a30a:	9f07      	ldr	r7, [sp, #28]
    a30c:	0c06      	lsrs	r6, r0, #16
    a30e:	9601      	str	r6, [sp, #4]
    a310:	42a7      	cmp	r7, r4
    a312:	d8e3      	bhi.n	a2dc <__multiply+0xba>
    a314:	9905      	ldr	r1, [sp, #20]
    a316:	6048      	str	r0, [r1, #4]
    a318:	2504      	movs	r5, #4
    a31a:	44ac      	add	ip, r5
    a31c:	195b      	adds	r3, r3, r5
    a31e:	e7ac      	b.n	a27a <__multiply+0x58>
    a320:	3a04      	subs	r2, #4
    a322:	6810      	ldr	r0, [r2, #0]
    a324:	2800      	cmp	r0, #0
    a326:	d105      	bne.n	a334 <__multiply+0x112>
    a328:	9f02      	ldr	r7, [sp, #8]
    a32a:	3f01      	subs	r7, #1
    a32c:	9702      	str	r7, [sp, #8]
    a32e:	9d02      	ldr	r5, [sp, #8]
    a330:	2d00      	cmp	r5, #0
    a332:	dcf5      	bgt.n	a320 <__multiply+0xfe>
    a334:	9f03      	ldr	r7, [sp, #12]
    a336:	9e02      	ldr	r6, [sp, #8]
    a338:	1c38      	adds	r0, r7, #0
    a33a:	613e      	str	r6, [r7, #16]
    a33c:	b00b      	add	sp, #44	; 0x2c
    a33e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000a340 <__pow5mult>:
    a340:	2303      	movs	r3, #3
    a342:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a344:	4013      	ands	r3, r2
    a346:	1c05      	adds	r5, r0, #0
    a348:	1c0e      	adds	r6, r1, #0
    a34a:	1c14      	adds	r4, r2, #0
    a34c:	2b00      	cmp	r3, #0
    a34e:	d007      	beq.n	a360 <__pow5mult+0x20>
    a350:	4a22      	ldr	r2, [pc, #136]	; (a3dc <__pow5mult+0x9c>)
    a352:	3b01      	subs	r3, #1
    a354:	009b      	lsls	r3, r3, #2
    a356:	589a      	ldr	r2, [r3, r2]
    a358:	2300      	movs	r3, #0
    a35a:	f7ff fe92 	bl	a082 <__multadd>
    a35e:	1c06      	adds	r6, r0, #0
    a360:	10a4      	asrs	r4, r4, #2
    a362:	9401      	str	r4, [sp, #4]
    a364:	d037      	beq.n	a3d6 <__pow5mult+0x96>
    a366:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    a368:	2c00      	cmp	r4, #0
    a36a:	d107      	bne.n	a37c <__pow5mult+0x3c>
    a36c:	2010      	movs	r0, #16
    a36e:	f7ff fe09 	bl	9f84 <malloc>
    a372:	6268      	str	r0, [r5, #36]	; 0x24
    a374:	6044      	str	r4, [r0, #4]
    a376:	6084      	str	r4, [r0, #8]
    a378:	6004      	str	r4, [r0, #0]
    a37a:	60c4      	str	r4, [r0, #12]
    a37c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    a37e:	68bc      	ldr	r4, [r7, #8]
    a380:	2c00      	cmp	r4, #0
    a382:	d110      	bne.n	a3a6 <__pow5mult+0x66>
    a384:	1c28      	adds	r0, r5, #0
    a386:	4916      	ldr	r1, [pc, #88]	; (a3e0 <__pow5mult+0xa0>)
    a388:	f7ff ff42 	bl	a210 <__i2b>
    a38c:	2300      	movs	r3, #0
    a38e:	60b8      	str	r0, [r7, #8]
    a390:	1c04      	adds	r4, r0, #0
    a392:	6003      	str	r3, [r0, #0]
    a394:	e007      	b.n	a3a6 <__pow5mult+0x66>
    a396:	9b01      	ldr	r3, [sp, #4]
    a398:	105b      	asrs	r3, r3, #1
    a39a:	9301      	str	r3, [sp, #4]
    a39c:	d01b      	beq.n	a3d6 <__pow5mult+0x96>
    a39e:	6820      	ldr	r0, [r4, #0]
    a3a0:	2800      	cmp	r0, #0
    a3a2:	d00f      	beq.n	a3c4 <__pow5mult+0x84>
    a3a4:	1c04      	adds	r4, r0, #0
    a3a6:	9b01      	ldr	r3, [sp, #4]
    a3a8:	07db      	lsls	r3, r3, #31
    a3aa:	d5f4      	bpl.n	a396 <__pow5mult+0x56>
    a3ac:	1c31      	adds	r1, r6, #0
    a3ae:	1c22      	adds	r2, r4, #0
    a3b0:	1c28      	adds	r0, r5, #0
    a3b2:	f7ff ff36 	bl	a222 <__multiply>
    a3b6:	1c31      	adds	r1, r6, #0
    a3b8:	1c07      	adds	r7, r0, #0
    a3ba:	1c28      	adds	r0, r5, #0
    a3bc:	f7ff fe48 	bl	a050 <_Bfree>
    a3c0:	1c3e      	adds	r6, r7, #0
    a3c2:	e7e8      	b.n	a396 <__pow5mult+0x56>
    a3c4:	1c28      	adds	r0, r5, #0
    a3c6:	1c21      	adds	r1, r4, #0
    a3c8:	1c22      	adds	r2, r4, #0
    a3ca:	f7ff ff2a 	bl	a222 <__multiply>
    a3ce:	2300      	movs	r3, #0
    a3d0:	6020      	str	r0, [r4, #0]
    a3d2:	6003      	str	r3, [r0, #0]
    a3d4:	e7e6      	b.n	a3a4 <__pow5mult+0x64>
    a3d6:	1c30      	adds	r0, r6, #0
    a3d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    a3da:	46c0      	nop			; (mov r8, r8)
    a3dc:	0000fb30 	.word	0x0000fb30
    a3e0:	00000271 	.word	0x00000271

0000a3e4 <__lshift>:
    a3e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a3e6:	1c0c      	adds	r4, r1, #0
    a3e8:	b085      	sub	sp, #20
    a3ea:	9003      	str	r0, [sp, #12]
    a3ec:	6920      	ldr	r0, [r4, #16]
    a3ee:	1155      	asrs	r5, r2, #5
    a3f0:	1828      	adds	r0, r5, r0
    a3f2:	9002      	str	r0, [sp, #8]
    a3f4:	6849      	ldr	r1, [r1, #4]
    a3f6:	3001      	adds	r0, #1
    a3f8:	68a3      	ldr	r3, [r4, #8]
    a3fa:	1c17      	adds	r7, r2, #0
    a3fc:	9000      	str	r0, [sp, #0]
    a3fe:	9a00      	ldr	r2, [sp, #0]
    a400:	429a      	cmp	r2, r3
    a402:	dd02      	ble.n	a40a <__lshift+0x26>
    a404:	3101      	adds	r1, #1
    a406:	005b      	lsls	r3, r3, #1
    a408:	e7f9      	b.n	a3fe <__lshift+0x1a>
    a40a:	9803      	ldr	r0, [sp, #12]
    a40c:	f7ff fde8 	bl	9fe0 <_Balloc>
    a410:	1c02      	adds	r2, r0, #0
    a412:	1c06      	adds	r6, r0, #0
    a414:	3214      	adds	r2, #20
    a416:	2300      	movs	r3, #0
    a418:	42ab      	cmp	r3, r5
    a41a:	da04      	bge.n	a426 <__lshift+0x42>
    a41c:	0099      	lsls	r1, r3, #2
    a41e:	2000      	movs	r0, #0
    a420:	5050      	str	r0, [r2, r1]
    a422:	3301      	adds	r3, #1
    a424:	e7f8      	b.n	a418 <__lshift+0x34>
    a426:	43eb      	mvns	r3, r5
    a428:	17db      	asrs	r3, r3, #31
    a42a:	401d      	ands	r5, r3
    a42c:	00ad      	lsls	r5, r5, #2
    a42e:	6920      	ldr	r0, [r4, #16]
    a430:	1955      	adds	r5, r2, r5
    a432:	1c22      	adds	r2, r4, #0
    a434:	3214      	adds	r2, #20
    a436:	0083      	lsls	r3, r0, #2
    a438:	189b      	adds	r3, r3, r2
    a43a:	469c      	mov	ip, r3
    a43c:	231f      	movs	r3, #31
    a43e:	401f      	ands	r7, r3
    a440:	d014      	beq.n	a46c <__lshift+0x88>
    a442:	2320      	movs	r3, #32
    a444:	1bdb      	subs	r3, r3, r7
    a446:	9301      	str	r3, [sp, #4]
    a448:	2300      	movs	r3, #0
    a44a:	6810      	ldr	r0, [r2, #0]
    a44c:	1c29      	adds	r1, r5, #0
    a44e:	40b8      	lsls	r0, r7
    a450:	4303      	orrs	r3, r0
    a452:	c508      	stmia	r5!, {r3}
    a454:	ca08      	ldmia	r2!, {r3}
    a456:	9801      	ldr	r0, [sp, #4]
    a458:	40c3      	lsrs	r3, r0
    a45a:	4594      	cmp	ip, r2
    a45c:	d8f5      	bhi.n	a44a <__lshift+0x66>
    a45e:	604b      	str	r3, [r1, #4]
    a460:	2b00      	cmp	r3, #0
    a462:	d007      	beq.n	a474 <__lshift+0x90>
    a464:	9902      	ldr	r1, [sp, #8]
    a466:	3102      	adds	r1, #2
    a468:	9100      	str	r1, [sp, #0]
    a46a:	e003      	b.n	a474 <__lshift+0x90>
    a46c:	ca08      	ldmia	r2!, {r3}
    a46e:	c508      	stmia	r5!, {r3}
    a470:	4594      	cmp	ip, r2
    a472:	d8fb      	bhi.n	a46c <__lshift+0x88>
    a474:	9b00      	ldr	r3, [sp, #0]
    a476:	9803      	ldr	r0, [sp, #12]
    a478:	3b01      	subs	r3, #1
    a47a:	6133      	str	r3, [r6, #16]
    a47c:	1c21      	adds	r1, r4, #0
    a47e:	f7ff fde7 	bl	a050 <_Bfree>
    a482:	1c30      	adds	r0, r6, #0
    a484:	b005      	add	sp, #20
    a486:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000a488 <__mcmp>:
    a488:	b510      	push	{r4, lr}
    a48a:	6902      	ldr	r2, [r0, #16]
    a48c:	690c      	ldr	r4, [r1, #16]
    a48e:	1c03      	adds	r3, r0, #0
    a490:	1b10      	subs	r0, r2, r4
    a492:	d113      	bne.n	a4bc <__mcmp+0x34>
    a494:	1c1a      	adds	r2, r3, #0
    a496:	00a0      	lsls	r0, r4, #2
    a498:	3214      	adds	r2, #20
    a49a:	3114      	adds	r1, #20
    a49c:	1813      	adds	r3, r2, r0
    a49e:	1809      	adds	r1, r1, r0
    a4a0:	3b04      	subs	r3, #4
    a4a2:	3904      	subs	r1, #4
    a4a4:	681c      	ldr	r4, [r3, #0]
    a4a6:	6808      	ldr	r0, [r1, #0]
    a4a8:	4284      	cmp	r4, r0
    a4aa:	d004      	beq.n	a4b6 <__mcmp+0x2e>
    a4ac:	4284      	cmp	r4, r0
    a4ae:	4180      	sbcs	r0, r0
    a4b0:	2301      	movs	r3, #1
    a4b2:	4318      	orrs	r0, r3
    a4b4:	e002      	b.n	a4bc <__mcmp+0x34>
    a4b6:	4293      	cmp	r3, r2
    a4b8:	d8f2      	bhi.n	a4a0 <__mcmp+0x18>
    a4ba:	2000      	movs	r0, #0
    a4bc:	bd10      	pop	{r4, pc}

0000a4be <__mdiff>:
    a4be:	b5f0      	push	{r4, r5, r6, r7, lr}
    a4c0:	1c07      	adds	r7, r0, #0
    a4c2:	b085      	sub	sp, #20
    a4c4:	1c08      	adds	r0, r1, #0
    a4c6:	1c0d      	adds	r5, r1, #0
    a4c8:	1c11      	adds	r1, r2, #0
    a4ca:	1c14      	adds	r4, r2, #0
    a4cc:	f7ff ffdc 	bl	a488 <__mcmp>
    a4d0:	1e06      	subs	r6, r0, #0
    a4d2:	d107      	bne.n	a4e4 <__mdiff+0x26>
    a4d4:	1c38      	adds	r0, r7, #0
    a4d6:	1c31      	adds	r1, r6, #0
    a4d8:	f7ff fd82 	bl	9fe0 <_Balloc>
    a4dc:	2301      	movs	r3, #1
    a4de:	6103      	str	r3, [r0, #16]
    a4e0:	6146      	str	r6, [r0, #20]
    a4e2:	e050      	b.n	a586 <__mdiff+0xc8>
    a4e4:	2800      	cmp	r0, #0
    a4e6:	db01      	blt.n	a4ec <__mdiff+0x2e>
    a4e8:	2600      	movs	r6, #0
    a4ea:	e003      	b.n	a4f4 <__mdiff+0x36>
    a4ec:	1c2b      	adds	r3, r5, #0
    a4ee:	2601      	movs	r6, #1
    a4f0:	1c25      	adds	r5, r4, #0
    a4f2:	1c1c      	adds	r4, r3, #0
    a4f4:	6869      	ldr	r1, [r5, #4]
    a4f6:	1c38      	adds	r0, r7, #0
    a4f8:	f7ff fd72 	bl	9fe0 <_Balloc>
    a4fc:	692a      	ldr	r2, [r5, #16]
    a4fe:	1c2b      	adds	r3, r5, #0
    a500:	3314      	adds	r3, #20
    a502:	0091      	lsls	r1, r2, #2
    a504:	1859      	adds	r1, r3, r1
    a506:	9102      	str	r1, [sp, #8]
    a508:	6921      	ldr	r1, [r4, #16]
    a50a:	1c25      	adds	r5, r4, #0
    a50c:	3514      	adds	r5, #20
    a50e:	0089      	lsls	r1, r1, #2
    a510:	1869      	adds	r1, r5, r1
    a512:	1c04      	adds	r4, r0, #0
    a514:	9103      	str	r1, [sp, #12]
    a516:	60c6      	str	r6, [r0, #12]
    a518:	3414      	adds	r4, #20
    a51a:	2100      	movs	r1, #0
    a51c:	cb40      	ldmia	r3!, {r6}
    a51e:	cd80      	ldmia	r5!, {r7}
    a520:	46b4      	mov	ip, r6
    a522:	b2b6      	uxth	r6, r6
    a524:	1871      	adds	r1, r6, r1
    a526:	b2be      	uxth	r6, r7
    a528:	1b8e      	subs	r6, r1, r6
    a52a:	4661      	mov	r1, ip
    a52c:	9601      	str	r6, [sp, #4]
    a52e:	0c3f      	lsrs	r7, r7, #16
    a530:	0c0e      	lsrs	r6, r1, #16
    a532:	1bf7      	subs	r7, r6, r7
    a534:	9e01      	ldr	r6, [sp, #4]
    a536:	3404      	adds	r4, #4
    a538:	1431      	asrs	r1, r6, #16
    a53a:	187f      	adds	r7, r7, r1
    a53c:	1439      	asrs	r1, r7, #16
    a53e:	043f      	lsls	r7, r7, #16
    a540:	9700      	str	r7, [sp, #0]
    a542:	9f01      	ldr	r7, [sp, #4]
    a544:	1f26      	subs	r6, r4, #4
    a546:	46b4      	mov	ip, r6
    a548:	b2be      	uxth	r6, r7
    a54a:	9f00      	ldr	r7, [sp, #0]
    a54c:	4337      	orrs	r7, r6
    a54e:	4666      	mov	r6, ip
    a550:	6037      	str	r7, [r6, #0]
    a552:	9f03      	ldr	r7, [sp, #12]
    a554:	42bd      	cmp	r5, r7
    a556:	d3e1      	bcc.n	a51c <__mdiff+0x5e>
    a558:	9e02      	ldr	r6, [sp, #8]
    a55a:	1c25      	adds	r5, r4, #0
    a55c:	42b3      	cmp	r3, r6
    a55e:	d20b      	bcs.n	a578 <__mdiff+0xba>
    a560:	cb80      	ldmia	r3!, {r7}
    a562:	b2bd      	uxth	r5, r7
    a564:	186d      	adds	r5, r5, r1
    a566:	142e      	asrs	r6, r5, #16
    a568:	0c3f      	lsrs	r7, r7, #16
    a56a:	19f6      	adds	r6, r6, r7
    a56c:	1431      	asrs	r1, r6, #16
    a56e:	b2ad      	uxth	r5, r5
    a570:	0436      	lsls	r6, r6, #16
    a572:	4335      	orrs	r5, r6
    a574:	c420      	stmia	r4!, {r5}
    a576:	e7ef      	b.n	a558 <__mdiff+0x9a>
    a578:	3d04      	subs	r5, #4
    a57a:	682f      	ldr	r7, [r5, #0]
    a57c:	2f00      	cmp	r7, #0
    a57e:	d101      	bne.n	a584 <__mdiff+0xc6>
    a580:	3a01      	subs	r2, #1
    a582:	e7f9      	b.n	a578 <__mdiff+0xba>
    a584:	6102      	str	r2, [r0, #16]
    a586:	b005      	add	sp, #20
    a588:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0000a58c <__ulp>:
    a58c:	4b0e      	ldr	r3, [pc, #56]	; (a5c8 <__ulp+0x3c>)
    a58e:	4a0f      	ldr	r2, [pc, #60]	; (a5cc <__ulp+0x40>)
    a590:	400b      	ands	r3, r1
    a592:	189b      	adds	r3, r3, r2
    a594:	b510      	push	{r4, lr}
    a596:	2b00      	cmp	r3, #0
    a598:	dd01      	ble.n	a59e <__ulp+0x12>
    a59a:	1c19      	adds	r1, r3, #0
    a59c:	e009      	b.n	a5b2 <__ulp+0x26>
    a59e:	425b      	negs	r3, r3
    a5a0:	151b      	asrs	r3, r3, #20
    a5a2:	2000      	movs	r0, #0
    a5a4:	2100      	movs	r1, #0
    a5a6:	2b13      	cmp	r3, #19
    a5a8:	dc05      	bgt.n	a5b6 <__ulp+0x2a>
    a5aa:	2280      	movs	r2, #128	; 0x80
    a5ac:	0312      	lsls	r2, r2, #12
    a5ae:	1c11      	adds	r1, r2, #0
    a5b0:	4119      	asrs	r1, r3
    a5b2:	2000      	movs	r0, #0
    a5b4:	e006      	b.n	a5c4 <__ulp+0x38>
    a5b6:	2201      	movs	r2, #1
    a5b8:	2b32      	cmp	r3, #50	; 0x32
    a5ba:	dc02      	bgt.n	a5c2 <__ulp+0x36>
    a5bc:	2433      	movs	r4, #51	; 0x33
    a5be:	1ae3      	subs	r3, r4, r3
    a5c0:	409a      	lsls	r2, r3
    a5c2:	1c10      	adds	r0, r2, #0
    a5c4:	bd10      	pop	{r4, pc}
    a5c6:	46c0      	nop			; (mov r8, r8)
    a5c8:	7ff00000 	.word	0x7ff00000
    a5cc:	fcc00000 	.word	0xfcc00000

0000a5d0 <__b2d>:
    a5d0:	6903      	ldr	r3, [r0, #16]
    a5d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a5d4:	1c06      	adds	r6, r0, #0
    a5d6:	3614      	adds	r6, #20
    a5d8:	009b      	lsls	r3, r3, #2
    a5da:	18f3      	adds	r3, r6, r3
    a5dc:	1c1c      	adds	r4, r3, #0
    a5de:	3c04      	subs	r4, #4
    a5e0:	6825      	ldr	r5, [r4, #0]
    a5e2:	1c0f      	adds	r7, r1, #0
    a5e4:	1c28      	adds	r0, r5, #0
    a5e6:	9301      	str	r3, [sp, #4]
    a5e8:	f7ff fdc9 	bl	a17e <__hi0bits>
    a5ec:	2320      	movs	r3, #32
    a5ee:	1a1b      	subs	r3, r3, r0
    a5f0:	603b      	str	r3, [r7, #0]
    a5f2:	491f      	ldr	r1, [pc, #124]	; (a670 <__b2d+0xa0>)
    a5f4:	280a      	cmp	r0, #10
    a5f6:	dc13      	bgt.n	a620 <__b2d+0x50>
    a5f8:	230b      	movs	r3, #11
    a5fa:	1a1b      	subs	r3, r3, r0
    a5fc:	1c2f      	adds	r7, r5, #0
    a5fe:	40df      	lsrs	r7, r3
    a600:	469c      	mov	ip, r3
    a602:	1c0b      	adds	r3, r1, #0
    a604:	433b      	orrs	r3, r7
    a606:	2100      	movs	r1, #0
    a608:	42b4      	cmp	r4, r6
    a60a:	d902      	bls.n	a612 <__b2d+0x42>
    a60c:	9901      	ldr	r1, [sp, #4]
    a60e:	3908      	subs	r1, #8
    a610:	6809      	ldr	r1, [r1, #0]
    a612:	4664      	mov	r4, ip
    a614:	40e1      	lsrs	r1, r4
    a616:	3015      	adds	r0, #21
    a618:	4085      	lsls	r5, r0
    a61a:	1c0a      	adds	r2, r1, #0
    a61c:	432a      	orrs	r2, r5
    a61e:	e022      	b.n	a666 <__b2d+0x96>
    a620:	2700      	movs	r7, #0
    a622:	42b4      	cmp	r4, r6
    a624:	d902      	bls.n	a62c <__b2d+0x5c>
    a626:	9c01      	ldr	r4, [sp, #4]
    a628:	3c08      	subs	r4, #8
    a62a:	6827      	ldr	r7, [r4, #0]
    a62c:	230b      	movs	r3, #11
    a62e:	425b      	negs	r3, r3
    a630:	181b      	adds	r3, r3, r0
    a632:	469c      	mov	ip, r3
    a634:	2b00      	cmp	r3, #0
    a636:	d013      	beq.n	a660 <__b2d+0x90>
    a638:	232b      	movs	r3, #43	; 0x2b
    a63a:	1a18      	subs	r0, r3, r0
    a63c:	4663      	mov	r3, ip
    a63e:	409d      	lsls	r5, r3
    a640:	4329      	orrs	r1, r5
    a642:	1c3d      	adds	r5, r7, #0
    a644:	1c0b      	adds	r3, r1, #0
    a646:	40c5      	lsrs	r5, r0
    a648:	432b      	orrs	r3, r5
    a64a:	2100      	movs	r1, #0
    a64c:	42b4      	cmp	r4, r6
    a64e:	d901      	bls.n	a654 <__b2d+0x84>
    a650:	3c04      	subs	r4, #4
    a652:	6821      	ldr	r1, [r4, #0]
    a654:	40c1      	lsrs	r1, r0
    a656:	4664      	mov	r4, ip
    a658:	40a7      	lsls	r7, r4
    a65a:	1c0a      	adds	r2, r1, #0
    a65c:	433a      	orrs	r2, r7
    a65e:	e002      	b.n	a666 <__b2d+0x96>
    a660:	1c0b      	adds	r3, r1, #0
    a662:	432b      	orrs	r3, r5
    a664:	1c3a      	adds	r2, r7, #0
    a666:	1c10      	adds	r0, r2, #0
    a668:	1c19      	adds	r1, r3, #0
    a66a:	b003      	add	sp, #12
    a66c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a66e:	46c0      	nop			; (mov r8, r8)
    a670:	3ff00000 	.word	0x3ff00000

0000a674 <__d2b>:
    a674:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a676:	2101      	movs	r1, #1
    a678:	1c1d      	adds	r5, r3, #0
    a67a:	1c14      	adds	r4, r2, #0
    a67c:	f7ff fcb0 	bl	9fe0 <_Balloc>
    a680:	006f      	lsls	r7, r5, #1
    a682:	032b      	lsls	r3, r5, #12
    a684:	1c06      	adds	r6, r0, #0
    a686:	0b1b      	lsrs	r3, r3, #12
    a688:	0d7f      	lsrs	r7, r7, #21
    a68a:	d002      	beq.n	a692 <__d2b+0x1e>
    a68c:	2280      	movs	r2, #128	; 0x80
    a68e:	0352      	lsls	r2, r2, #13
    a690:	4313      	orrs	r3, r2
    a692:	9301      	str	r3, [sp, #4]
    a694:	2c00      	cmp	r4, #0
    a696:	d019      	beq.n	a6cc <__d2b+0x58>
    a698:	4668      	mov	r0, sp
    a69a:	9400      	str	r4, [sp, #0]
    a69c:	f7ff fd8b 	bl	a1b6 <__lo0bits>
    a6a0:	9a00      	ldr	r2, [sp, #0]
    a6a2:	2800      	cmp	r0, #0
    a6a4:	d009      	beq.n	a6ba <__d2b+0x46>
    a6a6:	9b01      	ldr	r3, [sp, #4]
    a6a8:	2120      	movs	r1, #32
    a6aa:	1c1c      	adds	r4, r3, #0
    a6ac:	1a09      	subs	r1, r1, r0
    a6ae:	408c      	lsls	r4, r1
    a6b0:	4322      	orrs	r2, r4
    a6b2:	40c3      	lsrs	r3, r0
    a6b4:	6172      	str	r2, [r6, #20]
    a6b6:	9301      	str	r3, [sp, #4]
    a6b8:	e000      	b.n	a6bc <__d2b+0x48>
    a6ba:	6172      	str	r2, [r6, #20]
    a6bc:	9c01      	ldr	r4, [sp, #4]
    a6be:	61b4      	str	r4, [r6, #24]
    a6c0:	4263      	negs	r3, r4
    a6c2:	4163      	adcs	r3, r4
    a6c4:	2402      	movs	r4, #2
    a6c6:	1ae4      	subs	r4, r4, r3
    a6c8:	6134      	str	r4, [r6, #16]
    a6ca:	e007      	b.n	a6dc <__d2b+0x68>
    a6cc:	a801      	add	r0, sp, #4
    a6ce:	f7ff fd72 	bl	a1b6 <__lo0bits>
    a6d2:	9901      	ldr	r1, [sp, #4]
    a6d4:	2401      	movs	r4, #1
    a6d6:	6171      	str	r1, [r6, #20]
    a6d8:	6134      	str	r4, [r6, #16]
    a6da:	3020      	adds	r0, #32
    a6dc:	2f00      	cmp	r7, #0
    a6de:	d009      	beq.n	a6f4 <__d2b+0x80>
    a6e0:	4a0d      	ldr	r2, [pc, #52]	; (a718 <__d2b+0xa4>)
    a6e2:	9c08      	ldr	r4, [sp, #32]
    a6e4:	18bf      	adds	r7, r7, r2
    a6e6:	183f      	adds	r7, r7, r0
    a6e8:	6027      	str	r7, [r4, #0]
    a6ea:	2335      	movs	r3, #53	; 0x35
    a6ec:	9c09      	ldr	r4, [sp, #36]	; 0x24
    a6ee:	1a18      	subs	r0, r3, r0
    a6f0:	6020      	str	r0, [r4, #0]
    a6f2:	e00e      	b.n	a712 <__d2b+0x9e>
    a6f4:	4909      	ldr	r1, [pc, #36]	; (a71c <__d2b+0xa8>)
    a6f6:	9a08      	ldr	r2, [sp, #32]
    a6f8:	1840      	adds	r0, r0, r1
    a6fa:	4909      	ldr	r1, [pc, #36]	; (a720 <__d2b+0xac>)
    a6fc:	6010      	str	r0, [r2, #0]
    a6fe:	1863      	adds	r3, r4, r1
    a700:	009b      	lsls	r3, r3, #2
    a702:	18f3      	adds	r3, r6, r3
    a704:	6958      	ldr	r0, [r3, #20]
    a706:	f7ff fd3a 	bl	a17e <__hi0bits>
    a70a:	0164      	lsls	r4, r4, #5
    a70c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a70e:	1a24      	subs	r4, r4, r0
    a710:	6014      	str	r4, [r2, #0]
    a712:	1c30      	adds	r0, r6, #0
    a714:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    a716:	46c0      	nop			; (mov r8, r8)
    a718:	fffffbcd 	.word	0xfffffbcd
    a71c:	fffffbce 	.word	0xfffffbce
    a720:	3fffffff 	.word	0x3fffffff

0000a724 <__ratio>:
    a724:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a726:	1c0e      	adds	r6, r1, #0
    a728:	4669      	mov	r1, sp
    a72a:	1c07      	adds	r7, r0, #0
    a72c:	f7ff ff50 	bl	a5d0 <__b2d>
    a730:	1c04      	adds	r4, r0, #0
    a732:	1c0d      	adds	r5, r1, #0
    a734:	1c30      	adds	r0, r6, #0
    a736:	a901      	add	r1, sp, #4
    a738:	f7ff ff4a 	bl	a5d0 <__b2d>
    a73c:	1c02      	adds	r2, r0, #0
    a73e:	1c0b      	adds	r3, r1, #0
    a740:	9800      	ldr	r0, [sp, #0]
    a742:	9901      	ldr	r1, [sp, #4]
    a744:	693f      	ldr	r7, [r7, #16]
    a746:	1a40      	subs	r0, r0, r1
    a748:	6931      	ldr	r1, [r6, #16]
    a74a:	4684      	mov	ip, r0
    a74c:	1a79      	subs	r1, r7, r1
    a74e:	0149      	lsls	r1, r1, #5
    a750:	4461      	add	r1, ip
    a752:	2900      	cmp	r1, #0
    a754:	dd02      	ble.n	a75c <__ratio+0x38>
    a756:	0509      	lsls	r1, r1, #20
    a758:	194d      	adds	r5, r1, r5
    a75a:	e001      	b.n	a760 <__ratio+0x3c>
    a75c:	0509      	lsls	r1, r1, #20
    a75e:	1a5b      	subs	r3, r3, r1
    a760:	1c20      	adds	r0, r4, #0
    a762:	1c29      	adds	r1, r5, #0
    a764:	f001 fd66 	bl	c234 <__aeabi_ddiv>
    a768:	b003      	add	sp, #12
    a76a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000a76c <__copybits>:
    a76c:	3901      	subs	r1, #1
    a76e:	b510      	push	{r4, lr}
    a770:	1c13      	adds	r3, r2, #0
    a772:	1149      	asrs	r1, r1, #5
    a774:	6912      	ldr	r2, [r2, #16]
    a776:	3101      	adds	r1, #1
    a778:	0089      	lsls	r1, r1, #2
    a77a:	3314      	adds	r3, #20
    a77c:	0092      	lsls	r2, r2, #2
    a77e:	1841      	adds	r1, r0, r1
    a780:	189a      	adds	r2, r3, r2
    a782:	4293      	cmp	r3, r2
    a784:	d202      	bcs.n	a78c <__copybits+0x20>
    a786:	cb10      	ldmia	r3!, {r4}
    a788:	c010      	stmia	r0!, {r4}
    a78a:	e7fa      	b.n	a782 <__copybits+0x16>
    a78c:	4288      	cmp	r0, r1
    a78e:	d202      	bcs.n	a796 <__copybits+0x2a>
    a790:	2300      	movs	r3, #0
    a792:	c008      	stmia	r0!, {r3}
    a794:	e7fa      	b.n	a78c <__copybits+0x20>
    a796:	bd10      	pop	{r4, pc}

0000a798 <__any_on>:
    a798:	1c02      	adds	r2, r0, #0
    a79a:	6900      	ldr	r0, [r0, #16]
    a79c:	b510      	push	{r4, lr}
    a79e:	3214      	adds	r2, #20
    a7a0:	114b      	asrs	r3, r1, #5
    a7a2:	4283      	cmp	r3, r0
    a7a4:	dc0d      	bgt.n	a7c2 <__any_on+0x2a>
    a7a6:	da0d      	bge.n	a7c4 <__any_on+0x2c>
    a7a8:	201f      	movs	r0, #31
    a7aa:	4001      	ands	r1, r0
    a7ac:	d00a      	beq.n	a7c4 <__any_on+0x2c>
    a7ae:	0098      	lsls	r0, r3, #2
    a7b0:	5884      	ldr	r4, [r0, r2]
    a7b2:	1c20      	adds	r0, r4, #0
    a7b4:	40c8      	lsrs	r0, r1
    a7b6:	4088      	lsls	r0, r1
    a7b8:	1c01      	adds	r1, r0, #0
    a7ba:	2001      	movs	r0, #1
    a7bc:	42a1      	cmp	r1, r4
    a7be:	d10c      	bne.n	a7da <__any_on+0x42>
    a7c0:	e000      	b.n	a7c4 <__any_on+0x2c>
    a7c2:	1c03      	adds	r3, r0, #0
    a7c4:	009b      	lsls	r3, r3, #2
    a7c6:	18d3      	adds	r3, r2, r3
    a7c8:	4293      	cmp	r3, r2
    a7ca:	d905      	bls.n	a7d8 <__any_on+0x40>
    a7cc:	3b04      	subs	r3, #4
    a7ce:	6819      	ldr	r1, [r3, #0]
    a7d0:	2900      	cmp	r1, #0
    a7d2:	d0f9      	beq.n	a7c8 <__any_on+0x30>
    a7d4:	2001      	movs	r0, #1
    a7d6:	e000      	b.n	a7da <__any_on+0x42>
    a7d8:	2000      	movs	r0, #0
    a7da:	bd10      	pop	{r4, pc}

0000a7dc <_calloc_r>:
    a7dc:	b538      	push	{r3, r4, r5, lr}
    a7de:	1c15      	adds	r5, r2, #0
    a7e0:	434d      	muls	r5, r1
    a7e2:	1c29      	adds	r1, r5, #0
    a7e4:	f000 f850 	bl	a888 <_malloc_r>
    a7e8:	1e04      	subs	r4, r0, #0
    a7ea:	d003      	beq.n	a7f4 <_calloc_r+0x18>
    a7ec:	2100      	movs	r1, #0
    a7ee:	1c2a      	adds	r2, r5, #0
    a7f0:	f7fc f8d7 	bl	69a2 <memset>
    a7f4:	1c20      	adds	r0, r4, #0
    a7f6:	bd38      	pop	{r3, r4, r5, pc}

0000a7f8 <_free_r>:
    a7f8:	b530      	push	{r4, r5, lr}
    a7fa:	2900      	cmp	r1, #0
    a7fc:	d040      	beq.n	a880 <_free_r+0x88>
    a7fe:	3904      	subs	r1, #4
    a800:	680b      	ldr	r3, [r1, #0]
    a802:	2b00      	cmp	r3, #0
    a804:	da00      	bge.n	a808 <_free_r+0x10>
    a806:	18c9      	adds	r1, r1, r3
    a808:	4a1e      	ldr	r2, [pc, #120]	; (a884 <_free_r+0x8c>)
    a80a:	6813      	ldr	r3, [r2, #0]
    a80c:	1c14      	adds	r4, r2, #0
    a80e:	2b00      	cmp	r3, #0
    a810:	d102      	bne.n	a818 <_free_r+0x20>
    a812:	604b      	str	r3, [r1, #4]
    a814:	6011      	str	r1, [r2, #0]
    a816:	e033      	b.n	a880 <_free_r+0x88>
    a818:	4299      	cmp	r1, r3
    a81a:	d20f      	bcs.n	a83c <_free_r+0x44>
    a81c:	6808      	ldr	r0, [r1, #0]
    a81e:	180a      	adds	r2, r1, r0
    a820:	429a      	cmp	r2, r3
    a822:	d105      	bne.n	a830 <_free_r+0x38>
    a824:	6813      	ldr	r3, [r2, #0]
    a826:	6852      	ldr	r2, [r2, #4]
    a828:	18c0      	adds	r0, r0, r3
    a82a:	6008      	str	r0, [r1, #0]
    a82c:	604a      	str	r2, [r1, #4]
    a82e:	e000      	b.n	a832 <_free_r+0x3a>
    a830:	604b      	str	r3, [r1, #4]
    a832:	6021      	str	r1, [r4, #0]
    a834:	e024      	b.n	a880 <_free_r+0x88>
    a836:	428a      	cmp	r2, r1
    a838:	d803      	bhi.n	a842 <_free_r+0x4a>
    a83a:	1c13      	adds	r3, r2, #0
    a83c:	685a      	ldr	r2, [r3, #4]
    a83e:	2a00      	cmp	r2, #0
    a840:	d1f9      	bne.n	a836 <_free_r+0x3e>
    a842:	681d      	ldr	r5, [r3, #0]
    a844:	195c      	adds	r4, r3, r5
    a846:	428c      	cmp	r4, r1
    a848:	d10b      	bne.n	a862 <_free_r+0x6a>
    a84a:	6809      	ldr	r1, [r1, #0]
    a84c:	1869      	adds	r1, r5, r1
    a84e:	1858      	adds	r0, r3, r1
    a850:	6019      	str	r1, [r3, #0]
    a852:	4290      	cmp	r0, r2
    a854:	d114      	bne.n	a880 <_free_r+0x88>
    a856:	6814      	ldr	r4, [r2, #0]
    a858:	6852      	ldr	r2, [r2, #4]
    a85a:	1909      	adds	r1, r1, r4
    a85c:	6019      	str	r1, [r3, #0]
    a85e:	605a      	str	r2, [r3, #4]
    a860:	e00e      	b.n	a880 <_free_r+0x88>
    a862:	428c      	cmp	r4, r1
    a864:	d902      	bls.n	a86c <_free_r+0x74>
    a866:	230c      	movs	r3, #12
    a868:	6003      	str	r3, [r0, #0]
    a86a:	e009      	b.n	a880 <_free_r+0x88>
    a86c:	6808      	ldr	r0, [r1, #0]
    a86e:	180c      	adds	r4, r1, r0
    a870:	4294      	cmp	r4, r2
    a872:	d103      	bne.n	a87c <_free_r+0x84>
    a874:	6814      	ldr	r4, [r2, #0]
    a876:	6852      	ldr	r2, [r2, #4]
    a878:	1900      	adds	r0, r0, r4
    a87a:	6008      	str	r0, [r1, #0]
    a87c:	604a      	str	r2, [r1, #4]
    a87e:	6059      	str	r1, [r3, #4]
    a880:	bd30      	pop	{r4, r5, pc}
    a882:	46c0      	nop			; (mov r8, r8)
    a884:	200002f8 	.word	0x200002f8

0000a888 <_malloc_r>:
    a888:	b570      	push	{r4, r5, r6, lr}
    a88a:	2303      	movs	r3, #3
    a88c:	1ccd      	adds	r5, r1, #3
    a88e:	439d      	bics	r5, r3
    a890:	3508      	adds	r5, #8
    a892:	1c06      	adds	r6, r0, #0
    a894:	2d0c      	cmp	r5, #12
    a896:	d201      	bcs.n	a89c <_malloc_r+0x14>
    a898:	250c      	movs	r5, #12
    a89a:	e001      	b.n	a8a0 <_malloc_r+0x18>
    a89c:	2d00      	cmp	r5, #0
    a89e:	db3f      	blt.n	a920 <_malloc_r+0x98>
    a8a0:	428d      	cmp	r5, r1
    a8a2:	d33d      	bcc.n	a920 <_malloc_r+0x98>
    a8a4:	4b20      	ldr	r3, [pc, #128]	; (a928 <_malloc_r+0xa0>)
    a8a6:	681c      	ldr	r4, [r3, #0]
    a8a8:	1c1a      	adds	r2, r3, #0
    a8aa:	1c21      	adds	r1, r4, #0
    a8ac:	2900      	cmp	r1, #0
    a8ae:	d013      	beq.n	a8d8 <_malloc_r+0x50>
    a8b0:	6808      	ldr	r0, [r1, #0]
    a8b2:	1b43      	subs	r3, r0, r5
    a8b4:	d40d      	bmi.n	a8d2 <_malloc_r+0x4a>
    a8b6:	2b0b      	cmp	r3, #11
    a8b8:	d902      	bls.n	a8c0 <_malloc_r+0x38>
    a8ba:	600b      	str	r3, [r1, #0]
    a8bc:	18cc      	adds	r4, r1, r3
    a8be:	e01e      	b.n	a8fe <_malloc_r+0x76>
    a8c0:	428c      	cmp	r4, r1
    a8c2:	d102      	bne.n	a8ca <_malloc_r+0x42>
    a8c4:	6863      	ldr	r3, [r4, #4]
    a8c6:	6013      	str	r3, [r2, #0]
    a8c8:	e01a      	b.n	a900 <_malloc_r+0x78>
    a8ca:	6848      	ldr	r0, [r1, #4]
    a8cc:	6060      	str	r0, [r4, #4]
    a8ce:	1c0c      	adds	r4, r1, #0
    a8d0:	e016      	b.n	a900 <_malloc_r+0x78>
    a8d2:	1c0c      	adds	r4, r1, #0
    a8d4:	6849      	ldr	r1, [r1, #4]
    a8d6:	e7e9      	b.n	a8ac <_malloc_r+0x24>
    a8d8:	4c14      	ldr	r4, [pc, #80]	; (a92c <_malloc_r+0xa4>)
    a8da:	6820      	ldr	r0, [r4, #0]
    a8dc:	2800      	cmp	r0, #0
    a8de:	d103      	bne.n	a8e8 <_malloc_r+0x60>
    a8e0:	1c30      	adds	r0, r6, #0
    a8e2:	f000 f84b 	bl	a97c <_sbrk_r>
    a8e6:	6020      	str	r0, [r4, #0]
    a8e8:	1c30      	adds	r0, r6, #0
    a8ea:	1c29      	adds	r1, r5, #0
    a8ec:	f000 f846 	bl	a97c <_sbrk_r>
    a8f0:	1c43      	adds	r3, r0, #1
    a8f2:	d015      	beq.n	a920 <_malloc_r+0x98>
    a8f4:	1cc4      	adds	r4, r0, #3
    a8f6:	2303      	movs	r3, #3
    a8f8:	439c      	bics	r4, r3
    a8fa:	4284      	cmp	r4, r0
    a8fc:	d10a      	bne.n	a914 <_malloc_r+0x8c>
    a8fe:	6025      	str	r5, [r4, #0]
    a900:	1c20      	adds	r0, r4, #0
    a902:	300b      	adds	r0, #11
    a904:	2207      	movs	r2, #7
    a906:	1d23      	adds	r3, r4, #4
    a908:	4390      	bics	r0, r2
    a90a:	1ac3      	subs	r3, r0, r3
    a90c:	d00b      	beq.n	a926 <_malloc_r+0x9e>
    a90e:	425a      	negs	r2, r3
    a910:	50e2      	str	r2, [r4, r3]
    a912:	e008      	b.n	a926 <_malloc_r+0x9e>
    a914:	1a21      	subs	r1, r4, r0
    a916:	1c30      	adds	r0, r6, #0
    a918:	f000 f830 	bl	a97c <_sbrk_r>
    a91c:	3001      	adds	r0, #1
    a91e:	d1ee      	bne.n	a8fe <_malloc_r+0x76>
    a920:	230c      	movs	r3, #12
    a922:	6033      	str	r3, [r6, #0]
    a924:	2000      	movs	r0, #0
    a926:	bd70      	pop	{r4, r5, r6, pc}
    a928:	200002f8 	.word	0x200002f8
    a92c:	200002f4 	.word	0x200002f4

0000a930 <_realloc_r>:
    a930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a932:	1c06      	adds	r6, r0, #0
    a934:	1c0c      	adds	r4, r1, #0
    a936:	1c15      	adds	r5, r2, #0
    a938:	2900      	cmp	r1, #0
    a93a:	d104      	bne.n	a946 <_realloc_r+0x16>
    a93c:	1c11      	adds	r1, r2, #0
    a93e:	f7ff ffa3 	bl	a888 <_malloc_r>
    a942:	1c04      	adds	r4, r0, #0
    a944:	e018      	b.n	a978 <_realloc_r+0x48>
    a946:	2a00      	cmp	r2, #0
    a948:	d103      	bne.n	a952 <_realloc_r+0x22>
    a94a:	f7ff ff55 	bl	a7f8 <_free_r>
    a94e:	1c2c      	adds	r4, r5, #0
    a950:	e012      	b.n	a978 <_realloc_r+0x48>
    a952:	f000 f8e5 	bl	ab20 <_malloc_usable_size_r>
    a956:	42a8      	cmp	r0, r5
    a958:	d20e      	bcs.n	a978 <_realloc_r+0x48>
    a95a:	1c30      	adds	r0, r6, #0
    a95c:	1c29      	adds	r1, r5, #0
    a95e:	f7ff ff93 	bl	a888 <_malloc_r>
    a962:	1e07      	subs	r7, r0, #0
    a964:	d007      	beq.n	a976 <_realloc_r+0x46>
    a966:	1c21      	adds	r1, r4, #0
    a968:	1c2a      	adds	r2, r5, #0
    a96a:	f7fc f811 	bl	6990 <memcpy>
    a96e:	1c30      	adds	r0, r6, #0
    a970:	1c21      	adds	r1, r4, #0
    a972:	f7ff ff41 	bl	a7f8 <_free_r>
    a976:	1c3c      	adds	r4, r7, #0
    a978:	1c20      	adds	r0, r4, #0
    a97a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000a97c <_sbrk_r>:
    a97c:	b538      	push	{r3, r4, r5, lr}
    a97e:	4c07      	ldr	r4, [pc, #28]	; (a99c <_sbrk_r+0x20>)
    a980:	2300      	movs	r3, #0
    a982:	1c05      	adds	r5, r0, #0
    a984:	1c08      	adds	r0, r1, #0
    a986:	6023      	str	r3, [r4, #0]
    a988:	f7fb fbf0 	bl	616c <_sbrk>
    a98c:	1c43      	adds	r3, r0, #1
    a98e:	d103      	bne.n	a998 <_sbrk_r+0x1c>
    a990:	6823      	ldr	r3, [r4, #0]
    a992:	2b00      	cmp	r3, #0
    a994:	d000      	beq.n	a998 <_sbrk_r+0x1c>
    a996:	602b      	str	r3, [r5, #0]
    a998:	bd38      	pop	{r3, r4, r5, pc}
    a99a:	46c0      	nop			; (mov r8, r8)
    a99c:	20002ff0 	.word	0x20002ff0

0000a9a0 <__sread>:
    a9a0:	b538      	push	{r3, r4, r5, lr}
    a9a2:	1c0c      	adds	r4, r1, #0
    a9a4:	250e      	movs	r5, #14
    a9a6:	5f49      	ldrsh	r1, [r1, r5]
    a9a8:	f000 f8c4 	bl	ab34 <_read_r>
    a9ac:	2800      	cmp	r0, #0
    a9ae:	db03      	blt.n	a9b8 <__sread+0x18>
    a9b0:	6d62      	ldr	r2, [r4, #84]	; 0x54
    a9b2:	1813      	adds	r3, r2, r0
    a9b4:	6563      	str	r3, [r4, #84]	; 0x54
    a9b6:	e003      	b.n	a9c0 <__sread+0x20>
    a9b8:	89a2      	ldrh	r2, [r4, #12]
    a9ba:	4b02      	ldr	r3, [pc, #8]	; (a9c4 <__sread+0x24>)
    a9bc:	4013      	ands	r3, r2
    a9be:	81a3      	strh	r3, [r4, #12]
    a9c0:	bd38      	pop	{r3, r4, r5, pc}
    a9c2:	46c0      	nop			; (mov r8, r8)
    a9c4:	ffffefff 	.word	0xffffefff

0000a9c8 <__swrite>:
    a9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a9ca:	1c1e      	adds	r6, r3, #0
    a9cc:	898b      	ldrh	r3, [r1, #12]
    a9ce:	1c05      	adds	r5, r0, #0
    a9d0:	1c0c      	adds	r4, r1, #0
    a9d2:	1c17      	adds	r7, r2, #0
    a9d4:	05da      	lsls	r2, r3, #23
    a9d6:	d505      	bpl.n	a9e4 <__swrite+0x1c>
    a9d8:	230e      	movs	r3, #14
    a9da:	5ec9      	ldrsh	r1, [r1, r3]
    a9dc:	2200      	movs	r2, #0
    a9de:	2302      	movs	r3, #2
    a9e0:	f000 f88a 	bl	aaf8 <_lseek_r>
    a9e4:	89a2      	ldrh	r2, [r4, #12]
    a9e6:	4b05      	ldr	r3, [pc, #20]	; (a9fc <__swrite+0x34>)
    a9e8:	1c28      	adds	r0, r5, #0
    a9ea:	4013      	ands	r3, r2
    a9ec:	81a3      	strh	r3, [r4, #12]
    a9ee:	220e      	movs	r2, #14
    a9f0:	5ea1      	ldrsh	r1, [r4, r2]
    a9f2:	1c33      	adds	r3, r6, #0
    a9f4:	1c3a      	adds	r2, r7, #0
    a9f6:	f000 f835 	bl	aa64 <_write_r>
    a9fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a9fc:	ffffefff 	.word	0xffffefff

0000aa00 <__sseek>:
    aa00:	b538      	push	{r3, r4, r5, lr}
    aa02:	1c0c      	adds	r4, r1, #0
    aa04:	250e      	movs	r5, #14
    aa06:	5f49      	ldrsh	r1, [r1, r5]
    aa08:	f000 f876 	bl	aaf8 <_lseek_r>
    aa0c:	89a3      	ldrh	r3, [r4, #12]
    aa0e:	1c42      	adds	r2, r0, #1
    aa10:	d103      	bne.n	aa1a <__sseek+0x1a>
    aa12:	4a05      	ldr	r2, [pc, #20]	; (aa28 <__sseek+0x28>)
    aa14:	4013      	ands	r3, r2
    aa16:	81a3      	strh	r3, [r4, #12]
    aa18:	e004      	b.n	aa24 <__sseek+0x24>
    aa1a:	2280      	movs	r2, #128	; 0x80
    aa1c:	0152      	lsls	r2, r2, #5
    aa1e:	4313      	orrs	r3, r2
    aa20:	81a3      	strh	r3, [r4, #12]
    aa22:	6560      	str	r0, [r4, #84]	; 0x54
    aa24:	bd38      	pop	{r3, r4, r5, pc}
    aa26:	46c0      	nop			; (mov r8, r8)
    aa28:	ffffefff 	.word	0xffffefff

0000aa2c <__sclose>:
    aa2c:	b508      	push	{r3, lr}
    aa2e:	230e      	movs	r3, #14
    aa30:	5ec9      	ldrsh	r1, [r1, r3]
    aa32:	f000 f82b 	bl	aa8c <_close_r>
    aa36:	bd08      	pop	{r3, pc}

0000aa38 <strncmp>:
    aa38:	1c03      	adds	r3, r0, #0
    aa3a:	2000      	movs	r0, #0
    aa3c:	b510      	push	{r4, lr}
    aa3e:	4282      	cmp	r2, r0
    aa40:	d00f      	beq.n	aa62 <strncmp+0x2a>
    aa42:	781c      	ldrb	r4, [r3, #0]
    aa44:	7808      	ldrb	r0, [r1, #0]
    aa46:	42a0      	cmp	r0, r4
    aa48:	d101      	bne.n	aa4e <strncmp+0x16>
    aa4a:	2a01      	cmp	r2, #1
    aa4c:	d103      	bne.n	aa56 <strncmp+0x1e>
    aa4e:	7818      	ldrb	r0, [r3, #0]
    aa50:	780b      	ldrb	r3, [r1, #0]
    aa52:	1ac0      	subs	r0, r0, r3
    aa54:	e005      	b.n	aa62 <strncmp+0x2a>
    aa56:	3a01      	subs	r2, #1
    aa58:	2800      	cmp	r0, #0
    aa5a:	d0f8      	beq.n	aa4e <strncmp+0x16>
    aa5c:	3301      	adds	r3, #1
    aa5e:	3101      	adds	r1, #1
    aa60:	e7ef      	b.n	aa42 <strncmp+0xa>
    aa62:	bd10      	pop	{r4, pc}

0000aa64 <_write_r>:
    aa64:	b538      	push	{r3, r4, r5, lr}
    aa66:	4c08      	ldr	r4, [pc, #32]	; (aa88 <_write_r+0x24>)
    aa68:	1c05      	adds	r5, r0, #0
    aa6a:	2000      	movs	r0, #0
    aa6c:	6020      	str	r0, [r4, #0]
    aa6e:	1c08      	adds	r0, r1, #0
    aa70:	1c11      	adds	r1, r2, #0
    aa72:	1c1a      	adds	r2, r3, #0
    aa74:	f7fb fb50 	bl	6118 <_write>
    aa78:	1c43      	adds	r3, r0, #1
    aa7a:	d103      	bne.n	aa84 <_write_r+0x20>
    aa7c:	6823      	ldr	r3, [r4, #0]
    aa7e:	2b00      	cmp	r3, #0
    aa80:	d000      	beq.n	aa84 <_write_r+0x20>
    aa82:	602b      	str	r3, [r5, #0]
    aa84:	bd38      	pop	{r3, r4, r5, pc}
    aa86:	46c0      	nop			; (mov r8, r8)
    aa88:	20002ff0 	.word	0x20002ff0

0000aa8c <_close_r>:
    aa8c:	b538      	push	{r3, r4, r5, lr}
    aa8e:	4c07      	ldr	r4, [pc, #28]	; (aaac <_close_r+0x20>)
    aa90:	2300      	movs	r3, #0
    aa92:	1c05      	adds	r5, r0, #0
    aa94:	1c08      	adds	r0, r1, #0
    aa96:	6023      	str	r3, [r4, #0]
    aa98:	f7fb fb7a 	bl	6190 <_close>
    aa9c:	1c43      	adds	r3, r0, #1
    aa9e:	d103      	bne.n	aaa8 <_close_r+0x1c>
    aaa0:	6823      	ldr	r3, [r4, #0]
    aaa2:	2b00      	cmp	r3, #0
    aaa4:	d000      	beq.n	aaa8 <_close_r+0x1c>
    aaa6:	602b      	str	r3, [r5, #0]
    aaa8:	bd38      	pop	{r3, r4, r5, pc}
    aaaa:	46c0      	nop			; (mov r8, r8)
    aaac:	20002ff0 	.word	0x20002ff0

0000aab0 <_fstat_r>:
    aab0:	b538      	push	{r3, r4, r5, lr}
    aab2:	4c07      	ldr	r4, [pc, #28]	; (aad0 <_fstat_r+0x20>)
    aab4:	2300      	movs	r3, #0
    aab6:	1c05      	adds	r5, r0, #0
    aab8:	1c08      	adds	r0, r1, #0
    aaba:	1c11      	adds	r1, r2, #0
    aabc:	6023      	str	r3, [r4, #0]
    aabe:	f7fb fb6b 	bl	6198 <_fstat>
    aac2:	1c43      	adds	r3, r0, #1
    aac4:	d103      	bne.n	aace <_fstat_r+0x1e>
    aac6:	6823      	ldr	r3, [r4, #0]
    aac8:	2b00      	cmp	r3, #0
    aaca:	d000      	beq.n	aace <_fstat_r+0x1e>
    aacc:	602b      	str	r3, [r5, #0]
    aace:	bd38      	pop	{r3, r4, r5, pc}
    aad0:	20002ff0 	.word	0x20002ff0

0000aad4 <_isatty_r>:
    aad4:	b538      	push	{r3, r4, r5, lr}
    aad6:	4c07      	ldr	r4, [pc, #28]	; (aaf4 <_isatty_r+0x20>)
    aad8:	2300      	movs	r3, #0
    aada:	1c05      	adds	r5, r0, #0
    aadc:	1c08      	adds	r0, r1, #0
    aade:	6023      	str	r3, [r4, #0]
    aae0:	f7fb fb60 	bl	61a4 <_isatty>
    aae4:	1c43      	adds	r3, r0, #1
    aae6:	d103      	bne.n	aaf0 <_isatty_r+0x1c>
    aae8:	6823      	ldr	r3, [r4, #0]
    aaea:	2b00      	cmp	r3, #0
    aaec:	d000      	beq.n	aaf0 <_isatty_r+0x1c>
    aaee:	602b      	str	r3, [r5, #0]
    aaf0:	bd38      	pop	{r3, r4, r5, pc}
    aaf2:	46c0      	nop			; (mov r8, r8)
    aaf4:	20002ff0 	.word	0x20002ff0

0000aaf8 <_lseek_r>:
    aaf8:	b538      	push	{r3, r4, r5, lr}
    aafa:	4c08      	ldr	r4, [pc, #32]	; (ab1c <_lseek_r+0x24>)
    aafc:	1c05      	adds	r5, r0, #0
    aafe:	2000      	movs	r0, #0
    ab00:	6020      	str	r0, [r4, #0]
    ab02:	1c08      	adds	r0, r1, #0
    ab04:	1c11      	adds	r1, r2, #0
    ab06:	1c1a      	adds	r2, r3, #0
    ab08:	f7fb fb4e 	bl	61a8 <_lseek>
    ab0c:	1c43      	adds	r3, r0, #1
    ab0e:	d103      	bne.n	ab18 <_lseek_r+0x20>
    ab10:	6823      	ldr	r3, [r4, #0]
    ab12:	2b00      	cmp	r3, #0
    ab14:	d000      	beq.n	ab18 <_lseek_r+0x20>
    ab16:	602b      	str	r3, [r5, #0]
    ab18:	bd38      	pop	{r3, r4, r5, pc}
    ab1a:	46c0      	nop			; (mov r8, r8)
    ab1c:	20002ff0 	.word	0x20002ff0

0000ab20 <_malloc_usable_size_r>:
    ab20:	3904      	subs	r1, #4
    ab22:	680b      	ldr	r3, [r1, #0]
    ab24:	1f18      	subs	r0, r3, #4
    ab26:	2b00      	cmp	r3, #0
    ab28:	da02      	bge.n	ab30 <_malloc_usable_size_r+0x10>
    ab2a:	58c8      	ldr	r0, [r1, r3]
    ab2c:	181b      	adds	r3, r3, r0
    ab2e:	1f18      	subs	r0, r3, #4
    ab30:	4770      	bx	lr
	...

0000ab34 <_read_r>:
    ab34:	b538      	push	{r3, r4, r5, lr}
    ab36:	4c08      	ldr	r4, [pc, #32]	; (ab58 <_read_r+0x24>)
    ab38:	1c05      	adds	r5, r0, #0
    ab3a:	2000      	movs	r0, #0
    ab3c:	6020      	str	r0, [r4, #0]
    ab3e:	1c08      	adds	r0, r1, #0
    ab40:	1c11      	adds	r1, r2, #0
    ab42:	1c1a      	adds	r2, r3, #0
    ab44:	f7fb fac6 	bl	60d4 <_read>
    ab48:	1c43      	adds	r3, r0, #1
    ab4a:	d103      	bne.n	ab54 <_read_r+0x20>
    ab4c:	6823      	ldr	r3, [r4, #0]
    ab4e:	2b00      	cmp	r3, #0
    ab50:	d000      	beq.n	ab54 <_read_r+0x20>
    ab52:	602b      	str	r3, [r5, #0]
    ab54:	bd38      	pop	{r3, r4, r5, pc}
    ab56:	46c0      	nop			; (mov r8, r8)
    ab58:	20002ff0 	.word	0x20002ff0

0000ab5c <__gnu_thumb1_case_uqi>:
    ab5c:	b402      	push	{r1}
    ab5e:	4671      	mov	r1, lr
    ab60:	0849      	lsrs	r1, r1, #1
    ab62:	0049      	lsls	r1, r1, #1
    ab64:	5c09      	ldrb	r1, [r1, r0]
    ab66:	0049      	lsls	r1, r1, #1
    ab68:	448e      	add	lr, r1
    ab6a:	bc02      	pop	{r1}
    ab6c:	4770      	bx	lr
    ab6e:	46c0      	nop			; (mov r8, r8)

0000ab70 <__aeabi_uidiv>:
    ab70:	2900      	cmp	r1, #0
    ab72:	d034      	beq.n	abde <.udivsi3_skip_div0_test+0x6a>

0000ab74 <.udivsi3_skip_div0_test>:
    ab74:	2301      	movs	r3, #1
    ab76:	2200      	movs	r2, #0
    ab78:	b410      	push	{r4}
    ab7a:	4288      	cmp	r0, r1
    ab7c:	d32c      	bcc.n	abd8 <.udivsi3_skip_div0_test+0x64>
    ab7e:	2401      	movs	r4, #1
    ab80:	0724      	lsls	r4, r4, #28
    ab82:	42a1      	cmp	r1, r4
    ab84:	d204      	bcs.n	ab90 <.udivsi3_skip_div0_test+0x1c>
    ab86:	4281      	cmp	r1, r0
    ab88:	d202      	bcs.n	ab90 <.udivsi3_skip_div0_test+0x1c>
    ab8a:	0109      	lsls	r1, r1, #4
    ab8c:	011b      	lsls	r3, r3, #4
    ab8e:	e7f8      	b.n	ab82 <.udivsi3_skip_div0_test+0xe>
    ab90:	00e4      	lsls	r4, r4, #3
    ab92:	42a1      	cmp	r1, r4
    ab94:	d204      	bcs.n	aba0 <.udivsi3_skip_div0_test+0x2c>
    ab96:	4281      	cmp	r1, r0
    ab98:	d202      	bcs.n	aba0 <.udivsi3_skip_div0_test+0x2c>
    ab9a:	0049      	lsls	r1, r1, #1
    ab9c:	005b      	lsls	r3, r3, #1
    ab9e:	e7f8      	b.n	ab92 <.udivsi3_skip_div0_test+0x1e>
    aba0:	4288      	cmp	r0, r1
    aba2:	d301      	bcc.n	aba8 <.udivsi3_skip_div0_test+0x34>
    aba4:	1a40      	subs	r0, r0, r1
    aba6:	431a      	orrs	r2, r3
    aba8:	084c      	lsrs	r4, r1, #1
    abaa:	42a0      	cmp	r0, r4
    abac:	d302      	bcc.n	abb4 <.udivsi3_skip_div0_test+0x40>
    abae:	1b00      	subs	r0, r0, r4
    abb0:	085c      	lsrs	r4, r3, #1
    abb2:	4322      	orrs	r2, r4
    abb4:	088c      	lsrs	r4, r1, #2
    abb6:	42a0      	cmp	r0, r4
    abb8:	d302      	bcc.n	abc0 <.udivsi3_skip_div0_test+0x4c>
    abba:	1b00      	subs	r0, r0, r4
    abbc:	089c      	lsrs	r4, r3, #2
    abbe:	4322      	orrs	r2, r4
    abc0:	08cc      	lsrs	r4, r1, #3
    abc2:	42a0      	cmp	r0, r4
    abc4:	d302      	bcc.n	abcc <.udivsi3_skip_div0_test+0x58>
    abc6:	1b00      	subs	r0, r0, r4
    abc8:	08dc      	lsrs	r4, r3, #3
    abca:	4322      	orrs	r2, r4
    abcc:	2800      	cmp	r0, #0
    abce:	d003      	beq.n	abd8 <.udivsi3_skip_div0_test+0x64>
    abd0:	091b      	lsrs	r3, r3, #4
    abd2:	d001      	beq.n	abd8 <.udivsi3_skip_div0_test+0x64>
    abd4:	0909      	lsrs	r1, r1, #4
    abd6:	e7e3      	b.n	aba0 <.udivsi3_skip_div0_test+0x2c>
    abd8:	1c10      	adds	r0, r2, #0
    abda:	bc10      	pop	{r4}
    abdc:	4770      	bx	lr
    abde:	2800      	cmp	r0, #0
    abe0:	d001      	beq.n	abe6 <.udivsi3_skip_div0_test+0x72>
    abe2:	2000      	movs	r0, #0
    abe4:	43c0      	mvns	r0, r0
    abe6:	b407      	push	{r0, r1, r2}
    abe8:	4802      	ldr	r0, [pc, #8]	; (abf4 <.udivsi3_skip_div0_test+0x80>)
    abea:	a102      	add	r1, pc, #8	; (adr r1, abf4 <.udivsi3_skip_div0_test+0x80>)
    abec:	1840      	adds	r0, r0, r1
    abee:	9002      	str	r0, [sp, #8]
    abf0:	bd03      	pop	{r0, r1, pc}
    abf2:	46c0      	nop			; (mov r8, r8)
    abf4:	000000d9 	.word	0x000000d9

0000abf8 <__aeabi_uidivmod>:
    abf8:	2900      	cmp	r1, #0
    abfa:	d0f0      	beq.n	abde <.udivsi3_skip_div0_test+0x6a>
    abfc:	b503      	push	{r0, r1, lr}
    abfe:	f7ff ffb9 	bl	ab74 <.udivsi3_skip_div0_test>
    ac02:	bc0e      	pop	{r1, r2, r3}
    ac04:	4342      	muls	r2, r0
    ac06:	1a89      	subs	r1, r1, r2
    ac08:	4718      	bx	r3
    ac0a:	46c0      	nop			; (mov r8, r8)

0000ac0c <__aeabi_idiv>:
    ac0c:	2900      	cmp	r1, #0
    ac0e:	d041      	beq.n	ac94 <.divsi3_skip_div0_test+0x84>

0000ac10 <.divsi3_skip_div0_test>:
    ac10:	b410      	push	{r4}
    ac12:	1c04      	adds	r4, r0, #0
    ac14:	404c      	eors	r4, r1
    ac16:	46a4      	mov	ip, r4
    ac18:	2301      	movs	r3, #1
    ac1a:	2200      	movs	r2, #0
    ac1c:	2900      	cmp	r1, #0
    ac1e:	d500      	bpl.n	ac22 <.divsi3_skip_div0_test+0x12>
    ac20:	4249      	negs	r1, r1
    ac22:	2800      	cmp	r0, #0
    ac24:	d500      	bpl.n	ac28 <.divsi3_skip_div0_test+0x18>
    ac26:	4240      	negs	r0, r0
    ac28:	4288      	cmp	r0, r1
    ac2a:	d32c      	bcc.n	ac86 <.divsi3_skip_div0_test+0x76>
    ac2c:	2401      	movs	r4, #1
    ac2e:	0724      	lsls	r4, r4, #28
    ac30:	42a1      	cmp	r1, r4
    ac32:	d204      	bcs.n	ac3e <.divsi3_skip_div0_test+0x2e>
    ac34:	4281      	cmp	r1, r0
    ac36:	d202      	bcs.n	ac3e <.divsi3_skip_div0_test+0x2e>
    ac38:	0109      	lsls	r1, r1, #4
    ac3a:	011b      	lsls	r3, r3, #4
    ac3c:	e7f8      	b.n	ac30 <.divsi3_skip_div0_test+0x20>
    ac3e:	00e4      	lsls	r4, r4, #3
    ac40:	42a1      	cmp	r1, r4
    ac42:	d204      	bcs.n	ac4e <.divsi3_skip_div0_test+0x3e>
    ac44:	4281      	cmp	r1, r0
    ac46:	d202      	bcs.n	ac4e <.divsi3_skip_div0_test+0x3e>
    ac48:	0049      	lsls	r1, r1, #1
    ac4a:	005b      	lsls	r3, r3, #1
    ac4c:	e7f8      	b.n	ac40 <.divsi3_skip_div0_test+0x30>
    ac4e:	4288      	cmp	r0, r1
    ac50:	d301      	bcc.n	ac56 <.divsi3_skip_div0_test+0x46>
    ac52:	1a40      	subs	r0, r0, r1
    ac54:	431a      	orrs	r2, r3
    ac56:	084c      	lsrs	r4, r1, #1
    ac58:	42a0      	cmp	r0, r4
    ac5a:	d302      	bcc.n	ac62 <.divsi3_skip_div0_test+0x52>
    ac5c:	1b00      	subs	r0, r0, r4
    ac5e:	085c      	lsrs	r4, r3, #1
    ac60:	4322      	orrs	r2, r4
    ac62:	088c      	lsrs	r4, r1, #2
    ac64:	42a0      	cmp	r0, r4
    ac66:	d302      	bcc.n	ac6e <.divsi3_skip_div0_test+0x5e>
    ac68:	1b00      	subs	r0, r0, r4
    ac6a:	089c      	lsrs	r4, r3, #2
    ac6c:	4322      	orrs	r2, r4
    ac6e:	08cc      	lsrs	r4, r1, #3
    ac70:	42a0      	cmp	r0, r4
    ac72:	d302      	bcc.n	ac7a <.divsi3_skip_div0_test+0x6a>
    ac74:	1b00      	subs	r0, r0, r4
    ac76:	08dc      	lsrs	r4, r3, #3
    ac78:	4322      	orrs	r2, r4
    ac7a:	2800      	cmp	r0, #0
    ac7c:	d003      	beq.n	ac86 <.divsi3_skip_div0_test+0x76>
    ac7e:	091b      	lsrs	r3, r3, #4
    ac80:	d001      	beq.n	ac86 <.divsi3_skip_div0_test+0x76>
    ac82:	0909      	lsrs	r1, r1, #4
    ac84:	e7e3      	b.n	ac4e <.divsi3_skip_div0_test+0x3e>
    ac86:	1c10      	adds	r0, r2, #0
    ac88:	4664      	mov	r4, ip
    ac8a:	2c00      	cmp	r4, #0
    ac8c:	d500      	bpl.n	ac90 <.divsi3_skip_div0_test+0x80>
    ac8e:	4240      	negs	r0, r0
    ac90:	bc10      	pop	{r4}
    ac92:	4770      	bx	lr
    ac94:	2800      	cmp	r0, #0
    ac96:	d006      	beq.n	aca6 <.divsi3_skip_div0_test+0x96>
    ac98:	db03      	blt.n	aca2 <.divsi3_skip_div0_test+0x92>
    ac9a:	2000      	movs	r0, #0
    ac9c:	43c0      	mvns	r0, r0
    ac9e:	0840      	lsrs	r0, r0, #1
    aca0:	e001      	b.n	aca6 <.divsi3_skip_div0_test+0x96>
    aca2:	2080      	movs	r0, #128	; 0x80
    aca4:	0600      	lsls	r0, r0, #24
    aca6:	b407      	push	{r0, r1, r2}
    aca8:	4802      	ldr	r0, [pc, #8]	; (acb4 <.divsi3_skip_div0_test+0xa4>)
    acaa:	a102      	add	r1, pc, #8	; (adr r1, acb4 <.divsi3_skip_div0_test+0xa4>)
    acac:	1840      	adds	r0, r0, r1
    acae:	9002      	str	r0, [sp, #8]
    acb0:	bd03      	pop	{r0, r1, pc}
    acb2:	46c0      	nop			; (mov r8, r8)
    acb4:	00000019 	.word	0x00000019

0000acb8 <__aeabi_idivmod>:
    acb8:	2900      	cmp	r1, #0
    acba:	d0eb      	beq.n	ac94 <.divsi3_skip_div0_test+0x84>
    acbc:	b503      	push	{r0, r1, lr}
    acbe:	f7ff ffa7 	bl	ac10 <.divsi3_skip_div0_test>
    acc2:	bc0e      	pop	{r1, r2, r3}
    acc4:	4342      	muls	r2, r0
    acc6:	1a89      	subs	r1, r1, r2
    acc8:	4718      	bx	r3
    acca:	46c0      	nop			; (mov r8, r8)

0000accc <__aeabi_idiv0>:
    accc:	4770      	bx	lr
    acce:	46c0      	nop			; (mov r8, r8)

0000acd0 <__aeabi_cdrcmple>:
    acd0:	4684      	mov	ip, r0
    acd2:	1c10      	adds	r0, r2, #0
    acd4:	4662      	mov	r2, ip
    acd6:	468c      	mov	ip, r1
    acd8:	1c19      	adds	r1, r3, #0
    acda:	4663      	mov	r3, ip
    acdc:	e000      	b.n	ace0 <__aeabi_cdcmpeq>
    acde:	46c0      	nop			; (mov r8, r8)

0000ace0 <__aeabi_cdcmpeq>:
    ace0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    ace2:	f001 fe93 	bl	ca0c <__ledf2>
    ace6:	2800      	cmp	r0, #0
    ace8:	d401      	bmi.n	acee <__aeabi_cdcmpeq+0xe>
    acea:	2100      	movs	r1, #0
    acec:	42c8      	cmn	r0, r1
    acee:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000acf0 <__aeabi_dcmpeq>:
    acf0:	b510      	push	{r4, lr}
    acf2:	f001 fdc3 	bl	c87c <__eqdf2>
    acf6:	4240      	negs	r0, r0
    acf8:	3001      	adds	r0, #1
    acfa:	bd10      	pop	{r4, pc}

0000acfc <__aeabi_dcmplt>:
    acfc:	b510      	push	{r4, lr}
    acfe:	f001 fe85 	bl	ca0c <__ledf2>
    ad02:	2800      	cmp	r0, #0
    ad04:	db01      	blt.n	ad0a <__aeabi_dcmplt+0xe>
    ad06:	2000      	movs	r0, #0
    ad08:	bd10      	pop	{r4, pc}
    ad0a:	2001      	movs	r0, #1
    ad0c:	bd10      	pop	{r4, pc}
    ad0e:	46c0      	nop			; (mov r8, r8)

0000ad10 <__aeabi_dcmple>:
    ad10:	b510      	push	{r4, lr}
    ad12:	f001 fe7b 	bl	ca0c <__ledf2>
    ad16:	2800      	cmp	r0, #0
    ad18:	dd01      	ble.n	ad1e <__aeabi_dcmple+0xe>
    ad1a:	2000      	movs	r0, #0
    ad1c:	bd10      	pop	{r4, pc}
    ad1e:	2001      	movs	r0, #1
    ad20:	bd10      	pop	{r4, pc}
    ad22:	46c0      	nop			; (mov r8, r8)

0000ad24 <__aeabi_dcmpgt>:
    ad24:	b510      	push	{r4, lr}
    ad26:	f001 fdf3 	bl	c910 <__gedf2>
    ad2a:	2800      	cmp	r0, #0
    ad2c:	dc01      	bgt.n	ad32 <__aeabi_dcmpgt+0xe>
    ad2e:	2000      	movs	r0, #0
    ad30:	bd10      	pop	{r4, pc}
    ad32:	2001      	movs	r0, #1
    ad34:	bd10      	pop	{r4, pc}
    ad36:	46c0      	nop			; (mov r8, r8)

0000ad38 <__aeabi_dcmpge>:
    ad38:	b510      	push	{r4, lr}
    ad3a:	f001 fde9 	bl	c910 <__gedf2>
    ad3e:	2800      	cmp	r0, #0
    ad40:	da01      	bge.n	ad46 <__aeabi_dcmpge+0xe>
    ad42:	2000      	movs	r0, #0
    ad44:	bd10      	pop	{r4, pc}
    ad46:	2001      	movs	r0, #1
    ad48:	bd10      	pop	{r4, pc}
    ad4a:	46c0      	nop			; (mov r8, r8)

0000ad4c <__aeabi_cfrcmple>:
    ad4c:	4684      	mov	ip, r0
    ad4e:	1c08      	adds	r0, r1, #0
    ad50:	4661      	mov	r1, ip
    ad52:	e7ff      	b.n	ad54 <__aeabi_cfcmpeq>

0000ad54 <__aeabi_cfcmpeq>:
    ad54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    ad56:	f000 fb93 	bl	b480 <__lesf2>
    ad5a:	2800      	cmp	r0, #0
    ad5c:	d401      	bmi.n	ad62 <__aeabi_cfcmpeq+0xe>
    ad5e:	2100      	movs	r1, #0
    ad60:	42c8      	cmn	r0, r1
    ad62:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000ad64 <__aeabi_fcmpeq>:
    ad64:	b510      	push	{r4, lr}
    ad66:	f000 fb19 	bl	b39c <__eqsf2>
    ad6a:	4240      	negs	r0, r0
    ad6c:	3001      	adds	r0, #1
    ad6e:	bd10      	pop	{r4, pc}

0000ad70 <__aeabi_fcmplt>:
    ad70:	b510      	push	{r4, lr}
    ad72:	f000 fb85 	bl	b480 <__lesf2>
    ad76:	2800      	cmp	r0, #0
    ad78:	db01      	blt.n	ad7e <__aeabi_fcmplt+0xe>
    ad7a:	2000      	movs	r0, #0
    ad7c:	bd10      	pop	{r4, pc}
    ad7e:	2001      	movs	r0, #1
    ad80:	bd10      	pop	{r4, pc}
    ad82:	46c0      	nop			; (mov r8, r8)

0000ad84 <__aeabi_fcmple>:
    ad84:	b510      	push	{r4, lr}
    ad86:	f000 fb7b 	bl	b480 <__lesf2>
    ad8a:	2800      	cmp	r0, #0
    ad8c:	dd01      	ble.n	ad92 <__aeabi_fcmple+0xe>
    ad8e:	2000      	movs	r0, #0
    ad90:	bd10      	pop	{r4, pc}
    ad92:	2001      	movs	r0, #1
    ad94:	bd10      	pop	{r4, pc}
    ad96:	46c0      	nop			; (mov r8, r8)

0000ad98 <__aeabi_fcmpgt>:
    ad98:	b510      	push	{r4, lr}
    ad9a:	f000 fb29 	bl	b3f0 <__gesf2>
    ad9e:	2800      	cmp	r0, #0
    ada0:	dc01      	bgt.n	ada6 <__aeabi_fcmpgt+0xe>
    ada2:	2000      	movs	r0, #0
    ada4:	bd10      	pop	{r4, pc}
    ada6:	2001      	movs	r0, #1
    ada8:	bd10      	pop	{r4, pc}
    adaa:	46c0      	nop			; (mov r8, r8)

0000adac <__aeabi_fcmpge>:
    adac:	b510      	push	{r4, lr}
    adae:	f000 fb1f 	bl	b3f0 <__gesf2>
    adb2:	2800      	cmp	r0, #0
    adb4:	da01      	bge.n	adba <__aeabi_fcmpge+0xe>
    adb6:	2000      	movs	r0, #0
    adb8:	bd10      	pop	{r4, pc}
    adba:	2001      	movs	r0, #1
    adbc:	bd10      	pop	{r4, pc}
    adbe:	46c0      	nop			; (mov r8, r8)

0000adc0 <__aeabi_lmul>:
    adc0:	469c      	mov	ip, r3
    adc2:	0403      	lsls	r3, r0, #16
    adc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    adc6:	0c1b      	lsrs	r3, r3, #16
    adc8:	0417      	lsls	r7, r2, #16
    adca:	0c3f      	lsrs	r7, r7, #16
    adcc:	0c15      	lsrs	r5, r2, #16
    adce:	1c1e      	adds	r6, r3, #0
    add0:	1c04      	adds	r4, r0, #0
    add2:	0c00      	lsrs	r0, r0, #16
    add4:	437e      	muls	r6, r7
    add6:	436b      	muls	r3, r5
    add8:	4347      	muls	r7, r0
    adda:	4345      	muls	r5, r0
    addc:	18fb      	adds	r3, r7, r3
    adde:	0c30      	lsrs	r0, r6, #16
    ade0:	1818      	adds	r0, r3, r0
    ade2:	4287      	cmp	r7, r0
    ade4:	d902      	bls.n	adec <__aeabi_lmul+0x2c>
    ade6:	2380      	movs	r3, #128	; 0x80
    ade8:	025b      	lsls	r3, r3, #9
    adea:	18ed      	adds	r5, r5, r3
    adec:	0c03      	lsrs	r3, r0, #16
    adee:	18ed      	adds	r5, r5, r3
    adf0:	4663      	mov	r3, ip
    adf2:	435c      	muls	r4, r3
    adf4:	434a      	muls	r2, r1
    adf6:	0436      	lsls	r6, r6, #16
    adf8:	0c36      	lsrs	r6, r6, #16
    adfa:	18a1      	adds	r1, r4, r2
    adfc:	0400      	lsls	r0, r0, #16
    adfe:	1980      	adds	r0, r0, r6
    ae00:	1949      	adds	r1, r1, r5
    ae02:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000ae04 <__aeabi_f2uiz>:
    ae04:	219e      	movs	r1, #158	; 0x9e
    ae06:	b510      	push	{r4, lr}
    ae08:	05c9      	lsls	r1, r1, #23
    ae0a:	1c04      	adds	r4, r0, #0
    ae0c:	f7ff ffce 	bl	adac <__aeabi_fcmpge>
    ae10:	2800      	cmp	r0, #0
    ae12:	d103      	bne.n	ae1c <__aeabi_f2uiz+0x18>
    ae14:	1c20      	adds	r0, r4, #0
    ae16:	f000 fe1f 	bl	ba58 <__aeabi_f2iz>
    ae1a:	bd10      	pop	{r4, pc}
    ae1c:	219e      	movs	r1, #158	; 0x9e
    ae1e:	05c9      	lsls	r1, r1, #23
    ae20:	1c20      	adds	r0, r4, #0
    ae22:	f000 fca3 	bl	b76c <__aeabi_fsub>
    ae26:	f000 fe17 	bl	ba58 <__aeabi_f2iz>
    ae2a:	2380      	movs	r3, #128	; 0x80
    ae2c:	061b      	lsls	r3, r3, #24
    ae2e:	18c0      	adds	r0, r0, r3
    ae30:	e7f3      	b.n	ae1a <__aeabi_f2uiz+0x16>
    ae32:	46c0      	nop			; (mov r8, r8)
    ae34:	0000      	movs	r0, r0
	...

0000ae38 <__aeabi_d2uiz>:
    ae38:	b538      	push	{r3, r4, r5, lr}
    ae3a:	4b0e      	ldr	r3, [pc, #56]	; (ae74 <__aeabi_d2uiz+0x3c>)
    ae3c:	4a0c      	ldr	r2, [pc, #48]	; (ae70 <__aeabi_d2uiz+0x38>)
    ae3e:	1c04      	adds	r4, r0, #0
    ae40:	1c0d      	adds	r5, r1, #0
    ae42:	f7ff ff79 	bl	ad38 <__aeabi_dcmpge>
    ae46:	2800      	cmp	r0, #0
    ae48:	d104      	bne.n	ae54 <__aeabi_d2uiz+0x1c>
    ae4a:	1c20      	adds	r0, r4, #0
    ae4c:	1c29      	adds	r1, r5, #0
    ae4e:	f002 fc1f 	bl	d690 <__aeabi_d2iz>
    ae52:	bd38      	pop	{r3, r4, r5, pc}
    ae54:	4b07      	ldr	r3, [pc, #28]	; (ae74 <__aeabi_d2uiz+0x3c>)
    ae56:	4a06      	ldr	r2, [pc, #24]	; (ae70 <__aeabi_d2uiz+0x38>)
    ae58:	1c20      	adds	r0, r4, #0
    ae5a:	1c29      	adds	r1, r5, #0
    ae5c:	f002 f8e4 	bl	d028 <__aeabi_dsub>
    ae60:	f002 fc16 	bl	d690 <__aeabi_d2iz>
    ae64:	2380      	movs	r3, #128	; 0x80
    ae66:	061b      	lsls	r3, r3, #24
    ae68:	18c0      	adds	r0, r0, r3
    ae6a:	e7f2      	b.n	ae52 <__aeabi_d2uiz+0x1a>
    ae6c:	46c0      	nop			; (mov r8, r8)
    ae6e:	46c0      	nop			; (mov r8, r8)
    ae70:	00000000 	.word	0x00000000
    ae74:	41e00000 	.word	0x41e00000

0000ae78 <__aeabi_fadd>:
    ae78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ae7a:	0243      	lsls	r3, r0, #9
    ae7c:	0044      	lsls	r4, r0, #1
    ae7e:	0fc5      	lsrs	r5, r0, #31
    ae80:	024e      	lsls	r6, r1, #9
    ae82:	0048      	lsls	r0, r1, #1
    ae84:	0e24      	lsrs	r4, r4, #24
    ae86:	1c2a      	adds	r2, r5, #0
    ae88:	099b      	lsrs	r3, r3, #6
    ae8a:	0e00      	lsrs	r0, r0, #24
    ae8c:	0fc9      	lsrs	r1, r1, #31
    ae8e:	09b6      	lsrs	r6, r6, #6
    ae90:	428d      	cmp	r5, r1
    ae92:	d05b      	beq.n	af4c <__aeabi_fadd+0xd4>
    ae94:	1a22      	subs	r2, r4, r0
    ae96:	2a00      	cmp	r2, #0
    ae98:	dc00      	bgt.n	ae9c <__aeabi_fadd+0x24>
    ae9a:	e089      	b.n	afb0 <__aeabi_fadd+0x138>
    ae9c:	2800      	cmp	r0, #0
    ae9e:	d11d      	bne.n	aedc <__aeabi_fadd+0x64>
    aea0:	2e00      	cmp	r6, #0
    aea2:	d000      	beq.n	aea6 <__aeabi_fadd+0x2e>
    aea4:	e075      	b.n	af92 <__aeabi_fadd+0x11a>
    aea6:	0758      	lsls	r0, r3, #29
    aea8:	d004      	beq.n	aeb4 <__aeabi_fadd+0x3c>
    aeaa:	220f      	movs	r2, #15
    aeac:	401a      	ands	r2, r3
    aeae:	2a04      	cmp	r2, #4
    aeb0:	d000      	beq.n	aeb4 <__aeabi_fadd+0x3c>
    aeb2:	3304      	adds	r3, #4
    aeb4:	2180      	movs	r1, #128	; 0x80
    aeb6:	04c9      	lsls	r1, r1, #19
    aeb8:	4019      	ands	r1, r3
    aeba:	1c2a      	adds	r2, r5, #0
    aebc:	2900      	cmp	r1, #0
    aebe:	d03a      	beq.n	af36 <__aeabi_fadd+0xbe>
    aec0:	3401      	adds	r4, #1
    aec2:	2cff      	cmp	r4, #255	; 0xff
    aec4:	d100      	bne.n	aec8 <__aeabi_fadd+0x50>
    aec6:	e07f      	b.n	afc8 <__aeabi_fadd+0x150>
    aec8:	019b      	lsls	r3, r3, #6
    aeca:	0a5b      	lsrs	r3, r3, #9
    aecc:	025b      	lsls	r3, r3, #9
    aece:	b2e4      	uxtb	r4, r4
    aed0:	05e4      	lsls	r4, r4, #23
    aed2:	0a58      	lsrs	r0, r3, #9
    aed4:	07d2      	lsls	r2, r2, #31
    aed6:	4320      	orrs	r0, r4
    aed8:	4310      	orrs	r0, r2
    aeda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    aedc:	2cff      	cmp	r4, #255	; 0xff
    aede:	d0e2      	beq.n	aea6 <__aeabi_fadd+0x2e>
    aee0:	2180      	movs	r1, #128	; 0x80
    aee2:	04c9      	lsls	r1, r1, #19
    aee4:	430e      	orrs	r6, r1
    aee6:	2a1b      	cmp	r2, #27
    aee8:	dd00      	ble.n	aeec <__aeabi_fadd+0x74>
    aeea:	e12d      	b.n	b148 <__aeabi_fadd+0x2d0>
    aeec:	1c31      	adds	r1, r6, #0
    aeee:	2020      	movs	r0, #32
    aef0:	40d1      	lsrs	r1, r2
    aef2:	1a82      	subs	r2, r0, r2
    aef4:	4096      	lsls	r6, r2
    aef6:	1e72      	subs	r2, r6, #1
    aef8:	4196      	sbcs	r6, r2
    aefa:	430e      	orrs	r6, r1
    aefc:	1b9b      	subs	r3, r3, r6
    aefe:	0158      	lsls	r0, r3, #5
    af00:	d5d1      	bpl.n	aea6 <__aeabi_fadd+0x2e>
    af02:	019b      	lsls	r3, r3, #6
    af04:	099f      	lsrs	r7, r3, #6
    af06:	1c38      	adds	r0, r7, #0
    af08:	f002 fd46 	bl	d998 <__clzsi2>
    af0c:	1f42      	subs	r2, r0, #5
    af0e:	4097      	lsls	r7, r2
    af10:	4294      	cmp	r4, r2
    af12:	dc5b      	bgt.n	afcc <__aeabi_fadd+0x154>
    af14:	1b14      	subs	r4, r2, r4
    af16:	231f      	movs	r3, #31
    af18:	1b1b      	subs	r3, r3, r4
    af1a:	1c3a      	adds	r2, r7, #0
    af1c:	409f      	lsls	r7, r3
    af1e:	1c61      	adds	r1, r4, #1
    af20:	1c3b      	adds	r3, r7, #0
    af22:	40ca      	lsrs	r2, r1
    af24:	1e5f      	subs	r7, r3, #1
    af26:	41bb      	sbcs	r3, r7
    af28:	4313      	orrs	r3, r2
    af2a:	2400      	movs	r4, #0
    af2c:	e7bb      	b.n	aea6 <__aeabi_fadd+0x2e>
    af2e:	1e13      	subs	r3, r2, #0
    af30:	d1b9      	bne.n	aea6 <__aeabi_fadd+0x2e>
    af32:	2300      	movs	r3, #0
    af34:	2200      	movs	r2, #0
    af36:	08db      	lsrs	r3, r3, #3
    af38:	2cff      	cmp	r4, #255	; 0xff
    af3a:	d104      	bne.n	af46 <__aeabi_fadd+0xce>
    af3c:	2b00      	cmp	r3, #0
    af3e:	d043      	beq.n	afc8 <__aeabi_fadd+0x150>
    af40:	2080      	movs	r0, #128	; 0x80
    af42:	03c0      	lsls	r0, r0, #15
    af44:	4303      	orrs	r3, r0
    af46:	025b      	lsls	r3, r3, #9
    af48:	0a5b      	lsrs	r3, r3, #9
    af4a:	e7bf      	b.n	aecc <__aeabi_fadd+0x54>
    af4c:	1a21      	subs	r1, r4, r0
    af4e:	2900      	cmp	r1, #0
    af50:	dd40      	ble.n	afd4 <__aeabi_fadd+0x15c>
    af52:	2800      	cmp	r0, #0
    af54:	d023      	beq.n	af9e <__aeabi_fadd+0x126>
    af56:	2cff      	cmp	r4, #255	; 0xff
    af58:	d0a5      	beq.n	aea6 <__aeabi_fadd+0x2e>
    af5a:	2080      	movs	r0, #128	; 0x80
    af5c:	04c0      	lsls	r0, r0, #19
    af5e:	4306      	orrs	r6, r0
    af60:	291b      	cmp	r1, #27
    af62:	dd00      	ble.n	af66 <__aeabi_fadd+0xee>
    af64:	e0ee      	b.n	b144 <__aeabi_fadd+0x2cc>
    af66:	1c30      	adds	r0, r6, #0
    af68:	2720      	movs	r7, #32
    af6a:	40c8      	lsrs	r0, r1
    af6c:	1a79      	subs	r1, r7, r1
    af6e:	408e      	lsls	r6, r1
    af70:	1e71      	subs	r1, r6, #1
    af72:	418e      	sbcs	r6, r1
    af74:	4306      	orrs	r6, r0
    af76:	199b      	adds	r3, r3, r6
    af78:	0159      	lsls	r1, r3, #5
    af7a:	d400      	bmi.n	af7e <__aeabi_fadd+0x106>
    af7c:	e793      	b.n	aea6 <__aeabi_fadd+0x2e>
    af7e:	3401      	adds	r4, #1
    af80:	2cff      	cmp	r4, #255	; 0xff
    af82:	d055      	beq.n	b030 <__aeabi_fadd+0x1b8>
    af84:	4971      	ldr	r1, [pc, #452]	; (b14c <__aeabi_fadd+0x2d4>)
    af86:	2201      	movs	r2, #1
    af88:	401a      	ands	r2, r3
    af8a:	400b      	ands	r3, r1
    af8c:	085b      	lsrs	r3, r3, #1
    af8e:	4313      	orrs	r3, r2
    af90:	e789      	b.n	aea6 <__aeabi_fadd+0x2e>
    af92:	3a01      	subs	r2, #1
    af94:	2a00      	cmp	r2, #0
    af96:	d0b1      	beq.n	aefc <__aeabi_fadd+0x84>
    af98:	2cff      	cmp	r4, #255	; 0xff
    af9a:	d1a4      	bne.n	aee6 <__aeabi_fadd+0x6e>
    af9c:	e783      	b.n	aea6 <__aeabi_fadd+0x2e>
    af9e:	2e00      	cmp	r6, #0
    afa0:	d100      	bne.n	afa4 <__aeabi_fadd+0x12c>
    afa2:	e780      	b.n	aea6 <__aeabi_fadd+0x2e>
    afa4:	3901      	subs	r1, #1
    afa6:	2900      	cmp	r1, #0
    afa8:	d0e5      	beq.n	af76 <__aeabi_fadd+0xfe>
    afaa:	2cff      	cmp	r4, #255	; 0xff
    afac:	d1d8      	bne.n	af60 <__aeabi_fadd+0xe8>
    afae:	e77a      	b.n	aea6 <__aeabi_fadd+0x2e>
    afb0:	2a00      	cmp	r2, #0
    afb2:	d11b      	bne.n	afec <__aeabi_fadd+0x174>
    afb4:	1c62      	adds	r2, r4, #1
    afb6:	b2d2      	uxtb	r2, r2
    afb8:	2a01      	cmp	r2, #1
    afba:	dd4b      	ble.n	b054 <__aeabi_fadd+0x1dc>
    afbc:	1b9f      	subs	r7, r3, r6
    afbe:	017a      	lsls	r2, r7, #5
    afc0:	d523      	bpl.n	b00a <__aeabi_fadd+0x192>
    afc2:	1af7      	subs	r7, r6, r3
    afc4:	1c0d      	adds	r5, r1, #0
    afc6:	e79e      	b.n	af06 <__aeabi_fadd+0x8e>
    afc8:	2300      	movs	r3, #0
    afca:	e77f      	b.n	aecc <__aeabi_fadd+0x54>
    afcc:	4b5f      	ldr	r3, [pc, #380]	; (b14c <__aeabi_fadd+0x2d4>)
    afce:	1aa4      	subs	r4, r4, r2
    afd0:	403b      	ands	r3, r7
    afd2:	e768      	b.n	aea6 <__aeabi_fadd+0x2e>
    afd4:	2900      	cmp	r1, #0
    afd6:	d146      	bne.n	b066 <__aeabi_fadd+0x1ee>
    afd8:	1c61      	adds	r1, r4, #1
    afda:	b2c8      	uxtb	r0, r1
    afdc:	2801      	cmp	r0, #1
    afde:	dd29      	ble.n	b034 <__aeabi_fadd+0x1bc>
    afe0:	29ff      	cmp	r1, #255	; 0xff
    afe2:	d024      	beq.n	b02e <__aeabi_fadd+0x1b6>
    afe4:	18f3      	adds	r3, r6, r3
    afe6:	085b      	lsrs	r3, r3, #1
    afe8:	1c0c      	adds	r4, r1, #0
    afea:	e75c      	b.n	aea6 <__aeabi_fadd+0x2e>
    afec:	2c00      	cmp	r4, #0
    afee:	d013      	beq.n	b018 <__aeabi_fadd+0x1a0>
    aff0:	28ff      	cmp	r0, #255	; 0xff
    aff2:	d018      	beq.n	b026 <__aeabi_fadd+0x1ae>
    aff4:	2480      	movs	r4, #128	; 0x80
    aff6:	04e4      	lsls	r4, r4, #19
    aff8:	4252      	negs	r2, r2
    affa:	4323      	orrs	r3, r4
    affc:	2a1b      	cmp	r2, #27
    affe:	dd4d      	ble.n	b09c <__aeabi_fadd+0x224>
    b000:	2301      	movs	r3, #1
    b002:	1af3      	subs	r3, r6, r3
    b004:	1c04      	adds	r4, r0, #0
    b006:	1c0d      	adds	r5, r1, #0
    b008:	e779      	b.n	aefe <__aeabi_fadd+0x86>
    b00a:	2f00      	cmp	r7, #0
    b00c:	d000      	beq.n	b010 <__aeabi_fadd+0x198>
    b00e:	e77a      	b.n	af06 <__aeabi_fadd+0x8e>
    b010:	2300      	movs	r3, #0
    b012:	2200      	movs	r2, #0
    b014:	2400      	movs	r4, #0
    b016:	e78e      	b.n	af36 <__aeabi_fadd+0xbe>
    b018:	2b00      	cmp	r3, #0
    b01a:	d03b      	beq.n	b094 <__aeabi_fadd+0x21c>
    b01c:	43d2      	mvns	r2, r2
    b01e:	2a00      	cmp	r2, #0
    b020:	d0ef      	beq.n	b002 <__aeabi_fadd+0x18a>
    b022:	28ff      	cmp	r0, #255	; 0xff
    b024:	d1ea      	bne.n	affc <__aeabi_fadd+0x184>
    b026:	1c33      	adds	r3, r6, #0
    b028:	24ff      	movs	r4, #255	; 0xff
    b02a:	1c0d      	adds	r5, r1, #0
    b02c:	e73b      	b.n	aea6 <__aeabi_fadd+0x2e>
    b02e:	24ff      	movs	r4, #255	; 0xff
    b030:	2300      	movs	r3, #0
    b032:	e780      	b.n	af36 <__aeabi_fadd+0xbe>
    b034:	2c00      	cmp	r4, #0
    b036:	d15c      	bne.n	b0f2 <__aeabi_fadd+0x27a>
    b038:	2b00      	cmp	r3, #0
    b03a:	d100      	bne.n	b03e <__aeabi_fadd+0x1c6>
    b03c:	e080      	b.n	b140 <__aeabi_fadd+0x2c8>
    b03e:	2e00      	cmp	r6, #0
    b040:	d100      	bne.n	b044 <__aeabi_fadd+0x1cc>
    b042:	e730      	b.n	aea6 <__aeabi_fadd+0x2e>
    b044:	199b      	adds	r3, r3, r6
    b046:	0158      	lsls	r0, r3, #5
    b048:	d400      	bmi.n	b04c <__aeabi_fadd+0x1d4>
    b04a:	e72c      	b.n	aea6 <__aeabi_fadd+0x2e>
    b04c:	4a3f      	ldr	r2, [pc, #252]	; (b14c <__aeabi_fadd+0x2d4>)
    b04e:	2401      	movs	r4, #1
    b050:	4013      	ands	r3, r2
    b052:	e728      	b.n	aea6 <__aeabi_fadd+0x2e>
    b054:	2c00      	cmp	r4, #0
    b056:	d115      	bne.n	b084 <__aeabi_fadd+0x20c>
    b058:	2b00      	cmp	r3, #0
    b05a:	d140      	bne.n	b0de <__aeabi_fadd+0x266>
    b05c:	2e00      	cmp	r6, #0
    b05e:	d063      	beq.n	b128 <__aeabi_fadd+0x2b0>
    b060:	1c33      	adds	r3, r6, #0
    b062:	1c0d      	adds	r5, r1, #0
    b064:	e71f      	b.n	aea6 <__aeabi_fadd+0x2e>
    b066:	2c00      	cmp	r4, #0
    b068:	d121      	bne.n	b0ae <__aeabi_fadd+0x236>
    b06a:	2b00      	cmp	r3, #0
    b06c:	d054      	beq.n	b118 <__aeabi_fadd+0x2a0>
    b06e:	43c9      	mvns	r1, r1
    b070:	2900      	cmp	r1, #0
    b072:	d004      	beq.n	b07e <__aeabi_fadd+0x206>
    b074:	28ff      	cmp	r0, #255	; 0xff
    b076:	d04c      	beq.n	b112 <__aeabi_fadd+0x29a>
    b078:	291b      	cmp	r1, #27
    b07a:	dd58      	ble.n	b12e <__aeabi_fadd+0x2b6>
    b07c:	2301      	movs	r3, #1
    b07e:	199b      	adds	r3, r3, r6
    b080:	1c04      	adds	r4, r0, #0
    b082:	e779      	b.n	af78 <__aeabi_fadd+0x100>
    b084:	2b00      	cmp	r3, #0
    b086:	d119      	bne.n	b0bc <__aeabi_fadd+0x244>
    b088:	2e00      	cmp	r6, #0
    b08a:	d048      	beq.n	b11e <__aeabi_fadd+0x2a6>
    b08c:	1c33      	adds	r3, r6, #0
    b08e:	1c0d      	adds	r5, r1, #0
    b090:	24ff      	movs	r4, #255	; 0xff
    b092:	e708      	b.n	aea6 <__aeabi_fadd+0x2e>
    b094:	1c33      	adds	r3, r6, #0
    b096:	1c04      	adds	r4, r0, #0
    b098:	1c0d      	adds	r5, r1, #0
    b09a:	e704      	b.n	aea6 <__aeabi_fadd+0x2e>
    b09c:	1c1c      	adds	r4, r3, #0
    b09e:	2520      	movs	r5, #32
    b0a0:	40d4      	lsrs	r4, r2
    b0a2:	1aaa      	subs	r2, r5, r2
    b0a4:	4093      	lsls	r3, r2
    b0a6:	1e5a      	subs	r2, r3, #1
    b0a8:	4193      	sbcs	r3, r2
    b0aa:	4323      	orrs	r3, r4
    b0ac:	e7a9      	b.n	b002 <__aeabi_fadd+0x18a>
    b0ae:	28ff      	cmp	r0, #255	; 0xff
    b0b0:	d02f      	beq.n	b112 <__aeabi_fadd+0x29a>
    b0b2:	2480      	movs	r4, #128	; 0x80
    b0b4:	04e4      	lsls	r4, r4, #19
    b0b6:	4249      	negs	r1, r1
    b0b8:	4323      	orrs	r3, r4
    b0ba:	e7dd      	b.n	b078 <__aeabi_fadd+0x200>
    b0bc:	24ff      	movs	r4, #255	; 0xff
    b0be:	2e00      	cmp	r6, #0
    b0c0:	d100      	bne.n	b0c4 <__aeabi_fadd+0x24c>
    b0c2:	e6f0      	b.n	aea6 <__aeabi_fadd+0x2e>
    b0c4:	2280      	movs	r2, #128	; 0x80
    b0c6:	08db      	lsrs	r3, r3, #3
    b0c8:	03d2      	lsls	r2, r2, #15
    b0ca:	4213      	tst	r3, r2
    b0cc:	d004      	beq.n	b0d8 <__aeabi_fadd+0x260>
    b0ce:	08f6      	lsrs	r6, r6, #3
    b0d0:	4216      	tst	r6, r2
    b0d2:	d101      	bne.n	b0d8 <__aeabi_fadd+0x260>
    b0d4:	1c33      	adds	r3, r6, #0
    b0d6:	1c0d      	adds	r5, r1, #0
    b0d8:	00db      	lsls	r3, r3, #3
    b0da:	24ff      	movs	r4, #255	; 0xff
    b0dc:	e6e3      	b.n	aea6 <__aeabi_fadd+0x2e>
    b0de:	2e00      	cmp	r6, #0
    b0e0:	d100      	bne.n	b0e4 <__aeabi_fadd+0x26c>
    b0e2:	e6e0      	b.n	aea6 <__aeabi_fadd+0x2e>
    b0e4:	1b9a      	subs	r2, r3, r6
    b0e6:	0150      	lsls	r0, r2, #5
    b0e8:	d400      	bmi.n	b0ec <__aeabi_fadd+0x274>
    b0ea:	e720      	b.n	af2e <__aeabi_fadd+0xb6>
    b0ec:	1af3      	subs	r3, r6, r3
    b0ee:	1c0d      	adds	r5, r1, #0
    b0f0:	e6d9      	b.n	aea6 <__aeabi_fadd+0x2e>
    b0f2:	2b00      	cmp	r3, #0
    b0f4:	d00d      	beq.n	b112 <__aeabi_fadd+0x29a>
    b0f6:	24ff      	movs	r4, #255	; 0xff
    b0f8:	2e00      	cmp	r6, #0
    b0fa:	d100      	bne.n	b0fe <__aeabi_fadd+0x286>
    b0fc:	e6d3      	b.n	aea6 <__aeabi_fadd+0x2e>
    b0fe:	2280      	movs	r2, #128	; 0x80
    b100:	08db      	lsrs	r3, r3, #3
    b102:	03d2      	lsls	r2, r2, #15
    b104:	4213      	tst	r3, r2
    b106:	d0e7      	beq.n	b0d8 <__aeabi_fadd+0x260>
    b108:	08f6      	lsrs	r6, r6, #3
    b10a:	4216      	tst	r6, r2
    b10c:	d1e4      	bne.n	b0d8 <__aeabi_fadd+0x260>
    b10e:	1c33      	adds	r3, r6, #0
    b110:	e7e2      	b.n	b0d8 <__aeabi_fadd+0x260>
    b112:	1c33      	adds	r3, r6, #0
    b114:	24ff      	movs	r4, #255	; 0xff
    b116:	e6c6      	b.n	aea6 <__aeabi_fadd+0x2e>
    b118:	1c33      	adds	r3, r6, #0
    b11a:	1c04      	adds	r4, r0, #0
    b11c:	e6c3      	b.n	aea6 <__aeabi_fadd+0x2e>
    b11e:	2380      	movs	r3, #128	; 0x80
    b120:	2200      	movs	r2, #0
    b122:	049b      	lsls	r3, r3, #18
    b124:	24ff      	movs	r4, #255	; 0xff
    b126:	e706      	b.n	af36 <__aeabi_fadd+0xbe>
    b128:	1c23      	adds	r3, r4, #0
    b12a:	2200      	movs	r2, #0
    b12c:	e703      	b.n	af36 <__aeabi_fadd+0xbe>
    b12e:	1c1c      	adds	r4, r3, #0
    b130:	2720      	movs	r7, #32
    b132:	40cc      	lsrs	r4, r1
    b134:	1a79      	subs	r1, r7, r1
    b136:	408b      	lsls	r3, r1
    b138:	1e59      	subs	r1, r3, #1
    b13a:	418b      	sbcs	r3, r1
    b13c:	4323      	orrs	r3, r4
    b13e:	e79e      	b.n	b07e <__aeabi_fadd+0x206>
    b140:	1c33      	adds	r3, r6, #0
    b142:	e6b0      	b.n	aea6 <__aeabi_fadd+0x2e>
    b144:	2601      	movs	r6, #1
    b146:	e716      	b.n	af76 <__aeabi_fadd+0xfe>
    b148:	2601      	movs	r6, #1
    b14a:	e6d7      	b.n	aefc <__aeabi_fadd+0x84>
    b14c:	fbffffff 	.word	0xfbffffff

0000b150 <__aeabi_fdiv>:
    b150:	b5f0      	push	{r4, r5, r6, r7, lr}
    b152:	465f      	mov	r7, fp
    b154:	4656      	mov	r6, sl
    b156:	464d      	mov	r5, r9
    b158:	4644      	mov	r4, r8
    b15a:	b4f0      	push	{r4, r5, r6, r7}
    b15c:	0246      	lsls	r6, r0, #9
    b15e:	0045      	lsls	r5, r0, #1
    b160:	0fc0      	lsrs	r0, r0, #31
    b162:	b085      	sub	sp, #20
    b164:	1c0f      	adds	r7, r1, #0
    b166:	0a76      	lsrs	r6, r6, #9
    b168:	0e2d      	lsrs	r5, r5, #24
    b16a:	4680      	mov	r8, r0
    b16c:	d041      	beq.n	b1f2 <__aeabi_fdiv+0xa2>
    b16e:	2dff      	cmp	r5, #255	; 0xff
    b170:	d026      	beq.n	b1c0 <__aeabi_fdiv+0x70>
    b172:	2480      	movs	r4, #128	; 0x80
    b174:	0424      	lsls	r4, r4, #16
    b176:	2100      	movs	r1, #0
    b178:	4326      	orrs	r6, r4
    b17a:	00f6      	lsls	r6, r6, #3
    b17c:	3d7f      	subs	r5, #127	; 0x7f
    b17e:	4689      	mov	r9, r1
    b180:	468b      	mov	fp, r1
    b182:	0ff9      	lsrs	r1, r7, #31
    b184:	027c      	lsls	r4, r7, #9
    b186:	0078      	lsls	r0, r7, #1
    b188:	0a64      	lsrs	r4, r4, #9
    b18a:	0e00      	lsrs	r0, r0, #24
    b18c:	9100      	str	r1, [sp, #0]
    b18e:	468a      	mov	sl, r1
    b190:	d03c      	beq.n	b20c <__aeabi_fdiv+0xbc>
    b192:	28ff      	cmp	r0, #255	; 0xff
    b194:	d034      	beq.n	b200 <__aeabi_fdiv+0xb0>
    b196:	2380      	movs	r3, #128	; 0x80
    b198:	041b      	lsls	r3, r3, #16
    b19a:	431c      	orrs	r4, r3
    b19c:	2300      	movs	r3, #0
    b19e:	00e4      	lsls	r4, r4, #3
    b1a0:	387f      	subs	r0, #127	; 0x7f
    b1a2:	9301      	str	r3, [sp, #4]
    b1a4:	9f00      	ldr	r7, [sp, #0]
    b1a6:	4643      	mov	r3, r8
    b1a8:	9a01      	ldr	r2, [sp, #4]
    b1aa:	407b      	eors	r3, r7
    b1ac:	4649      	mov	r1, r9
    b1ae:	469c      	mov	ip, r3
    b1b0:	4311      	orrs	r1, r2
    b1b2:	290f      	cmp	r1, #15
    b1b4:	d900      	bls.n	b1b8 <__aeabi_fdiv+0x68>
    b1b6:	e071      	b.n	b29c <__aeabi_fdiv+0x14c>
    b1b8:	4f76      	ldr	r7, [pc, #472]	; (b394 <__aeabi_fdiv+0x244>)
    b1ba:	0089      	lsls	r1, r1, #2
    b1bc:	587f      	ldr	r7, [r7, r1]
    b1be:	46bf      	mov	pc, r7
    b1c0:	2e00      	cmp	r6, #0
    b1c2:	d13e      	bne.n	b242 <__aeabi_fdiv+0xf2>
    b1c4:	2208      	movs	r2, #8
    b1c6:	2302      	movs	r3, #2
    b1c8:	4691      	mov	r9, r2
    b1ca:	469b      	mov	fp, r3
    b1cc:	e7d9      	b.n	b182 <__aeabi_fdiv+0x32>
    b1ce:	465a      	mov	r2, fp
    b1d0:	1c34      	adds	r4, r6, #0
    b1d2:	46c2      	mov	sl, r8
    b1d4:	9201      	str	r2, [sp, #4]
    b1d6:	9901      	ldr	r1, [sp, #4]
    b1d8:	2902      	cmp	r1, #2
    b1da:	d037      	beq.n	b24c <__aeabi_fdiv+0xfc>
    b1dc:	2903      	cmp	r1, #3
    b1de:	d100      	bne.n	b1e2 <__aeabi_fdiv+0x92>
    b1e0:	e0cf      	b.n	b382 <__aeabi_fdiv+0x232>
    b1e2:	2901      	cmp	r1, #1
    b1e4:	d000      	beq.n	b1e8 <__aeabi_fdiv+0x98>
    b1e6:	e0ab      	b.n	b340 <__aeabi_fdiv+0x1f0>
    b1e8:	4653      	mov	r3, sl
    b1ea:	400b      	ands	r3, r1
    b1ec:	2200      	movs	r2, #0
    b1ee:	2600      	movs	r6, #0
    b1f0:	e032      	b.n	b258 <__aeabi_fdiv+0x108>
    b1f2:	2e00      	cmp	r6, #0
    b1f4:	d119      	bne.n	b22a <__aeabi_fdiv+0xda>
    b1f6:	2104      	movs	r1, #4
    b1f8:	2201      	movs	r2, #1
    b1fa:	4689      	mov	r9, r1
    b1fc:	4693      	mov	fp, r2
    b1fe:	e7c0      	b.n	b182 <__aeabi_fdiv+0x32>
    b200:	1c22      	adds	r2, r4, #0
    b202:	1e53      	subs	r3, r2, #1
    b204:	419a      	sbcs	r2, r3
    b206:	3202      	adds	r2, #2
    b208:	9201      	str	r2, [sp, #4]
    b20a:	e7cb      	b.n	b1a4 <__aeabi_fdiv+0x54>
    b20c:	2701      	movs	r7, #1
    b20e:	9701      	str	r7, [sp, #4]
    b210:	2c00      	cmp	r4, #0
    b212:	d0c7      	beq.n	b1a4 <__aeabi_fdiv+0x54>
    b214:	1c20      	adds	r0, r4, #0
    b216:	f002 fbbf 	bl	d998 <__clzsi2>
    b21a:	1f43      	subs	r3, r0, #5
    b21c:	409c      	lsls	r4, r3
    b21e:	2376      	movs	r3, #118	; 0x76
    b220:	425b      	negs	r3, r3
    b222:	2100      	movs	r1, #0
    b224:	1a18      	subs	r0, r3, r0
    b226:	9101      	str	r1, [sp, #4]
    b228:	e7bc      	b.n	b1a4 <__aeabi_fdiv+0x54>
    b22a:	1c30      	adds	r0, r6, #0
    b22c:	f002 fbb4 	bl	d998 <__clzsi2>
    b230:	2576      	movs	r5, #118	; 0x76
    b232:	1f43      	subs	r3, r0, #5
    b234:	409e      	lsls	r6, r3
    b236:	426d      	negs	r5, r5
    b238:	2300      	movs	r3, #0
    b23a:	1a2d      	subs	r5, r5, r0
    b23c:	4699      	mov	r9, r3
    b23e:	469b      	mov	fp, r3
    b240:	e79f      	b.n	b182 <__aeabi_fdiv+0x32>
    b242:	230c      	movs	r3, #12
    b244:	2103      	movs	r1, #3
    b246:	4699      	mov	r9, r3
    b248:	468b      	mov	fp, r1
    b24a:	e79a      	b.n	b182 <__aeabi_fdiv+0x32>
    b24c:	46d4      	mov	ip, sl
    b24e:	2301      	movs	r3, #1
    b250:	4667      	mov	r7, ip
    b252:	403b      	ands	r3, r7
    b254:	22ff      	movs	r2, #255	; 0xff
    b256:	2600      	movs	r6, #0
    b258:	0276      	lsls	r6, r6, #9
    b25a:	05d2      	lsls	r2, r2, #23
    b25c:	0a70      	lsrs	r0, r6, #9
    b25e:	07db      	lsls	r3, r3, #31
    b260:	4310      	orrs	r0, r2
    b262:	4318      	orrs	r0, r3
    b264:	b005      	add	sp, #20
    b266:	bc3c      	pop	{r2, r3, r4, r5}
    b268:	4690      	mov	r8, r2
    b26a:	4699      	mov	r9, r3
    b26c:	46a2      	mov	sl, r4
    b26e:	46ab      	mov	fp, r5
    b270:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b272:	2680      	movs	r6, #128	; 0x80
    b274:	2300      	movs	r3, #0
    b276:	03f6      	lsls	r6, r6, #15
    b278:	22ff      	movs	r2, #255	; 0xff
    b27a:	e7ed      	b.n	b258 <__aeabi_fdiv+0x108>
    b27c:	2200      	movs	r2, #0
    b27e:	2600      	movs	r6, #0
    b280:	e7ea      	b.n	b258 <__aeabi_fdiv+0x108>
    b282:	2080      	movs	r0, #128	; 0x80
    b284:	03c0      	lsls	r0, r0, #15
    b286:	4206      	tst	r6, r0
    b288:	d03b      	beq.n	b302 <__aeabi_fdiv+0x1b2>
    b28a:	4204      	tst	r4, r0
    b28c:	d139      	bne.n	b302 <__aeabi_fdiv+0x1b2>
    b28e:	1c06      	adds	r6, r0, #0
    b290:	4326      	orrs	r6, r4
    b292:	0276      	lsls	r6, r6, #9
    b294:	0a76      	lsrs	r6, r6, #9
    b296:	9b00      	ldr	r3, [sp, #0]
    b298:	22ff      	movs	r2, #255	; 0xff
    b29a:	e7dd      	b.n	b258 <__aeabi_fdiv+0x108>
    b29c:	1a28      	subs	r0, r5, r0
    b29e:	9003      	str	r0, [sp, #12]
    b2a0:	0176      	lsls	r6, r6, #5
    b2a2:	0164      	lsls	r4, r4, #5
    b2a4:	42a6      	cmp	r6, r4
    b2a6:	d339      	bcc.n	b31c <__aeabi_fdiv+0x1cc>
    b2a8:	1b36      	subs	r6, r6, r4
    b2aa:	221a      	movs	r2, #26
    b2ac:	2301      	movs	r3, #1
    b2ae:	2001      	movs	r0, #1
    b2b0:	1c31      	adds	r1, r6, #0
    b2b2:	005b      	lsls	r3, r3, #1
    b2b4:	0076      	lsls	r6, r6, #1
    b2b6:	2900      	cmp	r1, #0
    b2b8:	db01      	blt.n	b2be <__aeabi_fdiv+0x16e>
    b2ba:	42b4      	cmp	r4, r6
    b2bc:	d801      	bhi.n	b2c2 <__aeabi_fdiv+0x172>
    b2be:	1b36      	subs	r6, r6, r4
    b2c0:	4303      	orrs	r3, r0
    b2c2:	3a01      	subs	r2, #1
    b2c4:	2a00      	cmp	r2, #0
    b2c6:	dcf3      	bgt.n	b2b0 <__aeabi_fdiv+0x160>
    b2c8:	1e74      	subs	r4, r6, #1
    b2ca:	41a6      	sbcs	r6, r4
    b2cc:	1c34      	adds	r4, r6, #0
    b2ce:	431c      	orrs	r4, r3
    b2d0:	9a03      	ldr	r2, [sp, #12]
    b2d2:	327f      	adds	r2, #127	; 0x7f
    b2d4:	2a00      	cmp	r2, #0
    b2d6:	dd27      	ble.n	b328 <__aeabi_fdiv+0x1d8>
    b2d8:	0763      	lsls	r3, r4, #29
    b2da:	d004      	beq.n	b2e6 <__aeabi_fdiv+0x196>
    b2dc:	230f      	movs	r3, #15
    b2de:	4023      	ands	r3, r4
    b2e0:	2b04      	cmp	r3, #4
    b2e2:	d000      	beq.n	b2e6 <__aeabi_fdiv+0x196>
    b2e4:	3404      	adds	r4, #4
    b2e6:	0127      	lsls	r7, r4, #4
    b2e8:	d503      	bpl.n	b2f2 <__aeabi_fdiv+0x1a2>
    b2ea:	4b2b      	ldr	r3, [pc, #172]	; (b398 <__aeabi_fdiv+0x248>)
    b2ec:	9a03      	ldr	r2, [sp, #12]
    b2ee:	401c      	ands	r4, r3
    b2f0:	3280      	adds	r2, #128	; 0x80
    b2f2:	2afe      	cmp	r2, #254	; 0xfe
    b2f4:	dd0b      	ble.n	b30e <__aeabi_fdiv+0x1be>
    b2f6:	2301      	movs	r3, #1
    b2f8:	4661      	mov	r1, ip
    b2fa:	400b      	ands	r3, r1
    b2fc:	22ff      	movs	r2, #255	; 0xff
    b2fe:	2600      	movs	r6, #0
    b300:	e7aa      	b.n	b258 <__aeabi_fdiv+0x108>
    b302:	4306      	orrs	r6, r0
    b304:	0276      	lsls	r6, r6, #9
    b306:	0a76      	lsrs	r6, r6, #9
    b308:	4643      	mov	r3, r8
    b30a:	22ff      	movs	r2, #255	; 0xff
    b30c:	e7a4      	b.n	b258 <__aeabi_fdiv+0x108>
    b30e:	01a4      	lsls	r4, r4, #6
    b310:	2301      	movs	r3, #1
    b312:	4667      	mov	r7, ip
    b314:	0a66      	lsrs	r6, r4, #9
    b316:	b2d2      	uxtb	r2, r2
    b318:	403b      	ands	r3, r7
    b31a:	e79d      	b.n	b258 <__aeabi_fdiv+0x108>
    b31c:	9f03      	ldr	r7, [sp, #12]
    b31e:	221b      	movs	r2, #27
    b320:	3f01      	subs	r7, #1
    b322:	9703      	str	r7, [sp, #12]
    b324:	2300      	movs	r3, #0
    b326:	e7c2      	b.n	b2ae <__aeabi_fdiv+0x15e>
    b328:	237e      	movs	r3, #126	; 0x7e
    b32a:	9f03      	ldr	r7, [sp, #12]
    b32c:	425b      	negs	r3, r3
    b32e:	1bdb      	subs	r3, r3, r7
    b330:	2b1b      	cmp	r3, #27
    b332:	dd07      	ble.n	b344 <__aeabi_fdiv+0x1f4>
    b334:	2301      	movs	r3, #1
    b336:	4661      	mov	r1, ip
    b338:	400b      	ands	r3, r1
    b33a:	2200      	movs	r2, #0
    b33c:	2600      	movs	r6, #0
    b33e:	e78b      	b.n	b258 <__aeabi_fdiv+0x108>
    b340:	46d4      	mov	ip, sl
    b342:	e7c5      	b.n	b2d0 <__aeabi_fdiv+0x180>
    b344:	1c22      	adds	r2, r4, #0
    b346:	40da      	lsrs	r2, r3
    b348:	9b03      	ldr	r3, [sp, #12]
    b34a:	339e      	adds	r3, #158	; 0x9e
    b34c:	409c      	lsls	r4, r3
    b34e:	1c23      	adds	r3, r4, #0
    b350:	1e5c      	subs	r4, r3, #1
    b352:	41a3      	sbcs	r3, r4
    b354:	4313      	orrs	r3, r2
    b356:	075a      	lsls	r2, r3, #29
    b358:	d004      	beq.n	b364 <__aeabi_fdiv+0x214>
    b35a:	220f      	movs	r2, #15
    b35c:	401a      	ands	r2, r3
    b35e:	2a04      	cmp	r2, #4
    b360:	d000      	beq.n	b364 <__aeabi_fdiv+0x214>
    b362:	3304      	adds	r3, #4
    b364:	015f      	lsls	r7, r3, #5
    b366:	d505      	bpl.n	b374 <__aeabi_fdiv+0x224>
    b368:	2301      	movs	r3, #1
    b36a:	4661      	mov	r1, ip
    b36c:	400b      	ands	r3, r1
    b36e:	2201      	movs	r2, #1
    b370:	2600      	movs	r6, #0
    b372:	e771      	b.n	b258 <__aeabi_fdiv+0x108>
    b374:	019e      	lsls	r6, r3, #6
    b376:	4662      	mov	r2, ip
    b378:	2301      	movs	r3, #1
    b37a:	4013      	ands	r3, r2
    b37c:	0a76      	lsrs	r6, r6, #9
    b37e:	2200      	movs	r2, #0
    b380:	e76a      	b.n	b258 <__aeabi_fdiv+0x108>
    b382:	2680      	movs	r6, #128	; 0x80
    b384:	03f6      	lsls	r6, r6, #15
    b386:	4326      	orrs	r6, r4
    b388:	0276      	lsls	r6, r6, #9
    b38a:	0a76      	lsrs	r6, r6, #9
    b38c:	4653      	mov	r3, sl
    b38e:	22ff      	movs	r2, #255	; 0xff
    b390:	e762      	b.n	b258 <__aeabi_fdiv+0x108>
    b392:	46c0      	nop			; (mov r8, r8)
    b394:	0000fb3c 	.word	0x0000fb3c
    b398:	f7ffffff 	.word	0xf7ffffff

0000b39c <__eqsf2>:
    b39c:	024a      	lsls	r2, r1, #9
    b39e:	0243      	lsls	r3, r0, #9
    b3a0:	b570      	push	{r4, r5, r6, lr}
    b3a2:	0a5c      	lsrs	r4, r3, #9
    b3a4:	0a55      	lsrs	r5, r2, #9
    b3a6:	0043      	lsls	r3, r0, #1
    b3a8:	004a      	lsls	r2, r1, #1
    b3aa:	0e1b      	lsrs	r3, r3, #24
    b3ac:	0fc6      	lsrs	r6, r0, #31
    b3ae:	0e12      	lsrs	r2, r2, #24
    b3b0:	0fc9      	lsrs	r1, r1, #31
    b3b2:	2bff      	cmp	r3, #255	; 0xff
    b3b4:	d005      	beq.n	b3c2 <__eqsf2+0x26>
    b3b6:	2aff      	cmp	r2, #255	; 0xff
    b3b8:	d008      	beq.n	b3cc <__eqsf2+0x30>
    b3ba:	2001      	movs	r0, #1
    b3bc:	4293      	cmp	r3, r2
    b3be:	d00b      	beq.n	b3d8 <__eqsf2+0x3c>
    b3c0:	bd70      	pop	{r4, r5, r6, pc}
    b3c2:	2001      	movs	r0, #1
    b3c4:	2c00      	cmp	r4, #0
    b3c6:	d1fb      	bne.n	b3c0 <__eqsf2+0x24>
    b3c8:	2aff      	cmp	r2, #255	; 0xff
    b3ca:	d1f6      	bne.n	b3ba <__eqsf2+0x1e>
    b3cc:	2001      	movs	r0, #1
    b3ce:	2d00      	cmp	r5, #0
    b3d0:	d1f6      	bne.n	b3c0 <__eqsf2+0x24>
    b3d2:	2001      	movs	r0, #1
    b3d4:	4293      	cmp	r3, r2
    b3d6:	d1f3      	bne.n	b3c0 <__eqsf2+0x24>
    b3d8:	42ac      	cmp	r4, r5
    b3da:	d1f1      	bne.n	b3c0 <__eqsf2+0x24>
    b3dc:	428e      	cmp	r6, r1
    b3de:	d005      	beq.n	b3ec <__eqsf2+0x50>
    b3e0:	2b00      	cmp	r3, #0
    b3e2:	d1ed      	bne.n	b3c0 <__eqsf2+0x24>
    b3e4:	1c20      	adds	r0, r4, #0
    b3e6:	1e44      	subs	r4, r0, #1
    b3e8:	41a0      	sbcs	r0, r4
    b3ea:	e7e9      	b.n	b3c0 <__eqsf2+0x24>
    b3ec:	2000      	movs	r0, #0
    b3ee:	e7e7      	b.n	b3c0 <__eqsf2+0x24>

0000b3f0 <__gesf2>:
    b3f0:	024a      	lsls	r2, r1, #9
    b3f2:	0243      	lsls	r3, r0, #9
    b3f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    b3f6:	0a5c      	lsrs	r4, r3, #9
    b3f8:	0a55      	lsrs	r5, r2, #9
    b3fa:	0043      	lsls	r3, r0, #1
    b3fc:	004a      	lsls	r2, r1, #1
    b3fe:	0e1b      	lsrs	r3, r3, #24
    b400:	0fc6      	lsrs	r6, r0, #31
    b402:	0e12      	lsrs	r2, r2, #24
    b404:	0fc9      	lsrs	r1, r1, #31
    b406:	2bff      	cmp	r3, #255	; 0xff
    b408:	d031      	beq.n	b46e <__gesf2+0x7e>
    b40a:	2aff      	cmp	r2, #255	; 0xff
    b40c:	d034      	beq.n	b478 <__gesf2+0x88>
    b40e:	2b00      	cmp	r3, #0
    b410:	d116      	bne.n	b440 <__gesf2+0x50>
    b412:	4260      	negs	r0, r4
    b414:	4160      	adcs	r0, r4
    b416:	4684      	mov	ip, r0
    b418:	2a00      	cmp	r2, #0
    b41a:	d014      	beq.n	b446 <__gesf2+0x56>
    b41c:	2800      	cmp	r0, #0
    b41e:	d120      	bne.n	b462 <__gesf2+0x72>
    b420:	428e      	cmp	r6, r1
    b422:	d117      	bne.n	b454 <__gesf2+0x64>
    b424:	4293      	cmp	r3, r2
    b426:	dc15      	bgt.n	b454 <__gesf2+0x64>
    b428:	db04      	blt.n	b434 <__gesf2+0x44>
    b42a:	42ac      	cmp	r4, r5
    b42c:	d812      	bhi.n	b454 <__gesf2+0x64>
    b42e:	2000      	movs	r0, #0
    b430:	42ac      	cmp	r4, r5
    b432:	d212      	bcs.n	b45a <__gesf2+0x6a>
    b434:	4270      	negs	r0, r6
    b436:	4170      	adcs	r0, r6
    b438:	4240      	negs	r0, r0
    b43a:	2301      	movs	r3, #1
    b43c:	4318      	orrs	r0, r3
    b43e:	e00c      	b.n	b45a <__gesf2+0x6a>
    b440:	2a00      	cmp	r2, #0
    b442:	d1ed      	bne.n	b420 <__gesf2+0x30>
    b444:	4694      	mov	ip, r2
    b446:	426f      	negs	r7, r5
    b448:	416f      	adcs	r7, r5
    b44a:	4660      	mov	r0, ip
    b44c:	2800      	cmp	r0, #0
    b44e:	d105      	bne.n	b45c <__gesf2+0x6c>
    b450:	2f00      	cmp	r7, #0
    b452:	d0e5      	beq.n	b420 <__gesf2+0x30>
    b454:	4270      	negs	r0, r6
    b456:	2301      	movs	r3, #1
    b458:	4318      	orrs	r0, r3
    b45a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b45c:	2000      	movs	r0, #0
    b45e:	2f00      	cmp	r7, #0
    b460:	d1fb      	bne.n	b45a <__gesf2+0x6a>
    b462:	4248      	negs	r0, r1
    b464:	4148      	adcs	r0, r1
    b466:	4240      	negs	r0, r0
    b468:	2301      	movs	r3, #1
    b46a:	4318      	orrs	r0, r3
    b46c:	e7f5      	b.n	b45a <__gesf2+0x6a>
    b46e:	2c00      	cmp	r4, #0
    b470:	d0cb      	beq.n	b40a <__gesf2+0x1a>
    b472:	2002      	movs	r0, #2
    b474:	4240      	negs	r0, r0
    b476:	e7f0      	b.n	b45a <__gesf2+0x6a>
    b478:	2d00      	cmp	r5, #0
    b47a:	d0c8      	beq.n	b40e <__gesf2+0x1e>
    b47c:	e7f9      	b.n	b472 <__gesf2+0x82>
    b47e:	46c0      	nop			; (mov r8, r8)

0000b480 <__lesf2>:
    b480:	024a      	lsls	r2, r1, #9
    b482:	0243      	lsls	r3, r0, #9
    b484:	b5f0      	push	{r4, r5, r6, r7, lr}
    b486:	0a5c      	lsrs	r4, r3, #9
    b488:	0a55      	lsrs	r5, r2, #9
    b48a:	0043      	lsls	r3, r0, #1
    b48c:	004a      	lsls	r2, r1, #1
    b48e:	0e1b      	lsrs	r3, r3, #24
    b490:	0fc6      	lsrs	r6, r0, #31
    b492:	0e12      	lsrs	r2, r2, #24
    b494:	0fc9      	lsrs	r1, r1, #31
    b496:	2bff      	cmp	r3, #255	; 0xff
    b498:	d027      	beq.n	b4ea <__lesf2+0x6a>
    b49a:	2aff      	cmp	r2, #255	; 0xff
    b49c:	d029      	beq.n	b4f2 <__lesf2+0x72>
    b49e:	2b00      	cmp	r3, #0
    b4a0:	d010      	beq.n	b4c4 <__lesf2+0x44>
    b4a2:	2a00      	cmp	r2, #0
    b4a4:	d115      	bne.n	b4d2 <__lesf2+0x52>
    b4a6:	4694      	mov	ip, r2
    b4a8:	426f      	negs	r7, r5
    b4aa:	416f      	adcs	r7, r5
    b4ac:	4660      	mov	r0, ip
    b4ae:	2800      	cmp	r0, #0
    b4b0:	d015      	beq.n	b4de <__lesf2+0x5e>
    b4b2:	2000      	movs	r0, #0
    b4b4:	2f00      	cmp	r7, #0
    b4b6:	d104      	bne.n	b4c2 <__lesf2+0x42>
    b4b8:	4248      	negs	r0, r1
    b4ba:	4148      	adcs	r0, r1
    b4bc:	4240      	negs	r0, r0
    b4be:	2301      	movs	r3, #1
    b4c0:	4318      	orrs	r0, r3
    b4c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b4c4:	4260      	negs	r0, r4
    b4c6:	4160      	adcs	r0, r4
    b4c8:	4684      	mov	ip, r0
    b4ca:	2a00      	cmp	r2, #0
    b4cc:	d0ec      	beq.n	b4a8 <__lesf2+0x28>
    b4ce:	2800      	cmp	r0, #0
    b4d0:	d1f2      	bne.n	b4b8 <__lesf2+0x38>
    b4d2:	428e      	cmp	r6, r1
    b4d4:	d011      	beq.n	b4fa <__lesf2+0x7a>
    b4d6:	4270      	negs	r0, r6
    b4d8:	2301      	movs	r3, #1
    b4da:	4318      	orrs	r0, r3
    b4dc:	e7f1      	b.n	b4c2 <__lesf2+0x42>
    b4de:	2f00      	cmp	r7, #0
    b4e0:	d0f7      	beq.n	b4d2 <__lesf2+0x52>
    b4e2:	4270      	negs	r0, r6
    b4e4:	2301      	movs	r3, #1
    b4e6:	4318      	orrs	r0, r3
    b4e8:	e7eb      	b.n	b4c2 <__lesf2+0x42>
    b4ea:	2002      	movs	r0, #2
    b4ec:	2c00      	cmp	r4, #0
    b4ee:	d1e8      	bne.n	b4c2 <__lesf2+0x42>
    b4f0:	e7d3      	b.n	b49a <__lesf2+0x1a>
    b4f2:	2002      	movs	r0, #2
    b4f4:	2d00      	cmp	r5, #0
    b4f6:	d1e4      	bne.n	b4c2 <__lesf2+0x42>
    b4f8:	e7d1      	b.n	b49e <__lesf2+0x1e>
    b4fa:	4293      	cmp	r3, r2
    b4fc:	dceb      	bgt.n	b4d6 <__lesf2+0x56>
    b4fe:	db04      	blt.n	b50a <__lesf2+0x8a>
    b500:	42ac      	cmp	r4, r5
    b502:	d8e8      	bhi.n	b4d6 <__lesf2+0x56>
    b504:	2000      	movs	r0, #0
    b506:	42ac      	cmp	r4, r5
    b508:	d2db      	bcs.n	b4c2 <__lesf2+0x42>
    b50a:	4270      	negs	r0, r6
    b50c:	4170      	adcs	r0, r6
    b50e:	4240      	negs	r0, r0
    b510:	2301      	movs	r3, #1
    b512:	4318      	orrs	r0, r3
    b514:	e7d5      	b.n	b4c2 <__lesf2+0x42>
    b516:	46c0      	nop			; (mov r8, r8)

0000b518 <__aeabi_fmul>:
    b518:	b5f0      	push	{r4, r5, r6, r7, lr}
    b51a:	465f      	mov	r7, fp
    b51c:	4656      	mov	r6, sl
    b51e:	464d      	mov	r5, r9
    b520:	4644      	mov	r4, r8
    b522:	b4f0      	push	{r4, r5, r6, r7}
    b524:	0244      	lsls	r4, r0, #9
    b526:	0046      	lsls	r6, r0, #1
    b528:	b083      	sub	sp, #12
    b52a:	1c0f      	adds	r7, r1, #0
    b52c:	0a64      	lsrs	r4, r4, #9
    b52e:	0e36      	lsrs	r6, r6, #24
    b530:	0fc5      	lsrs	r5, r0, #31
    b532:	2e00      	cmp	r6, #0
    b534:	d041      	beq.n	b5ba <__aeabi_fmul+0xa2>
    b536:	2eff      	cmp	r6, #255	; 0xff
    b538:	d022      	beq.n	b580 <__aeabi_fmul+0x68>
    b53a:	2380      	movs	r3, #128	; 0x80
    b53c:	041b      	lsls	r3, r3, #16
    b53e:	2000      	movs	r0, #0
    b540:	431c      	orrs	r4, r3
    b542:	00e4      	lsls	r4, r4, #3
    b544:	3e7f      	subs	r6, #127	; 0x7f
    b546:	4682      	mov	sl, r0
    b548:	4680      	mov	r8, r0
    b54a:	1c39      	adds	r1, r7, #0
    b54c:	004b      	lsls	r3, r1, #1
    b54e:	027f      	lsls	r7, r7, #9
    b550:	0fc9      	lsrs	r1, r1, #31
    b552:	0a7f      	lsrs	r7, r7, #9
    b554:	0e1b      	lsrs	r3, r3, #24
    b556:	468b      	mov	fp, r1
    b558:	d03b      	beq.n	b5d2 <__aeabi_fmul+0xba>
    b55a:	2bff      	cmp	r3, #255	; 0xff
    b55c:	d034      	beq.n	b5c8 <__aeabi_fmul+0xb0>
    b55e:	2280      	movs	r2, #128	; 0x80
    b560:	0412      	lsls	r2, r2, #16
    b562:	4317      	orrs	r7, r2
    b564:	00ff      	lsls	r7, r7, #3
    b566:	3b7f      	subs	r3, #127	; 0x7f
    b568:	2100      	movs	r1, #0
    b56a:	465a      	mov	r2, fp
    b56c:	406a      	eors	r2, r5
    b56e:	9201      	str	r2, [sp, #4]
    b570:	4652      	mov	r2, sl
    b572:	430a      	orrs	r2, r1
    b574:	2a0f      	cmp	r2, #15
    b576:	d863      	bhi.n	b640 <__aeabi_fmul+0x128>
    b578:	487a      	ldr	r0, [pc, #488]	; (b764 <__aeabi_fmul+0x24c>)
    b57a:	0092      	lsls	r2, r2, #2
    b57c:	5882      	ldr	r2, [r0, r2]
    b57e:	4697      	mov	pc, r2
    b580:	2c00      	cmp	r4, #0
    b582:	d13f      	bne.n	b604 <__aeabi_fmul+0xec>
    b584:	2208      	movs	r2, #8
    b586:	2302      	movs	r3, #2
    b588:	4692      	mov	sl, r2
    b58a:	4698      	mov	r8, r3
    b58c:	e7dd      	b.n	b54a <__aeabi_fmul+0x32>
    b58e:	9501      	str	r5, [sp, #4]
    b590:	4640      	mov	r0, r8
    b592:	2802      	cmp	r0, #2
    b594:	d12a      	bne.n	b5ec <__aeabi_fmul+0xd4>
    b596:	9a01      	ldr	r2, [sp, #4]
    b598:	2501      	movs	r5, #1
    b59a:	4015      	ands	r5, r2
    b59c:	23ff      	movs	r3, #255	; 0xff
    b59e:	2400      	movs	r4, #0
    b5a0:	0264      	lsls	r4, r4, #9
    b5a2:	05db      	lsls	r3, r3, #23
    b5a4:	0a60      	lsrs	r0, r4, #9
    b5a6:	07ed      	lsls	r5, r5, #31
    b5a8:	4318      	orrs	r0, r3
    b5aa:	4328      	orrs	r0, r5
    b5ac:	b003      	add	sp, #12
    b5ae:	bc3c      	pop	{r2, r3, r4, r5}
    b5b0:	4690      	mov	r8, r2
    b5b2:	4699      	mov	r9, r3
    b5b4:	46a2      	mov	sl, r4
    b5b6:	46ab      	mov	fp, r5
    b5b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b5ba:	2c00      	cmp	r4, #0
    b5bc:	d127      	bne.n	b60e <__aeabi_fmul+0xf6>
    b5be:	2004      	movs	r0, #4
    b5c0:	2201      	movs	r2, #1
    b5c2:	4682      	mov	sl, r0
    b5c4:	4690      	mov	r8, r2
    b5c6:	e7c0      	b.n	b54a <__aeabi_fmul+0x32>
    b5c8:	1c39      	adds	r1, r7, #0
    b5ca:	1e4a      	subs	r2, r1, #1
    b5cc:	4191      	sbcs	r1, r2
    b5ce:	3102      	adds	r1, #2
    b5d0:	e7cb      	b.n	b56a <__aeabi_fmul+0x52>
    b5d2:	2101      	movs	r1, #1
    b5d4:	2f00      	cmp	r7, #0
    b5d6:	d0c8      	beq.n	b56a <__aeabi_fmul+0x52>
    b5d8:	1c38      	adds	r0, r7, #0
    b5da:	f002 f9dd 	bl	d998 <__clzsi2>
    b5de:	1f43      	subs	r3, r0, #5
    b5e0:	409f      	lsls	r7, r3
    b5e2:	2376      	movs	r3, #118	; 0x76
    b5e4:	425b      	negs	r3, r3
    b5e6:	1a1b      	subs	r3, r3, r0
    b5e8:	2100      	movs	r1, #0
    b5ea:	e7be      	b.n	b56a <__aeabi_fmul+0x52>
    b5ec:	2803      	cmp	r0, #3
    b5ee:	d100      	bne.n	b5f2 <__aeabi_fmul+0xda>
    b5f0:	e0ae      	b.n	b750 <__aeabi_fmul+0x238>
    b5f2:	2801      	cmp	r0, #1
    b5f4:	d14f      	bne.n	b696 <__aeabi_fmul+0x17e>
    b5f6:	9801      	ldr	r0, [sp, #4]
    b5f8:	4642      	mov	r2, r8
    b5fa:	4010      	ands	r0, r2
    b5fc:	b2c5      	uxtb	r5, r0
    b5fe:	2300      	movs	r3, #0
    b600:	2400      	movs	r4, #0
    b602:	e7cd      	b.n	b5a0 <__aeabi_fmul+0x88>
    b604:	230c      	movs	r3, #12
    b606:	2003      	movs	r0, #3
    b608:	469a      	mov	sl, r3
    b60a:	4680      	mov	r8, r0
    b60c:	e79d      	b.n	b54a <__aeabi_fmul+0x32>
    b60e:	1c20      	adds	r0, r4, #0
    b610:	f002 f9c2 	bl	d998 <__clzsi2>
    b614:	2676      	movs	r6, #118	; 0x76
    b616:	1f43      	subs	r3, r0, #5
    b618:	409c      	lsls	r4, r3
    b61a:	4276      	negs	r6, r6
    b61c:	2300      	movs	r3, #0
    b61e:	1a36      	subs	r6, r6, r0
    b620:	469a      	mov	sl, r3
    b622:	4698      	mov	r8, r3
    b624:	e791      	b.n	b54a <__aeabi_fmul+0x32>
    b626:	2480      	movs	r4, #128	; 0x80
    b628:	2500      	movs	r5, #0
    b62a:	03e4      	lsls	r4, r4, #15
    b62c:	23ff      	movs	r3, #255	; 0xff
    b62e:	e7b7      	b.n	b5a0 <__aeabi_fmul+0x88>
    b630:	465b      	mov	r3, fp
    b632:	1c3c      	adds	r4, r7, #0
    b634:	9301      	str	r3, [sp, #4]
    b636:	4688      	mov	r8, r1
    b638:	e7aa      	b.n	b590 <__aeabi_fmul+0x78>
    b63a:	1c3c      	adds	r4, r7, #0
    b63c:	4688      	mov	r8, r1
    b63e:	e7a7      	b.n	b590 <__aeabi_fmul+0x78>
    b640:	0c25      	lsrs	r5, r4, #16
    b642:	0424      	lsls	r4, r4, #16
    b644:	0c3a      	lsrs	r2, r7, #16
    b646:	0c24      	lsrs	r4, r4, #16
    b648:	043f      	lsls	r7, r7, #16
    b64a:	18f6      	adds	r6, r6, r3
    b64c:	0c3f      	lsrs	r7, r7, #16
    b64e:	1c21      	adds	r1, r4, #0
    b650:	1c23      	adds	r3, r4, #0
    b652:	4379      	muls	r1, r7
    b654:	4353      	muls	r3, r2
    b656:	436f      	muls	r7, r5
    b658:	4355      	muls	r5, r2
    b65a:	18fb      	adds	r3, r7, r3
    b65c:	0c0a      	lsrs	r2, r1, #16
    b65e:	189b      	adds	r3, r3, r2
    b660:	46b1      	mov	r9, r6
    b662:	429f      	cmp	r7, r3
    b664:	d902      	bls.n	b66c <__aeabi_fmul+0x154>
    b666:	2280      	movs	r2, #128	; 0x80
    b668:	0252      	lsls	r2, r2, #9
    b66a:	18ad      	adds	r5, r5, r2
    b66c:	0409      	lsls	r1, r1, #16
    b66e:	041a      	lsls	r2, r3, #16
    b670:	0c09      	lsrs	r1, r1, #16
    b672:	1852      	adds	r2, r2, r1
    b674:	0194      	lsls	r4, r2, #6
    b676:	0c1b      	lsrs	r3, r3, #16
    b678:	1e61      	subs	r1, r4, #1
    b67a:	418c      	sbcs	r4, r1
    b67c:	0e92      	lsrs	r2, r2, #26
    b67e:	18ed      	adds	r5, r5, r3
    b680:	4314      	orrs	r4, r2
    b682:	01ad      	lsls	r5, r5, #6
    b684:	432c      	orrs	r4, r5
    b686:	0123      	lsls	r3, r4, #4
    b688:	d505      	bpl.n	b696 <__aeabi_fmul+0x17e>
    b68a:	2201      	movs	r2, #1
    b68c:	0863      	lsrs	r3, r4, #1
    b68e:	2001      	movs	r0, #1
    b690:	4014      	ands	r4, r2
    b692:	4481      	add	r9, r0
    b694:	431c      	orrs	r4, r3
    b696:	464b      	mov	r3, r9
    b698:	337f      	adds	r3, #127	; 0x7f
    b69a:	2b00      	cmp	r3, #0
    b69c:	dd2d      	ble.n	b6fa <__aeabi_fmul+0x1e2>
    b69e:	0760      	lsls	r0, r4, #29
    b6a0:	d004      	beq.n	b6ac <__aeabi_fmul+0x194>
    b6a2:	220f      	movs	r2, #15
    b6a4:	4022      	ands	r2, r4
    b6a6:	2a04      	cmp	r2, #4
    b6a8:	d000      	beq.n	b6ac <__aeabi_fmul+0x194>
    b6aa:	3404      	adds	r4, #4
    b6ac:	0122      	lsls	r2, r4, #4
    b6ae:	d503      	bpl.n	b6b8 <__aeabi_fmul+0x1a0>
    b6b0:	4b2d      	ldr	r3, [pc, #180]	; (b768 <__aeabi_fmul+0x250>)
    b6b2:	401c      	ands	r4, r3
    b6b4:	464b      	mov	r3, r9
    b6b6:	3380      	adds	r3, #128	; 0x80
    b6b8:	2bfe      	cmp	r3, #254	; 0xfe
    b6ba:	dd17      	ble.n	b6ec <__aeabi_fmul+0x1d4>
    b6bc:	9b01      	ldr	r3, [sp, #4]
    b6be:	2501      	movs	r5, #1
    b6c0:	401d      	ands	r5, r3
    b6c2:	2400      	movs	r4, #0
    b6c4:	23ff      	movs	r3, #255	; 0xff
    b6c6:	e76b      	b.n	b5a0 <__aeabi_fmul+0x88>
    b6c8:	2080      	movs	r0, #128	; 0x80
    b6ca:	03c0      	lsls	r0, r0, #15
    b6cc:	4204      	tst	r4, r0
    b6ce:	d008      	beq.n	b6e2 <__aeabi_fmul+0x1ca>
    b6d0:	4207      	tst	r7, r0
    b6d2:	d106      	bne.n	b6e2 <__aeabi_fmul+0x1ca>
    b6d4:	1c04      	adds	r4, r0, #0
    b6d6:	433c      	orrs	r4, r7
    b6d8:	0264      	lsls	r4, r4, #9
    b6da:	0a64      	lsrs	r4, r4, #9
    b6dc:	465d      	mov	r5, fp
    b6de:	23ff      	movs	r3, #255	; 0xff
    b6e0:	e75e      	b.n	b5a0 <__aeabi_fmul+0x88>
    b6e2:	4304      	orrs	r4, r0
    b6e4:	0264      	lsls	r4, r4, #9
    b6e6:	0a64      	lsrs	r4, r4, #9
    b6e8:	23ff      	movs	r3, #255	; 0xff
    b6ea:	e759      	b.n	b5a0 <__aeabi_fmul+0x88>
    b6ec:	9801      	ldr	r0, [sp, #4]
    b6ee:	01a4      	lsls	r4, r4, #6
    b6f0:	2501      	movs	r5, #1
    b6f2:	0a64      	lsrs	r4, r4, #9
    b6f4:	b2db      	uxtb	r3, r3
    b6f6:	4005      	ands	r5, r0
    b6f8:	e752      	b.n	b5a0 <__aeabi_fmul+0x88>
    b6fa:	237e      	movs	r3, #126	; 0x7e
    b6fc:	425b      	negs	r3, r3
    b6fe:	464a      	mov	r2, r9
    b700:	1a9b      	subs	r3, r3, r2
    b702:	2b1b      	cmp	r3, #27
    b704:	dd05      	ble.n	b712 <__aeabi_fmul+0x1fa>
    b706:	9b01      	ldr	r3, [sp, #4]
    b708:	2501      	movs	r5, #1
    b70a:	401d      	ands	r5, r3
    b70c:	2400      	movs	r4, #0
    b70e:	2300      	movs	r3, #0
    b710:	e746      	b.n	b5a0 <__aeabi_fmul+0x88>
    b712:	1c22      	adds	r2, r4, #0
    b714:	40da      	lsrs	r2, r3
    b716:	464b      	mov	r3, r9
    b718:	339e      	adds	r3, #158	; 0x9e
    b71a:	409c      	lsls	r4, r3
    b71c:	1c23      	adds	r3, r4, #0
    b71e:	1e5c      	subs	r4, r3, #1
    b720:	41a3      	sbcs	r3, r4
    b722:	4313      	orrs	r3, r2
    b724:	0758      	lsls	r0, r3, #29
    b726:	d004      	beq.n	b732 <__aeabi_fmul+0x21a>
    b728:	220f      	movs	r2, #15
    b72a:	401a      	ands	r2, r3
    b72c:	2a04      	cmp	r2, #4
    b72e:	d000      	beq.n	b732 <__aeabi_fmul+0x21a>
    b730:	3304      	adds	r3, #4
    b732:	015a      	lsls	r2, r3, #5
    b734:	d505      	bpl.n	b742 <__aeabi_fmul+0x22a>
    b736:	9b01      	ldr	r3, [sp, #4]
    b738:	2501      	movs	r5, #1
    b73a:	401d      	ands	r5, r3
    b73c:	2400      	movs	r4, #0
    b73e:	2301      	movs	r3, #1
    b740:	e72e      	b.n	b5a0 <__aeabi_fmul+0x88>
    b742:	9801      	ldr	r0, [sp, #4]
    b744:	019c      	lsls	r4, r3, #6
    b746:	2501      	movs	r5, #1
    b748:	0a64      	lsrs	r4, r4, #9
    b74a:	4005      	ands	r5, r0
    b74c:	2300      	movs	r3, #0
    b74e:	e727      	b.n	b5a0 <__aeabi_fmul+0x88>
    b750:	2780      	movs	r7, #128	; 0x80
    b752:	03ff      	lsls	r7, r7, #15
    b754:	9b01      	ldr	r3, [sp, #4]
    b756:	433c      	orrs	r4, r7
    b758:	0264      	lsls	r4, r4, #9
    b75a:	2501      	movs	r5, #1
    b75c:	401d      	ands	r5, r3
    b75e:	0a64      	lsrs	r4, r4, #9
    b760:	23ff      	movs	r3, #255	; 0xff
    b762:	e71d      	b.n	b5a0 <__aeabi_fmul+0x88>
    b764:	0000fb7c 	.word	0x0000fb7c
    b768:	f7ffffff 	.word	0xf7ffffff

0000b76c <__aeabi_fsub>:
    b76c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b76e:	0fc2      	lsrs	r2, r0, #31
    b770:	0243      	lsls	r3, r0, #9
    b772:	0044      	lsls	r4, r0, #1
    b774:	024d      	lsls	r5, r1, #9
    b776:	0048      	lsls	r0, r1, #1
    b778:	0e24      	lsrs	r4, r4, #24
    b77a:	1c16      	adds	r6, r2, #0
    b77c:	099b      	lsrs	r3, r3, #6
    b77e:	0e00      	lsrs	r0, r0, #24
    b780:	0fc9      	lsrs	r1, r1, #31
    b782:	09ad      	lsrs	r5, r5, #6
    b784:	28ff      	cmp	r0, #255	; 0xff
    b786:	d100      	bne.n	b78a <__aeabi_fsub+0x1e>
    b788:	e083      	b.n	b892 <__aeabi_fsub+0x126>
    b78a:	2701      	movs	r7, #1
    b78c:	4079      	eors	r1, r7
    b78e:	428a      	cmp	r2, r1
    b790:	d05c      	beq.n	b84c <__aeabi_fsub+0xe0>
    b792:	1a22      	subs	r2, r4, r0
    b794:	2a00      	cmp	r2, #0
    b796:	dc00      	bgt.n	b79a <__aeabi_fsub+0x2e>
    b798:	e08e      	b.n	b8b8 <__aeabi_fsub+0x14c>
    b79a:	2800      	cmp	r0, #0
    b79c:	d11e      	bne.n	b7dc <__aeabi_fsub+0x70>
    b79e:	2d00      	cmp	r5, #0
    b7a0:	d000      	beq.n	b7a4 <__aeabi_fsub+0x38>
    b7a2:	e07a      	b.n	b89a <__aeabi_fsub+0x12e>
    b7a4:	0758      	lsls	r0, r3, #29
    b7a6:	d004      	beq.n	b7b2 <__aeabi_fsub+0x46>
    b7a8:	220f      	movs	r2, #15
    b7aa:	401a      	ands	r2, r3
    b7ac:	2a04      	cmp	r2, #4
    b7ae:	d000      	beq.n	b7b2 <__aeabi_fsub+0x46>
    b7b0:	3304      	adds	r3, #4
    b7b2:	2180      	movs	r1, #128	; 0x80
    b7b4:	04c9      	lsls	r1, r1, #19
    b7b6:	2201      	movs	r2, #1
    b7b8:	4019      	ands	r1, r3
    b7ba:	4032      	ands	r2, r6
    b7bc:	2900      	cmp	r1, #0
    b7be:	d03a      	beq.n	b836 <__aeabi_fsub+0xca>
    b7c0:	3401      	adds	r4, #1
    b7c2:	2cff      	cmp	r4, #255	; 0xff
    b7c4:	d100      	bne.n	b7c8 <__aeabi_fsub+0x5c>
    b7c6:	e083      	b.n	b8d0 <__aeabi_fsub+0x164>
    b7c8:	019b      	lsls	r3, r3, #6
    b7ca:	0a5b      	lsrs	r3, r3, #9
    b7cc:	025b      	lsls	r3, r3, #9
    b7ce:	b2e4      	uxtb	r4, r4
    b7d0:	05e4      	lsls	r4, r4, #23
    b7d2:	0a58      	lsrs	r0, r3, #9
    b7d4:	07d2      	lsls	r2, r2, #31
    b7d6:	4320      	orrs	r0, r4
    b7d8:	4310      	orrs	r0, r2
    b7da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b7dc:	2cff      	cmp	r4, #255	; 0xff
    b7de:	d0e1      	beq.n	b7a4 <__aeabi_fsub+0x38>
    b7e0:	2180      	movs	r1, #128	; 0x80
    b7e2:	04c9      	lsls	r1, r1, #19
    b7e4:	430d      	orrs	r5, r1
    b7e6:	2a1b      	cmp	r2, #27
    b7e8:	dd00      	ble.n	b7ec <__aeabi_fsub+0x80>
    b7ea:	e131      	b.n	ba50 <__aeabi_fsub+0x2e4>
    b7ec:	1c29      	adds	r1, r5, #0
    b7ee:	2020      	movs	r0, #32
    b7f0:	40d1      	lsrs	r1, r2
    b7f2:	1a82      	subs	r2, r0, r2
    b7f4:	4095      	lsls	r5, r2
    b7f6:	1e6a      	subs	r2, r5, #1
    b7f8:	4195      	sbcs	r5, r2
    b7fa:	430d      	orrs	r5, r1
    b7fc:	1b5b      	subs	r3, r3, r5
    b7fe:	0158      	lsls	r0, r3, #5
    b800:	d5d0      	bpl.n	b7a4 <__aeabi_fsub+0x38>
    b802:	019b      	lsls	r3, r3, #6
    b804:	099f      	lsrs	r7, r3, #6
    b806:	1c38      	adds	r0, r7, #0
    b808:	f002 f8c6 	bl	d998 <__clzsi2>
    b80c:	1f42      	subs	r2, r0, #5
    b80e:	4097      	lsls	r7, r2
    b810:	4294      	cmp	r4, r2
    b812:	dc5f      	bgt.n	b8d4 <__aeabi_fsub+0x168>
    b814:	1b14      	subs	r4, r2, r4
    b816:	231f      	movs	r3, #31
    b818:	1b1b      	subs	r3, r3, r4
    b81a:	1c3a      	adds	r2, r7, #0
    b81c:	409f      	lsls	r7, r3
    b81e:	1c61      	adds	r1, r4, #1
    b820:	1c3b      	adds	r3, r7, #0
    b822:	40ca      	lsrs	r2, r1
    b824:	1e5f      	subs	r7, r3, #1
    b826:	41bb      	sbcs	r3, r7
    b828:	4313      	orrs	r3, r2
    b82a:	2400      	movs	r4, #0
    b82c:	e7ba      	b.n	b7a4 <__aeabi_fsub+0x38>
    b82e:	1e13      	subs	r3, r2, #0
    b830:	d1b8      	bne.n	b7a4 <__aeabi_fsub+0x38>
    b832:	2300      	movs	r3, #0
    b834:	2200      	movs	r2, #0
    b836:	08db      	lsrs	r3, r3, #3
    b838:	2cff      	cmp	r4, #255	; 0xff
    b83a:	d104      	bne.n	b846 <__aeabi_fsub+0xda>
    b83c:	2b00      	cmp	r3, #0
    b83e:	d047      	beq.n	b8d0 <__aeabi_fsub+0x164>
    b840:	2080      	movs	r0, #128	; 0x80
    b842:	03c0      	lsls	r0, r0, #15
    b844:	4303      	orrs	r3, r0
    b846:	025b      	lsls	r3, r3, #9
    b848:	0a5b      	lsrs	r3, r3, #9
    b84a:	e7bf      	b.n	b7cc <__aeabi_fsub+0x60>
    b84c:	1a21      	subs	r1, r4, r0
    b84e:	2900      	cmp	r1, #0
    b850:	dd44      	ble.n	b8dc <__aeabi_fsub+0x170>
    b852:	2800      	cmp	r0, #0
    b854:	d027      	beq.n	b8a6 <__aeabi_fsub+0x13a>
    b856:	2cff      	cmp	r4, #255	; 0xff
    b858:	d0a4      	beq.n	b7a4 <__aeabi_fsub+0x38>
    b85a:	2080      	movs	r0, #128	; 0x80
    b85c:	04c0      	lsls	r0, r0, #19
    b85e:	4305      	orrs	r5, r0
    b860:	291b      	cmp	r1, #27
    b862:	dd00      	ble.n	b866 <__aeabi_fsub+0xfa>
    b864:	e0f2      	b.n	ba4c <__aeabi_fsub+0x2e0>
    b866:	1c28      	adds	r0, r5, #0
    b868:	2720      	movs	r7, #32
    b86a:	40c8      	lsrs	r0, r1
    b86c:	1a79      	subs	r1, r7, r1
    b86e:	408d      	lsls	r5, r1
    b870:	1e69      	subs	r1, r5, #1
    b872:	418d      	sbcs	r5, r1
    b874:	4305      	orrs	r5, r0
    b876:	195b      	adds	r3, r3, r5
    b878:	0159      	lsls	r1, r3, #5
    b87a:	d400      	bmi.n	b87e <__aeabi_fsub+0x112>
    b87c:	e792      	b.n	b7a4 <__aeabi_fsub+0x38>
    b87e:	3401      	adds	r4, #1
    b880:	2cff      	cmp	r4, #255	; 0xff
    b882:	d059      	beq.n	b938 <__aeabi_fsub+0x1cc>
    b884:	4973      	ldr	r1, [pc, #460]	; (ba54 <__aeabi_fsub+0x2e8>)
    b886:	2201      	movs	r2, #1
    b888:	401a      	ands	r2, r3
    b88a:	400b      	ands	r3, r1
    b88c:	085b      	lsrs	r3, r3, #1
    b88e:	4313      	orrs	r3, r2
    b890:	e788      	b.n	b7a4 <__aeabi_fsub+0x38>
    b892:	2d00      	cmp	r5, #0
    b894:	d000      	beq.n	b898 <__aeabi_fsub+0x12c>
    b896:	e77a      	b.n	b78e <__aeabi_fsub+0x22>
    b898:	e777      	b.n	b78a <__aeabi_fsub+0x1e>
    b89a:	3a01      	subs	r2, #1
    b89c:	2a00      	cmp	r2, #0
    b89e:	d0ad      	beq.n	b7fc <__aeabi_fsub+0x90>
    b8a0:	2cff      	cmp	r4, #255	; 0xff
    b8a2:	d1a0      	bne.n	b7e6 <__aeabi_fsub+0x7a>
    b8a4:	e77e      	b.n	b7a4 <__aeabi_fsub+0x38>
    b8a6:	2d00      	cmp	r5, #0
    b8a8:	d100      	bne.n	b8ac <__aeabi_fsub+0x140>
    b8aa:	e77b      	b.n	b7a4 <__aeabi_fsub+0x38>
    b8ac:	3901      	subs	r1, #1
    b8ae:	2900      	cmp	r1, #0
    b8b0:	d0e1      	beq.n	b876 <__aeabi_fsub+0x10a>
    b8b2:	2cff      	cmp	r4, #255	; 0xff
    b8b4:	d1d4      	bne.n	b860 <__aeabi_fsub+0xf4>
    b8b6:	e775      	b.n	b7a4 <__aeabi_fsub+0x38>
    b8b8:	2a00      	cmp	r2, #0
    b8ba:	d11b      	bne.n	b8f4 <__aeabi_fsub+0x188>
    b8bc:	1c62      	adds	r2, r4, #1
    b8be:	b2d2      	uxtb	r2, r2
    b8c0:	2a01      	cmp	r2, #1
    b8c2:	dd4b      	ble.n	b95c <__aeabi_fsub+0x1f0>
    b8c4:	1b5f      	subs	r7, r3, r5
    b8c6:	017a      	lsls	r2, r7, #5
    b8c8:	d523      	bpl.n	b912 <__aeabi_fsub+0x1a6>
    b8ca:	1aef      	subs	r7, r5, r3
    b8cc:	1c0e      	adds	r6, r1, #0
    b8ce:	e79a      	b.n	b806 <__aeabi_fsub+0x9a>
    b8d0:	2300      	movs	r3, #0
    b8d2:	e77b      	b.n	b7cc <__aeabi_fsub+0x60>
    b8d4:	4b5f      	ldr	r3, [pc, #380]	; (ba54 <__aeabi_fsub+0x2e8>)
    b8d6:	1aa4      	subs	r4, r4, r2
    b8d8:	403b      	ands	r3, r7
    b8da:	e763      	b.n	b7a4 <__aeabi_fsub+0x38>
    b8dc:	2900      	cmp	r1, #0
    b8de:	d146      	bne.n	b96e <__aeabi_fsub+0x202>
    b8e0:	1c61      	adds	r1, r4, #1
    b8e2:	b2c8      	uxtb	r0, r1
    b8e4:	2801      	cmp	r0, #1
    b8e6:	dd29      	ble.n	b93c <__aeabi_fsub+0x1d0>
    b8e8:	29ff      	cmp	r1, #255	; 0xff
    b8ea:	d024      	beq.n	b936 <__aeabi_fsub+0x1ca>
    b8ec:	18eb      	adds	r3, r5, r3
    b8ee:	085b      	lsrs	r3, r3, #1
    b8f0:	1c0c      	adds	r4, r1, #0
    b8f2:	e757      	b.n	b7a4 <__aeabi_fsub+0x38>
    b8f4:	2c00      	cmp	r4, #0
    b8f6:	d013      	beq.n	b920 <__aeabi_fsub+0x1b4>
    b8f8:	28ff      	cmp	r0, #255	; 0xff
    b8fa:	d018      	beq.n	b92e <__aeabi_fsub+0x1c2>
    b8fc:	2480      	movs	r4, #128	; 0x80
    b8fe:	04e4      	lsls	r4, r4, #19
    b900:	4252      	negs	r2, r2
    b902:	4323      	orrs	r3, r4
    b904:	2a1b      	cmp	r2, #27
    b906:	dd4d      	ble.n	b9a4 <__aeabi_fsub+0x238>
    b908:	2301      	movs	r3, #1
    b90a:	1aeb      	subs	r3, r5, r3
    b90c:	1c04      	adds	r4, r0, #0
    b90e:	1c0e      	adds	r6, r1, #0
    b910:	e775      	b.n	b7fe <__aeabi_fsub+0x92>
    b912:	2f00      	cmp	r7, #0
    b914:	d000      	beq.n	b918 <__aeabi_fsub+0x1ac>
    b916:	e776      	b.n	b806 <__aeabi_fsub+0x9a>
    b918:	2300      	movs	r3, #0
    b91a:	2200      	movs	r2, #0
    b91c:	2400      	movs	r4, #0
    b91e:	e78a      	b.n	b836 <__aeabi_fsub+0xca>
    b920:	2b00      	cmp	r3, #0
    b922:	d03b      	beq.n	b99c <__aeabi_fsub+0x230>
    b924:	43d2      	mvns	r2, r2
    b926:	2a00      	cmp	r2, #0
    b928:	d0ef      	beq.n	b90a <__aeabi_fsub+0x19e>
    b92a:	28ff      	cmp	r0, #255	; 0xff
    b92c:	d1ea      	bne.n	b904 <__aeabi_fsub+0x198>
    b92e:	1c2b      	adds	r3, r5, #0
    b930:	24ff      	movs	r4, #255	; 0xff
    b932:	1c0e      	adds	r6, r1, #0
    b934:	e736      	b.n	b7a4 <__aeabi_fsub+0x38>
    b936:	24ff      	movs	r4, #255	; 0xff
    b938:	2300      	movs	r3, #0
    b93a:	e77c      	b.n	b836 <__aeabi_fsub+0xca>
    b93c:	2c00      	cmp	r4, #0
    b93e:	d15c      	bne.n	b9fa <__aeabi_fsub+0x28e>
    b940:	2b00      	cmp	r3, #0
    b942:	d100      	bne.n	b946 <__aeabi_fsub+0x1da>
    b944:	e080      	b.n	ba48 <__aeabi_fsub+0x2dc>
    b946:	2d00      	cmp	r5, #0
    b948:	d100      	bne.n	b94c <__aeabi_fsub+0x1e0>
    b94a:	e72b      	b.n	b7a4 <__aeabi_fsub+0x38>
    b94c:	195b      	adds	r3, r3, r5
    b94e:	0158      	lsls	r0, r3, #5
    b950:	d400      	bmi.n	b954 <__aeabi_fsub+0x1e8>
    b952:	e727      	b.n	b7a4 <__aeabi_fsub+0x38>
    b954:	4a3f      	ldr	r2, [pc, #252]	; (ba54 <__aeabi_fsub+0x2e8>)
    b956:	2401      	movs	r4, #1
    b958:	4013      	ands	r3, r2
    b95a:	e723      	b.n	b7a4 <__aeabi_fsub+0x38>
    b95c:	2c00      	cmp	r4, #0
    b95e:	d115      	bne.n	b98c <__aeabi_fsub+0x220>
    b960:	2b00      	cmp	r3, #0
    b962:	d140      	bne.n	b9e6 <__aeabi_fsub+0x27a>
    b964:	2d00      	cmp	r5, #0
    b966:	d063      	beq.n	ba30 <__aeabi_fsub+0x2c4>
    b968:	1c2b      	adds	r3, r5, #0
    b96a:	1c0e      	adds	r6, r1, #0
    b96c:	e71a      	b.n	b7a4 <__aeabi_fsub+0x38>
    b96e:	2c00      	cmp	r4, #0
    b970:	d121      	bne.n	b9b6 <__aeabi_fsub+0x24a>
    b972:	2b00      	cmp	r3, #0
    b974:	d054      	beq.n	ba20 <__aeabi_fsub+0x2b4>
    b976:	43c9      	mvns	r1, r1
    b978:	2900      	cmp	r1, #0
    b97a:	d004      	beq.n	b986 <__aeabi_fsub+0x21a>
    b97c:	28ff      	cmp	r0, #255	; 0xff
    b97e:	d04c      	beq.n	ba1a <__aeabi_fsub+0x2ae>
    b980:	291b      	cmp	r1, #27
    b982:	dd58      	ble.n	ba36 <__aeabi_fsub+0x2ca>
    b984:	2301      	movs	r3, #1
    b986:	195b      	adds	r3, r3, r5
    b988:	1c04      	adds	r4, r0, #0
    b98a:	e775      	b.n	b878 <__aeabi_fsub+0x10c>
    b98c:	2b00      	cmp	r3, #0
    b98e:	d119      	bne.n	b9c4 <__aeabi_fsub+0x258>
    b990:	2d00      	cmp	r5, #0
    b992:	d048      	beq.n	ba26 <__aeabi_fsub+0x2ba>
    b994:	1c2b      	adds	r3, r5, #0
    b996:	1c0e      	adds	r6, r1, #0
    b998:	24ff      	movs	r4, #255	; 0xff
    b99a:	e703      	b.n	b7a4 <__aeabi_fsub+0x38>
    b99c:	1c2b      	adds	r3, r5, #0
    b99e:	1c04      	adds	r4, r0, #0
    b9a0:	1c0e      	adds	r6, r1, #0
    b9a2:	e6ff      	b.n	b7a4 <__aeabi_fsub+0x38>
    b9a4:	1c1c      	adds	r4, r3, #0
    b9a6:	2620      	movs	r6, #32
    b9a8:	40d4      	lsrs	r4, r2
    b9aa:	1ab2      	subs	r2, r6, r2
    b9ac:	4093      	lsls	r3, r2
    b9ae:	1e5a      	subs	r2, r3, #1
    b9b0:	4193      	sbcs	r3, r2
    b9b2:	4323      	orrs	r3, r4
    b9b4:	e7a9      	b.n	b90a <__aeabi_fsub+0x19e>
    b9b6:	28ff      	cmp	r0, #255	; 0xff
    b9b8:	d02f      	beq.n	ba1a <__aeabi_fsub+0x2ae>
    b9ba:	2480      	movs	r4, #128	; 0x80
    b9bc:	04e4      	lsls	r4, r4, #19
    b9be:	4249      	negs	r1, r1
    b9c0:	4323      	orrs	r3, r4
    b9c2:	e7dd      	b.n	b980 <__aeabi_fsub+0x214>
    b9c4:	24ff      	movs	r4, #255	; 0xff
    b9c6:	2d00      	cmp	r5, #0
    b9c8:	d100      	bne.n	b9cc <__aeabi_fsub+0x260>
    b9ca:	e6eb      	b.n	b7a4 <__aeabi_fsub+0x38>
    b9cc:	2280      	movs	r2, #128	; 0x80
    b9ce:	08db      	lsrs	r3, r3, #3
    b9d0:	03d2      	lsls	r2, r2, #15
    b9d2:	4213      	tst	r3, r2
    b9d4:	d004      	beq.n	b9e0 <__aeabi_fsub+0x274>
    b9d6:	08ed      	lsrs	r5, r5, #3
    b9d8:	4215      	tst	r5, r2
    b9da:	d101      	bne.n	b9e0 <__aeabi_fsub+0x274>
    b9dc:	1c2b      	adds	r3, r5, #0
    b9de:	1c0e      	adds	r6, r1, #0
    b9e0:	00db      	lsls	r3, r3, #3
    b9e2:	24ff      	movs	r4, #255	; 0xff
    b9e4:	e6de      	b.n	b7a4 <__aeabi_fsub+0x38>
    b9e6:	2d00      	cmp	r5, #0
    b9e8:	d100      	bne.n	b9ec <__aeabi_fsub+0x280>
    b9ea:	e6db      	b.n	b7a4 <__aeabi_fsub+0x38>
    b9ec:	1b5a      	subs	r2, r3, r5
    b9ee:	0150      	lsls	r0, r2, #5
    b9f0:	d400      	bmi.n	b9f4 <__aeabi_fsub+0x288>
    b9f2:	e71c      	b.n	b82e <__aeabi_fsub+0xc2>
    b9f4:	1aeb      	subs	r3, r5, r3
    b9f6:	1c0e      	adds	r6, r1, #0
    b9f8:	e6d4      	b.n	b7a4 <__aeabi_fsub+0x38>
    b9fa:	2b00      	cmp	r3, #0
    b9fc:	d00d      	beq.n	ba1a <__aeabi_fsub+0x2ae>
    b9fe:	24ff      	movs	r4, #255	; 0xff
    ba00:	2d00      	cmp	r5, #0
    ba02:	d100      	bne.n	ba06 <__aeabi_fsub+0x29a>
    ba04:	e6ce      	b.n	b7a4 <__aeabi_fsub+0x38>
    ba06:	2280      	movs	r2, #128	; 0x80
    ba08:	08db      	lsrs	r3, r3, #3
    ba0a:	03d2      	lsls	r2, r2, #15
    ba0c:	4213      	tst	r3, r2
    ba0e:	d0e7      	beq.n	b9e0 <__aeabi_fsub+0x274>
    ba10:	08ed      	lsrs	r5, r5, #3
    ba12:	4215      	tst	r5, r2
    ba14:	d1e4      	bne.n	b9e0 <__aeabi_fsub+0x274>
    ba16:	1c2b      	adds	r3, r5, #0
    ba18:	e7e2      	b.n	b9e0 <__aeabi_fsub+0x274>
    ba1a:	1c2b      	adds	r3, r5, #0
    ba1c:	24ff      	movs	r4, #255	; 0xff
    ba1e:	e6c1      	b.n	b7a4 <__aeabi_fsub+0x38>
    ba20:	1c2b      	adds	r3, r5, #0
    ba22:	1c04      	adds	r4, r0, #0
    ba24:	e6be      	b.n	b7a4 <__aeabi_fsub+0x38>
    ba26:	2380      	movs	r3, #128	; 0x80
    ba28:	2200      	movs	r2, #0
    ba2a:	049b      	lsls	r3, r3, #18
    ba2c:	24ff      	movs	r4, #255	; 0xff
    ba2e:	e702      	b.n	b836 <__aeabi_fsub+0xca>
    ba30:	1c23      	adds	r3, r4, #0
    ba32:	2200      	movs	r2, #0
    ba34:	e6ff      	b.n	b836 <__aeabi_fsub+0xca>
    ba36:	1c1c      	adds	r4, r3, #0
    ba38:	2720      	movs	r7, #32
    ba3a:	40cc      	lsrs	r4, r1
    ba3c:	1a79      	subs	r1, r7, r1
    ba3e:	408b      	lsls	r3, r1
    ba40:	1e59      	subs	r1, r3, #1
    ba42:	418b      	sbcs	r3, r1
    ba44:	4323      	orrs	r3, r4
    ba46:	e79e      	b.n	b986 <__aeabi_fsub+0x21a>
    ba48:	1c2b      	adds	r3, r5, #0
    ba4a:	e6ab      	b.n	b7a4 <__aeabi_fsub+0x38>
    ba4c:	2501      	movs	r5, #1
    ba4e:	e712      	b.n	b876 <__aeabi_fsub+0x10a>
    ba50:	2501      	movs	r5, #1
    ba52:	e6d3      	b.n	b7fc <__aeabi_fsub+0x90>
    ba54:	fbffffff 	.word	0xfbffffff

0000ba58 <__aeabi_f2iz>:
    ba58:	0243      	lsls	r3, r0, #9
    ba5a:	0a59      	lsrs	r1, r3, #9
    ba5c:	0043      	lsls	r3, r0, #1
    ba5e:	0fc2      	lsrs	r2, r0, #31
    ba60:	0e1b      	lsrs	r3, r3, #24
    ba62:	2000      	movs	r0, #0
    ba64:	2b7e      	cmp	r3, #126	; 0x7e
    ba66:	dd0d      	ble.n	ba84 <__aeabi_f2iz+0x2c>
    ba68:	2b9d      	cmp	r3, #157	; 0x9d
    ba6a:	dc0c      	bgt.n	ba86 <__aeabi_f2iz+0x2e>
    ba6c:	2080      	movs	r0, #128	; 0x80
    ba6e:	0400      	lsls	r0, r0, #16
    ba70:	4301      	orrs	r1, r0
    ba72:	2b95      	cmp	r3, #149	; 0x95
    ba74:	dc0a      	bgt.n	ba8c <__aeabi_f2iz+0x34>
    ba76:	2096      	movs	r0, #150	; 0x96
    ba78:	1ac3      	subs	r3, r0, r3
    ba7a:	40d9      	lsrs	r1, r3
    ba7c:	4248      	negs	r0, r1
    ba7e:	2a00      	cmp	r2, #0
    ba80:	d100      	bne.n	ba84 <__aeabi_f2iz+0x2c>
    ba82:	1c08      	adds	r0, r1, #0
    ba84:	4770      	bx	lr
    ba86:	4b03      	ldr	r3, [pc, #12]	; (ba94 <__aeabi_f2iz+0x3c>)
    ba88:	18d0      	adds	r0, r2, r3
    ba8a:	e7fb      	b.n	ba84 <__aeabi_f2iz+0x2c>
    ba8c:	3b96      	subs	r3, #150	; 0x96
    ba8e:	4099      	lsls	r1, r3
    ba90:	e7f4      	b.n	ba7c <__aeabi_f2iz+0x24>
    ba92:	46c0      	nop			; (mov r8, r8)
    ba94:	7fffffff 	.word	0x7fffffff

0000ba98 <__aeabi_i2f>:
    ba98:	b570      	push	{r4, r5, r6, lr}
    ba9a:	1e04      	subs	r4, r0, #0
    ba9c:	d03c      	beq.n	bb18 <__aeabi_i2f+0x80>
    ba9e:	0fc6      	lsrs	r6, r0, #31
    baa0:	d000      	beq.n	baa4 <__aeabi_i2f+0xc>
    baa2:	4244      	negs	r4, r0
    baa4:	1c20      	adds	r0, r4, #0
    baa6:	f001 ff77 	bl	d998 <__clzsi2>
    baaa:	239e      	movs	r3, #158	; 0x9e
    baac:	1c25      	adds	r5, r4, #0
    baae:	1a1b      	subs	r3, r3, r0
    bab0:	2b96      	cmp	r3, #150	; 0x96
    bab2:	dc0c      	bgt.n	bace <__aeabi_i2f+0x36>
    bab4:	3808      	subs	r0, #8
    bab6:	4084      	lsls	r4, r0
    bab8:	0264      	lsls	r4, r4, #9
    baba:	0a64      	lsrs	r4, r4, #9
    babc:	b2db      	uxtb	r3, r3
    babe:	1c32      	adds	r2, r6, #0
    bac0:	0264      	lsls	r4, r4, #9
    bac2:	05db      	lsls	r3, r3, #23
    bac4:	0a60      	lsrs	r0, r4, #9
    bac6:	07d2      	lsls	r2, r2, #31
    bac8:	4318      	orrs	r0, r3
    baca:	4310      	orrs	r0, r2
    bacc:	bd70      	pop	{r4, r5, r6, pc}
    bace:	2b99      	cmp	r3, #153	; 0x99
    bad0:	dd0a      	ble.n	bae8 <__aeabi_i2f+0x50>
    bad2:	2205      	movs	r2, #5
    bad4:	1a12      	subs	r2, r2, r0
    bad6:	1c21      	adds	r1, r4, #0
    bad8:	40d1      	lsrs	r1, r2
    bada:	1c0a      	adds	r2, r1, #0
    badc:	1c01      	adds	r1, r0, #0
    bade:	311b      	adds	r1, #27
    bae0:	408d      	lsls	r5, r1
    bae2:	1e69      	subs	r1, r5, #1
    bae4:	418d      	sbcs	r5, r1
    bae6:	4315      	orrs	r5, r2
    bae8:	2805      	cmp	r0, #5
    baea:	dd01      	ble.n	baf0 <__aeabi_i2f+0x58>
    baec:	1f42      	subs	r2, r0, #5
    baee:	4095      	lsls	r5, r2
    baf0:	4c16      	ldr	r4, [pc, #88]	; (bb4c <__aeabi_i2f+0xb4>)
    baf2:	402c      	ands	r4, r5
    baf4:	076a      	lsls	r2, r5, #29
    baf6:	d004      	beq.n	bb02 <__aeabi_i2f+0x6a>
    baf8:	220f      	movs	r2, #15
    bafa:	4015      	ands	r5, r2
    bafc:	2d04      	cmp	r5, #4
    bafe:	d000      	beq.n	bb02 <__aeabi_i2f+0x6a>
    bb00:	3404      	adds	r4, #4
    bb02:	0161      	lsls	r1, r4, #5
    bb04:	d50c      	bpl.n	bb20 <__aeabi_i2f+0x88>
    bb06:	239f      	movs	r3, #159	; 0x9f
    bb08:	1a18      	subs	r0, r3, r0
    bb0a:	28ff      	cmp	r0, #255	; 0xff
    bb0c:	d01a      	beq.n	bb44 <__aeabi_i2f+0xac>
    bb0e:	01a4      	lsls	r4, r4, #6
    bb10:	0a64      	lsrs	r4, r4, #9
    bb12:	b2c3      	uxtb	r3, r0
    bb14:	1c32      	adds	r2, r6, #0
    bb16:	e7d3      	b.n	bac0 <__aeabi_i2f+0x28>
    bb18:	2200      	movs	r2, #0
    bb1a:	2300      	movs	r3, #0
    bb1c:	2400      	movs	r4, #0
    bb1e:	e7cf      	b.n	bac0 <__aeabi_i2f+0x28>
    bb20:	08e4      	lsrs	r4, r4, #3
    bb22:	2bff      	cmp	r3, #255	; 0xff
    bb24:	d004      	beq.n	bb30 <__aeabi_i2f+0x98>
    bb26:	0264      	lsls	r4, r4, #9
    bb28:	0a64      	lsrs	r4, r4, #9
    bb2a:	b2db      	uxtb	r3, r3
    bb2c:	1c32      	adds	r2, r6, #0
    bb2e:	e7c7      	b.n	bac0 <__aeabi_i2f+0x28>
    bb30:	2c00      	cmp	r4, #0
    bb32:	d004      	beq.n	bb3e <__aeabi_i2f+0xa6>
    bb34:	2080      	movs	r0, #128	; 0x80
    bb36:	03c0      	lsls	r0, r0, #15
    bb38:	4304      	orrs	r4, r0
    bb3a:	0264      	lsls	r4, r4, #9
    bb3c:	0a64      	lsrs	r4, r4, #9
    bb3e:	1c32      	adds	r2, r6, #0
    bb40:	23ff      	movs	r3, #255	; 0xff
    bb42:	e7bd      	b.n	bac0 <__aeabi_i2f+0x28>
    bb44:	1c32      	adds	r2, r6, #0
    bb46:	23ff      	movs	r3, #255	; 0xff
    bb48:	2400      	movs	r4, #0
    bb4a:	e7b9      	b.n	bac0 <__aeabi_i2f+0x28>
    bb4c:	fbffffff 	.word	0xfbffffff

0000bb50 <__aeabi_ui2f>:
    bb50:	b510      	push	{r4, lr}
    bb52:	1e04      	subs	r4, r0, #0
    bb54:	d033      	beq.n	bbbe <__aeabi_ui2f+0x6e>
    bb56:	f001 ff1f 	bl	d998 <__clzsi2>
    bb5a:	239e      	movs	r3, #158	; 0x9e
    bb5c:	1a1b      	subs	r3, r3, r0
    bb5e:	2b96      	cmp	r3, #150	; 0x96
    bb60:	dc09      	bgt.n	bb76 <__aeabi_ui2f+0x26>
    bb62:	3808      	subs	r0, #8
    bb64:	4084      	lsls	r4, r0
    bb66:	0264      	lsls	r4, r4, #9
    bb68:	0a64      	lsrs	r4, r4, #9
    bb6a:	b2db      	uxtb	r3, r3
    bb6c:	0264      	lsls	r4, r4, #9
    bb6e:	05db      	lsls	r3, r3, #23
    bb70:	0a60      	lsrs	r0, r4, #9
    bb72:	4318      	orrs	r0, r3
    bb74:	bd10      	pop	{r4, pc}
    bb76:	2b99      	cmp	r3, #153	; 0x99
    bb78:	dd0a      	ble.n	bb90 <__aeabi_ui2f+0x40>
    bb7a:	2205      	movs	r2, #5
    bb7c:	1a12      	subs	r2, r2, r0
    bb7e:	1c21      	adds	r1, r4, #0
    bb80:	40d1      	lsrs	r1, r2
    bb82:	1c0a      	adds	r2, r1, #0
    bb84:	1c01      	adds	r1, r0, #0
    bb86:	311b      	adds	r1, #27
    bb88:	408c      	lsls	r4, r1
    bb8a:	1e61      	subs	r1, r4, #1
    bb8c:	418c      	sbcs	r4, r1
    bb8e:	4314      	orrs	r4, r2
    bb90:	2805      	cmp	r0, #5
    bb92:	dd01      	ble.n	bb98 <__aeabi_ui2f+0x48>
    bb94:	1f42      	subs	r2, r0, #5
    bb96:	4094      	lsls	r4, r2
    bb98:	4a14      	ldr	r2, [pc, #80]	; (bbec <__aeabi_ui2f+0x9c>)
    bb9a:	4022      	ands	r2, r4
    bb9c:	0761      	lsls	r1, r4, #29
    bb9e:	d004      	beq.n	bbaa <__aeabi_ui2f+0x5a>
    bba0:	210f      	movs	r1, #15
    bba2:	400c      	ands	r4, r1
    bba4:	2c04      	cmp	r4, #4
    bba6:	d000      	beq.n	bbaa <__aeabi_ui2f+0x5a>
    bba8:	3204      	adds	r2, #4
    bbaa:	0151      	lsls	r1, r2, #5
    bbac:	d50a      	bpl.n	bbc4 <__aeabi_ui2f+0x74>
    bbae:	239f      	movs	r3, #159	; 0x9f
    bbb0:	1a18      	subs	r0, r3, r0
    bbb2:	28ff      	cmp	r0, #255	; 0xff
    bbb4:	d016      	beq.n	bbe4 <__aeabi_ui2f+0x94>
    bbb6:	0194      	lsls	r4, r2, #6
    bbb8:	0a64      	lsrs	r4, r4, #9
    bbba:	b2c3      	uxtb	r3, r0
    bbbc:	e7d6      	b.n	bb6c <__aeabi_ui2f+0x1c>
    bbbe:	2300      	movs	r3, #0
    bbc0:	2400      	movs	r4, #0
    bbc2:	e7d3      	b.n	bb6c <__aeabi_ui2f+0x1c>
    bbc4:	08d2      	lsrs	r2, r2, #3
    bbc6:	2bff      	cmp	r3, #255	; 0xff
    bbc8:	d003      	beq.n	bbd2 <__aeabi_ui2f+0x82>
    bbca:	0254      	lsls	r4, r2, #9
    bbcc:	0a64      	lsrs	r4, r4, #9
    bbce:	b2db      	uxtb	r3, r3
    bbd0:	e7cc      	b.n	bb6c <__aeabi_ui2f+0x1c>
    bbd2:	2a00      	cmp	r2, #0
    bbd4:	d006      	beq.n	bbe4 <__aeabi_ui2f+0x94>
    bbd6:	2480      	movs	r4, #128	; 0x80
    bbd8:	03e4      	lsls	r4, r4, #15
    bbda:	4314      	orrs	r4, r2
    bbdc:	0264      	lsls	r4, r4, #9
    bbde:	0a64      	lsrs	r4, r4, #9
    bbe0:	23ff      	movs	r3, #255	; 0xff
    bbe2:	e7c3      	b.n	bb6c <__aeabi_ui2f+0x1c>
    bbe4:	23ff      	movs	r3, #255	; 0xff
    bbe6:	2400      	movs	r4, #0
    bbe8:	e7c0      	b.n	bb6c <__aeabi_ui2f+0x1c>
    bbea:	46c0      	nop			; (mov r8, r8)
    bbec:	fbffffff 	.word	0xfbffffff

0000bbf0 <__aeabi_dadd>:
    bbf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bbf2:	465f      	mov	r7, fp
    bbf4:	4656      	mov	r6, sl
    bbf6:	4644      	mov	r4, r8
    bbf8:	464d      	mov	r5, r9
    bbfa:	b4f0      	push	{r4, r5, r6, r7}
    bbfc:	030c      	lsls	r4, r1, #12
    bbfe:	004d      	lsls	r5, r1, #1
    bc00:	0fce      	lsrs	r6, r1, #31
    bc02:	0a61      	lsrs	r1, r4, #9
    bc04:	0f44      	lsrs	r4, r0, #29
    bc06:	4321      	orrs	r1, r4
    bc08:	00c4      	lsls	r4, r0, #3
    bc0a:	0318      	lsls	r0, r3, #12
    bc0c:	4680      	mov	r8, r0
    bc0e:	0058      	lsls	r0, r3, #1
    bc10:	0d40      	lsrs	r0, r0, #21
    bc12:	4682      	mov	sl, r0
    bc14:	0fd8      	lsrs	r0, r3, #31
    bc16:	4684      	mov	ip, r0
    bc18:	4640      	mov	r0, r8
    bc1a:	0a40      	lsrs	r0, r0, #9
    bc1c:	0f53      	lsrs	r3, r2, #29
    bc1e:	4303      	orrs	r3, r0
    bc20:	00d0      	lsls	r0, r2, #3
    bc22:	0d6d      	lsrs	r5, r5, #21
    bc24:	1c37      	adds	r7, r6, #0
    bc26:	4683      	mov	fp, r0
    bc28:	4652      	mov	r2, sl
    bc2a:	4566      	cmp	r6, ip
    bc2c:	d100      	bne.n	bc30 <__aeabi_dadd+0x40>
    bc2e:	e0a4      	b.n	bd7a <__aeabi_dadd+0x18a>
    bc30:	1aaf      	subs	r7, r5, r2
    bc32:	2f00      	cmp	r7, #0
    bc34:	dc00      	bgt.n	bc38 <__aeabi_dadd+0x48>
    bc36:	e109      	b.n	be4c <__aeabi_dadd+0x25c>
    bc38:	2a00      	cmp	r2, #0
    bc3a:	d13b      	bne.n	bcb4 <__aeabi_dadd+0xc4>
    bc3c:	4318      	orrs	r0, r3
    bc3e:	d000      	beq.n	bc42 <__aeabi_dadd+0x52>
    bc40:	e0ea      	b.n	be18 <__aeabi_dadd+0x228>
    bc42:	0763      	lsls	r3, r4, #29
    bc44:	d100      	bne.n	bc48 <__aeabi_dadd+0x58>
    bc46:	e087      	b.n	bd58 <__aeabi_dadd+0x168>
    bc48:	230f      	movs	r3, #15
    bc4a:	4023      	ands	r3, r4
    bc4c:	2b04      	cmp	r3, #4
    bc4e:	d100      	bne.n	bc52 <__aeabi_dadd+0x62>
    bc50:	e082      	b.n	bd58 <__aeabi_dadd+0x168>
    bc52:	1d22      	adds	r2, r4, #4
    bc54:	42a2      	cmp	r2, r4
    bc56:	41a4      	sbcs	r4, r4
    bc58:	4264      	negs	r4, r4
    bc5a:	2380      	movs	r3, #128	; 0x80
    bc5c:	1909      	adds	r1, r1, r4
    bc5e:	041b      	lsls	r3, r3, #16
    bc60:	400b      	ands	r3, r1
    bc62:	1c37      	adds	r7, r6, #0
    bc64:	1c14      	adds	r4, r2, #0
    bc66:	2b00      	cmp	r3, #0
    bc68:	d100      	bne.n	bc6c <__aeabi_dadd+0x7c>
    bc6a:	e07c      	b.n	bd66 <__aeabi_dadd+0x176>
    bc6c:	4bce      	ldr	r3, [pc, #824]	; (bfa8 <__aeabi_dadd+0x3b8>)
    bc6e:	3501      	adds	r5, #1
    bc70:	429d      	cmp	r5, r3
    bc72:	d100      	bne.n	bc76 <__aeabi_dadd+0x86>
    bc74:	e105      	b.n	be82 <__aeabi_dadd+0x292>
    bc76:	4bcd      	ldr	r3, [pc, #820]	; (bfac <__aeabi_dadd+0x3bc>)
    bc78:	08e4      	lsrs	r4, r4, #3
    bc7a:	4019      	ands	r1, r3
    bc7c:	0748      	lsls	r0, r1, #29
    bc7e:	0249      	lsls	r1, r1, #9
    bc80:	4304      	orrs	r4, r0
    bc82:	0b0b      	lsrs	r3, r1, #12
    bc84:	2000      	movs	r0, #0
    bc86:	2100      	movs	r1, #0
    bc88:	031b      	lsls	r3, r3, #12
    bc8a:	0b1a      	lsrs	r2, r3, #12
    bc8c:	0d0b      	lsrs	r3, r1, #20
    bc8e:	056d      	lsls	r5, r5, #21
    bc90:	051b      	lsls	r3, r3, #20
    bc92:	4313      	orrs	r3, r2
    bc94:	086a      	lsrs	r2, r5, #1
    bc96:	4dc6      	ldr	r5, [pc, #792]	; (bfb0 <__aeabi_dadd+0x3c0>)
    bc98:	07ff      	lsls	r7, r7, #31
    bc9a:	401d      	ands	r5, r3
    bc9c:	4315      	orrs	r5, r2
    bc9e:	006d      	lsls	r5, r5, #1
    bca0:	086d      	lsrs	r5, r5, #1
    bca2:	1c29      	adds	r1, r5, #0
    bca4:	4339      	orrs	r1, r7
    bca6:	1c20      	adds	r0, r4, #0
    bca8:	bc3c      	pop	{r2, r3, r4, r5}
    bcaa:	4690      	mov	r8, r2
    bcac:	4699      	mov	r9, r3
    bcae:	46a2      	mov	sl, r4
    bcb0:	46ab      	mov	fp, r5
    bcb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bcb4:	48bc      	ldr	r0, [pc, #752]	; (bfa8 <__aeabi_dadd+0x3b8>)
    bcb6:	4285      	cmp	r5, r0
    bcb8:	d0c3      	beq.n	bc42 <__aeabi_dadd+0x52>
    bcba:	2080      	movs	r0, #128	; 0x80
    bcbc:	0400      	lsls	r0, r0, #16
    bcbe:	4303      	orrs	r3, r0
    bcc0:	2f38      	cmp	r7, #56	; 0x38
    bcc2:	dd00      	ble.n	bcc6 <__aeabi_dadd+0xd6>
    bcc4:	e0f0      	b.n	bea8 <__aeabi_dadd+0x2b8>
    bcc6:	2f1f      	cmp	r7, #31
    bcc8:	dd00      	ble.n	bccc <__aeabi_dadd+0xdc>
    bcca:	e124      	b.n	bf16 <__aeabi_dadd+0x326>
    bccc:	2020      	movs	r0, #32
    bcce:	1bc0      	subs	r0, r0, r7
    bcd0:	1c1a      	adds	r2, r3, #0
    bcd2:	4681      	mov	r9, r0
    bcd4:	4082      	lsls	r2, r0
    bcd6:	4658      	mov	r0, fp
    bcd8:	40f8      	lsrs	r0, r7
    bcda:	4302      	orrs	r2, r0
    bcdc:	4694      	mov	ip, r2
    bcde:	4658      	mov	r0, fp
    bce0:	464a      	mov	r2, r9
    bce2:	4090      	lsls	r0, r2
    bce4:	1e42      	subs	r2, r0, #1
    bce6:	4190      	sbcs	r0, r2
    bce8:	40fb      	lsrs	r3, r7
    bcea:	4662      	mov	r2, ip
    bcec:	4302      	orrs	r2, r0
    bcee:	1c1f      	adds	r7, r3, #0
    bcf0:	1aa2      	subs	r2, r4, r2
    bcf2:	4294      	cmp	r4, r2
    bcf4:	41a4      	sbcs	r4, r4
    bcf6:	4264      	negs	r4, r4
    bcf8:	1bc9      	subs	r1, r1, r7
    bcfa:	1b09      	subs	r1, r1, r4
    bcfc:	1c14      	adds	r4, r2, #0
    bcfe:	020b      	lsls	r3, r1, #8
    bd00:	d59f      	bpl.n	bc42 <__aeabi_dadd+0x52>
    bd02:	0249      	lsls	r1, r1, #9
    bd04:	0a4f      	lsrs	r7, r1, #9
    bd06:	2f00      	cmp	r7, #0
    bd08:	d100      	bne.n	bd0c <__aeabi_dadd+0x11c>
    bd0a:	e0c8      	b.n	be9e <__aeabi_dadd+0x2ae>
    bd0c:	1c38      	adds	r0, r7, #0
    bd0e:	f001 fe43 	bl	d998 <__clzsi2>
    bd12:	1c02      	adds	r2, r0, #0
    bd14:	3a08      	subs	r2, #8
    bd16:	2a1f      	cmp	r2, #31
    bd18:	dd00      	ble.n	bd1c <__aeabi_dadd+0x12c>
    bd1a:	e0b5      	b.n	be88 <__aeabi_dadd+0x298>
    bd1c:	2128      	movs	r1, #40	; 0x28
    bd1e:	1a09      	subs	r1, r1, r0
    bd20:	1c20      	adds	r0, r4, #0
    bd22:	4097      	lsls	r7, r2
    bd24:	40c8      	lsrs	r0, r1
    bd26:	4307      	orrs	r7, r0
    bd28:	4094      	lsls	r4, r2
    bd2a:	4295      	cmp	r5, r2
    bd2c:	dd00      	ble.n	bd30 <__aeabi_dadd+0x140>
    bd2e:	e0b2      	b.n	be96 <__aeabi_dadd+0x2a6>
    bd30:	1b55      	subs	r5, r2, r5
    bd32:	1c69      	adds	r1, r5, #1
    bd34:	291f      	cmp	r1, #31
    bd36:	dd00      	ble.n	bd3a <__aeabi_dadd+0x14a>
    bd38:	e0dc      	b.n	bef4 <__aeabi_dadd+0x304>
    bd3a:	221f      	movs	r2, #31
    bd3c:	1b55      	subs	r5, r2, r5
    bd3e:	1c3b      	adds	r3, r7, #0
    bd40:	1c22      	adds	r2, r4, #0
    bd42:	40ab      	lsls	r3, r5
    bd44:	40ca      	lsrs	r2, r1
    bd46:	40ac      	lsls	r4, r5
    bd48:	1e65      	subs	r5, r4, #1
    bd4a:	41ac      	sbcs	r4, r5
    bd4c:	4313      	orrs	r3, r2
    bd4e:	40cf      	lsrs	r7, r1
    bd50:	431c      	orrs	r4, r3
    bd52:	1c39      	adds	r1, r7, #0
    bd54:	2500      	movs	r5, #0
    bd56:	e774      	b.n	bc42 <__aeabi_dadd+0x52>
    bd58:	2380      	movs	r3, #128	; 0x80
    bd5a:	041b      	lsls	r3, r3, #16
    bd5c:	400b      	ands	r3, r1
    bd5e:	1c37      	adds	r7, r6, #0
    bd60:	2b00      	cmp	r3, #0
    bd62:	d000      	beq.n	bd66 <__aeabi_dadd+0x176>
    bd64:	e782      	b.n	bc6c <__aeabi_dadd+0x7c>
    bd66:	4b90      	ldr	r3, [pc, #576]	; (bfa8 <__aeabi_dadd+0x3b8>)
    bd68:	0748      	lsls	r0, r1, #29
    bd6a:	08e4      	lsrs	r4, r4, #3
    bd6c:	4304      	orrs	r4, r0
    bd6e:	08c9      	lsrs	r1, r1, #3
    bd70:	429d      	cmp	r5, r3
    bd72:	d048      	beq.n	be06 <__aeabi_dadd+0x216>
    bd74:	0309      	lsls	r1, r1, #12
    bd76:	0b0b      	lsrs	r3, r1, #12
    bd78:	e784      	b.n	bc84 <__aeabi_dadd+0x94>
    bd7a:	1aaa      	subs	r2, r5, r2
    bd7c:	4694      	mov	ip, r2
    bd7e:	2a00      	cmp	r2, #0
    bd80:	dc00      	bgt.n	bd84 <__aeabi_dadd+0x194>
    bd82:	e098      	b.n	beb6 <__aeabi_dadd+0x2c6>
    bd84:	4650      	mov	r0, sl
    bd86:	2800      	cmp	r0, #0
    bd88:	d052      	beq.n	be30 <__aeabi_dadd+0x240>
    bd8a:	4887      	ldr	r0, [pc, #540]	; (bfa8 <__aeabi_dadd+0x3b8>)
    bd8c:	4285      	cmp	r5, r0
    bd8e:	d100      	bne.n	bd92 <__aeabi_dadd+0x1a2>
    bd90:	e757      	b.n	bc42 <__aeabi_dadd+0x52>
    bd92:	2080      	movs	r0, #128	; 0x80
    bd94:	0400      	lsls	r0, r0, #16
    bd96:	4303      	orrs	r3, r0
    bd98:	4662      	mov	r2, ip
    bd9a:	2a38      	cmp	r2, #56	; 0x38
    bd9c:	dd00      	ble.n	bda0 <__aeabi_dadd+0x1b0>
    bd9e:	e0fc      	b.n	bf9a <__aeabi_dadd+0x3aa>
    bda0:	2a1f      	cmp	r2, #31
    bda2:	dd00      	ble.n	bda6 <__aeabi_dadd+0x1b6>
    bda4:	e14a      	b.n	c03c <__aeabi_dadd+0x44c>
    bda6:	2220      	movs	r2, #32
    bda8:	4660      	mov	r0, ip
    bdaa:	1a10      	subs	r0, r2, r0
    bdac:	1c1a      	adds	r2, r3, #0
    bdae:	4082      	lsls	r2, r0
    bdb0:	4682      	mov	sl, r0
    bdb2:	4691      	mov	r9, r2
    bdb4:	4658      	mov	r0, fp
    bdb6:	4662      	mov	r2, ip
    bdb8:	40d0      	lsrs	r0, r2
    bdba:	464a      	mov	r2, r9
    bdbc:	4302      	orrs	r2, r0
    bdbe:	4690      	mov	r8, r2
    bdc0:	4658      	mov	r0, fp
    bdc2:	4652      	mov	r2, sl
    bdc4:	4090      	lsls	r0, r2
    bdc6:	1e42      	subs	r2, r0, #1
    bdc8:	4190      	sbcs	r0, r2
    bdca:	4642      	mov	r2, r8
    bdcc:	4302      	orrs	r2, r0
    bdce:	4660      	mov	r0, ip
    bdd0:	40c3      	lsrs	r3, r0
    bdd2:	1912      	adds	r2, r2, r4
    bdd4:	42a2      	cmp	r2, r4
    bdd6:	41a4      	sbcs	r4, r4
    bdd8:	4264      	negs	r4, r4
    bdda:	1859      	adds	r1, r3, r1
    bddc:	1909      	adds	r1, r1, r4
    bdde:	1c14      	adds	r4, r2, #0
    bde0:	0208      	lsls	r0, r1, #8
    bde2:	d400      	bmi.n	bde6 <__aeabi_dadd+0x1f6>
    bde4:	e72d      	b.n	bc42 <__aeabi_dadd+0x52>
    bde6:	4b70      	ldr	r3, [pc, #448]	; (bfa8 <__aeabi_dadd+0x3b8>)
    bde8:	3501      	adds	r5, #1
    bdea:	429d      	cmp	r5, r3
    bdec:	d100      	bne.n	bdf0 <__aeabi_dadd+0x200>
    bdee:	e122      	b.n	c036 <__aeabi_dadd+0x446>
    bdf0:	4b6e      	ldr	r3, [pc, #440]	; (bfac <__aeabi_dadd+0x3bc>)
    bdf2:	0860      	lsrs	r0, r4, #1
    bdf4:	4019      	ands	r1, r3
    bdf6:	2301      	movs	r3, #1
    bdf8:	4023      	ands	r3, r4
    bdfa:	1c1c      	adds	r4, r3, #0
    bdfc:	4304      	orrs	r4, r0
    bdfe:	07cb      	lsls	r3, r1, #31
    be00:	431c      	orrs	r4, r3
    be02:	0849      	lsrs	r1, r1, #1
    be04:	e71d      	b.n	bc42 <__aeabi_dadd+0x52>
    be06:	1c23      	adds	r3, r4, #0
    be08:	430b      	orrs	r3, r1
    be0a:	d03a      	beq.n	be82 <__aeabi_dadd+0x292>
    be0c:	2380      	movs	r3, #128	; 0x80
    be0e:	031b      	lsls	r3, r3, #12
    be10:	430b      	orrs	r3, r1
    be12:	031b      	lsls	r3, r3, #12
    be14:	0b1b      	lsrs	r3, r3, #12
    be16:	e735      	b.n	bc84 <__aeabi_dadd+0x94>
    be18:	3f01      	subs	r7, #1
    be1a:	2f00      	cmp	r7, #0
    be1c:	d165      	bne.n	beea <__aeabi_dadd+0x2fa>
    be1e:	4658      	mov	r0, fp
    be20:	1a22      	subs	r2, r4, r0
    be22:	4294      	cmp	r4, r2
    be24:	41a4      	sbcs	r4, r4
    be26:	4264      	negs	r4, r4
    be28:	1ac9      	subs	r1, r1, r3
    be2a:	1b09      	subs	r1, r1, r4
    be2c:	1c14      	adds	r4, r2, #0
    be2e:	e766      	b.n	bcfe <__aeabi_dadd+0x10e>
    be30:	4658      	mov	r0, fp
    be32:	4318      	orrs	r0, r3
    be34:	d100      	bne.n	be38 <__aeabi_dadd+0x248>
    be36:	e704      	b.n	bc42 <__aeabi_dadd+0x52>
    be38:	2201      	movs	r2, #1
    be3a:	4252      	negs	r2, r2
    be3c:	4494      	add	ip, r2
    be3e:	4660      	mov	r0, ip
    be40:	2800      	cmp	r0, #0
    be42:	d000      	beq.n	be46 <__aeabi_dadd+0x256>
    be44:	e0c5      	b.n	bfd2 <__aeabi_dadd+0x3e2>
    be46:	4658      	mov	r0, fp
    be48:	1902      	adds	r2, r0, r4
    be4a:	e7c3      	b.n	bdd4 <__aeabi_dadd+0x1e4>
    be4c:	2f00      	cmp	r7, #0
    be4e:	d173      	bne.n	bf38 <__aeabi_dadd+0x348>
    be50:	1c68      	adds	r0, r5, #1
    be52:	0540      	lsls	r0, r0, #21
    be54:	0d40      	lsrs	r0, r0, #21
    be56:	2801      	cmp	r0, #1
    be58:	dc00      	bgt.n	be5c <__aeabi_dadd+0x26c>
    be5a:	e0de      	b.n	c01a <__aeabi_dadd+0x42a>
    be5c:	465a      	mov	r2, fp
    be5e:	1aa2      	subs	r2, r4, r2
    be60:	4294      	cmp	r4, r2
    be62:	41bf      	sbcs	r7, r7
    be64:	1ac8      	subs	r0, r1, r3
    be66:	427f      	negs	r7, r7
    be68:	1bc7      	subs	r7, r0, r7
    be6a:	0238      	lsls	r0, r7, #8
    be6c:	d400      	bmi.n	be70 <__aeabi_dadd+0x280>
    be6e:	e089      	b.n	bf84 <__aeabi_dadd+0x394>
    be70:	465a      	mov	r2, fp
    be72:	1b14      	subs	r4, r2, r4
    be74:	45a3      	cmp	fp, r4
    be76:	4192      	sbcs	r2, r2
    be78:	1a59      	subs	r1, r3, r1
    be7a:	4252      	negs	r2, r2
    be7c:	1a8f      	subs	r7, r1, r2
    be7e:	4666      	mov	r6, ip
    be80:	e741      	b.n	bd06 <__aeabi_dadd+0x116>
    be82:	2300      	movs	r3, #0
    be84:	2400      	movs	r4, #0
    be86:	e6fd      	b.n	bc84 <__aeabi_dadd+0x94>
    be88:	1c27      	adds	r7, r4, #0
    be8a:	3828      	subs	r0, #40	; 0x28
    be8c:	4087      	lsls	r7, r0
    be8e:	2400      	movs	r4, #0
    be90:	4295      	cmp	r5, r2
    be92:	dc00      	bgt.n	be96 <__aeabi_dadd+0x2a6>
    be94:	e74c      	b.n	bd30 <__aeabi_dadd+0x140>
    be96:	4945      	ldr	r1, [pc, #276]	; (bfac <__aeabi_dadd+0x3bc>)
    be98:	1aad      	subs	r5, r5, r2
    be9a:	4039      	ands	r1, r7
    be9c:	e6d1      	b.n	bc42 <__aeabi_dadd+0x52>
    be9e:	1c20      	adds	r0, r4, #0
    bea0:	f001 fd7a 	bl	d998 <__clzsi2>
    bea4:	3020      	adds	r0, #32
    bea6:	e734      	b.n	bd12 <__aeabi_dadd+0x122>
    bea8:	465a      	mov	r2, fp
    beaa:	431a      	orrs	r2, r3
    beac:	1e53      	subs	r3, r2, #1
    beae:	419a      	sbcs	r2, r3
    beb0:	b2d2      	uxtb	r2, r2
    beb2:	2700      	movs	r7, #0
    beb4:	e71c      	b.n	bcf0 <__aeabi_dadd+0x100>
    beb6:	2a00      	cmp	r2, #0
    beb8:	d000      	beq.n	bebc <__aeabi_dadd+0x2cc>
    beba:	e0dc      	b.n	c076 <__aeabi_dadd+0x486>
    bebc:	1c68      	adds	r0, r5, #1
    bebe:	0542      	lsls	r2, r0, #21
    bec0:	0d52      	lsrs	r2, r2, #21
    bec2:	2a01      	cmp	r2, #1
    bec4:	dc00      	bgt.n	bec8 <__aeabi_dadd+0x2d8>
    bec6:	e08d      	b.n	bfe4 <__aeabi_dadd+0x3f4>
    bec8:	4d37      	ldr	r5, [pc, #220]	; (bfa8 <__aeabi_dadd+0x3b8>)
    beca:	42a8      	cmp	r0, r5
    becc:	d100      	bne.n	bed0 <__aeabi_dadd+0x2e0>
    bece:	e0f3      	b.n	c0b8 <__aeabi_dadd+0x4c8>
    bed0:	465d      	mov	r5, fp
    bed2:	192a      	adds	r2, r5, r4
    bed4:	42a2      	cmp	r2, r4
    bed6:	41a4      	sbcs	r4, r4
    bed8:	4264      	negs	r4, r4
    beda:	1859      	adds	r1, r3, r1
    bedc:	1909      	adds	r1, r1, r4
    bede:	07cc      	lsls	r4, r1, #31
    bee0:	0852      	lsrs	r2, r2, #1
    bee2:	4314      	orrs	r4, r2
    bee4:	0849      	lsrs	r1, r1, #1
    bee6:	1c05      	adds	r5, r0, #0
    bee8:	e6ab      	b.n	bc42 <__aeabi_dadd+0x52>
    beea:	482f      	ldr	r0, [pc, #188]	; (bfa8 <__aeabi_dadd+0x3b8>)
    beec:	4285      	cmp	r5, r0
    beee:	d000      	beq.n	bef2 <__aeabi_dadd+0x302>
    bef0:	e6e6      	b.n	bcc0 <__aeabi_dadd+0xd0>
    bef2:	e6a6      	b.n	bc42 <__aeabi_dadd+0x52>
    bef4:	1c2b      	adds	r3, r5, #0
    bef6:	3b1f      	subs	r3, #31
    bef8:	1c3a      	adds	r2, r7, #0
    befa:	40da      	lsrs	r2, r3
    befc:	1c13      	adds	r3, r2, #0
    befe:	2920      	cmp	r1, #32
    bf00:	d06c      	beq.n	bfdc <__aeabi_dadd+0x3ec>
    bf02:	223f      	movs	r2, #63	; 0x3f
    bf04:	1b55      	subs	r5, r2, r5
    bf06:	40af      	lsls	r7, r5
    bf08:	433c      	orrs	r4, r7
    bf0a:	1e60      	subs	r0, r4, #1
    bf0c:	4184      	sbcs	r4, r0
    bf0e:	431c      	orrs	r4, r3
    bf10:	2100      	movs	r1, #0
    bf12:	2500      	movs	r5, #0
    bf14:	e695      	b.n	bc42 <__aeabi_dadd+0x52>
    bf16:	1c38      	adds	r0, r7, #0
    bf18:	3820      	subs	r0, #32
    bf1a:	1c1a      	adds	r2, r3, #0
    bf1c:	40c2      	lsrs	r2, r0
    bf1e:	1c10      	adds	r0, r2, #0
    bf20:	2f20      	cmp	r7, #32
    bf22:	d05d      	beq.n	bfe0 <__aeabi_dadd+0x3f0>
    bf24:	2240      	movs	r2, #64	; 0x40
    bf26:	1bd7      	subs	r7, r2, r7
    bf28:	40bb      	lsls	r3, r7
    bf2a:	465a      	mov	r2, fp
    bf2c:	431a      	orrs	r2, r3
    bf2e:	1e53      	subs	r3, r2, #1
    bf30:	419a      	sbcs	r2, r3
    bf32:	4302      	orrs	r2, r0
    bf34:	2700      	movs	r7, #0
    bf36:	e6db      	b.n	bcf0 <__aeabi_dadd+0x100>
    bf38:	2d00      	cmp	r5, #0
    bf3a:	d03b      	beq.n	bfb4 <__aeabi_dadd+0x3c4>
    bf3c:	4d1a      	ldr	r5, [pc, #104]	; (bfa8 <__aeabi_dadd+0x3b8>)
    bf3e:	45aa      	cmp	sl, r5
    bf40:	d100      	bne.n	bf44 <__aeabi_dadd+0x354>
    bf42:	e093      	b.n	c06c <__aeabi_dadd+0x47c>
    bf44:	2580      	movs	r5, #128	; 0x80
    bf46:	042d      	lsls	r5, r5, #16
    bf48:	427f      	negs	r7, r7
    bf4a:	4329      	orrs	r1, r5
    bf4c:	2f38      	cmp	r7, #56	; 0x38
    bf4e:	dd00      	ble.n	bf52 <__aeabi_dadd+0x362>
    bf50:	e0ac      	b.n	c0ac <__aeabi_dadd+0x4bc>
    bf52:	2f1f      	cmp	r7, #31
    bf54:	dd00      	ble.n	bf58 <__aeabi_dadd+0x368>
    bf56:	e129      	b.n	c1ac <__aeabi_dadd+0x5bc>
    bf58:	2520      	movs	r5, #32
    bf5a:	1bed      	subs	r5, r5, r7
    bf5c:	1c08      	adds	r0, r1, #0
    bf5e:	1c26      	adds	r6, r4, #0
    bf60:	40a8      	lsls	r0, r5
    bf62:	40fe      	lsrs	r6, r7
    bf64:	40ac      	lsls	r4, r5
    bf66:	4306      	orrs	r6, r0
    bf68:	1e65      	subs	r5, r4, #1
    bf6a:	41ac      	sbcs	r4, r5
    bf6c:	4334      	orrs	r4, r6
    bf6e:	40f9      	lsrs	r1, r7
    bf70:	465d      	mov	r5, fp
    bf72:	1b2c      	subs	r4, r5, r4
    bf74:	45a3      	cmp	fp, r4
    bf76:	4192      	sbcs	r2, r2
    bf78:	1a5b      	subs	r3, r3, r1
    bf7a:	4252      	negs	r2, r2
    bf7c:	1a99      	subs	r1, r3, r2
    bf7e:	4655      	mov	r5, sl
    bf80:	4666      	mov	r6, ip
    bf82:	e6bc      	b.n	bcfe <__aeabi_dadd+0x10e>
    bf84:	1c13      	adds	r3, r2, #0
    bf86:	433b      	orrs	r3, r7
    bf88:	1c14      	adds	r4, r2, #0
    bf8a:	2b00      	cmp	r3, #0
    bf8c:	d000      	beq.n	bf90 <__aeabi_dadd+0x3a0>
    bf8e:	e6ba      	b.n	bd06 <__aeabi_dadd+0x116>
    bf90:	2700      	movs	r7, #0
    bf92:	2100      	movs	r1, #0
    bf94:	2500      	movs	r5, #0
    bf96:	2400      	movs	r4, #0
    bf98:	e6e5      	b.n	bd66 <__aeabi_dadd+0x176>
    bf9a:	465a      	mov	r2, fp
    bf9c:	431a      	orrs	r2, r3
    bf9e:	1e53      	subs	r3, r2, #1
    bfa0:	419a      	sbcs	r2, r3
    bfa2:	b2d2      	uxtb	r2, r2
    bfa4:	2300      	movs	r3, #0
    bfa6:	e714      	b.n	bdd2 <__aeabi_dadd+0x1e2>
    bfa8:	000007ff 	.word	0x000007ff
    bfac:	ff7fffff 	.word	0xff7fffff
    bfb0:	800fffff 	.word	0x800fffff
    bfb4:	1c0d      	adds	r5, r1, #0
    bfb6:	4325      	orrs	r5, r4
    bfb8:	d058      	beq.n	c06c <__aeabi_dadd+0x47c>
    bfba:	43ff      	mvns	r7, r7
    bfbc:	2f00      	cmp	r7, #0
    bfbe:	d151      	bne.n	c064 <__aeabi_dadd+0x474>
    bfc0:	1b04      	subs	r4, r0, r4
    bfc2:	45a3      	cmp	fp, r4
    bfc4:	4192      	sbcs	r2, r2
    bfc6:	1a59      	subs	r1, r3, r1
    bfc8:	4252      	negs	r2, r2
    bfca:	1a89      	subs	r1, r1, r2
    bfcc:	4655      	mov	r5, sl
    bfce:	4666      	mov	r6, ip
    bfd0:	e695      	b.n	bcfe <__aeabi_dadd+0x10e>
    bfd2:	4896      	ldr	r0, [pc, #600]	; (c22c <__aeabi_dadd+0x63c>)
    bfd4:	4285      	cmp	r5, r0
    bfd6:	d000      	beq.n	bfda <__aeabi_dadd+0x3ea>
    bfd8:	e6de      	b.n	bd98 <__aeabi_dadd+0x1a8>
    bfda:	e632      	b.n	bc42 <__aeabi_dadd+0x52>
    bfdc:	2700      	movs	r7, #0
    bfde:	e793      	b.n	bf08 <__aeabi_dadd+0x318>
    bfe0:	2300      	movs	r3, #0
    bfe2:	e7a2      	b.n	bf2a <__aeabi_dadd+0x33a>
    bfe4:	1c08      	adds	r0, r1, #0
    bfe6:	4320      	orrs	r0, r4
    bfe8:	2d00      	cmp	r5, #0
    bfea:	d000      	beq.n	bfee <__aeabi_dadd+0x3fe>
    bfec:	e0c4      	b.n	c178 <__aeabi_dadd+0x588>
    bfee:	2800      	cmp	r0, #0
    bff0:	d100      	bne.n	bff4 <__aeabi_dadd+0x404>
    bff2:	e0f7      	b.n	c1e4 <__aeabi_dadd+0x5f4>
    bff4:	4658      	mov	r0, fp
    bff6:	4318      	orrs	r0, r3
    bff8:	d100      	bne.n	bffc <__aeabi_dadd+0x40c>
    bffa:	e622      	b.n	bc42 <__aeabi_dadd+0x52>
    bffc:	4658      	mov	r0, fp
    bffe:	1902      	adds	r2, r0, r4
    c000:	42a2      	cmp	r2, r4
    c002:	41a4      	sbcs	r4, r4
    c004:	4264      	negs	r4, r4
    c006:	1859      	adds	r1, r3, r1
    c008:	1909      	adds	r1, r1, r4
    c00a:	1c14      	adds	r4, r2, #0
    c00c:	020a      	lsls	r2, r1, #8
    c00e:	d400      	bmi.n	c012 <__aeabi_dadd+0x422>
    c010:	e617      	b.n	bc42 <__aeabi_dadd+0x52>
    c012:	4b87      	ldr	r3, [pc, #540]	; (c230 <__aeabi_dadd+0x640>)
    c014:	2501      	movs	r5, #1
    c016:	4019      	ands	r1, r3
    c018:	e613      	b.n	bc42 <__aeabi_dadd+0x52>
    c01a:	1c08      	adds	r0, r1, #0
    c01c:	4320      	orrs	r0, r4
    c01e:	2d00      	cmp	r5, #0
    c020:	d139      	bne.n	c096 <__aeabi_dadd+0x4a6>
    c022:	2800      	cmp	r0, #0
    c024:	d171      	bne.n	c10a <__aeabi_dadd+0x51a>
    c026:	4659      	mov	r1, fp
    c028:	4319      	orrs	r1, r3
    c02a:	d003      	beq.n	c034 <__aeabi_dadd+0x444>
    c02c:	1c19      	adds	r1, r3, #0
    c02e:	465c      	mov	r4, fp
    c030:	4666      	mov	r6, ip
    c032:	e606      	b.n	bc42 <__aeabi_dadd+0x52>
    c034:	2700      	movs	r7, #0
    c036:	2100      	movs	r1, #0
    c038:	2400      	movs	r4, #0
    c03a:	e694      	b.n	bd66 <__aeabi_dadd+0x176>
    c03c:	4660      	mov	r0, ip
    c03e:	3820      	subs	r0, #32
    c040:	1c1a      	adds	r2, r3, #0
    c042:	40c2      	lsrs	r2, r0
    c044:	4660      	mov	r0, ip
    c046:	4691      	mov	r9, r2
    c048:	2820      	cmp	r0, #32
    c04a:	d100      	bne.n	c04e <__aeabi_dadd+0x45e>
    c04c:	e0ac      	b.n	c1a8 <__aeabi_dadd+0x5b8>
    c04e:	2240      	movs	r2, #64	; 0x40
    c050:	1a12      	subs	r2, r2, r0
    c052:	4093      	lsls	r3, r2
    c054:	465a      	mov	r2, fp
    c056:	431a      	orrs	r2, r3
    c058:	1e53      	subs	r3, r2, #1
    c05a:	419a      	sbcs	r2, r3
    c05c:	464b      	mov	r3, r9
    c05e:	431a      	orrs	r2, r3
    c060:	2300      	movs	r3, #0
    c062:	e6b6      	b.n	bdd2 <__aeabi_dadd+0x1e2>
    c064:	4d71      	ldr	r5, [pc, #452]	; (c22c <__aeabi_dadd+0x63c>)
    c066:	45aa      	cmp	sl, r5
    c068:	d000      	beq.n	c06c <__aeabi_dadd+0x47c>
    c06a:	e76f      	b.n	bf4c <__aeabi_dadd+0x35c>
    c06c:	1c19      	adds	r1, r3, #0
    c06e:	465c      	mov	r4, fp
    c070:	4655      	mov	r5, sl
    c072:	4666      	mov	r6, ip
    c074:	e5e5      	b.n	bc42 <__aeabi_dadd+0x52>
    c076:	2d00      	cmp	r5, #0
    c078:	d122      	bne.n	c0c0 <__aeabi_dadd+0x4d0>
    c07a:	1c0d      	adds	r5, r1, #0
    c07c:	4325      	orrs	r5, r4
    c07e:	d077      	beq.n	c170 <__aeabi_dadd+0x580>
    c080:	43d5      	mvns	r5, r2
    c082:	2d00      	cmp	r5, #0
    c084:	d171      	bne.n	c16a <__aeabi_dadd+0x57a>
    c086:	445c      	add	r4, fp
    c088:	455c      	cmp	r4, fp
    c08a:	4192      	sbcs	r2, r2
    c08c:	1859      	adds	r1, r3, r1
    c08e:	4252      	negs	r2, r2
    c090:	1889      	adds	r1, r1, r2
    c092:	4655      	mov	r5, sl
    c094:	e6a4      	b.n	bde0 <__aeabi_dadd+0x1f0>
    c096:	2800      	cmp	r0, #0
    c098:	d14d      	bne.n	c136 <__aeabi_dadd+0x546>
    c09a:	4659      	mov	r1, fp
    c09c:	4319      	orrs	r1, r3
    c09e:	d100      	bne.n	c0a2 <__aeabi_dadd+0x4b2>
    c0a0:	e094      	b.n	c1cc <__aeabi_dadd+0x5dc>
    c0a2:	1c19      	adds	r1, r3, #0
    c0a4:	465c      	mov	r4, fp
    c0a6:	4666      	mov	r6, ip
    c0a8:	4d60      	ldr	r5, [pc, #384]	; (c22c <__aeabi_dadd+0x63c>)
    c0aa:	e5ca      	b.n	bc42 <__aeabi_dadd+0x52>
    c0ac:	430c      	orrs	r4, r1
    c0ae:	1e61      	subs	r1, r4, #1
    c0b0:	418c      	sbcs	r4, r1
    c0b2:	b2e4      	uxtb	r4, r4
    c0b4:	2100      	movs	r1, #0
    c0b6:	e75b      	b.n	bf70 <__aeabi_dadd+0x380>
    c0b8:	1c05      	adds	r5, r0, #0
    c0ba:	2100      	movs	r1, #0
    c0bc:	2400      	movs	r4, #0
    c0be:	e652      	b.n	bd66 <__aeabi_dadd+0x176>
    c0c0:	4d5a      	ldr	r5, [pc, #360]	; (c22c <__aeabi_dadd+0x63c>)
    c0c2:	45aa      	cmp	sl, r5
    c0c4:	d054      	beq.n	c170 <__aeabi_dadd+0x580>
    c0c6:	4255      	negs	r5, r2
    c0c8:	2280      	movs	r2, #128	; 0x80
    c0ca:	0410      	lsls	r0, r2, #16
    c0cc:	4301      	orrs	r1, r0
    c0ce:	2d38      	cmp	r5, #56	; 0x38
    c0d0:	dd00      	ble.n	c0d4 <__aeabi_dadd+0x4e4>
    c0d2:	e081      	b.n	c1d8 <__aeabi_dadd+0x5e8>
    c0d4:	2d1f      	cmp	r5, #31
    c0d6:	dd00      	ble.n	c0da <__aeabi_dadd+0x4ea>
    c0d8:	e092      	b.n	c200 <__aeabi_dadd+0x610>
    c0da:	2220      	movs	r2, #32
    c0dc:	1b50      	subs	r0, r2, r5
    c0de:	1c0a      	adds	r2, r1, #0
    c0e0:	4684      	mov	ip, r0
    c0e2:	4082      	lsls	r2, r0
    c0e4:	1c20      	adds	r0, r4, #0
    c0e6:	40e8      	lsrs	r0, r5
    c0e8:	4302      	orrs	r2, r0
    c0ea:	4690      	mov	r8, r2
    c0ec:	4662      	mov	r2, ip
    c0ee:	4094      	lsls	r4, r2
    c0f0:	1e60      	subs	r0, r4, #1
    c0f2:	4184      	sbcs	r4, r0
    c0f4:	4642      	mov	r2, r8
    c0f6:	4314      	orrs	r4, r2
    c0f8:	40e9      	lsrs	r1, r5
    c0fa:	445c      	add	r4, fp
    c0fc:	455c      	cmp	r4, fp
    c0fe:	4192      	sbcs	r2, r2
    c100:	18cb      	adds	r3, r1, r3
    c102:	4252      	negs	r2, r2
    c104:	1899      	adds	r1, r3, r2
    c106:	4655      	mov	r5, sl
    c108:	e66a      	b.n	bde0 <__aeabi_dadd+0x1f0>
    c10a:	4658      	mov	r0, fp
    c10c:	4318      	orrs	r0, r3
    c10e:	d100      	bne.n	c112 <__aeabi_dadd+0x522>
    c110:	e597      	b.n	bc42 <__aeabi_dadd+0x52>
    c112:	4658      	mov	r0, fp
    c114:	1a27      	subs	r7, r4, r0
    c116:	42bc      	cmp	r4, r7
    c118:	4192      	sbcs	r2, r2
    c11a:	1ac8      	subs	r0, r1, r3
    c11c:	4252      	negs	r2, r2
    c11e:	1a80      	subs	r0, r0, r2
    c120:	0202      	lsls	r2, r0, #8
    c122:	d566      	bpl.n	c1f2 <__aeabi_dadd+0x602>
    c124:	4658      	mov	r0, fp
    c126:	1b04      	subs	r4, r0, r4
    c128:	45a3      	cmp	fp, r4
    c12a:	4192      	sbcs	r2, r2
    c12c:	1a59      	subs	r1, r3, r1
    c12e:	4252      	negs	r2, r2
    c130:	1a89      	subs	r1, r1, r2
    c132:	4666      	mov	r6, ip
    c134:	e585      	b.n	bc42 <__aeabi_dadd+0x52>
    c136:	4658      	mov	r0, fp
    c138:	4318      	orrs	r0, r3
    c13a:	d033      	beq.n	c1a4 <__aeabi_dadd+0x5b4>
    c13c:	0748      	lsls	r0, r1, #29
    c13e:	08e4      	lsrs	r4, r4, #3
    c140:	4304      	orrs	r4, r0
    c142:	2080      	movs	r0, #128	; 0x80
    c144:	08c9      	lsrs	r1, r1, #3
    c146:	0300      	lsls	r0, r0, #12
    c148:	4201      	tst	r1, r0
    c14a:	d008      	beq.n	c15e <__aeabi_dadd+0x56e>
    c14c:	08dd      	lsrs	r5, r3, #3
    c14e:	4205      	tst	r5, r0
    c150:	d105      	bne.n	c15e <__aeabi_dadd+0x56e>
    c152:	4659      	mov	r1, fp
    c154:	08ca      	lsrs	r2, r1, #3
    c156:	075c      	lsls	r4, r3, #29
    c158:	4314      	orrs	r4, r2
    c15a:	1c29      	adds	r1, r5, #0
    c15c:	4666      	mov	r6, ip
    c15e:	0f63      	lsrs	r3, r4, #29
    c160:	00c9      	lsls	r1, r1, #3
    c162:	4319      	orrs	r1, r3
    c164:	00e4      	lsls	r4, r4, #3
    c166:	4d31      	ldr	r5, [pc, #196]	; (c22c <__aeabi_dadd+0x63c>)
    c168:	e56b      	b.n	bc42 <__aeabi_dadd+0x52>
    c16a:	4a30      	ldr	r2, [pc, #192]	; (c22c <__aeabi_dadd+0x63c>)
    c16c:	4592      	cmp	sl, r2
    c16e:	d1ae      	bne.n	c0ce <__aeabi_dadd+0x4de>
    c170:	1c19      	adds	r1, r3, #0
    c172:	465c      	mov	r4, fp
    c174:	4655      	mov	r5, sl
    c176:	e564      	b.n	bc42 <__aeabi_dadd+0x52>
    c178:	2800      	cmp	r0, #0
    c17a:	d036      	beq.n	c1ea <__aeabi_dadd+0x5fa>
    c17c:	4658      	mov	r0, fp
    c17e:	4318      	orrs	r0, r3
    c180:	d010      	beq.n	c1a4 <__aeabi_dadd+0x5b4>
    c182:	2580      	movs	r5, #128	; 0x80
    c184:	0748      	lsls	r0, r1, #29
    c186:	08e4      	lsrs	r4, r4, #3
    c188:	08c9      	lsrs	r1, r1, #3
    c18a:	032d      	lsls	r5, r5, #12
    c18c:	4304      	orrs	r4, r0
    c18e:	4229      	tst	r1, r5
    c190:	d0e5      	beq.n	c15e <__aeabi_dadd+0x56e>
    c192:	08d8      	lsrs	r0, r3, #3
    c194:	4228      	tst	r0, r5
    c196:	d1e2      	bne.n	c15e <__aeabi_dadd+0x56e>
    c198:	465d      	mov	r5, fp
    c19a:	08ea      	lsrs	r2, r5, #3
    c19c:	075c      	lsls	r4, r3, #29
    c19e:	4314      	orrs	r4, r2
    c1a0:	1c01      	adds	r1, r0, #0
    c1a2:	e7dc      	b.n	c15e <__aeabi_dadd+0x56e>
    c1a4:	4d21      	ldr	r5, [pc, #132]	; (c22c <__aeabi_dadd+0x63c>)
    c1a6:	e54c      	b.n	bc42 <__aeabi_dadd+0x52>
    c1a8:	2300      	movs	r3, #0
    c1aa:	e753      	b.n	c054 <__aeabi_dadd+0x464>
    c1ac:	1c3d      	adds	r5, r7, #0
    c1ae:	3d20      	subs	r5, #32
    c1b0:	1c0a      	adds	r2, r1, #0
    c1b2:	40ea      	lsrs	r2, r5
    c1b4:	1c15      	adds	r5, r2, #0
    c1b6:	2f20      	cmp	r7, #32
    c1b8:	d034      	beq.n	c224 <__aeabi_dadd+0x634>
    c1ba:	2640      	movs	r6, #64	; 0x40
    c1bc:	1bf7      	subs	r7, r6, r7
    c1be:	40b9      	lsls	r1, r7
    c1c0:	430c      	orrs	r4, r1
    c1c2:	1e61      	subs	r1, r4, #1
    c1c4:	418c      	sbcs	r4, r1
    c1c6:	432c      	orrs	r4, r5
    c1c8:	2100      	movs	r1, #0
    c1ca:	e6d1      	b.n	bf70 <__aeabi_dadd+0x380>
    c1cc:	2180      	movs	r1, #128	; 0x80
    c1ce:	2700      	movs	r7, #0
    c1d0:	03c9      	lsls	r1, r1, #15
    c1d2:	4d16      	ldr	r5, [pc, #88]	; (c22c <__aeabi_dadd+0x63c>)
    c1d4:	2400      	movs	r4, #0
    c1d6:	e5c6      	b.n	bd66 <__aeabi_dadd+0x176>
    c1d8:	430c      	orrs	r4, r1
    c1da:	1e61      	subs	r1, r4, #1
    c1dc:	418c      	sbcs	r4, r1
    c1de:	b2e4      	uxtb	r4, r4
    c1e0:	2100      	movs	r1, #0
    c1e2:	e78a      	b.n	c0fa <__aeabi_dadd+0x50a>
    c1e4:	1c19      	adds	r1, r3, #0
    c1e6:	465c      	mov	r4, fp
    c1e8:	e52b      	b.n	bc42 <__aeabi_dadd+0x52>
    c1ea:	1c19      	adds	r1, r3, #0
    c1ec:	465c      	mov	r4, fp
    c1ee:	4d0f      	ldr	r5, [pc, #60]	; (c22c <__aeabi_dadd+0x63c>)
    c1f0:	e527      	b.n	bc42 <__aeabi_dadd+0x52>
    c1f2:	1c03      	adds	r3, r0, #0
    c1f4:	433b      	orrs	r3, r7
    c1f6:	d100      	bne.n	c1fa <__aeabi_dadd+0x60a>
    c1f8:	e71c      	b.n	c034 <__aeabi_dadd+0x444>
    c1fa:	1c01      	adds	r1, r0, #0
    c1fc:	1c3c      	adds	r4, r7, #0
    c1fe:	e520      	b.n	bc42 <__aeabi_dadd+0x52>
    c200:	2020      	movs	r0, #32
    c202:	4240      	negs	r0, r0
    c204:	1940      	adds	r0, r0, r5
    c206:	1c0a      	adds	r2, r1, #0
    c208:	40c2      	lsrs	r2, r0
    c20a:	4690      	mov	r8, r2
    c20c:	2d20      	cmp	r5, #32
    c20e:	d00b      	beq.n	c228 <__aeabi_dadd+0x638>
    c210:	2040      	movs	r0, #64	; 0x40
    c212:	1b45      	subs	r5, r0, r5
    c214:	40a9      	lsls	r1, r5
    c216:	430c      	orrs	r4, r1
    c218:	1e61      	subs	r1, r4, #1
    c21a:	418c      	sbcs	r4, r1
    c21c:	4645      	mov	r5, r8
    c21e:	432c      	orrs	r4, r5
    c220:	2100      	movs	r1, #0
    c222:	e76a      	b.n	c0fa <__aeabi_dadd+0x50a>
    c224:	2100      	movs	r1, #0
    c226:	e7cb      	b.n	c1c0 <__aeabi_dadd+0x5d0>
    c228:	2100      	movs	r1, #0
    c22a:	e7f4      	b.n	c216 <__aeabi_dadd+0x626>
    c22c:	000007ff 	.word	0x000007ff
    c230:	ff7fffff 	.word	0xff7fffff

0000c234 <__aeabi_ddiv>:
    c234:	b5f0      	push	{r4, r5, r6, r7, lr}
    c236:	4656      	mov	r6, sl
    c238:	4644      	mov	r4, r8
    c23a:	465f      	mov	r7, fp
    c23c:	464d      	mov	r5, r9
    c23e:	b4f0      	push	{r4, r5, r6, r7}
    c240:	1c1f      	adds	r7, r3, #0
    c242:	030b      	lsls	r3, r1, #12
    c244:	0b1b      	lsrs	r3, r3, #12
    c246:	4698      	mov	r8, r3
    c248:	004b      	lsls	r3, r1, #1
    c24a:	b087      	sub	sp, #28
    c24c:	1c04      	adds	r4, r0, #0
    c24e:	4681      	mov	r9, r0
    c250:	0d5b      	lsrs	r3, r3, #21
    c252:	0fc8      	lsrs	r0, r1, #31
    c254:	1c16      	adds	r6, r2, #0
    c256:	469a      	mov	sl, r3
    c258:	9000      	str	r0, [sp, #0]
    c25a:	2b00      	cmp	r3, #0
    c25c:	d051      	beq.n	c302 <__aeabi_ddiv+0xce>
    c25e:	4b6a      	ldr	r3, [pc, #424]	; (c408 <__aeabi_ddiv+0x1d4>)
    c260:	459a      	cmp	sl, r3
    c262:	d031      	beq.n	c2c8 <__aeabi_ddiv+0x94>
    c264:	2280      	movs	r2, #128	; 0x80
    c266:	4641      	mov	r1, r8
    c268:	0352      	lsls	r2, r2, #13
    c26a:	430a      	orrs	r2, r1
    c26c:	0f63      	lsrs	r3, r4, #29
    c26e:	00d2      	lsls	r2, r2, #3
    c270:	431a      	orrs	r2, r3
    c272:	4b66      	ldr	r3, [pc, #408]	; (c40c <__aeabi_ddiv+0x1d8>)
    c274:	4690      	mov	r8, r2
    c276:	2500      	movs	r5, #0
    c278:	00e2      	lsls	r2, r4, #3
    c27a:	4691      	mov	r9, r2
    c27c:	449a      	add	sl, r3
    c27e:	2400      	movs	r4, #0
    c280:	9502      	str	r5, [sp, #8]
    c282:	033b      	lsls	r3, r7, #12
    c284:	0b1b      	lsrs	r3, r3, #12
    c286:	469b      	mov	fp, r3
    c288:	0ffd      	lsrs	r5, r7, #31
    c28a:	007b      	lsls	r3, r7, #1
    c28c:	1c31      	adds	r1, r6, #0
    c28e:	0d5b      	lsrs	r3, r3, #21
    c290:	9501      	str	r5, [sp, #4]
    c292:	d060      	beq.n	c356 <__aeabi_ddiv+0x122>
    c294:	4a5c      	ldr	r2, [pc, #368]	; (c408 <__aeabi_ddiv+0x1d4>)
    c296:	4293      	cmp	r3, r2
    c298:	d054      	beq.n	c344 <__aeabi_ddiv+0x110>
    c29a:	2180      	movs	r1, #128	; 0x80
    c29c:	4658      	mov	r0, fp
    c29e:	0349      	lsls	r1, r1, #13
    c2a0:	4301      	orrs	r1, r0
    c2a2:	0f72      	lsrs	r2, r6, #29
    c2a4:	00c9      	lsls	r1, r1, #3
    c2a6:	4311      	orrs	r1, r2
    c2a8:	4a58      	ldr	r2, [pc, #352]	; (c40c <__aeabi_ddiv+0x1d8>)
    c2aa:	468b      	mov	fp, r1
    c2ac:	189b      	adds	r3, r3, r2
    c2ae:	00f1      	lsls	r1, r6, #3
    c2b0:	2000      	movs	r0, #0
    c2b2:	9a00      	ldr	r2, [sp, #0]
    c2b4:	4304      	orrs	r4, r0
    c2b6:	406a      	eors	r2, r5
    c2b8:	9203      	str	r2, [sp, #12]
    c2ba:	2c0f      	cmp	r4, #15
    c2bc:	d900      	bls.n	c2c0 <__aeabi_ddiv+0x8c>
    c2be:	e0ad      	b.n	c41c <__aeabi_ddiv+0x1e8>
    c2c0:	4e53      	ldr	r6, [pc, #332]	; (c410 <__aeabi_ddiv+0x1dc>)
    c2c2:	00a4      	lsls	r4, r4, #2
    c2c4:	5934      	ldr	r4, [r6, r4]
    c2c6:	46a7      	mov	pc, r4
    c2c8:	4640      	mov	r0, r8
    c2ca:	4304      	orrs	r4, r0
    c2cc:	d16e      	bne.n	c3ac <__aeabi_ddiv+0x178>
    c2ce:	2100      	movs	r1, #0
    c2d0:	2502      	movs	r5, #2
    c2d2:	2408      	movs	r4, #8
    c2d4:	4688      	mov	r8, r1
    c2d6:	4689      	mov	r9, r1
    c2d8:	9502      	str	r5, [sp, #8]
    c2da:	e7d2      	b.n	c282 <__aeabi_ddiv+0x4e>
    c2dc:	9c00      	ldr	r4, [sp, #0]
    c2de:	9802      	ldr	r0, [sp, #8]
    c2e0:	46c3      	mov	fp, r8
    c2e2:	4649      	mov	r1, r9
    c2e4:	9401      	str	r4, [sp, #4]
    c2e6:	2802      	cmp	r0, #2
    c2e8:	d064      	beq.n	c3b4 <__aeabi_ddiv+0x180>
    c2ea:	2803      	cmp	r0, #3
    c2ec:	d100      	bne.n	c2f0 <__aeabi_ddiv+0xbc>
    c2ee:	e2ab      	b.n	c848 <__aeabi_ddiv+0x614>
    c2f0:	2801      	cmp	r0, #1
    c2f2:	d000      	beq.n	c2f6 <__aeabi_ddiv+0xc2>
    c2f4:	e238      	b.n	c768 <__aeabi_ddiv+0x534>
    c2f6:	9a01      	ldr	r2, [sp, #4]
    c2f8:	2400      	movs	r4, #0
    c2fa:	4002      	ands	r2, r0
    c2fc:	2500      	movs	r5, #0
    c2fe:	46a1      	mov	r9, r4
    c300:	e060      	b.n	c3c4 <__aeabi_ddiv+0x190>
    c302:	4643      	mov	r3, r8
    c304:	4323      	orrs	r3, r4
    c306:	d04a      	beq.n	c39e <__aeabi_ddiv+0x16a>
    c308:	4640      	mov	r0, r8
    c30a:	2800      	cmp	r0, #0
    c30c:	d100      	bne.n	c310 <__aeabi_ddiv+0xdc>
    c30e:	e1c0      	b.n	c692 <__aeabi_ddiv+0x45e>
    c310:	f001 fb42 	bl	d998 <__clzsi2>
    c314:	1e03      	subs	r3, r0, #0
    c316:	2b27      	cmp	r3, #39	; 0x27
    c318:	dd00      	ble.n	c31c <__aeabi_ddiv+0xe8>
    c31a:	e1b3      	b.n	c684 <__aeabi_ddiv+0x450>
    c31c:	2128      	movs	r1, #40	; 0x28
    c31e:	1a0d      	subs	r5, r1, r0
    c320:	1c21      	adds	r1, r4, #0
    c322:	3b08      	subs	r3, #8
    c324:	4642      	mov	r2, r8
    c326:	40e9      	lsrs	r1, r5
    c328:	409a      	lsls	r2, r3
    c32a:	1c0d      	adds	r5, r1, #0
    c32c:	4315      	orrs	r5, r2
    c32e:	1c22      	adds	r2, r4, #0
    c330:	409a      	lsls	r2, r3
    c332:	46a8      	mov	r8, r5
    c334:	4691      	mov	r9, r2
    c336:	4b37      	ldr	r3, [pc, #220]	; (c414 <__aeabi_ddiv+0x1e0>)
    c338:	2500      	movs	r5, #0
    c33a:	1a1b      	subs	r3, r3, r0
    c33c:	469a      	mov	sl, r3
    c33e:	2400      	movs	r4, #0
    c340:	9502      	str	r5, [sp, #8]
    c342:	e79e      	b.n	c282 <__aeabi_ddiv+0x4e>
    c344:	465a      	mov	r2, fp
    c346:	4316      	orrs	r6, r2
    c348:	2003      	movs	r0, #3
    c34a:	2e00      	cmp	r6, #0
    c34c:	d1b1      	bne.n	c2b2 <__aeabi_ddiv+0x7e>
    c34e:	46b3      	mov	fp, r6
    c350:	2100      	movs	r1, #0
    c352:	2002      	movs	r0, #2
    c354:	e7ad      	b.n	c2b2 <__aeabi_ddiv+0x7e>
    c356:	465a      	mov	r2, fp
    c358:	4332      	orrs	r2, r6
    c35a:	d01b      	beq.n	c394 <__aeabi_ddiv+0x160>
    c35c:	465b      	mov	r3, fp
    c35e:	2b00      	cmp	r3, #0
    c360:	d100      	bne.n	c364 <__aeabi_ddiv+0x130>
    c362:	e18a      	b.n	c67a <__aeabi_ddiv+0x446>
    c364:	4658      	mov	r0, fp
    c366:	f001 fb17 	bl	d998 <__clzsi2>
    c36a:	2827      	cmp	r0, #39	; 0x27
    c36c:	dd00      	ble.n	c370 <__aeabi_ddiv+0x13c>
    c36e:	e17d      	b.n	c66c <__aeabi_ddiv+0x438>
    c370:	2228      	movs	r2, #40	; 0x28
    c372:	1a17      	subs	r7, r2, r0
    c374:	1c01      	adds	r1, r0, #0
    c376:	1c32      	adds	r2, r6, #0
    c378:	3908      	subs	r1, #8
    c37a:	465b      	mov	r3, fp
    c37c:	40fa      	lsrs	r2, r7
    c37e:	408b      	lsls	r3, r1
    c380:	1c17      	adds	r7, r2, #0
    c382:	431f      	orrs	r7, r3
    c384:	1c33      	adds	r3, r6, #0
    c386:	408b      	lsls	r3, r1
    c388:	46bb      	mov	fp, r7
    c38a:	1c19      	adds	r1, r3, #0
    c38c:	4b21      	ldr	r3, [pc, #132]	; (c414 <__aeabi_ddiv+0x1e0>)
    c38e:	1a1b      	subs	r3, r3, r0
    c390:	2000      	movs	r0, #0
    c392:	e78e      	b.n	c2b2 <__aeabi_ddiv+0x7e>
    c394:	2700      	movs	r7, #0
    c396:	46bb      	mov	fp, r7
    c398:	2100      	movs	r1, #0
    c39a:	2001      	movs	r0, #1
    c39c:	e789      	b.n	c2b2 <__aeabi_ddiv+0x7e>
    c39e:	2000      	movs	r0, #0
    c3a0:	2501      	movs	r5, #1
    c3a2:	2404      	movs	r4, #4
    c3a4:	4680      	mov	r8, r0
    c3a6:	4681      	mov	r9, r0
    c3a8:	9502      	str	r5, [sp, #8]
    c3aa:	e76a      	b.n	c282 <__aeabi_ddiv+0x4e>
    c3ac:	2503      	movs	r5, #3
    c3ae:	240c      	movs	r4, #12
    c3b0:	9502      	str	r5, [sp, #8]
    c3b2:	e766      	b.n	c282 <__aeabi_ddiv+0x4e>
    c3b4:	9c01      	ldr	r4, [sp, #4]
    c3b6:	9403      	str	r4, [sp, #12]
    c3b8:	9d03      	ldr	r5, [sp, #12]
    c3ba:	2201      	movs	r2, #1
    c3bc:	402a      	ands	r2, r5
    c3be:	2400      	movs	r4, #0
    c3c0:	4d11      	ldr	r5, [pc, #68]	; (c408 <__aeabi_ddiv+0x1d4>)
    c3c2:	46a1      	mov	r9, r4
    c3c4:	2000      	movs	r0, #0
    c3c6:	2100      	movs	r1, #0
    c3c8:	0324      	lsls	r4, r4, #12
    c3ca:	0b26      	lsrs	r6, r4, #12
    c3cc:	0d0c      	lsrs	r4, r1, #20
    c3ce:	0524      	lsls	r4, r4, #20
    c3d0:	4b11      	ldr	r3, [pc, #68]	; (c418 <__aeabi_ddiv+0x1e4>)
    c3d2:	4334      	orrs	r4, r6
    c3d4:	052d      	lsls	r5, r5, #20
    c3d6:	4023      	ands	r3, r4
    c3d8:	432b      	orrs	r3, r5
    c3da:	005b      	lsls	r3, r3, #1
    c3dc:	085b      	lsrs	r3, r3, #1
    c3de:	07d2      	lsls	r2, r2, #31
    c3e0:	1c19      	adds	r1, r3, #0
    c3e2:	4648      	mov	r0, r9
    c3e4:	4311      	orrs	r1, r2
    c3e6:	b007      	add	sp, #28
    c3e8:	bc3c      	pop	{r2, r3, r4, r5}
    c3ea:	4690      	mov	r8, r2
    c3ec:	4699      	mov	r9, r3
    c3ee:	46a2      	mov	sl, r4
    c3f0:	46ab      	mov	fp, r5
    c3f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c3f4:	2200      	movs	r2, #0
    c3f6:	2480      	movs	r4, #128	; 0x80
    c3f8:	0324      	lsls	r4, r4, #12
    c3fa:	4691      	mov	r9, r2
    c3fc:	4d02      	ldr	r5, [pc, #8]	; (c408 <__aeabi_ddiv+0x1d4>)
    c3fe:	e7e1      	b.n	c3c4 <__aeabi_ddiv+0x190>
    c400:	2400      	movs	r4, #0
    c402:	2500      	movs	r5, #0
    c404:	46a1      	mov	r9, r4
    c406:	e7dd      	b.n	c3c4 <__aeabi_ddiv+0x190>
    c408:	000007ff 	.word	0x000007ff
    c40c:	fffffc01 	.word	0xfffffc01
    c410:	0000fbbc 	.word	0x0000fbbc
    c414:	fffffc0d 	.word	0xfffffc0d
    c418:	800fffff 	.word	0x800fffff
    c41c:	4655      	mov	r5, sl
    c41e:	1aed      	subs	r5, r5, r3
    c420:	9504      	str	r5, [sp, #16]
    c422:	45d8      	cmp	r8, fp
    c424:	d900      	bls.n	c428 <__aeabi_ddiv+0x1f4>
    c426:	e153      	b.n	c6d0 <__aeabi_ddiv+0x49c>
    c428:	d100      	bne.n	c42c <__aeabi_ddiv+0x1f8>
    c42a:	e14e      	b.n	c6ca <__aeabi_ddiv+0x496>
    c42c:	9c04      	ldr	r4, [sp, #16]
    c42e:	2500      	movs	r5, #0
    c430:	3c01      	subs	r4, #1
    c432:	464e      	mov	r6, r9
    c434:	9404      	str	r4, [sp, #16]
    c436:	4647      	mov	r7, r8
    c438:	46a9      	mov	r9, r5
    c43a:	4658      	mov	r0, fp
    c43c:	0203      	lsls	r3, r0, #8
    c43e:	0e0c      	lsrs	r4, r1, #24
    c440:	431c      	orrs	r4, r3
    c442:	0209      	lsls	r1, r1, #8
    c444:	0c25      	lsrs	r5, r4, #16
    c446:	0423      	lsls	r3, r4, #16
    c448:	0c1b      	lsrs	r3, r3, #16
    c44a:	9100      	str	r1, [sp, #0]
    c44c:	1c38      	adds	r0, r7, #0
    c44e:	1c29      	adds	r1, r5, #0
    c450:	9301      	str	r3, [sp, #4]
    c452:	f7fe fb8d 	bl	ab70 <__aeabi_uidiv>
    c456:	9901      	ldr	r1, [sp, #4]
    c458:	4683      	mov	fp, r0
    c45a:	4341      	muls	r1, r0
    c45c:	1c38      	adds	r0, r7, #0
    c45e:	468a      	mov	sl, r1
    c460:	1c29      	adds	r1, r5, #0
    c462:	f7fe fbc9 	bl	abf8 <__aeabi_uidivmod>
    c466:	0c33      	lsrs	r3, r6, #16
    c468:	0409      	lsls	r1, r1, #16
    c46a:	4319      	orrs	r1, r3
    c46c:	458a      	cmp	sl, r1
    c46e:	d90c      	bls.n	c48a <__aeabi_ddiv+0x256>
    c470:	465b      	mov	r3, fp
    c472:	1909      	adds	r1, r1, r4
    c474:	3b01      	subs	r3, #1
    c476:	428c      	cmp	r4, r1
    c478:	d900      	bls.n	c47c <__aeabi_ddiv+0x248>
    c47a:	e147      	b.n	c70c <__aeabi_ddiv+0x4d8>
    c47c:	458a      	cmp	sl, r1
    c47e:	d800      	bhi.n	c482 <__aeabi_ddiv+0x24e>
    c480:	e144      	b.n	c70c <__aeabi_ddiv+0x4d8>
    c482:	2202      	movs	r2, #2
    c484:	4252      	negs	r2, r2
    c486:	4493      	add	fp, r2
    c488:	1909      	adds	r1, r1, r4
    c48a:	4653      	mov	r3, sl
    c48c:	1acb      	subs	r3, r1, r3
    c48e:	1c18      	adds	r0, r3, #0
    c490:	1c29      	adds	r1, r5, #0
    c492:	4698      	mov	r8, r3
    c494:	f7fe fb6c 	bl	ab70 <__aeabi_uidiv>
    c498:	1c07      	adds	r7, r0, #0
    c49a:	9801      	ldr	r0, [sp, #4]
    c49c:	1c29      	adds	r1, r5, #0
    c49e:	4378      	muls	r0, r7
    c4a0:	4682      	mov	sl, r0
    c4a2:	4640      	mov	r0, r8
    c4a4:	f7fe fba8 	bl	abf8 <__aeabi_uidivmod>
    c4a8:	0436      	lsls	r6, r6, #16
    c4aa:	040b      	lsls	r3, r1, #16
    c4ac:	0c36      	lsrs	r6, r6, #16
    c4ae:	4333      	orrs	r3, r6
    c4b0:	459a      	cmp	sl, r3
    c4b2:	d909      	bls.n	c4c8 <__aeabi_ddiv+0x294>
    c4b4:	191b      	adds	r3, r3, r4
    c4b6:	1e7a      	subs	r2, r7, #1
    c4b8:	429c      	cmp	r4, r3
    c4ba:	d900      	bls.n	c4be <__aeabi_ddiv+0x28a>
    c4bc:	e124      	b.n	c708 <__aeabi_ddiv+0x4d4>
    c4be:	459a      	cmp	sl, r3
    c4c0:	d800      	bhi.n	c4c4 <__aeabi_ddiv+0x290>
    c4c2:	e121      	b.n	c708 <__aeabi_ddiv+0x4d4>
    c4c4:	3f02      	subs	r7, #2
    c4c6:	191b      	adds	r3, r3, r4
    c4c8:	465e      	mov	r6, fp
    c4ca:	0432      	lsls	r2, r6, #16
    c4cc:	4317      	orrs	r7, r2
    c4ce:	0c38      	lsrs	r0, r7, #16
    c4d0:	46bb      	mov	fp, r7
    c4d2:	9e00      	ldr	r6, [sp, #0]
    c4d4:	9f00      	ldr	r7, [sp, #0]
    c4d6:	4651      	mov	r1, sl
    c4d8:	0c3f      	lsrs	r7, r7, #16
    c4da:	0432      	lsls	r2, r6, #16
    c4dc:	1a5b      	subs	r3, r3, r1
    c4de:	4659      	mov	r1, fp
    c4e0:	46ba      	mov	sl, r7
    c4e2:	0c12      	lsrs	r2, r2, #16
    c4e4:	040f      	lsls	r7, r1, #16
    c4e6:	0c3f      	lsrs	r7, r7, #16
    c4e8:	4690      	mov	r8, r2
    c4ea:	4651      	mov	r1, sl
    c4ec:	437a      	muls	r2, r7
    c4ee:	434f      	muls	r7, r1
    c4f0:	4641      	mov	r1, r8
    c4f2:	4341      	muls	r1, r0
    c4f4:	4656      	mov	r6, sl
    c4f6:	4370      	muls	r0, r6
    c4f8:	19cf      	adds	r7, r1, r7
    c4fa:	0c16      	lsrs	r6, r2, #16
    c4fc:	19be      	adds	r6, r7, r6
    c4fe:	42b1      	cmp	r1, r6
    c500:	d902      	bls.n	c508 <__aeabi_ddiv+0x2d4>
    c502:	2780      	movs	r7, #128	; 0x80
    c504:	027f      	lsls	r7, r7, #9
    c506:	19c0      	adds	r0, r0, r7
    c508:	0c31      	lsrs	r1, r6, #16
    c50a:	0412      	lsls	r2, r2, #16
    c50c:	0436      	lsls	r6, r6, #16
    c50e:	0c12      	lsrs	r2, r2, #16
    c510:	1840      	adds	r0, r0, r1
    c512:	18b6      	adds	r6, r6, r2
    c514:	4283      	cmp	r3, r0
    c516:	d200      	bcs.n	c51a <__aeabi_ddiv+0x2e6>
    c518:	e0c4      	b.n	c6a4 <__aeabi_ddiv+0x470>
    c51a:	d100      	bne.n	c51e <__aeabi_ddiv+0x2ea>
    c51c:	e0be      	b.n	c69c <__aeabi_ddiv+0x468>
    c51e:	1a19      	subs	r1, r3, r0
    c520:	4648      	mov	r0, r9
    c522:	1b86      	subs	r6, r0, r6
    c524:	45b1      	cmp	r9, r6
    c526:	41bf      	sbcs	r7, r7
    c528:	427f      	negs	r7, r7
    c52a:	1bcf      	subs	r7, r1, r7
    c52c:	42a7      	cmp	r7, r4
    c52e:	d100      	bne.n	c532 <__aeabi_ddiv+0x2fe>
    c530:	e113      	b.n	c75a <__aeabi_ddiv+0x526>
    c532:	1c29      	adds	r1, r5, #0
    c534:	1c38      	adds	r0, r7, #0
    c536:	f7fe fb1b 	bl	ab70 <__aeabi_uidiv>
    c53a:	9901      	ldr	r1, [sp, #4]
    c53c:	9002      	str	r0, [sp, #8]
    c53e:	4341      	muls	r1, r0
    c540:	1c38      	adds	r0, r7, #0
    c542:	4689      	mov	r9, r1
    c544:	1c29      	adds	r1, r5, #0
    c546:	f7fe fb57 	bl	abf8 <__aeabi_uidivmod>
    c54a:	0c33      	lsrs	r3, r6, #16
    c54c:	0409      	lsls	r1, r1, #16
    c54e:	4319      	orrs	r1, r3
    c550:	4589      	cmp	r9, r1
    c552:	d90c      	bls.n	c56e <__aeabi_ddiv+0x33a>
    c554:	9b02      	ldr	r3, [sp, #8]
    c556:	1909      	adds	r1, r1, r4
    c558:	3b01      	subs	r3, #1
    c55a:	428c      	cmp	r4, r1
    c55c:	d900      	bls.n	c560 <__aeabi_ddiv+0x32c>
    c55e:	e0ff      	b.n	c760 <__aeabi_ddiv+0x52c>
    c560:	4589      	cmp	r9, r1
    c562:	d800      	bhi.n	c566 <__aeabi_ddiv+0x332>
    c564:	e0fc      	b.n	c760 <__aeabi_ddiv+0x52c>
    c566:	9f02      	ldr	r7, [sp, #8]
    c568:	1909      	adds	r1, r1, r4
    c56a:	3f02      	subs	r7, #2
    c56c:	9702      	str	r7, [sp, #8]
    c56e:	464f      	mov	r7, r9
    c570:	1bcf      	subs	r7, r1, r7
    c572:	1c38      	adds	r0, r7, #0
    c574:	1c29      	adds	r1, r5, #0
    c576:	9705      	str	r7, [sp, #20]
    c578:	f7fe fafa 	bl	ab70 <__aeabi_uidiv>
    c57c:	1c07      	adds	r7, r0, #0
    c57e:	9801      	ldr	r0, [sp, #4]
    c580:	1c29      	adds	r1, r5, #0
    c582:	4378      	muls	r0, r7
    c584:	4681      	mov	r9, r0
    c586:	9805      	ldr	r0, [sp, #20]
    c588:	f7fe fb36 	bl	abf8 <__aeabi_uidivmod>
    c58c:	0436      	lsls	r6, r6, #16
    c58e:	0409      	lsls	r1, r1, #16
    c590:	0c36      	lsrs	r6, r6, #16
    c592:	430e      	orrs	r6, r1
    c594:	45b1      	cmp	r9, r6
    c596:	d909      	bls.n	c5ac <__aeabi_ddiv+0x378>
    c598:	1936      	adds	r6, r6, r4
    c59a:	1e7b      	subs	r3, r7, #1
    c59c:	42b4      	cmp	r4, r6
    c59e:	d900      	bls.n	c5a2 <__aeabi_ddiv+0x36e>
    c5a0:	e0e0      	b.n	c764 <__aeabi_ddiv+0x530>
    c5a2:	45b1      	cmp	r9, r6
    c5a4:	d800      	bhi.n	c5a8 <__aeabi_ddiv+0x374>
    c5a6:	e0dd      	b.n	c764 <__aeabi_ddiv+0x530>
    c5a8:	3f02      	subs	r7, #2
    c5aa:	1936      	adds	r6, r6, r4
    c5ac:	9d02      	ldr	r5, [sp, #8]
    c5ae:	4649      	mov	r1, r9
    c5b0:	1a76      	subs	r6, r6, r1
    c5b2:	0429      	lsls	r1, r5, #16
    c5b4:	4339      	orrs	r1, r7
    c5b6:	040b      	lsls	r3, r1, #16
    c5b8:	4657      	mov	r7, sl
    c5ba:	0c0a      	lsrs	r2, r1, #16
    c5bc:	0c1b      	lsrs	r3, r3, #16
    c5be:	4640      	mov	r0, r8
    c5c0:	4645      	mov	r5, r8
    c5c2:	4358      	muls	r0, r3
    c5c4:	4355      	muls	r5, r2
    c5c6:	437b      	muls	r3, r7
    c5c8:	437a      	muls	r2, r7
    c5ca:	18eb      	adds	r3, r5, r3
    c5cc:	0c07      	lsrs	r7, r0, #16
    c5ce:	19db      	adds	r3, r3, r7
    c5d0:	429d      	cmp	r5, r3
    c5d2:	d902      	bls.n	c5da <__aeabi_ddiv+0x3a6>
    c5d4:	2580      	movs	r5, #128	; 0x80
    c5d6:	026d      	lsls	r5, r5, #9
    c5d8:	1952      	adds	r2, r2, r5
    c5da:	0c1d      	lsrs	r5, r3, #16
    c5dc:	0400      	lsls	r0, r0, #16
    c5de:	041b      	lsls	r3, r3, #16
    c5e0:	0c00      	lsrs	r0, r0, #16
    c5e2:	1952      	adds	r2, r2, r5
    c5e4:	181b      	adds	r3, r3, r0
    c5e6:	4296      	cmp	r6, r2
    c5e8:	d335      	bcc.n	c656 <__aeabi_ddiv+0x422>
    c5ea:	d100      	bne.n	c5ee <__aeabi_ddiv+0x3ba>
    c5ec:	e0fc      	b.n	c7e8 <__aeabi_ddiv+0x5b4>
    c5ee:	2301      	movs	r3, #1
    c5f0:	4319      	orrs	r1, r3
    c5f2:	9e04      	ldr	r6, [sp, #16]
    c5f4:	4f99      	ldr	r7, [pc, #612]	; (c85c <__aeabi_ddiv+0x628>)
    c5f6:	19f5      	adds	r5, r6, r7
    c5f8:	2d00      	cmp	r5, #0
    c5fa:	dc00      	bgt.n	c5fe <__aeabi_ddiv+0x3ca>
    c5fc:	e0a1      	b.n	c742 <__aeabi_ddiv+0x50e>
    c5fe:	0748      	lsls	r0, r1, #29
    c600:	d009      	beq.n	c616 <__aeabi_ddiv+0x3e2>
    c602:	230f      	movs	r3, #15
    c604:	400b      	ands	r3, r1
    c606:	2b04      	cmp	r3, #4
    c608:	d005      	beq.n	c616 <__aeabi_ddiv+0x3e2>
    c60a:	1d0b      	adds	r3, r1, #4
    c60c:	428b      	cmp	r3, r1
    c60e:	4189      	sbcs	r1, r1
    c610:	4249      	negs	r1, r1
    c612:	448b      	add	fp, r1
    c614:	1c19      	adds	r1, r3, #0
    c616:	465a      	mov	r2, fp
    c618:	01d2      	lsls	r2, r2, #7
    c61a:	d507      	bpl.n	c62c <__aeabi_ddiv+0x3f8>
    c61c:	4b90      	ldr	r3, [pc, #576]	; (c860 <__aeabi_ddiv+0x62c>)
    c61e:	465c      	mov	r4, fp
    c620:	9e04      	ldr	r6, [sp, #16]
    c622:	2780      	movs	r7, #128	; 0x80
    c624:	401c      	ands	r4, r3
    c626:	00ff      	lsls	r7, r7, #3
    c628:	46a3      	mov	fp, r4
    c62a:	19f5      	adds	r5, r6, r7
    c62c:	4b8d      	ldr	r3, [pc, #564]	; (c864 <__aeabi_ddiv+0x630>)
    c62e:	429d      	cmp	r5, r3
    c630:	dd7a      	ble.n	c728 <__aeabi_ddiv+0x4f4>
    c632:	9c03      	ldr	r4, [sp, #12]
    c634:	2201      	movs	r2, #1
    c636:	4022      	ands	r2, r4
    c638:	2400      	movs	r4, #0
    c63a:	4d8b      	ldr	r5, [pc, #556]	; (c868 <__aeabi_ddiv+0x634>)
    c63c:	46a1      	mov	r9, r4
    c63e:	e6c1      	b.n	c3c4 <__aeabi_ddiv+0x190>
    c640:	2480      	movs	r4, #128	; 0x80
    c642:	0324      	lsls	r4, r4, #12
    c644:	4647      	mov	r7, r8
    c646:	4227      	tst	r7, r4
    c648:	d14c      	bne.n	c6e4 <__aeabi_ddiv+0x4b0>
    c64a:	433c      	orrs	r4, r7
    c64c:	0324      	lsls	r4, r4, #12
    c64e:	0b24      	lsrs	r4, r4, #12
    c650:	9a00      	ldr	r2, [sp, #0]
    c652:	4d85      	ldr	r5, [pc, #532]	; (c868 <__aeabi_ddiv+0x634>)
    c654:	e6b6      	b.n	c3c4 <__aeabi_ddiv+0x190>
    c656:	1936      	adds	r6, r6, r4
    c658:	1e48      	subs	r0, r1, #1
    c65a:	42b4      	cmp	r4, r6
    c65c:	d95e      	bls.n	c71c <__aeabi_ddiv+0x4e8>
    c65e:	1c01      	adds	r1, r0, #0
    c660:	4296      	cmp	r6, r2
    c662:	d1c4      	bne.n	c5ee <__aeabi_ddiv+0x3ba>
    c664:	9e00      	ldr	r6, [sp, #0]
    c666:	429e      	cmp	r6, r3
    c668:	d1c1      	bne.n	c5ee <__aeabi_ddiv+0x3ba>
    c66a:	e7c2      	b.n	c5f2 <__aeabi_ddiv+0x3be>
    c66c:	1c03      	adds	r3, r0, #0
    c66e:	3b28      	subs	r3, #40	; 0x28
    c670:	1c31      	adds	r1, r6, #0
    c672:	4099      	lsls	r1, r3
    c674:	468b      	mov	fp, r1
    c676:	2100      	movs	r1, #0
    c678:	e688      	b.n	c38c <__aeabi_ddiv+0x158>
    c67a:	1c30      	adds	r0, r6, #0
    c67c:	f001 f98c 	bl	d998 <__clzsi2>
    c680:	3020      	adds	r0, #32
    c682:	e672      	b.n	c36a <__aeabi_ddiv+0x136>
    c684:	3b28      	subs	r3, #40	; 0x28
    c686:	1c21      	adds	r1, r4, #0
    c688:	4099      	lsls	r1, r3
    c68a:	2200      	movs	r2, #0
    c68c:	4688      	mov	r8, r1
    c68e:	4691      	mov	r9, r2
    c690:	e651      	b.n	c336 <__aeabi_ddiv+0x102>
    c692:	1c20      	adds	r0, r4, #0
    c694:	f001 f980 	bl	d998 <__clzsi2>
    c698:	3020      	adds	r0, #32
    c69a:	e63b      	b.n	c314 <__aeabi_ddiv+0xe0>
    c69c:	2100      	movs	r1, #0
    c69e:	45b1      	cmp	r9, r6
    c6a0:	d300      	bcc.n	c6a4 <__aeabi_ddiv+0x470>
    c6a2:	e73d      	b.n	c520 <__aeabi_ddiv+0x2ec>
    c6a4:	9f00      	ldr	r7, [sp, #0]
    c6a6:	465a      	mov	r2, fp
    c6a8:	44b9      	add	r9, r7
    c6aa:	45b9      	cmp	r9, r7
    c6ac:	41bf      	sbcs	r7, r7
    c6ae:	427f      	negs	r7, r7
    c6b0:	193f      	adds	r7, r7, r4
    c6b2:	18fb      	adds	r3, r7, r3
    c6b4:	3a01      	subs	r2, #1
    c6b6:	429c      	cmp	r4, r3
    c6b8:	d21e      	bcs.n	c6f8 <__aeabi_ddiv+0x4c4>
    c6ba:	4298      	cmp	r0, r3
    c6bc:	d900      	bls.n	c6c0 <__aeabi_ddiv+0x48c>
    c6be:	e07e      	b.n	c7be <__aeabi_ddiv+0x58a>
    c6c0:	d100      	bne.n	c6c4 <__aeabi_ddiv+0x490>
    c6c2:	e0b5      	b.n	c830 <__aeabi_ddiv+0x5fc>
    c6c4:	1a19      	subs	r1, r3, r0
    c6c6:	4693      	mov	fp, r2
    c6c8:	e72a      	b.n	c520 <__aeabi_ddiv+0x2ec>
    c6ca:	4589      	cmp	r9, r1
    c6cc:	d800      	bhi.n	c6d0 <__aeabi_ddiv+0x49c>
    c6ce:	e6ad      	b.n	c42c <__aeabi_ddiv+0x1f8>
    c6d0:	4648      	mov	r0, r9
    c6d2:	4646      	mov	r6, r8
    c6d4:	4642      	mov	r2, r8
    c6d6:	0877      	lsrs	r7, r6, #1
    c6d8:	07d3      	lsls	r3, r2, #31
    c6da:	0846      	lsrs	r6, r0, #1
    c6dc:	07c0      	lsls	r0, r0, #31
    c6de:	431e      	orrs	r6, r3
    c6e0:	4681      	mov	r9, r0
    c6e2:	e6aa      	b.n	c43a <__aeabi_ddiv+0x206>
    c6e4:	4658      	mov	r0, fp
    c6e6:	4220      	tst	r0, r4
    c6e8:	d112      	bne.n	c710 <__aeabi_ddiv+0x4dc>
    c6ea:	4304      	orrs	r4, r0
    c6ec:	0324      	lsls	r4, r4, #12
    c6ee:	1c2a      	adds	r2, r5, #0
    c6f0:	0b24      	lsrs	r4, r4, #12
    c6f2:	4689      	mov	r9, r1
    c6f4:	4d5c      	ldr	r5, [pc, #368]	; (c868 <__aeabi_ddiv+0x634>)
    c6f6:	e665      	b.n	c3c4 <__aeabi_ddiv+0x190>
    c6f8:	42a3      	cmp	r3, r4
    c6fa:	d1e3      	bne.n	c6c4 <__aeabi_ddiv+0x490>
    c6fc:	9f00      	ldr	r7, [sp, #0]
    c6fe:	454f      	cmp	r7, r9
    c700:	d9db      	bls.n	c6ba <__aeabi_ddiv+0x486>
    c702:	1a21      	subs	r1, r4, r0
    c704:	4693      	mov	fp, r2
    c706:	e70b      	b.n	c520 <__aeabi_ddiv+0x2ec>
    c708:	1c17      	adds	r7, r2, #0
    c70a:	e6dd      	b.n	c4c8 <__aeabi_ddiv+0x294>
    c70c:	469b      	mov	fp, r3
    c70e:	e6bc      	b.n	c48a <__aeabi_ddiv+0x256>
    c710:	433c      	orrs	r4, r7
    c712:	0324      	lsls	r4, r4, #12
    c714:	0b24      	lsrs	r4, r4, #12
    c716:	9a00      	ldr	r2, [sp, #0]
    c718:	4d53      	ldr	r5, [pc, #332]	; (c868 <__aeabi_ddiv+0x634>)
    c71a:	e653      	b.n	c3c4 <__aeabi_ddiv+0x190>
    c71c:	42b2      	cmp	r2, r6
    c71e:	d859      	bhi.n	c7d4 <__aeabi_ddiv+0x5a0>
    c720:	d100      	bne.n	c724 <__aeabi_ddiv+0x4f0>
    c722:	e08a      	b.n	c83a <__aeabi_ddiv+0x606>
    c724:	1c01      	adds	r1, r0, #0
    c726:	e762      	b.n	c5ee <__aeabi_ddiv+0x3ba>
    c728:	465f      	mov	r7, fp
    c72a:	08c9      	lsrs	r1, r1, #3
    c72c:	077b      	lsls	r3, r7, #29
    c72e:	9e03      	ldr	r6, [sp, #12]
    c730:	430b      	orrs	r3, r1
    c732:	027c      	lsls	r4, r7, #9
    c734:	056d      	lsls	r5, r5, #21
    c736:	2201      	movs	r2, #1
    c738:	4699      	mov	r9, r3
    c73a:	0b24      	lsrs	r4, r4, #12
    c73c:	0d6d      	lsrs	r5, r5, #21
    c73e:	4032      	ands	r2, r6
    c740:	e640      	b.n	c3c4 <__aeabi_ddiv+0x190>
    c742:	4b4a      	ldr	r3, [pc, #296]	; (c86c <__aeabi_ddiv+0x638>)
    c744:	9f04      	ldr	r7, [sp, #16]
    c746:	1bdb      	subs	r3, r3, r7
    c748:	2b38      	cmp	r3, #56	; 0x38
    c74a:	dd10      	ble.n	c76e <__aeabi_ddiv+0x53a>
    c74c:	9c03      	ldr	r4, [sp, #12]
    c74e:	2201      	movs	r2, #1
    c750:	4022      	ands	r2, r4
    c752:	2400      	movs	r4, #0
    c754:	2500      	movs	r5, #0
    c756:	46a1      	mov	r9, r4
    c758:	e634      	b.n	c3c4 <__aeabi_ddiv+0x190>
    c75a:	2101      	movs	r1, #1
    c75c:	4249      	negs	r1, r1
    c75e:	e748      	b.n	c5f2 <__aeabi_ddiv+0x3be>
    c760:	9302      	str	r3, [sp, #8]
    c762:	e704      	b.n	c56e <__aeabi_ddiv+0x33a>
    c764:	1c1f      	adds	r7, r3, #0
    c766:	e721      	b.n	c5ac <__aeabi_ddiv+0x378>
    c768:	9c01      	ldr	r4, [sp, #4]
    c76a:	9403      	str	r4, [sp, #12]
    c76c:	e741      	b.n	c5f2 <__aeabi_ddiv+0x3be>
    c76e:	2b1f      	cmp	r3, #31
    c770:	dc40      	bgt.n	c7f4 <__aeabi_ddiv+0x5c0>
    c772:	483f      	ldr	r0, [pc, #252]	; (c870 <__aeabi_ddiv+0x63c>)
    c774:	9f04      	ldr	r7, [sp, #16]
    c776:	1c0c      	adds	r4, r1, #0
    c778:	183a      	adds	r2, r7, r0
    c77a:	4658      	mov	r0, fp
    c77c:	4091      	lsls	r1, r2
    c77e:	40dc      	lsrs	r4, r3
    c780:	4090      	lsls	r0, r2
    c782:	4320      	orrs	r0, r4
    c784:	1c0a      	adds	r2, r1, #0
    c786:	1e51      	subs	r1, r2, #1
    c788:	418a      	sbcs	r2, r1
    c78a:	1c01      	adds	r1, r0, #0
    c78c:	4311      	orrs	r1, r2
    c78e:	465a      	mov	r2, fp
    c790:	40da      	lsrs	r2, r3
    c792:	1c13      	adds	r3, r2, #0
    c794:	0748      	lsls	r0, r1, #29
    c796:	d009      	beq.n	c7ac <__aeabi_ddiv+0x578>
    c798:	220f      	movs	r2, #15
    c79a:	400a      	ands	r2, r1
    c79c:	2a04      	cmp	r2, #4
    c79e:	d005      	beq.n	c7ac <__aeabi_ddiv+0x578>
    c7a0:	1d0a      	adds	r2, r1, #4
    c7a2:	428a      	cmp	r2, r1
    c7a4:	4189      	sbcs	r1, r1
    c7a6:	4249      	negs	r1, r1
    c7a8:	185b      	adds	r3, r3, r1
    c7aa:	1c11      	adds	r1, r2, #0
    c7ac:	021a      	lsls	r2, r3, #8
    c7ae:	d534      	bpl.n	c81a <__aeabi_ddiv+0x5e6>
    c7b0:	9c03      	ldr	r4, [sp, #12]
    c7b2:	2201      	movs	r2, #1
    c7b4:	4022      	ands	r2, r4
    c7b6:	2400      	movs	r4, #0
    c7b8:	2501      	movs	r5, #1
    c7ba:	46a1      	mov	r9, r4
    c7bc:	e602      	b.n	c3c4 <__aeabi_ddiv+0x190>
    c7be:	9f00      	ldr	r7, [sp, #0]
    c7c0:	2102      	movs	r1, #2
    c7c2:	4249      	negs	r1, r1
    c7c4:	44b9      	add	r9, r7
    c7c6:	448b      	add	fp, r1
    c7c8:	45b9      	cmp	r9, r7
    c7ca:	4189      	sbcs	r1, r1
    c7cc:	4249      	negs	r1, r1
    c7ce:	1909      	adds	r1, r1, r4
    c7d0:	18cb      	adds	r3, r1, r3
    c7d2:	e6a4      	b.n	c51e <__aeabi_ddiv+0x2ea>
    c7d4:	9d00      	ldr	r5, [sp, #0]
    c7d6:	1e88      	subs	r0, r1, #2
    c7d8:	0069      	lsls	r1, r5, #1
    c7da:	42a9      	cmp	r1, r5
    c7dc:	41ad      	sbcs	r5, r5
    c7de:	426d      	negs	r5, r5
    c7e0:	192c      	adds	r4, r5, r4
    c7e2:	1936      	adds	r6, r6, r4
    c7e4:	9100      	str	r1, [sp, #0]
    c7e6:	e73a      	b.n	c65e <__aeabi_ddiv+0x42a>
    c7e8:	2b00      	cmp	r3, #0
    c7ea:	d000      	beq.n	c7ee <__aeabi_ddiv+0x5ba>
    c7ec:	e733      	b.n	c656 <__aeabi_ddiv+0x422>
    c7ee:	2400      	movs	r4, #0
    c7f0:	9400      	str	r4, [sp, #0]
    c7f2:	e737      	b.n	c664 <__aeabi_ddiv+0x430>
    c7f4:	4a1f      	ldr	r2, [pc, #124]	; (c874 <__aeabi_ddiv+0x640>)
    c7f6:	9c04      	ldr	r4, [sp, #16]
    c7f8:	465d      	mov	r5, fp
    c7fa:	1b12      	subs	r2, r2, r4
    c7fc:	40d5      	lsrs	r5, r2
    c7fe:	1c2a      	adds	r2, r5, #0
    c800:	2b20      	cmp	r3, #32
    c802:	d01f      	beq.n	c844 <__aeabi_ddiv+0x610>
    c804:	4e1c      	ldr	r6, [pc, #112]	; (c878 <__aeabi_ddiv+0x644>)
    c806:	465f      	mov	r7, fp
    c808:	19a3      	adds	r3, r4, r6
    c80a:	409f      	lsls	r7, r3
    c80c:	1c3b      	adds	r3, r7, #0
    c80e:	4319      	orrs	r1, r3
    c810:	1e4b      	subs	r3, r1, #1
    c812:	4199      	sbcs	r1, r3
    c814:	4311      	orrs	r1, r2
    c816:	2300      	movs	r3, #0
    c818:	e7bc      	b.n	c794 <__aeabi_ddiv+0x560>
    c81a:	075a      	lsls	r2, r3, #29
    c81c:	08c9      	lsrs	r1, r1, #3
    c81e:	430a      	orrs	r2, r1
    c820:	9f03      	ldr	r7, [sp, #12]
    c822:	4691      	mov	r9, r2
    c824:	025b      	lsls	r3, r3, #9
    c826:	2201      	movs	r2, #1
    c828:	0b1c      	lsrs	r4, r3, #12
    c82a:	403a      	ands	r2, r7
    c82c:	2500      	movs	r5, #0
    c82e:	e5c9      	b.n	c3c4 <__aeabi_ddiv+0x190>
    c830:	454e      	cmp	r6, r9
    c832:	d8c4      	bhi.n	c7be <__aeabi_ddiv+0x58a>
    c834:	4693      	mov	fp, r2
    c836:	2100      	movs	r1, #0
    c838:	e672      	b.n	c520 <__aeabi_ddiv+0x2ec>
    c83a:	9f00      	ldr	r7, [sp, #0]
    c83c:	429f      	cmp	r7, r3
    c83e:	d3c9      	bcc.n	c7d4 <__aeabi_ddiv+0x5a0>
    c840:	1c01      	adds	r1, r0, #0
    c842:	e70f      	b.n	c664 <__aeabi_ddiv+0x430>
    c844:	2300      	movs	r3, #0
    c846:	e7e2      	b.n	c80e <__aeabi_ddiv+0x5da>
    c848:	2480      	movs	r4, #128	; 0x80
    c84a:	0324      	lsls	r4, r4, #12
    c84c:	465f      	mov	r7, fp
    c84e:	433c      	orrs	r4, r7
    c850:	0324      	lsls	r4, r4, #12
    c852:	0b24      	lsrs	r4, r4, #12
    c854:	9a01      	ldr	r2, [sp, #4]
    c856:	4689      	mov	r9, r1
    c858:	4d03      	ldr	r5, [pc, #12]	; (c868 <__aeabi_ddiv+0x634>)
    c85a:	e5b3      	b.n	c3c4 <__aeabi_ddiv+0x190>
    c85c:	000003ff 	.word	0x000003ff
    c860:	feffffff 	.word	0xfeffffff
    c864:	000007fe 	.word	0x000007fe
    c868:	000007ff 	.word	0x000007ff
    c86c:	fffffc02 	.word	0xfffffc02
    c870:	0000041e 	.word	0x0000041e
    c874:	fffffbe2 	.word	0xfffffbe2
    c878:	0000043e 	.word	0x0000043e

0000c87c <__eqdf2>:
    c87c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c87e:	465f      	mov	r7, fp
    c880:	4656      	mov	r6, sl
    c882:	464d      	mov	r5, r9
    c884:	4644      	mov	r4, r8
    c886:	b4f0      	push	{r4, r5, r6, r7}
    c888:	1c0d      	adds	r5, r1, #0
    c88a:	1c04      	adds	r4, r0, #0
    c88c:	4680      	mov	r8, r0
    c88e:	0fe8      	lsrs	r0, r5, #31
    c890:	4681      	mov	r9, r0
    c892:	0318      	lsls	r0, r3, #12
    c894:	030f      	lsls	r7, r1, #12
    c896:	0b00      	lsrs	r0, r0, #12
    c898:	0b3f      	lsrs	r7, r7, #12
    c89a:	b083      	sub	sp, #12
    c89c:	4684      	mov	ip, r0
    c89e:	481b      	ldr	r0, [pc, #108]	; (c90c <__eqdf2+0x90>)
    c8a0:	9700      	str	r7, [sp, #0]
    c8a2:	0049      	lsls	r1, r1, #1
    c8a4:	005e      	lsls	r6, r3, #1
    c8a6:	0fdf      	lsrs	r7, r3, #31
    c8a8:	0d49      	lsrs	r1, r1, #21
    c8aa:	4692      	mov	sl, r2
    c8ac:	0d76      	lsrs	r6, r6, #21
    c8ae:	46bb      	mov	fp, r7
    c8b0:	4281      	cmp	r1, r0
    c8b2:	d00c      	beq.n	c8ce <__eqdf2+0x52>
    c8b4:	4815      	ldr	r0, [pc, #84]	; (c90c <__eqdf2+0x90>)
    c8b6:	4286      	cmp	r6, r0
    c8b8:	d010      	beq.n	c8dc <__eqdf2+0x60>
    c8ba:	2001      	movs	r0, #1
    c8bc:	42b1      	cmp	r1, r6
    c8be:	d015      	beq.n	c8ec <__eqdf2+0x70>
    c8c0:	b003      	add	sp, #12
    c8c2:	bc3c      	pop	{r2, r3, r4, r5}
    c8c4:	4690      	mov	r8, r2
    c8c6:	4699      	mov	r9, r3
    c8c8:	46a2      	mov	sl, r4
    c8ca:	46ab      	mov	fp, r5
    c8cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c8ce:	9f00      	ldr	r7, [sp, #0]
    c8d0:	2001      	movs	r0, #1
    c8d2:	4327      	orrs	r7, r4
    c8d4:	d1f4      	bne.n	c8c0 <__eqdf2+0x44>
    c8d6:	480d      	ldr	r0, [pc, #52]	; (c90c <__eqdf2+0x90>)
    c8d8:	4286      	cmp	r6, r0
    c8da:	d1ee      	bne.n	c8ba <__eqdf2+0x3e>
    c8dc:	4660      	mov	r0, ip
    c8de:	4302      	orrs	r2, r0
    c8e0:	2001      	movs	r0, #1
    c8e2:	2a00      	cmp	r2, #0
    c8e4:	d1ec      	bne.n	c8c0 <__eqdf2+0x44>
    c8e6:	2001      	movs	r0, #1
    c8e8:	42b1      	cmp	r1, r6
    c8ea:	d1e9      	bne.n	c8c0 <__eqdf2+0x44>
    c8ec:	9b00      	ldr	r3, [sp, #0]
    c8ee:	4563      	cmp	r3, ip
    c8f0:	d1e6      	bne.n	c8c0 <__eqdf2+0x44>
    c8f2:	45d0      	cmp	r8, sl
    c8f4:	d1e4      	bne.n	c8c0 <__eqdf2+0x44>
    c8f6:	45d9      	cmp	r9, fp
    c8f8:	d006      	beq.n	c908 <__eqdf2+0x8c>
    c8fa:	2900      	cmp	r1, #0
    c8fc:	d1e0      	bne.n	c8c0 <__eqdf2+0x44>
    c8fe:	431c      	orrs	r4, r3
    c900:	1c20      	adds	r0, r4, #0
    c902:	1e44      	subs	r4, r0, #1
    c904:	41a0      	sbcs	r0, r4
    c906:	e7db      	b.n	c8c0 <__eqdf2+0x44>
    c908:	2000      	movs	r0, #0
    c90a:	e7d9      	b.n	c8c0 <__eqdf2+0x44>
    c90c:	000007ff 	.word	0x000007ff

0000c910 <__gedf2>:
    c910:	b5f0      	push	{r4, r5, r6, r7, lr}
    c912:	465f      	mov	r7, fp
    c914:	4656      	mov	r6, sl
    c916:	464d      	mov	r5, r9
    c918:	4644      	mov	r4, r8
    c91a:	b4f0      	push	{r4, r5, r6, r7}
    c91c:	0fcd      	lsrs	r5, r1, #31
    c91e:	0fde      	lsrs	r6, r3, #31
    c920:	46ac      	mov	ip, r5
    c922:	031d      	lsls	r5, r3, #12
    c924:	0b2d      	lsrs	r5, r5, #12
    c926:	46b1      	mov	r9, r6
    c928:	4e37      	ldr	r6, [pc, #220]	; (ca08 <__gedf2+0xf8>)
    c92a:	030f      	lsls	r7, r1, #12
    c92c:	004c      	lsls	r4, r1, #1
    c92e:	46ab      	mov	fp, r5
    c930:	005d      	lsls	r5, r3, #1
    c932:	4680      	mov	r8, r0
    c934:	0b3f      	lsrs	r7, r7, #12
    c936:	0d64      	lsrs	r4, r4, #21
    c938:	4692      	mov	sl, r2
    c93a:	0d6d      	lsrs	r5, r5, #21
    c93c:	42b4      	cmp	r4, r6
    c93e:	d032      	beq.n	c9a6 <__gedf2+0x96>
    c940:	4e31      	ldr	r6, [pc, #196]	; (ca08 <__gedf2+0xf8>)
    c942:	42b5      	cmp	r5, r6
    c944:	d035      	beq.n	c9b2 <__gedf2+0xa2>
    c946:	2c00      	cmp	r4, #0
    c948:	d10e      	bne.n	c968 <__gedf2+0x58>
    c94a:	4338      	orrs	r0, r7
    c94c:	4241      	negs	r1, r0
    c94e:	4141      	adcs	r1, r0
    c950:	1c08      	adds	r0, r1, #0
    c952:	2d00      	cmp	r5, #0
    c954:	d00b      	beq.n	c96e <__gedf2+0x5e>
    c956:	2900      	cmp	r1, #0
    c958:	d119      	bne.n	c98e <__gedf2+0x7e>
    c95a:	45cc      	cmp	ip, r9
    c95c:	d02d      	beq.n	c9ba <__gedf2+0xaa>
    c95e:	4665      	mov	r5, ip
    c960:	4268      	negs	r0, r5
    c962:	2301      	movs	r3, #1
    c964:	4318      	orrs	r0, r3
    c966:	e018      	b.n	c99a <__gedf2+0x8a>
    c968:	2d00      	cmp	r5, #0
    c96a:	d1f6      	bne.n	c95a <__gedf2+0x4a>
    c96c:	1c28      	adds	r0, r5, #0
    c96e:	4659      	mov	r1, fp
    c970:	430a      	orrs	r2, r1
    c972:	4253      	negs	r3, r2
    c974:	4153      	adcs	r3, r2
    c976:	2800      	cmp	r0, #0
    c978:	d106      	bne.n	c988 <__gedf2+0x78>
    c97a:	2b00      	cmp	r3, #0
    c97c:	d0ed      	beq.n	c95a <__gedf2+0x4a>
    c97e:	4663      	mov	r3, ip
    c980:	4258      	negs	r0, r3
    c982:	2301      	movs	r3, #1
    c984:	4318      	orrs	r0, r3
    c986:	e008      	b.n	c99a <__gedf2+0x8a>
    c988:	2000      	movs	r0, #0
    c98a:	2b00      	cmp	r3, #0
    c98c:	d105      	bne.n	c99a <__gedf2+0x8a>
    c98e:	464a      	mov	r2, r9
    c990:	4250      	negs	r0, r2
    c992:	4150      	adcs	r0, r2
    c994:	4240      	negs	r0, r0
    c996:	2301      	movs	r3, #1
    c998:	4318      	orrs	r0, r3
    c99a:	bc3c      	pop	{r2, r3, r4, r5}
    c99c:	4690      	mov	r8, r2
    c99e:	4699      	mov	r9, r3
    c9a0:	46a2      	mov	sl, r4
    c9a2:	46ab      	mov	fp, r5
    c9a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c9a6:	1c3e      	adds	r6, r7, #0
    c9a8:	4306      	orrs	r6, r0
    c9aa:	d0c9      	beq.n	c940 <__gedf2+0x30>
    c9ac:	2002      	movs	r0, #2
    c9ae:	4240      	negs	r0, r0
    c9b0:	e7f3      	b.n	c99a <__gedf2+0x8a>
    c9b2:	465e      	mov	r6, fp
    c9b4:	4316      	orrs	r6, r2
    c9b6:	d0c6      	beq.n	c946 <__gedf2+0x36>
    c9b8:	e7f8      	b.n	c9ac <__gedf2+0x9c>
    c9ba:	42ac      	cmp	r4, r5
    c9bc:	dc07      	bgt.n	c9ce <__gedf2+0xbe>
    c9be:	da0b      	bge.n	c9d8 <__gedf2+0xc8>
    c9c0:	4661      	mov	r1, ip
    c9c2:	4248      	negs	r0, r1
    c9c4:	4148      	adcs	r0, r1
    c9c6:	4240      	negs	r0, r0
    c9c8:	2301      	movs	r3, #1
    c9ca:	4318      	orrs	r0, r3
    c9cc:	e7e5      	b.n	c99a <__gedf2+0x8a>
    c9ce:	4666      	mov	r6, ip
    c9d0:	4270      	negs	r0, r6
    c9d2:	2301      	movs	r3, #1
    c9d4:	4318      	orrs	r0, r3
    c9d6:	e7e0      	b.n	c99a <__gedf2+0x8a>
    c9d8:	455f      	cmp	r7, fp
    c9da:	d80a      	bhi.n	c9f2 <__gedf2+0xe2>
    c9dc:	d00e      	beq.n	c9fc <__gedf2+0xec>
    c9de:	2000      	movs	r0, #0
    c9e0:	455f      	cmp	r7, fp
    c9e2:	d2da      	bcs.n	c99a <__gedf2+0x8a>
    c9e4:	4665      	mov	r5, ip
    c9e6:	4268      	negs	r0, r5
    c9e8:	4168      	adcs	r0, r5
    c9ea:	4240      	negs	r0, r0
    c9ec:	2301      	movs	r3, #1
    c9ee:	4318      	orrs	r0, r3
    c9f0:	e7d3      	b.n	c99a <__gedf2+0x8a>
    c9f2:	4662      	mov	r2, ip
    c9f4:	4250      	negs	r0, r2
    c9f6:	2301      	movs	r3, #1
    c9f8:	4318      	orrs	r0, r3
    c9fa:	e7ce      	b.n	c99a <__gedf2+0x8a>
    c9fc:	45d0      	cmp	r8, sl
    c9fe:	d8f8      	bhi.n	c9f2 <__gedf2+0xe2>
    ca00:	2000      	movs	r0, #0
    ca02:	45d0      	cmp	r8, sl
    ca04:	d3ee      	bcc.n	c9e4 <__gedf2+0xd4>
    ca06:	e7c8      	b.n	c99a <__gedf2+0x8a>
    ca08:	000007ff 	.word	0x000007ff

0000ca0c <__ledf2>:
    ca0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ca0e:	4656      	mov	r6, sl
    ca10:	464d      	mov	r5, r9
    ca12:	4644      	mov	r4, r8
    ca14:	465f      	mov	r7, fp
    ca16:	b4f0      	push	{r4, r5, r6, r7}
    ca18:	1c0d      	adds	r5, r1, #0
    ca1a:	b083      	sub	sp, #12
    ca1c:	1c04      	adds	r4, r0, #0
    ca1e:	9001      	str	r0, [sp, #4]
    ca20:	0fe8      	lsrs	r0, r5, #31
    ca22:	4681      	mov	r9, r0
    ca24:	0318      	lsls	r0, r3, #12
    ca26:	030f      	lsls	r7, r1, #12
    ca28:	0b00      	lsrs	r0, r0, #12
    ca2a:	0b3f      	lsrs	r7, r7, #12
    ca2c:	4684      	mov	ip, r0
    ca2e:	4835      	ldr	r0, [pc, #212]	; (cb04 <__ledf2+0xf8>)
    ca30:	9700      	str	r7, [sp, #0]
    ca32:	0049      	lsls	r1, r1, #1
    ca34:	005e      	lsls	r6, r3, #1
    ca36:	0fdf      	lsrs	r7, r3, #31
    ca38:	0d49      	lsrs	r1, r1, #21
    ca3a:	4692      	mov	sl, r2
    ca3c:	0d76      	lsrs	r6, r6, #21
    ca3e:	46b8      	mov	r8, r7
    ca40:	4281      	cmp	r1, r0
    ca42:	d034      	beq.n	caae <__ledf2+0xa2>
    ca44:	482f      	ldr	r0, [pc, #188]	; (cb04 <__ledf2+0xf8>)
    ca46:	4286      	cmp	r6, r0
    ca48:	d036      	beq.n	cab8 <__ledf2+0xac>
    ca4a:	2900      	cmp	r1, #0
    ca4c:	d018      	beq.n	ca80 <__ledf2+0x74>
    ca4e:	2e00      	cmp	r6, #0
    ca50:	d11f      	bne.n	ca92 <__ledf2+0x86>
    ca52:	1c34      	adds	r4, r6, #0
    ca54:	4667      	mov	r7, ip
    ca56:	433a      	orrs	r2, r7
    ca58:	4253      	negs	r3, r2
    ca5a:	4153      	adcs	r3, r2
    ca5c:	2c00      	cmp	r4, #0
    ca5e:	d01f      	beq.n	caa0 <__ledf2+0x94>
    ca60:	2000      	movs	r0, #0
    ca62:	2b00      	cmp	r3, #0
    ca64:	d105      	bne.n	ca72 <__ledf2+0x66>
    ca66:	4642      	mov	r2, r8
    ca68:	4250      	negs	r0, r2
    ca6a:	4150      	adcs	r0, r2
    ca6c:	4240      	negs	r0, r0
    ca6e:	2301      	movs	r3, #1
    ca70:	4318      	orrs	r0, r3
    ca72:	b003      	add	sp, #12
    ca74:	bc3c      	pop	{r2, r3, r4, r5}
    ca76:	4690      	mov	r8, r2
    ca78:	4699      	mov	r9, r3
    ca7a:	46a2      	mov	sl, r4
    ca7c:	46ab      	mov	fp, r5
    ca7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ca80:	9800      	ldr	r0, [sp, #0]
    ca82:	4304      	orrs	r4, r0
    ca84:	4260      	negs	r0, r4
    ca86:	4160      	adcs	r0, r4
    ca88:	1c04      	adds	r4, r0, #0
    ca8a:	2e00      	cmp	r6, #0
    ca8c:	d0e2      	beq.n	ca54 <__ledf2+0x48>
    ca8e:	2800      	cmp	r0, #0
    ca90:	d1e9      	bne.n	ca66 <__ledf2+0x5a>
    ca92:	45c1      	cmp	r9, r8
    ca94:	d015      	beq.n	cac2 <__ledf2+0xb6>
    ca96:	464f      	mov	r7, r9
    ca98:	4278      	negs	r0, r7
    ca9a:	2301      	movs	r3, #1
    ca9c:	4318      	orrs	r0, r3
    ca9e:	e7e8      	b.n	ca72 <__ledf2+0x66>
    caa0:	2b00      	cmp	r3, #0
    caa2:	d0f6      	beq.n	ca92 <__ledf2+0x86>
    caa4:	464b      	mov	r3, r9
    caa6:	4258      	negs	r0, r3
    caa8:	2301      	movs	r3, #1
    caaa:	4318      	orrs	r0, r3
    caac:	e7e1      	b.n	ca72 <__ledf2+0x66>
    caae:	9f00      	ldr	r7, [sp, #0]
    cab0:	2002      	movs	r0, #2
    cab2:	4327      	orrs	r7, r4
    cab4:	d1dd      	bne.n	ca72 <__ledf2+0x66>
    cab6:	e7c5      	b.n	ca44 <__ledf2+0x38>
    cab8:	4667      	mov	r7, ip
    caba:	2002      	movs	r0, #2
    cabc:	4317      	orrs	r7, r2
    cabe:	d1d8      	bne.n	ca72 <__ledf2+0x66>
    cac0:	e7c3      	b.n	ca4a <__ledf2+0x3e>
    cac2:	42b1      	cmp	r1, r6
    cac4:	dd04      	ble.n	cad0 <__ledf2+0xc4>
    cac6:	464a      	mov	r2, r9
    cac8:	4250      	negs	r0, r2
    caca:	2301      	movs	r3, #1
    cacc:	4318      	orrs	r0, r3
    cace:	e7d0      	b.n	ca72 <__ledf2+0x66>
    cad0:	42b1      	cmp	r1, r6
    cad2:	db07      	blt.n	cae4 <__ledf2+0xd8>
    cad4:	9800      	ldr	r0, [sp, #0]
    cad6:	4560      	cmp	r0, ip
    cad8:	d8e4      	bhi.n	caa4 <__ledf2+0x98>
    cada:	d00a      	beq.n	caf2 <__ledf2+0xe6>
    cadc:	9f00      	ldr	r7, [sp, #0]
    cade:	2000      	movs	r0, #0
    cae0:	4567      	cmp	r7, ip
    cae2:	d2c6      	bcs.n	ca72 <__ledf2+0x66>
    cae4:	464f      	mov	r7, r9
    cae6:	4278      	negs	r0, r7
    cae8:	4178      	adcs	r0, r7
    caea:	4240      	negs	r0, r0
    caec:	2301      	movs	r3, #1
    caee:	4318      	orrs	r0, r3
    caf0:	e7bf      	b.n	ca72 <__ledf2+0x66>
    caf2:	9a01      	ldr	r2, [sp, #4]
    caf4:	4552      	cmp	r2, sl
    caf6:	d8d5      	bhi.n	caa4 <__ledf2+0x98>
    caf8:	9a01      	ldr	r2, [sp, #4]
    cafa:	2000      	movs	r0, #0
    cafc:	4552      	cmp	r2, sl
    cafe:	d3f1      	bcc.n	cae4 <__ledf2+0xd8>
    cb00:	e7b7      	b.n	ca72 <__ledf2+0x66>
    cb02:	46c0      	nop			; (mov r8, r8)
    cb04:	000007ff 	.word	0x000007ff

0000cb08 <__aeabi_dmul>:
    cb08:	b5f0      	push	{r4, r5, r6, r7, lr}
    cb0a:	4656      	mov	r6, sl
    cb0c:	4644      	mov	r4, r8
    cb0e:	465f      	mov	r7, fp
    cb10:	464d      	mov	r5, r9
    cb12:	b4f0      	push	{r4, r5, r6, r7}
    cb14:	1c1f      	adds	r7, r3, #0
    cb16:	030b      	lsls	r3, r1, #12
    cb18:	0b1b      	lsrs	r3, r3, #12
    cb1a:	469a      	mov	sl, r3
    cb1c:	004b      	lsls	r3, r1, #1
    cb1e:	b087      	sub	sp, #28
    cb20:	1c04      	adds	r4, r0, #0
    cb22:	4680      	mov	r8, r0
    cb24:	0d5b      	lsrs	r3, r3, #21
    cb26:	0fc8      	lsrs	r0, r1, #31
    cb28:	1c16      	adds	r6, r2, #0
    cb2a:	9302      	str	r3, [sp, #8]
    cb2c:	4681      	mov	r9, r0
    cb2e:	2b00      	cmp	r3, #0
    cb30:	d068      	beq.n	cc04 <__aeabi_dmul+0xfc>
    cb32:	4b69      	ldr	r3, [pc, #420]	; (ccd8 <__aeabi_dmul+0x1d0>)
    cb34:	9902      	ldr	r1, [sp, #8]
    cb36:	4299      	cmp	r1, r3
    cb38:	d032      	beq.n	cba0 <__aeabi_dmul+0x98>
    cb3a:	2280      	movs	r2, #128	; 0x80
    cb3c:	4653      	mov	r3, sl
    cb3e:	0352      	lsls	r2, r2, #13
    cb40:	431a      	orrs	r2, r3
    cb42:	00d2      	lsls	r2, r2, #3
    cb44:	0f63      	lsrs	r3, r4, #29
    cb46:	431a      	orrs	r2, r3
    cb48:	4692      	mov	sl, r2
    cb4a:	4a64      	ldr	r2, [pc, #400]	; (ccdc <__aeabi_dmul+0x1d4>)
    cb4c:	00e0      	lsls	r0, r4, #3
    cb4e:	1889      	adds	r1, r1, r2
    cb50:	4680      	mov	r8, r0
    cb52:	9102      	str	r1, [sp, #8]
    cb54:	2400      	movs	r4, #0
    cb56:	2500      	movs	r5, #0
    cb58:	033b      	lsls	r3, r7, #12
    cb5a:	0b1b      	lsrs	r3, r3, #12
    cb5c:	469b      	mov	fp, r3
    cb5e:	0078      	lsls	r0, r7, #1
    cb60:	0ffb      	lsrs	r3, r7, #31
    cb62:	1c32      	adds	r2, r6, #0
    cb64:	0d40      	lsrs	r0, r0, #21
    cb66:	9303      	str	r3, [sp, #12]
    cb68:	d100      	bne.n	cb6c <__aeabi_dmul+0x64>
    cb6a:	e075      	b.n	cc58 <__aeabi_dmul+0x150>
    cb6c:	4b5a      	ldr	r3, [pc, #360]	; (ccd8 <__aeabi_dmul+0x1d0>)
    cb6e:	4298      	cmp	r0, r3
    cb70:	d069      	beq.n	cc46 <__aeabi_dmul+0x13e>
    cb72:	2280      	movs	r2, #128	; 0x80
    cb74:	4659      	mov	r1, fp
    cb76:	0352      	lsls	r2, r2, #13
    cb78:	430a      	orrs	r2, r1
    cb7a:	0f73      	lsrs	r3, r6, #29
    cb7c:	00d2      	lsls	r2, r2, #3
    cb7e:	431a      	orrs	r2, r3
    cb80:	4b56      	ldr	r3, [pc, #344]	; (ccdc <__aeabi_dmul+0x1d4>)
    cb82:	4693      	mov	fp, r2
    cb84:	18c0      	adds	r0, r0, r3
    cb86:	00f2      	lsls	r2, r6, #3
    cb88:	2300      	movs	r3, #0
    cb8a:	9903      	ldr	r1, [sp, #12]
    cb8c:	464e      	mov	r6, r9
    cb8e:	4071      	eors	r1, r6
    cb90:	431c      	orrs	r4, r3
    cb92:	2c0f      	cmp	r4, #15
    cb94:	d900      	bls.n	cb98 <__aeabi_dmul+0x90>
    cb96:	e0a9      	b.n	ccec <__aeabi_dmul+0x1e4>
    cb98:	4e51      	ldr	r6, [pc, #324]	; (cce0 <__aeabi_dmul+0x1d8>)
    cb9a:	00a4      	lsls	r4, r4, #2
    cb9c:	5934      	ldr	r4, [r6, r4]
    cb9e:	46a7      	mov	pc, r4
    cba0:	4653      	mov	r3, sl
    cba2:	431c      	orrs	r4, r3
    cba4:	d000      	beq.n	cba8 <__aeabi_dmul+0xa0>
    cba6:	e087      	b.n	ccb8 <__aeabi_dmul+0x1b0>
    cba8:	2500      	movs	r5, #0
    cbaa:	46aa      	mov	sl, r5
    cbac:	46a8      	mov	r8, r5
    cbae:	2408      	movs	r4, #8
    cbb0:	2502      	movs	r5, #2
    cbb2:	e7d1      	b.n	cb58 <__aeabi_dmul+0x50>
    cbb4:	4649      	mov	r1, r9
    cbb6:	2d02      	cmp	r5, #2
    cbb8:	d06c      	beq.n	cc94 <__aeabi_dmul+0x18c>
    cbba:	2d03      	cmp	r5, #3
    cbbc:	d100      	bne.n	cbc0 <__aeabi_dmul+0xb8>
    cbbe:	e217      	b.n	cff0 <__aeabi_dmul+0x4e8>
    cbc0:	2d01      	cmp	r5, #1
    cbc2:	d000      	beq.n	cbc6 <__aeabi_dmul+0xbe>
    cbc4:	e158      	b.n	ce78 <__aeabi_dmul+0x370>
    cbc6:	400d      	ands	r5, r1
    cbc8:	b2ed      	uxtb	r5, r5
    cbca:	2400      	movs	r4, #0
    cbcc:	46a9      	mov	r9, r5
    cbce:	2300      	movs	r3, #0
    cbd0:	46a0      	mov	r8, r4
    cbd2:	2000      	movs	r0, #0
    cbd4:	2100      	movs	r1, #0
    cbd6:	0325      	lsls	r5, r4, #12
    cbd8:	0d0a      	lsrs	r2, r1, #20
    cbda:	051c      	lsls	r4, r3, #20
    cbdc:	0b2d      	lsrs	r5, r5, #12
    cbde:	0512      	lsls	r2, r2, #20
    cbe0:	4b40      	ldr	r3, [pc, #256]	; (cce4 <__aeabi_dmul+0x1dc>)
    cbe2:	432a      	orrs	r2, r5
    cbe4:	4013      	ands	r3, r2
    cbe6:	4323      	orrs	r3, r4
    cbe8:	005b      	lsls	r3, r3, #1
    cbea:	464c      	mov	r4, r9
    cbec:	085b      	lsrs	r3, r3, #1
    cbee:	07e2      	lsls	r2, r4, #31
    cbf0:	1c19      	adds	r1, r3, #0
    cbf2:	4640      	mov	r0, r8
    cbf4:	4311      	orrs	r1, r2
    cbf6:	b007      	add	sp, #28
    cbf8:	bc3c      	pop	{r2, r3, r4, r5}
    cbfa:	4690      	mov	r8, r2
    cbfc:	4699      	mov	r9, r3
    cbfe:	46a2      	mov	sl, r4
    cc00:	46ab      	mov	fp, r5
    cc02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cc04:	4653      	mov	r3, sl
    cc06:	4323      	orrs	r3, r4
    cc08:	d050      	beq.n	ccac <__aeabi_dmul+0x1a4>
    cc0a:	4653      	mov	r3, sl
    cc0c:	2b00      	cmp	r3, #0
    cc0e:	d100      	bne.n	cc12 <__aeabi_dmul+0x10a>
    cc10:	e184      	b.n	cf1c <__aeabi_dmul+0x414>
    cc12:	4650      	mov	r0, sl
    cc14:	f000 fec0 	bl	d998 <__clzsi2>
    cc18:	1e03      	subs	r3, r0, #0
    cc1a:	2b27      	cmp	r3, #39	; 0x27
    cc1c:	dd00      	ble.n	cc20 <__aeabi_dmul+0x118>
    cc1e:	e176      	b.n	cf0e <__aeabi_dmul+0x406>
    cc20:	2128      	movs	r1, #40	; 0x28
    cc22:	1a0d      	subs	r5, r1, r0
    cc24:	1c21      	adds	r1, r4, #0
    cc26:	3b08      	subs	r3, #8
    cc28:	4652      	mov	r2, sl
    cc2a:	40e9      	lsrs	r1, r5
    cc2c:	409a      	lsls	r2, r3
    cc2e:	1c0d      	adds	r5, r1, #0
    cc30:	4315      	orrs	r5, r2
    cc32:	1c22      	adds	r2, r4, #0
    cc34:	409a      	lsls	r2, r3
    cc36:	46aa      	mov	sl, r5
    cc38:	4690      	mov	r8, r2
    cc3a:	4b2b      	ldr	r3, [pc, #172]	; (cce8 <__aeabi_dmul+0x1e0>)
    cc3c:	2400      	movs	r4, #0
    cc3e:	1a1b      	subs	r3, r3, r0
    cc40:	9302      	str	r3, [sp, #8]
    cc42:	2500      	movs	r5, #0
    cc44:	e788      	b.n	cb58 <__aeabi_dmul+0x50>
    cc46:	465b      	mov	r3, fp
    cc48:	431e      	orrs	r6, r3
    cc4a:	2303      	movs	r3, #3
    cc4c:	2e00      	cmp	r6, #0
    cc4e:	d19c      	bne.n	cb8a <__aeabi_dmul+0x82>
    cc50:	46b3      	mov	fp, r6
    cc52:	2200      	movs	r2, #0
    cc54:	2302      	movs	r3, #2
    cc56:	e798      	b.n	cb8a <__aeabi_dmul+0x82>
    cc58:	465b      	mov	r3, fp
    cc5a:	4333      	orrs	r3, r6
    cc5c:	d021      	beq.n	cca2 <__aeabi_dmul+0x19a>
    cc5e:	4658      	mov	r0, fp
    cc60:	2800      	cmp	r0, #0
    cc62:	d100      	bne.n	cc66 <__aeabi_dmul+0x15e>
    cc64:	e14e      	b.n	cf04 <__aeabi_dmul+0x3fc>
    cc66:	f000 fe97 	bl	d998 <__clzsi2>
    cc6a:	2827      	cmp	r0, #39	; 0x27
    cc6c:	dd00      	ble.n	cc70 <__aeabi_dmul+0x168>
    cc6e:	e142      	b.n	cef6 <__aeabi_dmul+0x3ee>
    cc70:	2128      	movs	r1, #40	; 0x28
    cc72:	1a0f      	subs	r7, r1, r0
    cc74:	1c02      	adds	r2, r0, #0
    cc76:	1c31      	adds	r1, r6, #0
    cc78:	3a08      	subs	r2, #8
    cc7a:	465b      	mov	r3, fp
    cc7c:	40f9      	lsrs	r1, r7
    cc7e:	4093      	lsls	r3, r2
    cc80:	1c0f      	adds	r7, r1, #0
    cc82:	431f      	orrs	r7, r3
    cc84:	1c33      	adds	r3, r6, #0
    cc86:	4093      	lsls	r3, r2
    cc88:	46bb      	mov	fp, r7
    cc8a:	1c1a      	adds	r2, r3, #0
    cc8c:	4b16      	ldr	r3, [pc, #88]	; (cce8 <__aeabi_dmul+0x1e0>)
    cc8e:	1a18      	subs	r0, r3, r0
    cc90:	2300      	movs	r3, #0
    cc92:	e77a      	b.n	cb8a <__aeabi_dmul+0x82>
    cc94:	2301      	movs	r3, #1
    cc96:	400b      	ands	r3, r1
    cc98:	2400      	movs	r4, #0
    cc9a:	4699      	mov	r9, r3
    cc9c:	46a0      	mov	r8, r4
    cc9e:	4b0e      	ldr	r3, [pc, #56]	; (ccd8 <__aeabi_dmul+0x1d0>)
    cca0:	e797      	b.n	cbd2 <__aeabi_dmul+0xca>
    cca2:	2700      	movs	r7, #0
    cca4:	46bb      	mov	fp, r7
    cca6:	2200      	movs	r2, #0
    cca8:	2301      	movs	r3, #1
    ccaa:	e76e      	b.n	cb8a <__aeabi_dmul+0x82>
    ccac:	2100      	movs	r1, #0
    ccae:	2404      	movs	r4, #4
    ccb0:	468a      	mov	sl, r1
    ccb2:	4688      	mov	r8, r1
    ccb4:	2501      	movs	r5, #1
    ccb6:	e74f      	b.n	cb58 <__aeabi_dmul+0x50>
    ccb8:	240c      	movs	r4, #12
    ccba:	2503      	movs	r5, #3
    ccbc:	e74c      	b.n	cb58 <__aeabi_dmul+0x50>
    ccbe:	2500      	movs	r5, #0
    ccc0:	2480      	movs	r4, #128	; 0x80
    ccc2:	46a9      	mov	r9, r5
    ccc4:	0324      	lsls	r4, r4, #12
    ccc6:	46a8      	mov	r8, r5
    ccc8:	4b03      	ldr	r3, [pc, #12]	; (ccd8 <__aeabi_dmul+0x1d0>)
    ccca:	e782      	b.n	cbd2 <__aeabi_dmul+0xca>
    cccc:	46da      	mov	sl, fp
    ccce:	4690      	mov	r8, r2
    ccd0:	9903      	ldr	r1, [sp, #12]
    ccd2:	1c1d      	adds	r5, r3, #0
    ccd4:	e76f      	b.n	cbb6 <__aeabi_dmul+0xae>
    ccd6:	46c0      	nop			; (mov r8, r8)
    ccd8:	000007ff 	.word	0x000007ff
    ccdc:	fffffc01 	.word	0xfffffc01
    cce0:	0000fbfc 	.word	0x0000fbfc
    cce4:	800fffff 	.word	0x800fffff
    cce8:	fffffc0d 	.word	0xfffffc0d
    ccec:	9f02      	ldr	r7, [sp, #8]
    ccee:	0c16      	lsrs	r6, r2, #16
    ccf0:	1838      	adds	r0, r7, r0
    ccf2:	9004      	str	r0, [sp, #16]
    ccf4:	4640      	mov	r0, r8
    ccf6:	0c07      	lsrs	r7, r0, #16
    ccf8:	0400      	lsls	r0, r0, #16
    ccfa:	0c00      	lsrs	r0, r0, #16
    ccfc:	0412      	lsls	r2, r2, #16
    ccfe:	0c12      	lsrs	r2, r2, #16
    cd00:	1c03      	adds	r3, r0, #0
    cd02:	4353      	muls	r3, r2
    cd04:	1c04      	adds	r4, r0, #0
    cd06:	1c3d      	adds	r5, r7, #0
    cd08:	4374      	muls	r4, r6
    cd0a:	4355      	muls	r5, r2
    cd0c:	4698      	mov	r8, r3
    cd0e:	1c3b      	adds	r3, r7, #0
    cd10:	4373      	muls	r3, r6
    cd12:	1964      	adds	r4, r4, r5
    cd14:	46a4      	mov	ip, r4
    cd16:	4644      	mov	r4, r8
    cd18:	9302      	str	r3, [sp, #8]
    cd1a:	0c23      	lsrs	r3, r4, #16
    cd1c:	4463      	add	r3, ip
    cd1e:	429d      	cmp	r5, r3
    cd20:	d904      	bls.n	cd2c <__aeabi_dmul+0x224>
    cd22:	9d02      	ldr	r5, [sp, #8]
    cd24:	2480      	movs	r4, #128	; 0x80
    cd26:	0264      	lsls	r4, r4, #9
    cd28:	192d      	adds	r5, r5, r4
    cd2a:	9502      	str	r5, [sp, #8]
    cd2c:	0c1d      	lsrs	r5, r3, #16
    cd2e:	9503      	str	r5, [sp, #12]
    cd30:	4645      	mov	r5, r8
    cd32:	042c      	lsls	r4, r5, #16
    cd34:	041b      	lsls	r3, r3, #16
    cd36:	0c24      	lsrs	r4, r4, #16
    cd38:	191c      	adds	r4, r3, r4
    cd3a:	9405      	str	r4, [sp, #20]
    cd3c:	465c      	mov	r4, fp
    cd3e:	0c23      	lsrs	r3, r4, #16
    cd40:	1c05      	adds	r5, r0, #0
    cd42:	4358      	muls	r0, r3
    cd44:	0424      	lsls	r4, r4, #16
    cd46:	0c24      	lsrs	r4, r4, #16
    cd48:	4684      	mov	ip, r0
    cd4a:	1c38      	adds	r0, r7, #0
    cd4c:	4360      	muls	r0, r4
    cd4e:	4365      	muls	r5, r4
    cd50:	435f      	muls	r7, r3
    cd52:	4681      	mov	r9, r0
    cd54:	44cc      	add	ip, r9
    cd56:	0c28      	lsrs	r0, r5, #16
    cd58:	4460      	add	r0, ip
    cd5a:	46bb      	mov	fp, r7
    cd5c:	4581      	cmp	r9, r0
    cd5e:	d902      	bls.n	cd66 <__aeabi_dmul+0x25e>
    cd60:	2780      	movs	r7, #128	; 0x80
    cd62:	027f      	lsls	r7, r7, #9
    cd64:	44bb      	add	fp, r7
    cd66:	042d      	lsls	r5, r5, #16
    cd68:	0c07      	lsrs	r7, r0, #16
    cd6a:	0c2d      	lsrs	r5, r5, #16
    cd6c:	0400      	lsls	r0, r0, #16
    cd6e:	1940      	adds	r0, r0, r5
    cd70:	4655      	mov	r5, sl
    cd72:	46bc      	mov	ip, r7
    cd74:	042f      	lsls	r7, r5, #16
    cd76:	44e3      	add	fp, ip
    cd78:	4684      	mov	ip, r0
    cd7a:	0c28      	lsrs	r0, r5, #16
    cd7c:	0c3d      	lsrs	r5, r7, #16
    cd7e:	1c2f      	adds	r7, r5, #0
    cd80:	4357      	muls	r7, r2
    cd82:	46b8      	mov	r8, r7
    cd84:	1c2f      	adds	r7, r5, #0
    cd86:	4377      	muls	r7, r6
    cd88:	4342      	muls	r2, r0
    cd8a:	46b9      	mov	r9, r7
    cd8c:	4647      	mov	r7, r8
    cd8e:	0c3f      	lsrs	r7, r7, #16
    cd90:	4491      	add	r9, r2
    cd92:	46ba      	mov	sl, r7
    cd94:	44d1      	add	r9, sl
    cd96:	4346      	muls	r6, r0
    cd98:	454a      	cmp	r2, r9
    cd9a:	d902      	bls.n	cda2 <__aeabi_dmul+0x29a>
    cd9c:	2280      	movs	r2, #128	; 0x80
    cd9e:	0252      	lsls	r2, r2, #9
    cda0:	18b6      	adds	r6, r6, r2
    cda2:	464f      	mov	r7, r9
    cda4:	0c3a      	lsrs	r2, r7, #16
    cda6:	18b6      	adds	r6, r6, r2
    cda8:	043a      	lsls	r2, r7, #16
    cdaa:	4647      	mov	r7, r8
    cdac:	043f      	lsls	r7, r7, #16
    cdae:	0c3f      	lsrs	r7, r7, #16
    cdb0:	46b8      	mov	r8, r7
    cdb2:	1c2f      	adds	r7, r5, #0
    cdb4:	4367      	muls	r7, r4
    cdb6:	435d      	muls	r5, r3
    cdb8:	4344      	muls	r4, r0
    cdba:	4358      	muls	r0, r3
    cdbc:	1965      	adds	r5, r4, r5
    cdbe:	9001      	str	r0, [sp, #4]
    cdc0:	0c38      	lsrs	r0, r7, #16
    cdc2:	182d      	adds	r5, r5, r0
    cdc4:	4442      	add	r2, r8
    cdc6:	46b8      	mov	r8, r7
    cdc8:	42ac      	cmp	r4, r5
    cdca:	d904      	bls.n	cdd6 <__aeabi_dmul+0x2ce>
    cdcc:	9801      	ldr	r0, [sp, #4]
    cdce:	2380      	movs	r3, #128	; 0x80
    cdd0:	025b      	lsls	r3, r3, #9
    cdd2:	18c0      	adds	r0, r0, r3
    cdd4:	9001      	str	r0, [sp, #4]
    cdd6:	9c03      	ldr	r4, [sp, #12]
    cdd8:	9f02      	ldr	r7, [sp, #8]
    cdda:	1c20      	adds	r0, r4, #0
    cddc:	4460      	add	r0, ip
    cdde:	19c0      	adds	r0, r0, r7
    cde0:	4560      	cmp	r0, ip
    cde2:	41a4      	sbcs	r4, r4
    cde4:	4647      	mov	r7, r8
    cde6:	4264      	negs	r4, r4
    cde8:	46a4      	mov	ip, r4
    cdea:	042b      	lsls	r3, r5, #16
    cdec:	043c      	lsls	r4, r7, #16
    cdee:	4699      	mov	r9, r3
    cdf0:	0c24      	lsrs	r4, r4, #16
    cdf2:	444c      	add	r4, r9
    cdf4:	46a0      	mov	r8, r4
    cdf6:	44d8      	add	r8, fp
    cdf8:	1880      	adds	r0, r0, r2
    cdfa:	46c2      	mov	sl, r8
    cdfc:	44e2      	add	sl, ip
    cdfe:	4290      	cmp	r0, r2
    ce00:	4192      	sbcs	r2, r2
    ce02:	4657      	mov	r7, sl
    ce04:	4252      	negs	r2, r2
    ce06:	4691      	mov	r9, r2
    ce08:	19f2      	adds	r2, r6, r7
    ce0a:	45e2      	cmp	sl, ip
    ce0c:	41bf      	sbcs	r7, r7
    ce0e:	427f      	negs	r7, r7
    ce10:	464b      	mov	r3, r9
    ce12:	46bc      	mov	ip, r7
    ce14:	45d8      	cmp	r8, fp
    ce16:	41bf      	sbcs	r7, r7
    ce18:	18d4      	adds	r4, r2, r3
    ce1a:	427f      	negs	r7, r7
    ce1c:	4663      	mov	r3, ip
    ce1e:	431f      	orrs	r7, r3
    ce20:	0c2d      	lsrs	r5, r5, #16
    ce22:	197f      	adds	r7, r7, r5
    ce24:	42b2      	cmp	r2, r6
    ce26:	4192      	sbcs	r2, r2
    ce28:	454c      	cmp	r4, r9
    ce2a:	41ad      	sbcs	r5, r5
    ce2c:	4252      	negs	r2, r2
    ce2e:	426d      	negs	r5, r5
    ce30:	4315      	orrs	r5, r2
    ce32:	9e01      	ldr	r6, [sp, #4]
    ce34:	197d      	adds	r5, r7, r5
    ce36:	19ab      	adds	r3, r5, r6
    ce38:	0de2      	lsrs	r2, r4, #23
    ce3a:	025b      	lsls	r3, r3, #9
    ce3c:	9f05      	ldr	r7, [sp, #20]
    ce3e:	4313      	orrs	r3, r2
    ce40:	0242      	lsls	r2, r0, #9
    ce42:	433a      	orrs	r2, r7
    ce44:	469a      	mov	sl, r3
    ce46:	1e53      	subs	r3, r2, #1
    ce48:	419a      	sbcs	r2, r3
    ce4a:	0dc3      	lsrs	r3, r0, #23
    ce4c:	1c10      	adds	r0, r2, #0
    ce4e:	4318      	orrs	r0, r3
    ce50:	0264      	lsls	r4, r4, #9
    ce52:	4320      	orrs	r0, r4
    ce54:	4680      	mov	r8, r0
    ce56:	4650      	mov	r0, sl
    ce58:	01c0      	lsls	r0, r0, #7
    ce5a:	d50d      	bpl.n	ce78 <__aeabi_dmul+0x370>
    ce5c:	4645      	mov	r5, r8
    ce5e:	2201      	movs	r2, #1
    ce60:	4656      	mov	r6, sl
    ce62:	9c04      	ldr	r4, [sp, #16]
    ce64:	086b      	lsrs	r3, r5, #1
    ce66:	402a      	ands	r2, r5
    ce68:	431a      	orrs	r2, r3
    ce6a:	07f3      	lsls	r3, r6, #31
    ce6c:	3401      	adds	r4, #1
    ce6e:	431a      	orrs	r2, r3
    ce70:	0876      	lsrs	r6, r6, #1
    ce72:	9404      	str	r4, [sp, #16]
    ce74:	4690      	mov	r8, r2
    ce76:	46b2      	mov	sl, r6
    ce78:	9e04      	ldr	r6, [sp, #16]
    ce7a:	4f63      	ldr	r7, [pc, #396]	; (d008 <__aeabi_dmul+0x500>)
    ce7c:	19f3      	adds	r3, r6, r7
    ce7e:	2b00      	cmp	r3, #0
    ce80:	dd61      	ble.n	cf46 <__aeabi_dmul+0x43e>
    ce82:	4640      	mov	r0, r8
    ce84:	0740      	lsls	r0, r0, #29
    ce86:	d00b      	beq.n	cea0 <__aeabi_dmul+0x398>
    ce88:	220f      	movs	r2, #15
    ce8a:	4644      	mov	r4, r8
    ce8c:	4022      	ands	r2, r4
    ce8e:	2a04      	cmp	r2, #4
    ce90:	d006      	beq.n	cea0 <__aeabi_dmul+0x398>
    ce92:	4642      	mov	r2, r8
    ce94:	3204      	adds	r2, #4
    ce96:	4542      	cmp	r2, r8
    ce98:	4180      	sbcs	r0, r0
    ce9a:	4240      	negs	r0, r0
    ce9c:	4482      	add	sl, r0
    ce9e:	4690      	mov	r8, r2
    cea0:	4655      	mov	r5, sl
    cea2:	01ed      	lsls	r5, r5, #7
    cea4:	d507      	bpl.n	ceb6 <__aeabi_dmul+0x3ae>
    cea6:	4b59      	ldr	r3, [pc, #356]	; (d00c <__aeabi_dmul+0x504>)
    cea8:	4656      	mov	r6, sl
    ceaa:	9f04      	ldr	r7, [sp, #16]
    ceac:	2080      	movs	r0, #128	; 0x80
    ceae:	401e      	ands	r6, r3
    ceb0:	00c0      	lsls	r0, r0, #3
    ceb2:	46b2      	mov	sl, r6
    ceb4:	183b      	adds	r3, r7, r0
    ceb6:	4a56      	ldr	r2, [pc, #344]	; (d010 <__aeabi_dmul+0x508>)
    ceb8:	4293      	cmp	r3, r2
    ceba:	dd00      	ble.n	cebe <__aeabi_dmul+0x3b6>
    cebc:	e6ea      	b.n	cc94 <__aeabi_dmul+0x18c>
    cebe:	4644      	mov	r4, r8
    cec0:	4655      	mov	r5, sl
    cec2:	08e2      	lsrs	r2, r4, #3
    cec4:	0768      	lsls	r0, r5, #29
    cec6:	4310      	orrs	r0, r2
    cec8:	2201      	movs	r2, #1
    ceca:	026c      	lsls	r4, r5, #9
    cecc:	055b      	lsls	r3, r3, #21
    cece:	400a      	ands	r2, r1
    ced0:	4680      	mov	r8, r0
    ced2:	0b24      	lsrs	r4, r4, #12
    ced4:	0d5b      	lsrs	r3, r3, #21
    ced6:	4691      	mov	r9, r2
    ced8:	e67b      	b.n	cbd2 <__aeabi_dmul+0xca>
    ceda:	46da      	mov	sl, fp
    cedc:	4690      	mov	r8, r2
    cede:	1c1d      	adds	r5, r3, #0
    cee0:	e669      	b.n	cbb6 <__aeabi_dmul+0xae>
    cee2:	2480      	movs	r4, #128	; 0x80
    cee4:	0324      	lsls	r4, r4, #12
    cee6:	4657      	mov	r7, sl
    cee8:	4227      	tst	r7, r4
    ceea:	d11c      	bne.n	cf26 <__aeabi_dmul+0x41e>
    ceec:	433c      	orrs	r4, r7
    ceee:	0324      	lsls	r4, r4, #12
    cef0:	0b24      	lsrs	r4, r4, #12
    cef2:	4b48      	ldr	r3, [pc, #288]	; (d014 <__aeabi_dmul+0x50c>)
    cef4:	e66d      	b.n	cbd2 <__aeabi_dmul+0xca>
    cef6:	1c03      	adds	r3, r0, #0
    cef8:	3b28      	subs	r3, #40	; 0x28
    cefa:	1c31      	adds	r1, r6, #0
    cefc:	4099      	lsls	r1, r3
    cefe:	468b      	mov	fp, r1
    cf00:	2200      	movs	r2, #0
    cf02:	e6c3      	b.n	cc8c <__aeabi_dmul+0x184>
    cf04:	1c30      	adds	r0, r6, #0
    cf06:	f000 fd47 	bl	d998 <__clzsi2>
    cf0a:	3020      	adds	r0, #32
    cf0c:	e6ad      	b.n	cc6a <__aeabi_dmul+0x162>
    cf0e:	3b28      	subs	r3, #40	; 0x28
    cf10:	1c21      	adds	r1, r4, #0
    cf12:	4099      	lsls	r1, r3
    cf14:	2200      	movs	r2, #0
    cf16:	468a      	mov	sl, r1
    cf18:	4690      	mov	r8, r2
    cf1a:	e68e      	b.n	cc3a <__aeabi_dmul+0x132>
    cf1c:	1c20      	adds	r0, r4, #0
    cf1e:	f000 fd3b 	bl	d998 <__clzsi2>
    cf22:	3020      	adds	r0, #32
    cf24:	e678      	b.n	cc18 <__aeabi_dmul+0x110>
    cf26:	4658      	mov	r0, fp
    cf28:	4220      	tst	r0, r4
    cf2a:	d107      	bne.n	cf3c <__aeabi_dmul+0x434>
    cf2c:	4304      	orrs	r4, r0
    cf2e:	9903      	ldr	r1, [sp, #12]
    cf30:	0324      	lsls	r4, r4, #12
    cf32:	0b24      	lsrs	r4, r4, #12
    cf34:	4689      	mov	r9, r1
    cf36:	4690      	mov	r8, r2
    cf38:	4b36      	ldr	r3, [pc, #216]	; (d014 <__aeabi_dmul+0x50c>)
    cf3a:	e64a      	b.n	cbd2 <__aeabi_dmul+0xca>
    cf3c:	433c      	orrs	r4, r7
    cf3e:	0324      	lsls	r4, r4, #12
    cf40:	0b24      	lsrs	r4, r4, #12
    cf42:	4b34      	ldr	r3, [pc, #208]	; (d014 <__aeabi_dmul+0x50c>)
    cf44:	e645      	b.n	cbd2 <__aeabi_dmul+0xca>
    cf46:	4b34      	ldr	r3, [pc, #208]	; (d018 <__aeabi_dmul+0x510>)
    cf48:	9e04      	ldr	r6, [sp, #16]
    cf4a:	1b9b      	subs	r3, r3, r6
    cf4c:	2b38      	cmp	r3, #56	; 0x38
    cf4e:	dd06      	ble.n	cf5e <__aeabi_dmul+0x456>
    cf50:	2301      	movs	r3, #1
    cf52:	400b      	ands	r3, r1
    cf54:	2400      	movs	r4, #0
    cf56:	4699      	mov	r9, r3
    cf58:	46a0      	mov	r8, r4
    cf5a:	2300      	movs	r3, #0
    cf5c:	e639      	b.n	cbd2 <__aeabi_dmul+0xca>
    cf5e:	2b1f      	cmp	r3, #31
    cf60:	dc25      	bgt.n	cfae <__aeabi_dmul+0x4a6>
    cf62:	9c04      	ldr	r4, [sp, #16]
    cf64:	4d2d      	ldr	r5, [pc, #180]	; (d01c <__aeabi_dmul+0x514>)
    cf66:	4646      	mov	r6, r8
    cf68:	1960      	adds	r0, r4, r5
    cf6a:	4652      	mov	r2, sl
    cf6c:	4644      	mov	r4, r8
    cf6e:	4086      	lsls	r6, r0
    cf70:	40dc      	lsrs	r4, r3
    cf72:	4082      	lsls	r2, r0
    cf74:	4657      	mov	r7, sl
    cf76:	1c30      	adds	r0, r6, #0
    cf78:	4322      	orrs	r2, r4
    cf7a:	40df      	lsrs	r7, r3
    cf7c:	1e44      	subs	r4, r0, #1
    cf7e:	41a0      	sbcs	r0, r4
    cf80:	4302      	orrs	r2, r0
    cf82:	1c3b      	adds	r3, r7, #0
    cf84:	0754      	lsls	r4, r2, #29
    cf86:	d009      	beq.n	cf9c <__aeabi_dmul+0x494>
    cf88:	200f      	movs	r0, #15
    cf8a:	4010      	ands	r0, r2
    cf8c:	2804      	cmp	r0, #4
    cf8e:	d005      	beq.n	cf9c <__aeabi_dmul+0x494>
    cf90:	1d10      	adds	r0, r2, #4
    cf92:	4290      	cmp	r0, r2
    cf94:	4192      	sbcs	r2, r2
    cf96:	4252      	negs	r2, r2
    cf98:	189b      	adds	r3, r3, r2
    cf9a:	1c02      	adds	r2, r0, #0
    cf9c:	021d      	lsls	r5, r3, #8
    cf9e:	d51a      	bpl.n	cfd6 <__aeabi_dmul+0x4ce>
    cfa0:	2301      	movs	r3, #1
    cfa2:	400b      	ands	r3, r1
    cfa4:	2400      	movs	r4, #0
    cfa6:	4699      	mov	r9, r3
    cfa8:	46a0      	mov	r8, r4
    cfaa:	2301      	movs	r3, #1
    cfac:	e611      	b.n	cbd2 <__aeabi_dmul+0xca>
    cfae:	481c      	ldr	r0, [pc, #112]	; (d020 <__aeabi_dmul+0x518>)
    cfb0:	9c04      	ldr	r4, [sp, #16]
    cfb2:	4655      	mov	r5, sl
    cfb4:	1b00      	subs	r0, r0, r4
    cfb6:	40c5      	lsrs	r5, r0
    cfb8:	1c28      	adds	r0, r5, #0
    cfba:	2b20      	cmp	r3, #32
    cfbc:	d016      	beq.n	cfec <__aeabi_dmul+0x4e4>
    cfbe:	4e19      	ldr	r6, [pc, #100]	; (d024 <__aeabi_dmul+0x51c>)
    cfc0:	4657      	mov	r7, sl
    cfc2:	19a2      	adds	r2, r4, r6
    cfc4:	4097      	lsls	r7, r2
    cfc6:	1c3a      	adds	r2, r7, #0
    cfc8:	4643      	mov	r3, r8
    cfca:	431a      	orrs	r2, r3
    cfcc:	1e53      	subs	r3, r2, #1
    cfce:	419a      	sbcs	r2, r3
    cfd0:	4302      	orrs	r2, r0
    cfd2:	2300      	movs	r3, #0
    cfd4:	e7d6      	b.n	cf84 <__aeabi_dmul+0x47c>
    cfd6:	0758      	lsls	r0, r3, #29
    cfd8:	025b      	lsls	r3, r3, #9
    cfda:	08d2      	lsrs	r2, r2, #3
    cfdc:	0b1c      	lsrs	r4, r3, #12
    cfde:	2301      	movs	r3, #1
    cfe0:	400b      	ands	r3, r1
    cfe2:	4310      	orrs	r0, r2
    cfe4:	4699      	mov	r9, r3
    cfe6:	4680      	mov	r8, r0
    cfe8:	2300      	movs	r3, #0
    cfea:	e5f2      	b.n	cbd2 <__aeabi_dmul+0xca>
    cfec:	2200      	movs	r2, #0
    cfee:	e7eb      	b.n	cfc8 <__aeabi_dmul+0x4c0>
    cff0:	2480      	movs	r4, #128	; 0x80
    cff2:	0324      	lsls	r4, r4, #12
    cff4:	4650      	mov	r0, sl
    cff6:	2301      	movs	r3, #1
    cff8:	4304      	orrs	r4, r0
    cffa:	4019      	ands	r1, r3
    cffc:	0324      	lsls	r4, r4, #12
    cffe:	0b24      	lsrs	r4, r4, #12
    d000:	4689      	mov	r9, r1
    d002:	4b04      	ldr	r3, [pc, #16]	; (d014 <__aeabi_dmul+0x50c>)
    d004:	e5e5      	b.n	cbd2 <__aeabi_dmul+0xca>
    d006:	46c0      	nop			; (mov r8, r8)
    d008:	000003ff 	.word	0x000003ff
    d00c:	feffffff 	.word	0xfeffffff
    d010:	000007fe 	.word	0x000007fe
    d014:	000007ff 	.word	0x000007ff
    d018:	fffffc02 	.word	0xfffffc02
    d01c:	0000041e 	.word	0x0000041e
    d020:	fffffbe2 	.word	0xfffffbe2
    d024:	0000043e 	.word	0x0000043e

0000d028 <__aeabi_dsub>:
    d028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d02a:	465f      	mov	r7, fp
    d02c:	4656      	mov	r6, sl
    d02e:	4644      	mov	r4, r8
    d030:	464d      	mov	r5, r9
    d032:	b4f0      	push	{r4, r5, r6, r7}
    d034:	030c      	lsls	r4, r1, #12
    d036:	004d      	lsls	r5, r1, #1
    d038:	0fcf      	lsrs	r7, r1, #31
    d03a:	0a61      	lsrs	r1, r4, #9
    d03c:	0f44      	lsrs	r4, r0, #29
    d03e:	4321      	orrs	r1, r4
    d040:	00c4      	lsls	r4, r0, #3
    d042:	0318      	lsls	r0, r3, #12
    d044:	0fde      	lsrs	r6, r3, #31
    d046:	4680      	mov	r8, r0
    d048:	46b4      	mov	ip, r6
    d04a:	4646      	mov	r6, r8
    d04c:	0058      	lsls	r0, r3, #1
    d04e:	0a76      	lsrs	r6, r6, #9
    d050:	0f53      	lsrs	r3, r2, #29
    d052:	4333      	orrs	r3, r6
    d054:	00d6      	lsls	r6, r2, #3
    d056:	4ad1      	ldr	r2, [pc, #836]	; (d39c <__aeabi_dsub+0x374>)
    d058:	0d6d      	lsrs	r5, r5, #21
    d05a:	46ba      	mov	sl, r7
    d05c:	0d40      	lsrs	r0, r0, #21
    d05e:	46b3      	mov	fp, r6
    d060:	4290      	cmp	r0, r2
    d062:	d100      	bne.n	d066 <__aeabi_dsub+0x3e>
    d064:	e0f5      	b.n	d252 <__aeabi_dsub+0x22a>
    d066:	4662      	mov	r2, ip
    d068:	2601      	movs	r6, #1
    d06a:	4072      	eors	r2, r6
    d06c:	4694      	mov	ip, r2
    d06e:	4567      	cmp	r7, ip
    d070:	d100      	bne.n	d074 <__aeabi_dsub+0x4c>
    d072:	e0ab      	b.n	d1cc <__aeabi_dsub+0x1a4>
    d074:	1a2f      	subs	r7, r5, r0
    d076:	2f00      	cmp	r7, #0
    d078:	dc00      	bgt.n	d07c <__aeabi_dsub+0x54>
    d07a:	e111      	b.n	d2a0 <__aeabi_dsub+0x278>
    d07c:	2800      	cmp	r0, #0
    d07e:	d13e      	bne.n	d0fe <__aeabi_dsub+0xd6>
    d080:	4658      	mov	r0, fp
    d082:	4318      	orrs	r0, r3
    d084:	d000      	beq.n	d088 <__aeabi_dsub+0x60>
    d086:	e0f1      	b.n	d26c <__aeabi_dsub+0x244>
    d088:	0760      	lsls	r0, r4, #29
    d08a:	d100      	bne.n	d08e <__aeabi_dsub+0x66>
    d08c:	e097      	b.n	d1be <__aeabi_dsub+0x196>
    d08e:	230f      	movs	r3, #15
    d090:	4023      	ands	r3, r4
    d092:	2b04      	cmp	r3, #4
    d094:	d100      	bne.n	d098 <__aeabi_dsub+0x70>
    d096:	e122      	b.n	d2de <__aeabi_dsub+0x2b6>
    d098:	1d22      	adds	r2, r4, #4
    d09a:	42a2      	cmp	r2, r4
    d09c:	41a4      	sbcs	r4, r4
    d09e:	4264      	negs	r4, r4
    d0a0:	2380      	movs	r3, #128	; 0x80
    d0a2:	1909      	adds	r1, r1, r4
    d0a4:	041b      	lsls	r3, r3, #16
    d0a6:	2701      	movs	r7, #1
    d0a8:	4650      	mov	r0, sl
    d0aa:	400b      	ands	r3, r1
    d0ac:	4007      	ands	r7, r0
    d0ae:	1c14      	adds	r4, r2, #0
    d0b0:	2b00      	cmp	r3, #0
    d0b2:	d100      	bne.n	d0b6 <__aeabi_dsub+0x8e>
    d0b4:	e079      	b.n	d1aa <__aeabi_dsub+0x182>
    d0b6:	4bb9      	ldr	r3, [pc, #740]	; (d39c <__aeabi_dsub+0x374>)
    d0b8:	3501      	adds	r5, #1
    d0ba:	429d      	cmp	r5, r3
    d0bc:	d100      	bne.n	d0c0 <__aeabi_dsub+0x98>
    d0be:	e10b      	b.n	d2d8 <__aeabi_dsub+0x2b0>
    d0c0:	4bb7      	ldr	r3, [pc, #732]	; (d3a0 <__aeabi_dsub+0x378>)
    d0c2:	08e4      	lsrs	r4, r4, #3
    d0c4:	4019      	ands	r1, r3
    d0c6:	0748      	lsls	r0, r1, #29
    d0c8:	0249      	lsls	r1, r1, #9
    d0ca:	4304      	orrs	r4, r0
    d0cc:	0b0b      	lsrs	r3, r1, #12
    d0ce:	2000      	movs	r0, #0
    d0d0:	2100      	movs	r1, #0
    d0d2:	031b      	lsls	r3, r3, #12
    d0d4:	0b1a      	lsrs	r2, r3, #12
    d0d6:	0d0b      	lsrs	r3, r1, #20
    d0d8:	056d      	lsls	r5, r5, #21
    d0da:	051b      	lsls	r3, r3, #20
    d0dc:	4313      	orrs	r3, r2
    d0de:	086a      	lsrs	r2, r5, #1
    d0e0:	4db0      	ldr	r5, [pc, #704]	; (d3a4 <__aeabi_dsub+0x37c>)
    d0e2:	07ff      	lsls	r7, r7, #31
    d0e4:	401d      	ands	r5, r3
    d0e6:	4315      	orrs	r5, r2
    d0e8:	006d      	lsls	r5, r5, #1
    d0ea:	086d      	lsrs	r5, r5, #1
    d0ec:	1c29      	adds	r1, r5, #0
    d0ee:	4339      	orrs	r1, r7
    d0f0:	1c20      	adds	r0, r4, #0
    d0f2:	bc3c      	pop	{r2, r3, r4, r5}
    d0f4:	4690      	mov	r8, r2
    d0f6:	4699      	mov	r9, r3
    d0f8:	46a2      	mov	sl, r4
    d0fa:	46ab      	mov	fp, r5
    d0fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d0fe:	48a7      	ldr	r0, [pc, #668]	; (d39c <__aeabi_dsub+0x374>)
    d100:	4285      	cmp	r5, r0
    d102:	d0c1      	beq.n	d088 <__aeabi_dsub+0x60>
    d104:	2080      	movs	r0, #128	; 0x80
    d106:	0400      	lsls	r0, r0, #16
    d108:	4303      	orrs	r3, r0
    d10a:	2f38      	cmp	r7, #56	; 0x38
    d10c:	dd00      	ble.n	d110 <__aeabi_dsub+0xe8>
    d10e:	e0fd      	b.n	d30c <__aeabi_dsub+0x2e4>
    d110:	2f1f      	cmp	r7, #31
    d112:	dd00      	ble.n	d116 <__aeabi_dsub+0xee>
    d114:	e131      	b.n	d37a <__aeabi_dsub+0x352>
    d116:	2020      	movs	r0, #32
    d118:	1bc0      	subs	r0, r0, r7
    d11a:	1c1a      	adds	r2, r3, #0
    d11c:	465e      	mov	r6, fp
    d11e:	4082      	lsls	r2, r0
    d120:	40fe      	lsrs	r6, r7
    d122:	4332      	orrs	r2, r6
    d124:	4694      	mov	ip, r2
    d126:	465a      	mov	r2, fp
    d128:	4082      	lsls	r2, r0
    d12a:	1c10      	adds	r0, r2, #0
    d12c:	1e42      	subs	r2, r0, #1
    d12e:	4190      	sbcs	r0, r2
    d130:	40fb      	lsrs	r3, r7
    d132:	4662      	mov	r2, ip
    d134:	4302      	orrs	r2, r0
    d136:	1c1f      	adds	r7, r3, #0
    d138:	1aa2      	subs	r2, r4, r2
    d13a:	4294      	cmp	r4, r2
    d13c:	41a4      	sbcs	r4, r4
    d13e:	4264      	negs	r4, r4
    d140:	1bc9      	subs	r1, r1, r7
    d142:	1b09      	subs	r1, r1, r4
    d144:	1c14      	adds	r4, r2, #0
    d146:	020a      	lsls	r2, r1, #8
    d148:	d59e      	bpl.n	d088 <__aeabi_dsub+0x60>
    d14a:	0249      	lsls	r1, r1, #9
    d14c:	0a4f      	lsrs	r7, r1, #9
    d14e:	2f00      	cmp	r7, #0
    d150:	d100      	bne.n	d154 <__aeabi_dsub+0x12c>
    d152:	e0d6      	b.n	d302 <__aeabi_dsub+0x2da>
    d154:	1c38      	adds	r0, r7, #0
    d156:	f000 fc1f 	bl	d998 <__clzsi2>
    d15a:	1c02      	adds	r2, r0, #0
    d15c:	3a08      	subs	r2, #8
    d15e:	2a1f      	cmp	r2, #31
    d160:	dd00      	ble.n	d164 <__aeabi_dsub+0x13c>
    d162:	e0c3      	b.n	d2ec <__aeabi_dsub+0x2c4>
    d164:	2128      	movs	r1, #40	; 0x28
    d166:	1c23      	adds	r3, r4, #0
    d168:	1a09      	subs	r1, r1, r0
    d16a:	4097      	lsls	r7, r2
    d16c:	40cb      	lsrs	r3, r1
    d16e:	431f      	orrs	r7, r3
    d170:	4094      	lsls	r4, r2
    d172:	4295      	cmp	r5, r2
    d174:	dd00      	ble.n	d178 <__aeabi_dsub+0x150>
    d176:	e0c0      	b.n	d2fa <__aeabi_dsub+0x2d2>
    d178:	1b55      	subs	r5, r2, r5
    d17a:	1c69      	adds	r1, r5, #1
    d17c:	291f      	cmp	r1, #31
    d17e:	dd00      	ble.n	d182 <__aeabi_dsub+0x15a>
    d180:	e0ea      	b.n	d358 <__aeabi_dsub+0x330>
    d182:	221f      	movs	r2, #31
    d184:	1b55      	subs	r5, r2, r5
    d186:	1c3b      	adds	r3, r7, #0
    d188:	1c22      	adds	r2, r4, #0
    d18a:	40ab      	lsls	r3, r5
    d18c:	40ca      	lsrs	r2, r1
    d18e:	40ac      	lsls	r4, r5
    d190:	1e65      	subs	r5, r4, #1
    d192:	41ac      	sbcs	r4, r5
    d194:	4313      	orrs	r3, r2
    d196:	40cf      	lsrs	r7, r1
    d198:	431c      	orrs	r4, r3
    d19a:	1c39      	adds	r1, r7, #0
    d19c:	2500      	movs	r5, #0
    d19e:	e773      	b.n	d088 <__aeabi_dsub+0x60>
    d1a0:	2180      	movs	r1, #128	; 0x80
    d1a2:	4d7e      	ldr	r5, [pc, #504]	; (d39c <__aeabi_dsub+0x374>)
    d1a4:	2700      	movs	r7, #0
    d1a6:	03c9      	lsls	r1, r1, #15
    d1a8:	2400      	movs	r4, #0
    d1aa:	4b7c      	ldr	r3, [pc, #496]	; (d39c <__aeabi_dsub+0x374>)
    d1ac:	0748      	lsls	r0, r1, #29
    d1ae:	08e4      	lsrs	r4, r4, #3
    d1b0:	4304      	orrs	r4, r0
    d1b2:	08c9      	lsrs	r1, r1, #3
    d1b4:	429d      	cmp	r5, r3
    d1b6:	d050      	beq.n	d25a <__aeabi_dsub+0x232>
    d1b8:	0309      	lsls	r1, r1, #12
    d1ba:	0b0b      	lsrs	r3, r1, #12
    d1bc:	e787      	b.n	d0ce <__aeabi_dsub+0xa6>
    d1be:	2380      	movs	r3, #128	; 0x80
    d1c0:	041b      	lsls	r3, r3, #16
    d1c2:	2701      	movs	r7, #1
    d1c4:	4652      	mov	r2, sl
    d1c6:	400b      	ands	r3, r1
    d1c8:	4017      	ands	r7, r2
    d1ca:	e771      	b.n	d0b0 <__aeabi_dsub+0x88>
    d1cc:	1a2a      	subs	r2, r5, r0
    d1ce:	4694      	mov	ip, r2
    d1d0:	2a00      	cmp	r2, #0
    d1d2:	dc00      	bgt.n	d1d6 <__aeabi_dsub+0x1ae>
    d1d4:	e0a1      	b.n	d31a <__aeabi_dsub+0x2f2>
    d1d6:	2800      	cmp	r0, #0
    d1d8:	d054      	beq.n	d284 <__aeabi_dsub+0x25c>
    d1da:	4870      	ldr	r0, [pc, #448]	; (d39c <__aeabi_dsub+0x374>)
    d1dc:	4285      	cmp	r5, r0
    d1de:	d100      	bne.n	d1e2 <__aeabi_dsub+0x1ba>
    d1e0:	e752      	b.n	d088 <__aeabi_dsub+0x60>
    d1e2:	2080      	movs	r0, #128	; 0x80
    d1e4:	0400      	lsls	r0, r0, #16
    d1e6:	4303      	orrs	r3, r0
    d1e8:	4660      	mov	r0, ip
    d1ea:	2838      	cmp	r0, #56	; 0x38
    d1ec:	dd00      	ble.n	d1f0 <__aeabi_dsub+0x1c8>
    d1ee:	e10e      	b.n	d40e <__aeabi_dsub+0x3e6>
    d1f0:	281f      	cmp	r0, #31
    d1f2:	dd00      	ble.n	d1f6 <__aeabi_dsub+0x1ce>
    d1f4:	e157      	b.n	d4a6 <__aeabi_dsub+0x47e>
    d1f6:	4662      	mov	r2, ip
    d1f8:	2020      	movs	r0, #32
    d1fa:	1a80      	subs	r0, r0, r2
    d1fc:	1c1e      	adds	r6, r3, #0
    d1fe:	4086      	lsls	r6, r0
    d200:	46b1      	mov	r9, r6
    d202:	465e      	mov	r6, fp
    d204:	40d6      	lsrs	r6, r2
    d206:	464a      	mov	r2, r9
    d208:	4332      	orrs	r2, r6
    d20a:	465e      	mov	r6, fp
    d20c:	4086      	lsls	r6, r0
    d20e:	4690      	mov	r8, r2
    d210:	1c30      	adds	r0, r6, #0
    d212:	1e42      	subs	r2, r0, #1
    d214:	4190      	sbcs	r0, r2
    d216:	4642      	mov	r2, r8
    d218:	4302      	orrs	r2, r0
    d21a:	4660      	mov	r0, ip
    d21c:	40c3      	lsrs	r3, r0
    d21e:	1912      	adds	r2, r2, r4
    d220:	42a2      	cmp	r2, r4
    d222:	41a4      	sbcs	r4, r4
    d224:	4264      	negs	r4, r4
    d226:	1859      	adds	r1, r3, r1
    d228:	1909      	adds	r1, r1, r4
    d22a:	1c14      	adds	r4, r2, #0
    d22c:	0208      	lsls	r0, r1, #8
    d22e:	d400      	bmi.n	d232 <__aeabi_dsub+0x20a>
    d230:	e72a      	b.n	d088 <__aeabi_dsub+0x60>
    d232:	4b5a      	ldr	r3, [pc, #360]	; (d39c <__aeabi_dsub+0x374>)
    d234:	3501      	adds	r5, #1
    d236:	429d      	cmp	r5, r3
    d238:	d100      	bne.n	d23c <__aeabi_dsub+0x214>
    d23a:	e131      	b.n	d4a0 <__aeabi_dsub+0x478>
    d23c:	4b58      	ldr	r3, [pc, #352]	; (d3a0 <__aeabi_dsub+0x378>)
    d23e:	0860      	lsrs	r0, r4, #1
    d240:	4019      	ands	r1, r3
    d242:	2301      	movs	r3, #1
    d244:	4023      	ands	r3, r4
    d246:	1c1c      	adds	r4, r3, #0
    d248:	4304      	orrs	r4, r0
    d24a:	07cb      	lsls	r3, r1, #31
    d24c:	431c      	orrs	r4, r3
    d24e:	0849      	lsrs	r1, r1, #1
    d250:	e71a      	b.n	d088 <__aeabi_dsub+0x60>
    d252:	431e      	orrs	r6, r3
    d254:	d000      	beq.n	d258 <__aeabi_dsub+0x230>
    d256:	e70a      	b.n	d06e <__aeabi_dsub+0x46>
    d258:	e705      	b.n	d066 <__aeabi_dsub+0x3e>
    d25a:	1c23      	adds	r3, r4, #0
    d25c:	430b      	orrs	r3, r1
    d25e:	d03b      	beq.n	d2d8 <__aeabi_dsub+0x2b0>
    d260:	2380      	movs	r3, #128	; 0x80
    d262:	031b      	lsls	r3, r3, #12
    d264:	430b      	orrs	r3, r1
    d266:	031b      	lsls	r3, r3, #12
    d268:	0b1b      	lsrs	r3, r3, #12
    d26a:	e730      	b.n	d0ce <__aeabi_dsub+0xa6>
    d26c:	3f01      	subs	r7, #1
    d26e:	2f00      	cmp	r7, #0
    d270:	d16d      	bne.n	d34e <__aeabi_dsub+0x326>
    d272:	465e      	mov	r6, fp
    d274:	1ba2      	subs	r2, r4, r6
    d276:	4294      	cmp	r4, r2
    d278:	41a4      	sbcs	r4, r4
    d27a:	4264      	negs	r4, r4
    d27c:	1ac9      	subs	r1, r1, r3
    d27e:	1b09      	subs	r1, r1, r4
    d280:	1c14      	adds	r4, r2, #0
    d282:	e760      	b.n	d146 <__aeabi_dsub+0x11e>
    d284:	4658      	mov	r0, fp
    d286:	4318      	orrs	r0, r3
    d288:	d100      	bne.n	d28c <__aeabi_dsub+0x264>
    d28a:	e6fd      	b.n	d088 <__aeabi_dsub+0x60>
    d28c:	2601      	movs	r6, #1
    d28e:	4276      	negs	r6, r6
    d290:	44b4      	add	ip, r6
    d292:	4660      	mov	r0, ip
    d294:	2800      	cmp	r0, #0
    d296:	d000      	beq.n	d29a <__aeabi_dsub+0x272>
    d298:	e0d0      	b.n	d43c <__aeabi_dsub+0x414>
    d29a:	465e      	mov	r6, fp
    d29c:	1932      	adds	r2, r6, r4
    d29e:	e7bf      	b.n	d220 <__aeabi_dsub+0x1f8>
    d2a0:	2f00      	cmp	r7, #0
    d2a2:	d000      	beq.n	d2a6 <__aeabi_dsub+0x27e>
    d2a4:	e080      	b.n	d3a8 <__aeabi_dsub+0x380>
    d2a6:	1c68      	adds	r0, r5, #1
    d2a8:	0540      	lsls	r0, r0, #21
    d2aa:	0d40      	lsrs	r0, r0, #21
    d2ac:	2801      	cmp	r0, #1
    d2ae:	dc00      	bgt.n	d2b2 <__aeabi_dsub+0x28a>
    d2b0:	e0e8      	b.n	d484 <__aeabi_dsub+0x45c>
    d2b2:	465a      	mov	r2, fp
    d2b4:	1aa2      	subs	r2, r4, r2
    d2b6:	4294      	cmp	r4, r2
    d2b8:	41bf      	sbcs	r7, r7
    d2ba:	1ac8      	subs	r0, r1, r3
    d2bc:	427f      	negs	r7, r7
    d2be:	1bc7      	subs	r7, r0, r7
    d2c0:	023e      	lsls	r6, r7, #8
    d2c2:	d400      	bmi.n	d2c6 <__aeabi_dsub+0x29e>
    d2c4:	e098      	b.n	d3f8 <__aeabi_dsub+0x3d0>
    d2c6:	4658      	mov	r0, fp
    d2c8:	1b04      	subs	r4, r0, r4
    d2ca:	45a3      	cmp	fp, r4
    d2cc:	4192      	sbcs	r2, r2
    d2ce:	1a59      	subs	r1, r3, r1
    d2d0:	4252      	negs	r2, r2
    d2d2:	1a8f      	subs	r7, r1, r2
    d2d4:	46e2      	mov	sl, ip
    d2d6:	e73a      	b.n	d14e <__aeabi_dsub+0x126>
    d2d8:	2300      	movs	r3, #0
    d2da:	2400      	movs	r4, #0
    d2dc:	e6f7      	b.n	d0ce <__aeabi_dsub+0xa6>
    d2de:	2380      	movs	r3, #128	; 0x80
    d2e0:	041b      	lsls	r3, r3, #16
    d2e2:	2701      	movs	r7, #1
    d2e4:	4656      	mov	r6, sl
    d2e6:	400b      	ands	r3, r1
    d2e8:	4037      	ands	r7, r6
    d2ea:	e6e1      	b.n	d0b0 <__aeabi_dsub+0x88>
    d2ec:	1c27      	adds	r7, r4, #0
    d2ee:	3828      	subs	r0, #40	; 0x28
    d2f0:	4087      	lsls	r7, r0
    d2f2:	2400      	movs	r4, #0
    d2f4:	4295      	cmp	r5, r2
    d2f6:	dc00      	bgt.n	d2fa <__aeabi_dsub+0x2d2>
    d2f8:	e73e      	b.n	d178 <__aeabi_dsub+0x150>
    d2fa:	4929      	ldr	r1, [pc, #164]	; (d3a0 <__aeabi_dsub+0x378>)
    d2fc:	1aad      	subs	r5, r5, r2
    d2fe:	4039      	ands	r1, r7
    d300:	e6c2      	b.n	d088 <__aeabi_dsub+0x60>
    d302:	1c20      	adds	r0, r4, #0
    d304:	f000 fb48 	bl	d998 <__clzsi2>
    d308:	3020      	adds	r0, #32
    d30a:	e726      	b.n	d15a <__aeabi_dsub+0x132>
    d30c:	465a      	mov	r2, fp
    d30e:	431a      	orrs	r2, r3
    d310:	1e53      	subs	r3, r2, #1
    d312:	419a      	sbcs	r2, r3
    d314:	b2d2      	uxtb	r2, r2
    d316:	2700      	movs	r7, #0
    d318:	e70e      	b.n	d138 <__aeabi_dsub+0x110>
    d31a:	2a00      	cmp	r2, #0
    d31c:	d000      	beq.n	d320 <__aeabi_dsub+0x2f8>
    d31e:	e0de      	b.n	d4de <__aeabi_dsub+0x4b6>
    d320:	1c68      	adds	r0, r5, #1
    d322:	0546      	lsls	r6, r0, #21
    d324:	0d76      	lsrs	r6, r6, #21
    d326:	2e01      	cmp	r6, #1
    d328:	dc00      	bgt.n	d32c <__aeabi_dsub+0x304>
    d32a:	e090      	b.n	d44e <__aeabi_dsub+0x426>
    d32c:	4d1b      	ldr	r5, [pc, #108]	; (d39c <__aeabi_dsub+0x374>)
    d32e:	42a8      	cmp	r0, r5
    d330:	d100      	bne.n	d334 <__aeabi_dsub+0x30c>
    d332:	e0f5      	b.n	d520 <__aeabi_dsub+0x4f8>
    d334:	465e      	mov	r6, fp
    d336:	1932      	adds	r2, r6, r4
    d338:	42a2      	cmp	r2, r4
    d33a:	41a4      	sbcs	r4, r4
    d33c:	4264      	negs	r4, r4
    d33e:	1859      	adds	r1, r3, r1
    d340:	1909      	adds	r1, r1, r4
    d342:	07cc      	lsls	r4, r1, #31
    d344:	0852      	lsrs	r2, r2, #1
    d346:	4314      	orrs	r4, r2
    d348:	0849      	lsrs	r1, r1, #1
    d34a:	1c05      	adds	r5, r0, #0
    d34c:	e69c      	b.n	d088 <__aeabi_dsub+0x60>
    d34e:	4813      	ldr	r0, [pc, #76]	; (d39c <__aeabi_dsub+0x374>)
    d350:	4285      	cmp	r5, r0
    d352:	d000      	beq.n	d356 <__aeabi_dsub+0x32e>
    d354:	e6d9      	b.n	d10a <__aeabi_dsub+0xe2>
    d356:	e697      	b.n	d088 <__aeabi_dsub+0x60>
    d358:	1c2b      	adds	r3, r5, #0
    d35a:	3b1f      	subs	r3, #31
    d35c:	1c3e      	adds	r6, r7, #0
    d35e:	40de      	lsrs	r6, r3
    d360:	1c33      	adds	r3, r6, #0
    d362:	2920      	cmp	r1, #32
    d364:	d06f      	beq.n	d446 <__aeabi_dsub+0x41e>
    d366:	223f      	movs	r2, #63	; 0x3f
    d368:	1b55      	subs	r5, r2, r5
    d36a:	40af      	lsls	r7, r5
    d36c:	433c      	orrs	r4, r7
    d36e:	1e60      	subs	r0, r4, #1
    d370:	4184      	sbcs	r4, r0
    d372:	431c      	orrs	r4, r3
    d374:	2100      	movs	r1, #0
    d376:	2500      	movs	r5, #0
    d378:	e686      	b.n	d088 <__aeabi_dsub+0x60>
    d37a:	1c38      	adds	r0, r7, #0
    d37c:	3820      	subs	r0, #32
    d37e:	1c1e      	adds	r6, r3, #0
    d380:	40c6      	lsrs	r6, r0
    d382:	1c30      	adds	r0, r6, #0
    d384:	2f20      	cmp	r7, #32
    d386:	d060      	beq.n	d44a <__aeabi_dsub+0x422>
    d388:	2240      	movs	r2, #64	; 0x40
    d38a:	1bd7      	subs	r7, r2, r7
    d38c:	40bb      	lsls	r3, r7
    d38e:	465a      	mov	r2, fp
    d390:	431a      	orrs	r2, r3
    d392:	1e53      	subs	r3, r2, #1
    d394:	419a      	sbcs	r2, r3
    d396:	4302      	orrs	r2, r0
    d398:	2700      	movs	r7, #0
    d39a:	e6cd      	b.n	d138 <__aeabi_dsub+0x110>
    d39c:	000007ff 	.word	0x000007ff
    d3a0:	ff7fffff 	.word	0xff7fffff
    d3a4:	800fffff 	.word	0x800fffff
    d3a8:	2d00      	cmp	r5, #0
    d3aa:	d037      	beq.n	d41c <__aeabi_dsub+0x3f4>
    d3ac:	4db6      	ldr	r5, [pc, #728]	; (d688 <__aeabi_dsub+0x660>)
    d3ae:	42a8      	cmp	r0, r5
    d3b0:	d100      	bne.n	d3b4 <__aeabi_dsub+0x38c>
    d3b2:	e08f      	b.n	d4d4 <__aeabi_dsub+0x4ac>
    d3b4:	2580      	movs	r5, #128	; 0x80
    d3b6:	042d      	lsls	r5, r5, #16
    d3b8:	427f      	negs	r7, r7
    d3ba:	4329      	orrs	r1, r5
    d3bc:	2f38      	cmp	r7, #56	; 0x38
    d3be:	dd00      	ble.n	d3c2 <__aeabi_dsub+0x39a>
    d3c0:	e0a8      	b.n	d514 <__aeabi_dsub+0x4ec>
    d3c2:	2f1f      	cmp	r7, #31
    d3c4:	dd00      	ble.n	d3c8 <__aeabi_dsub+0x3a0>
    d3c6:	e124      	b.n	d612 <__aeabi_dsub+0x5ea>
    d3c8:	2520      	movs	r5, #32
    d3ca:	1bed      	subs	r5, r5, r7
    d3cc:	1c0e      	adds	r6, r1, #0
    d3ce:	40ae      	lsls	r6, r5
    d3d0:	46b0      	mov	r8, r6
    d3d2:	1c26      	adds	r6, r4, #0
    d3d4:	40fe      	lsrs	r6, r7
    d3d6:	4642      	mov	r2, r8
    d3d8:	40ac      	lsls	r4, r5
    d3da:	4316      	orrs	r6, r2
    d3dc:	1e65      	subs	r5, r4, #1
    d3de:	41ac      	sbcs	r4, r5
    d3e0:	4334      	orrs	r4, r6
    d3e2:	40f9      	lsrs	r1, r7
    d3e4:	465a      	mov	r2, fp
    d3e6:	1b14      	subs	r4, r2, r4
    d3e8:	45a3      	cmp	fp, r4
    d3ea:	4192      	sbcs	r2, r2
    d3ec:	1a5b      	subs	r3, r3, r1
    d3ee:	4252      	negs	r2, r2
    d3f0:	1a99      	subs	r1, r3, r2
    d3f2:	1c05      	adds	r5, r0, #0
    d3f4:	46e2      	mov	sl, ip
    d3f6:	e6a6      	b.n	d146 <__aeabi_dsub+0x11e>
    d3f8:	1c13      	adds	r3, r2, #0
    d3fa:	433b      	orrs	r3, r7
    d3fc:	1c14      	adds	r4, r2, #0
    d3fe:	2b00      	cmp	r3, #0
    d400:	d000      	beq.n	d404 <__aeabi_dsub+0x3dc>
    d402:	e6a4      	b.n	d14e <__aeabi_dsub+0x126>
    d404:	2700      	movs	r7, #0
    d406:	2100      	movs	r1, #0
    d408:	2500      	movs	r5, #0
    d40a:	2400      	movs	r4, #0
    d40c:	e6cd      	b.n	d1aa <__aeabi_dsub+0x182>
    d40e:	465a      	mov	r2, fp
    d410:	431a      	orrs	r2, r3
    d412:	1e53      	subs	r3, r2, #1
    d414:	419a      	sbcs	r2, r3
    d416:	b2d2      	uxtb	r2, r2
    d418:	2300      	movs	r3, #0
    d41a:	e700      	b.n	d21e <__aeabi_dsub+0x1f6>
    d41c:	1c0d      	adds	r5, r1, #0
    d41e:	4325      	orrs	r5, r4
    d420:	d058      	beq.n	d4d4 <__aeabi_dsub+0x4ac>
    d422:	43ff      	mvns	r7, r7
    d424:	2f00      	cmp	r7, #0
    d426:	d151      	bne.n	d4cc <__aeabi_dsub+0x4a4>
    d428:	465a      	mov	r2, fp
    d42a:	1b14      	subs	r4, r2, r4
    d42c:	45a3      	cmp	fp, r4
    d42e:	4192      	sbcs	r2, r2
    d430:	1a59      	subs	r1, r3, r1
    d432:	4252      	negs	r2, r2
    d434:	1a89      	subs	r1, r1, r2
    d436:	1c05      	adds	r5, r0, #0
    d438:	46e2      	mov	sl, ip
    d43a:	e684      	b.n	d146 <__aeabi_dsub+0x11e>
    d43c:	4892      	ldr	r0, [pc, #584]	; (d688 <__aeabi_dsub+0x660>)
    d43e:	4285      	cmp	r5, r0
    d440:	d000      	beq.n	d444 <__aeabi_dsub+0x41c>
    d442:	e6d1      	b.n	d1e8 <__aeabi_dsub+0x1c0>
    d444:	e620      	b.n	d088 <__aeabi_dsub+0x60>
    d446:	2700      	movs	r7, #0
    d448:	e790      	b.n	d36c <__aeabi_dsub+0x344>
    d44a:	2300      	movs	r3, #0
    d44c:	e79f      	b.n	d38e <__aeabi_dsub+0x366>
    d44e:	1c08      	adds	r0, r1, #0
    d450:	4320      	orrs	r0, r4
    d452:	2d00      	cmp	r5, #0
    d454:	d000      	beq.n	d458 <__aeabi_dsub+0x430>
    d456:	e0c2      	b.n	d5de <__aeabi_dsub+0x5b6>
    d458:	2800      	cmp	r0, #0
    d45a:	d100      	bne.n	d45e <__aeabi_dsub+0x436>
    d45c:	e0ef      	b.n	d63e <__aeabi_dsub+0x616>
    d45e:	4658      	mov	r0, fp
    d460:	4318      	orrs	r0, r3
    d462:	d100      	bne.n	d466 <__aeabi_dsub+0x43e>
    d464:	e610      	b.n	d088 <__aeabi_dsub+0x60>
    d466:	4658      	mov	r0, fp
    d468:	1902      	adds	r2, r0, r4
    d46a:	42a2      	cmp	r2, r4
    d46c:	41a4      	sbcs	r4, r4
    d46e:	4264      	negs	r4, r4
    d470:	1859      	adds	r1, r3, r1
    d472:	1909      	adds	r1, r1, r4
    d474:	1c14      	adds	r4, r2, #0
    d476:	020a      	lsls	r2, r1, #8
    d478:	d400      	bmi.n	d47c <__aeabi_dsub+0x454>
    d47a:	e605      	b.n	d088 <__aeabi_dsub+0x60>
    d47c:	4b83      	ldr	r3, [pc, #524]	; (d68c <__aeabi_dsub+0x664>)
    d47e:	2501      	movs	r5, #1
    d480:	4019      	ands	r1, r3
    d482:	e601      	b.n	d088 <__aeabi_dsub+0x60>
    d484:	1c08      	adds	r0, r1, #0
    d486:	4320      	orrs	r0, r4
    d488:	2d00      	cmp	r5, #0
    d48a:	d138      	bne.n	d4fe <__aeabi_dsub+0x4d6>
    d48c:	2800      	cmp	r0, #0
    d48e:	d16f      	bne.n	d570 <__aeabi_dsub+0x548>
    d490:	4659      	mov	r1, fp
    d492:	4319      	orrs	r1, r3
    d494:	d003      	beq.n	d49e <__aeabi_dsub+0x476>
    d496:	1c19      	adds	r1, r3, #0
    d498:	465c      	mov	r4, fp
    d49a:	46e2      	mov	sl, ip
    d49c:	e5f4      	b.n	d088 <__aeabi_dsub+0x60>
    d49e:	2700      	movs	r7, #0
    d4a0:	2100      	movs	r1, #0
    d4a2:	2400      	movs	r4, #0
    d4a4:	e681      	b.n	d1aa <__aeabi_dsub+0x182>
    d4a6:	4660      	mov	r0, ip
    d4a8:	3820      	subs	r0, #32
    d4aa:	1c1a      	adds	r2, r3, #0
    d4ac:	40c2      	lsrs	r2, r0
    d4ae:	4666      	mov	r6, ip
    d4b0:	1c10      	adds	r0, r2, #0
    d4b2:	2e20      	cmp	r6, #32
    d4b4:	d100      	bne.n	d4b8 <__aeabi_dsub+0x490>
    d4b6:	e0aa      	b.n	d60e <__aeabi_dsub+0x5e6>
    d4b8:	2240      	movs	r2, #64	; 0x40
    d4ba:	1b92      	subs	r2, r2, r6
    d4bc:	4093      	lsls	r3, r2
    d4be:	465a      	mov	r2, fp
    d4c0:	431a      	orrs	r2, r3
    d4c2:	1e53      	subs	r3, r2, #1
    d4c4:	419a      	sbcs	r2, r3
    d4c6:	4302      	orrs	r2, r0
    d4c8:	2300      	movs	r3, #0
    d4ca:	e6a8      	b.n	d21e <__aeabi_dsub+0x1f6>
    d4cc:	4d6e      	ldr	r5, [pc, #440]	; (d688 <__aeabi_dsub+0x660>)
    d4ce:	42a8      	cmp	r0, r5
    d4d0:	d000      	beq.n	d4d4 <__aeabi_dsub+0x4ac>
    d4d2:	e773      	b.n	d3bc <__aeabi_dsub+0x394>
    d4d4:	1c19      	adds	r1, r3, #0
    d4d6:	465c      	mov	r4, fp
    d4d8:	1c05      	adds	r5, r0, #0
    d4da:	46e2      	mov	sl, ip
    d4dc:	e5d4      	b.n	d088 <__aeabi_dsub+0x60>
    d4de:	2d00      	cmp	r5, #0
    d4e0:	d122      	bne.n	d528 <__aeabi_dsub+0x500>
    d4e2:	1c0d      	adds	r5, r1, #0
    d4e4:	4325      	orrs	r5, r4
    d4e6:	d076      	beq.n	d5d6 <__aeabi_dsub+0x5ae>
    d4e8:	43d5      	mvns	r5, r2
    d4ea:	2d00      	cmp	r5, #0
    d4ec:	d170      	bne.n	d5d0 <__aeabi_dsub+0x5a8>
    d4ee:	445c      	add	r4, fp
    d4f0:	455c      	cmp	r4, fp
    d4f2:	4192      	sbcs	r2, r2
    d4f4:	1859      	adds	r1, r3, r1
    d4f6:	4252      	negs	r2, r2
    d4f8:	1889      	adds	r1, r1, r2
    d4fa:	1c05      	adds	r5, r0, #0
    d4fc:	e696      	b.n	d22c <__aeabi_dsub+0x204>
    d4fe:	2800      	cmp	r0, #0
    d500:	d14c      	bne.n	d59c <__aeabi_dsub+0x574>
    d502:	4659      	mov	r1, fp
    d504:	4319      	orrs	r1, r3
    d506:	d100      	bne.n	d50a <__aeabi_dsub+0x4e2>
    d508:	e64a      	b.n	d1a0 <__aeabi_dsub+0x178>
    d50a:	1c19      	adds	r1, r3, #0
    d50c:	465c      	mov	r4, fp
    d50e:	46e2      	mov	sl, ip
    d510:	4d5d      	ldr	r5, [pc, #372]	; (d688 <__aeabi_dsub+0x660>)
    d512:	e5b9      	b.n	d088 <__aeabi_dsub+0x60>
    d514:	430c      	orrs	r4, r1
    d516:	1e61      	subs	r1, r4, #1
    d518:	418c      	sbcs	r4, r1
    d51a:	b2e4      	uxtb	r4, r4
    d51c:	2100      	movs	r1, #0
    d51e:	e761      	b.n	d3e4 <__aeabi_dsub+0x3bc>
    d520:	1c05      	adds	r5, r0, #0
    d522:	2100      	movs	r1, #0
    d524:	2400      	movs	r4, #0
    d526:	e640      	b.n	d1aa <__aeabi_dsub+0x182>
    d528:	4d57      	ldr	r5, [pc, #348]	; (d688 <__aeabi_dsub+0x660>)
    d52a:	42a8      	cmp	r0, r5
    d52c:	d053      	beq.n	d5d6 <__aeabi_dsub+0x5ae>
    d52e:	4255      	negs	r5, r2
    d530:	2280      	movs	r2, #128	; 0x80
    d532:	0416      	lsls	r6, r2, #16
    d534:	4331      	orrs	r1, r6
    d536:	2d38      	cmp	r5, #56	; 0x38
    d538:	dc7b      	bgt.n	d632 <__aeabi_dsub+0x60a>
    d53a:	2d1f      	cmp	r5, #31
    d53c:	dd00      	ble.n	d540 <__aeabi_dsub+0x518>
    d53e:	e08c      	b.n	d65a <__aeabi_dsub+0x632>
    d540:	2220      	movs	r2, #32
    d542:	1b56      	subs	r6, r2, r5
    d544:	1c0a      	adds	r2, r1, #0
    d546:	46b4      	mov	ip, r6
    d548:	40b2      	lsls	r2, r6
    d54a:	1c26      	adds	r6, r4, #0
    d54c:	40ee      	lsrs	r6, r5
    d54e:	4332      	orrs	r2, r6
    d550:	4690      	mov	r8, r2
    d552:	4662      	mov	r2, ip
    d554:	4094      	lsls	r4, r2
    d556:	1e66      	subs	r6, r4, #1
    d558:	41b4      	sbcs	r4, r6
    d55a:	4642      	mov	r2, r8
    d55c:	4314      	orrs	r4, r2
    d55e:	40e9      	lsrs	r1, r5
    d560:	445c      	add	r4, fp
    d562:	455c      	cmp	r4, fp
    d564:	4192      	sbcs	r2, r2
    d566:	18cb      	adds	r3, r1, r3
    d568:	4252      	negs	r2, r2
    d56a:	1899      	adds	r1, r3, r2
    d56c:	1c05      	adds	r5, r0, #0
    d56e:	e65d      	b.n	d22c <__aeabi_dsub+0x204>
    d570:	4658      	mov	r0, fp
    d572:	4318      	orrs	r0, r3
    d574:	d100      	bne.n	d578 <__aeabi_dsub+0x550>
    d576:	e587      	b.n	d088 <__aeabi_dsub+0x60>
    d578:	465e      	mov	r6, fp
    d57a:	1ba7      	subs	r7, r4, r6
    d57c:	42bc      	cmp	r4, r7
    d57e:	4192      	sbcs	r2, r2
    d580:	1ac8      	subs	r0, r1, r3
    d582:	4252      	negs	r2, r2
    d584:	1a80      	subs	r0, r0, r2
    d586:	0206      	lsls	r6, r0, #8
    d588:	d560      	bpl.n	d64c <__aeabi_dsub+0x624>
    d58a:	4658      	mov	r0, fp
    d58c:	1b04      	subs	r4, r0, r4
    d58e:	45a3      	cmp	fp, r4
    d590:	4192      	sbcs	r2, r2
    d592:	1a59      	subs	r1, r3, r1
    d594:	4252      	negs	r2, r2
    d596:	1a89      	subs	r1, r1, r2
    d598:	46e2      	mov	sl, ip
    d59a:	e575      	b.n	d088 <__aeabi_dsub+0x60>
    d59c:	4658      	mov	r0, fp
    d59e:	4318      	orrs	r0, r3
    d5a0:	d033      	beq.n	d60a <__aeabi_dsub+0x5e2>
    d5a2:	0748      	lsls	r0, r1, #29
    d5a4:	08e4      	lsrs	r4, r4, #3
    d5a6:	4304      	orrs	r4, r0
    d5a8:	2080      	movs	r0, #128	; 0x80
    d5aa:	08c9      	lsrs	r1, r1, #3
    d5ac:	0300      	lsls	r0, r0, #12
    d5ae:	4201      	tst	r1, r0
    d5b0:	d008      	beq.n	d5c4 <__aeabi_dsub+0x59c>
    d5b2:	08dd      	lsrs	r5, r3, #3
    d5b4:	4205      	tst	r5, r0
    d5b6:	d105      	bne.n	d5c4 <__aeabi_dsub+0x59c>
    d5b8:	4659      	mov	r1, fp
    d5ba:	08ca      	lsrs	r2, r1, #3
    d5bc:	075c      	lsls	r4, r3, #29
    d5be:	4314      	orrs	r4, r2
    d5c0:	1c29      	adds	r1, r5, #0
    d5c2:	46e2      	mov	sl, ip
    d5c4:	0f63      	lsrs	r3, r4, #29
    d5c6:	00c9      	lsls	r1, r1, #3
    d5c8:	4319      	orrs	r1, r3
    d5ca:	00e4      	lsls	r4, r4, #3
    d5cc:	4d2e      	ldr	r5, [pc, #184]	; (d688 <__aeabi_dsub+0x660>)
    d5ce:	e55b      	b.n	d088 <__aeabi_dsub+0x60>
    d5d0:	4a2d      	ldr	r2, [pc, #180]	; (d688 <__aeabi_dsub+0x660>)
    d5d2:	4290      	cmp	r0, r2
    d5d4:	d1af      	bne.n	d536 <__aeabi_dsub+0x50e>
    d5d6:	1c19      	adds	r1, r3, #0
    d5d8:	465c      	mov	r4, fp
    d5da:	1c05      	adds	r5, r0, #0
    d5dc:	e554      	b.n	d088 <__aeabi_dsub+0x60>
    d5de:	2800      	cmp	r0, #0
    d5e0:	d030      	beq.n	d644 <__aeabi_dsub+0x61c>
    d5e2:	4658      	mov	r0, fp
    d5e4:	4318      	orrs	r0, r3
    d5e6:	d010      	beq.n	d60a <__aeabi_dsub+0x5e2>
    d5e8:	2580      	movs	r5, #128	; 0x80
    d5ea:	0748      	lsls	r0, r1, #29
    d5ec:	08e4      	lsrs	r4, r4, #3
    d5ee:	08c9      	lsrs	r1, r1, #3
    d5f0:	032d      	lsls	r5, r5, #12
    d5f2:	4304      	orrs	r4, r0
    d5f4:	4229      	tst	r1, r5
    d5f6:	d0e5      	beq.n	d5c4 <__aeabi_dsub+0x59c>
    d5f8:	08d8      	lsrs	r0, r3, #3
    d5fa:	4228      	tst	r0, r5
    d5fc:	d1e2      	bne.n	d5c4 <__aeabi_dsub+0x59c>
    d5fe:	465d      	mov	r5, fp
    d600:	08ea      	lsrs	r2, r5, #3
    d602:	075c      	lsls	r4, r3, #29
    d604:	4314      	orrs	r4, r2
    d606:	1c01      	adds	r1, r0, #0
    d608:	e7dc      	b.n	d5c4 <__aeabi_dsub+0x59c>
    d60a:	4d1f      	ldr	r5, [pc, #124]	; (d688 <__aeabi_dsub+0x660>)
    d60c:	e53c      	b.n	d088 <__aeabi_dsub+0x60>
    d60e:	2300      	movs	r3, #0
    d610:	e755      	b.n	d4be <__aeabi_dsub+0x496>
    d612:	1c3d      	adds	r5, r7, #0
    d614:	3d20      	subs	r5, #32
    d616:	1c0e      	adds	r6, r1, #0
    d618:	40ee      	lsrs	r6, r5
    d61a:	1c35      	adds	r5, r6, #0
    d61c:	2f20      	cmp	r7, #32
    d61e:	d02e      	beq.n	d67e <__aeabi_dsub+0x656>
    d620:	2640      	movs	r6, #64	; 0x40
    d622:	1bf7      	subs	r7, r6, r7
    d624:	40b9      	lsls	r1, r7
    d626:	430c      	orrs	r4, r1
    d628:	1e61      	subs	r1, r4, #1
    d62a:	418c      	sbcs	r4, r1
    d62c:	432c      	orrs	r4, r5
    d62e:	2100      	movs	r1, #0
    d630:	e6d8      	b.n	d3e4 <__aeabi_dsub+0x3bc>
    d632:	430c      	orrs	r4, r1
    d634:	1e61      	subs	r1, r4, #1
    d636:	418c      	sbcs	r4, r1
    d638:	b2e4      	uxtb	r4, r4
    d63a:	2100      	movs	r1, #0
    d63c:	e790      	b.n	d560 <__aeabi_dsub+0x538>
    d63e:	1c19      	adds	r1, r3, #0
    d640:	465c      	mov	r4, fp
    d642:	e521      	b.n	d088 <__aeabi_dsub+0x60>
    d644:	1c19      	adds	r1, r3, #0
    d646:	465c      	mov	r4, fp
    d648:	4d0f      	ldr	r5, [pc, #60]	; (d688 <__aeabi_dsub+0x660>)
    d64a:	e51d      	b.n	d088 <__aeabi_dsub+0x60>
    d64c:	1c03      	adds	r3, r0, #0
    d64e:	433b      	orrs	r3, r7
    d650:	d100      	bne.n	d654 <__aeabi_dsub+0x62c>
    d652:	e724      	b.n	d49e <__aeabi_dsub+0x476>
    d654:	1c01      	adds	r1, r0, #0
    d656:	1c3c      	adds	r4, r7, #0
    d658:	e516      	b.n	d088 <__aeabi_dsub+0x60>
    d65a:	2620      	movs	r6, #32
    d65c:	4276      	negs	r6, r6
    d65e:	1976      	adds	r6, r6, r5
    d660:	1c0a      	adds	r2, r1, #0
    d662:	40f2      	lsrs	r2, r6
    d664:	4690      	mov	r8, r2
    d666:	2d20      	cmp	r5, #32
    d668:	d00b      	beq.n	d682 <__aeabi_dsub+0x65a>
    d66a:	2640      	movs	r6, #64	; 0x40
    d66c:	1b75      	subs	r5, r6, r5
    d66e:	40a9      	lsls	r1, r5
    d670:	430c      	orrs	r4, r1
    d672:	1e61      	subs	r1, r4, #1
    d674:	418c      	sbcs	r4, r1
    d676:	4645      	mov	r5, r8
    d678:	432c      	orrs	r4, r5
    d67a:	2100      	movs	r1, #0
    d67c:	e770      	b.n	d560 <__aeabi_dsub+0x538>
    d67e:	2100      	movs	r1, #0
    d680:	e7d1      	b.n	d626 <__aeabi_dsub+0x5fe>
    d682:	2100      	movs	r1, #0
    d684:	e7f4      	b.n	d670 <__aeabi_dsub+0x648>
    d686:	46c0      	nop			; (mov r8, r8)
    d688:	000007ff 	.word	0x000007ff
    d68c:	ff7fffff 	.word	0xff7fffff

0000d690 <__aeabi_d2iz>:
    d690:	b570      	push	{r4, r5, r6, lr}
    d692:	1c0b      	adds	r3, r1, #0
    d694:	4c12      	ldr	r4, [pc, #72]	; (d6e0 <__aeabi_d2iz+0x50>)
    d696:	0309      	lsls	r1, r1, #12
    d698:	0b0e      	lsrs	r6, r1, #12
    d69a:	0059      	lsls	r1, r3, #1
    d69c:	1c02      	adds	r2, r0, #0
    d69e:	0d49      	lsrs	r1, r1, #21
    d6a0:	0fdd      	lsrs	r5, r3, #31
    d6a2:	2000      	movs	r0, #0
    d6a4:	42a1      	cmp	r1, r4
    d6a6:	dd11      	ble.n	d6cc <__aeabi_d2iz+0x3c>
    d6a8:	480e      	ldr	r0, [pc, #56]	; (d6e4 <__aeabi_d2iz+0x54>)
    d6aa:	4281      	cmp	r1, r0
    d6ac:	dc0f      	bgt.n	d6ce <__aeabi_d2iz+0x3e>
    d6ae:	2080      	movs	r0, #128	; 0x80
    d6b0:	0340      	lsls	r0, r0, #13
    d6b2:	4306      	orrs	r6, r0
    d6b4:	480c      	ldr	r0, [pc, #48]	; (d6e8 <__aeabi_d2iz+0x58>)
    d6b6:	1a40      	subs	r0, r0, r1
    d6b8:	281f      	cmp	r0, #31
    d6ba:	dd0b      	ble.n	d6d4 <__aeabi_d2iz+0x44>
    d6bc:	4a0b      	ldr	r2, [pc, #44]	; (d6ec <__aeabi_d2iz+0x5c>)
    d6be:	1a52      	subs	r2, r2, r1
    d6c0:	40d6      	lsrs	r6, r2
    d6c2:	1c32      	adds	r2, r6, #0
    d6c4:	4250      	negs	r0, r2
    d6c6:	2d00      	cmp	r5, #0
    d6c8:	d100      	bne.n	d6cc <__aeabi_d2iz+0x3c>
    d6ca:	1c10      	adds	r0, r2, #0
    d6cc:	bd70      	pop	{r4, r5, r6, pc}
    d6ce:	4b08      	ldr	r3, [pc, #32]	; (d6f0 <__aeabi_d2iz+0x60>)
    d6d0:	18e8      	adds	r0, r5, r3
    d6d2:	e7fb      	b.n	d6cc <__aeabi_d2iz+0x3c>
    d6d4:	4b07      	ldr	r3, [pc, #28]	; (d6f4 <__aeabi_d2iz+0x64>)
    d6d6:	40c2      	lsrs	r2, r0
    d6d8:	18c9      	adds	r1, r1, r3
    d6da:	408e      	lsls	r6, r1
    d6dc:	4332      	orrs	r2, r6
    d6de:	e7f1      	b.n	d6c4 <__aeabi_d2iz+0x34>
    d6e0:	000003fe 	.word	0x000003fe
    d6e4:	0000041d 	.word	0x0000041d
    d6e8:	00000433 	.word	0x00000433
    d6ec:	00000413 	.word	0x00000413
    d6f0:	7fffffff 	.word	0x7fffffff
    d6f4:	fffffbed 	.word	0xfffffbed

0000d6f8 <__aeabi_i2d>:
    d6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d6fa:	1e04      	subs	r4, r0, #0
    d6fc:	d031      	beq.n	d762 <__aeabi_i2d+0x6a>
    d6fe:	0fc7      	lsrs	r7, r0, #31
    d700:	d000      	beq.n	d704 <__aeabi_i2d+0xc>
    d702:	4244      	negs	r4, r0
    d704:	1c20      	adds	r0, r4, #0
    d706:	f000 f947 	bl	d998 <__clzsi2>
    d70a:	4d18      	ldr	r5, [pc, #96]	; (d76c <__aeabi_i2d+0x74>)
    d70c:	1a2d      	subs	r5, r5, r0
    d70e:	280a      	cmp	r0, #10
    d710:	dd19      	ble.n	d746 <__aeabi_i2d+0x4e>
    d712:	380b      	subs	r0, #11
    d714:	4084      	lsls	r4, r0
    d716:	0324      	lsls	r4, r4, #12
    d718:	056d      	lsls	r5, r5, #21
    d71a:	0b24      	lsrs	r4, r4, #12
    d71c:	0d6d      	lsrs	r5, r5, #21
    d71e:	1c3a      	adds	r2, r7, #0
    d720:	2600      	movs	r6, #0
    d722:	2000      	movs	r0, #0
    d724:	2100      	movs	r1, #0
    d726:	0d0b      	lsrs	r3, r1, #20
    d728:	0324      	lsls	r4, r4, #12
    d72a:	0b24      	lsrs	r4, r4, #12
    d72c:	051b      	lsls	r3, r3, #20
    d72e:	4323      	orrs	r3, r4
    d730:	4c0f      	ldr	r4, [pc, #60]	; (d770 <__aeabi_i2d+0x78>)
    d732:	052d      	lsls	r5, r5, #20
    d734:	401c      	ands	r4, r3
    d736:	432c      	orrs	r4, r5
    d738:	0064      	lsls	r4, r4, #1
    d73a:	0864      	lsrs	r4, r4, #1
    d73c:	07d3      	lsls	r3, r2, #31
    d73e:	1c21      	adds	r1, r4, #0
    d740:	1c30      	adds	r0, r6, #0
    d742:	4319      	orrs	r1, r3
    d744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d746:	1c06      	adds	r6, r0, #0
    d748:	3615      	adds	r6, #21
    d74a:	1c23      	adds	r3, r4, #0
    d74c:	40b3      	lsls	r3, r6
    d74e:	1c1e      	adds	r6, r3, #0
    d750:	230b      	movs	r3, #11
    d752:	1a18      	subs	r0, r3, r0
    d754:	40c4      	lsrs	r4, r0
    d756:	0324      	lsls	r4, r4, #12
    d758:	056d      	lsls	r5, r5, #21
    d75a:	0b24      	lsrs	r4, r4, #12
    d75c:	0d6d      	lsrs	r5, r5, #21
    d75e:	1c3a      	adds	r2, r7, #0
    d760:	e7df      	b.n	d722 <__aeabi_i2d+0x2a>
    d762:	2200      	movs	r2, #0
    d764:	2500      	movs	r5, #0
    d766:	2400      	movs	r4, #0
    d768:	2600      	movs	r6, #0
    d76a:	e7da      	b.n	d722 <__aeabi_i2d+0x2a>
    d76c:	0000041e 	.word	0x0000041e
    d770:	800fffff 	.word	0x800fffff

0000d774 <__aeabi_ui2d>:
    d774:	b510      	push	{r4, lr}
    d776:	1e04      	subs	r4, r0, #0
    d778:	d028      	beq.n	d7cc <__aeabi_ui2d+0x58>
    d77a:	f000 f90d 	bl	d998 <__clzsi2>
    d77e:	4a15      	ldr	r2, [pc, #84]	; (d7d4 <__aeabi_ui2d+0x60>)
    d780:	1a12      	subs	r2, r2, r0
    d782:	280a      	cmp	r0, #10
    d784:	dd15      	ble.n	d7b2 <__aeabi_ui2d+0x3e>
    d786:	380b      	subs	r0, #11
    d788:	4084      	lsls	r4, r0
    d78a:	0324      	lsls	r4, r4, #12
    d78c:	0552      	lsls	r2, r2, #21
    d78e:	0b24      	lsrs	r4, r4, #12
    d790:	0d52      	lsrs	r2, r2, #21
    d792:	2300      	movs	r3, #0
    d794:	2000      	movs	r0, #0
    d796:	2100      	movs	r1, #0
    d798:	0324      	lsls	r4, r4, #12
    d79a:	1c18      	adds	r0, r3, #0
    d79c:	0d0b      	lsrs	r3, r1, #20
    d79e:	0b24      	lsrs	r4, r4, #12
    d7a0:	051b      	lsls	r3, r3, #20
    d7a2:	4323      	orrs	r3, r4
    d7a4:	4c0c      	ldr	r4, [pc, #48]	; (d7d8 <__aeabi_ui2d+0x64>)
    d7a6:	0512      	lsls	r2, r2, #20
    d7a8:	401c      	ands	r4, r3
    d7aa:	4314      	orrs	r4, r2
    d7ac:	0064      	lsls	r4, r4, #1
    d7ae:	0861      	lsrs	r1, r4, #1
    d7b0:	bd10      	pop	{r4, pc}
    d7b2:	1c03      	adds	r3, r0, #0
    d7b4:	3315      	adds	r3, #21
    d7b6:	1c21      	adds	r1, r4, #0
    d7b8:	4099      	lsls	r1, r3
    d7ba:	1c0b      	adds	r3, r1, #0
    d7bc:	210b      	movs	r1, #11
    d7be:	1a08      	subs	r0, r1, r0
    d7c0:	40c4      	lsrs	r4, r0
    d7c2:	0324      	lsls	r4, r4, #12
    d7c4:	0552      	lsls	r2, r2, #21
    d7c6:	0b24      	lsrs	r4, r4, #12
    d7c8:	0d52      	lsrs	r2, r2, #21
    d7ca:	e7e3      	b.n	d794 <__aeabi_ui2d+0x20>
    d7cc:	2200      	movs	r2, #0
    d7ce:	2400      	movs	r4, #0
    d7d0:	2300      	movs	r3, #0
    d7d2:	e7df      	b.n	d794 <__aeabi_ui2d+0x20>
    d7d4:	0000041e 	.word	0x0000041e
    d7d8:	800fffff 	.word	0x800fffff

0000d7dc <__aeabi_f2d>:
    d7dc:	0043      	lsls	r3, r0, #1
    d7de:	0e1b      	lsrs	r3, r3, #24
    d7e0:	1c5a      	adds	r2, r3, #1
    d7e2:	0241      	lsls	r1, r0, #9
    d7e4:	b2d2      	uxtb	r2, r2
    d7e6:	b570      	push	{r4, r5, r6, lr}
    d7e8:	0a4c      	lsrs	r4, r1, #9
    d7ea:	0fc5      	lsrs	r5, r0, #31
    d7ec:	2a01      	cmp	r2, #1
    d7ee:	dd17      	ble.n	d820 <__aeabi_f2d+0x44>
    d7f0:	22e0      	movs	r2, #224	; 0xe0
    d7f2:	0092      	lsls	r2, r2, #2
    d7f4:	0764      	lsls	r4, r4, #29
    d7f6:	0b09      	lsrs	r1, r1, #12
    d7f8:	1898      	adds	r0, r3, r2
    d7fa:	2200      	movs	r2, #0
    d7fc:	2300      	movs	r3, #0
    d7fe:	0d1e      	lsrs	r6, r3, #20
    d800:	1c22      	adds	r2, r4, #0
    d802:	0534      	lsls	r4, r6, #20
    d804:	430c      	orrs	r4, r1
    d806:	491b      	ldr	r1, [pc, #108]	; (d874 <__aeabi_f2d+0x98>)
    d808:	0540      	lsls	r0, r0, #21
    d80a:	0840      	lsrs	r0, r0, #1
    d80c:	4021      	ands	r1, r4
    d80e:	4301      	orrs	r1, r0
    d810:	0049      	lsls	r1, r1, #1
    d812:	0849      	lsrs	r1, r1, #1
    d814:	07ed      	lsls	r5, r5, #31
    d816:	1c0b      	adds	r3, r1, #0
    d818:	432b      	orrs	r3, r5
    d81a:	1c10      	adds	r0, r2, #0
    d81c:	1c19      	adds	r1, r3, #0
    d81e:	bd70      	pop	{r4, r5, r6, pc}
    d820:	2b00      	cmp	r3, #0
    d822:	d115      	bne.n	d850 <__aeabi_f2d+0x74>
    d824:	2c00      	cmp	r4, #0
    d826:	d01c      	beq.n	d862 <__aeabi_f2d+0x86>
    d828:	1c20      	adds	r0, r4, #0
    d82a:	f000 f8b5 	bl	d998 <__clzsi2>
    d82e:	280a      	cmp	r0, #10
    d830:	dc1a      	bgt.n	d868 <__aeabi_f2d+0x8c>
    d832:	210b      	movs	r1, #11
    d834:	1a09      	subs	r1, r1, r0
    d836:	1c23      	adds	r3, r4, #0
    d838:	40cb      	lsrs	r3, r1
    d83a:	1c19      	adds	r1, r3, #0
    d83c:	1c03      	adds	r3, r0, #0
    d83e:	3315      	adds	r3, #21
    d840:	409c      	lsls	r4, r3
    d842:	4b0d      	ldr	r3, [pc, #52]	; (d878 <__aeabi_f2d+0x9c>)
    d844:	0309      	lsls	r1, r1, #12
    d846:	1a18      	subs	r0, r3, r0
    d848:	0540      	lsls	r0, r0, #21
    d84a:	0b09      	lsrs	r1, r1, #12
    d84c:	0d40      	lsrs	r0, r0, #21
    d84e:	e7d4      	b.n	d7fa <__aeabi_f2d+0x1e>
    d850:	2c00      	cmp	r4, #0
    d852:	d003      	beq.n	d85c <__aeabi_f2d+0x80>
    d854:	0764      	lsls	r4, r4, #29
    d856:	0b09      	lsrs	r1, r1, #12
    d858:	4808      	ldr	r0, [pc, #32]	; (d87c <__aeabi_f2d+0xa0>)
    d85a:	e7ce      	b.n	d7fa <__aeabi_f2d+0x1e>
    d85c:	4807      	ldr	r0, [pc, #28]	; (d87c <__aeabi_f2d+0xa0>)
    d85e:	2100      	movs	r1, #0
    d860:	e7cb      	b.n	d7fa <__aeabi_f2d+0x1e>
    d862:	2000      	movs	r0, #0
    d864:	2100      	movs	r1, #0
    d866:	e7c8      	b.n	d7fa <__aeabi_f2d+0x1e>
    d868:	1c01      	adds	r1, r0, #0
    d86a:	390b      	subs	r1, #11
    d86c:	408c      	lsls	r4, r1
    d86e:	1c21      	adds	r1, r4, #0
    d870:	2400      	movs	r4, #0
    d872:	e7e6      	b.n	d842 <__aeabi_f2d+0x66>
    d874:	800fffff 	.word	0x800fffff
    d878:	00000389 	.word	0x00000389
    d87c:	000007ff 	.word	0x000007ff

0000d880 <__aeabi_d2f>:
    d880:	b5f0      	push	{r4, r5, r6, r7, lr}
    d882:	004b      	lsls	r3, r1, #1
    d884:	030d      	lsls	r5, r1, #12
    d886:	0f42      	lsrs	r2, r0, #29
    d888:	0d5b      	lsrs	r3, r3, #21
    d88a:	0a6d      	lsrs	r5, r5, #9
    d88c:	4315      	orrs	r5, r2
    d88e:	1c5a      	adds	r2, r3, #1
    d890:	0552      	lsls	r2, r2, #21
    d892:	0fcc      	lsrs	r4, r1, #31
    d894:	00c6      	lsls	r6, r0, #3
    d896:	0d52      	lsrs	r2, r2, #21
    d898:	2a01      	cmp	r2, #1
    d89a:	dd27      	ble.n	d8ec <__aeabi_d2f+0x6c>
    d89c:	4f39      	ldr	r7, [pc, #228]	; (d984 <__aeabi_d2f+0x104>)
    d89e:	19da      	adds	r2, r3, r7
    d8a0:	2afe      	cmp	r2, #254	; 0xfe
    d8a2:	dc1a      	bgt.n	d8da <__aeabi_d2f+0x5a>
    d8a4:	2a00      	cmp	r2, #0
    d8a6:	dd35      	ble.n	d914 <__aeabi_d2f+0x94>
    d8a8:	0180      	lsls	r0, r0, #6
    d8aa:	00ed      	lsls	r5, r5, #3
    d8ac:	1e43      	subs	r3, r0, #1
    d8ae:	4198      	sbcs	r0, r3
    d8b0:	4328      	orrs	r0, r5
    d8b2:	0f76      	lsrs	r6, r6, #29
    d8b4:	4330      	orrs	r0, r6
    d8b6:	0743      	lsls	r3, r0, #29
    d8b8:	d004      	beq.n	d8c4 <__aeabi_d2f+0x44>
    d8ba:	230f      	movs	r3, #15
    d8bc:	4003      	ands	r3, r0
    d8be:	2b04      	cmp	r3, #4
    d8c0:	d000      	beq.n	d8c4 <__aeabi_d2f+0x44>
    d8c2:	3004      	adds	r0, #4
    d8c4:	2180      	movs	r1, #128	; 0x80
    d8c6:	04c9      	lsls	r1, r1, #19
    d8c8:	4001      	ands	r1, r0
    d8ca:	d027      	beq.n	d91c <__aeabi_d2f+0x9c>
    d8cc:	3201      	adds	r2, #1
    d8ce:	2aff      	cmp	r2, #255	; 0xff
    d8d0:	d01d      	beq.n	d90e <__aeabi_d2f+0x8e>
    d8d2:	0183      	lsls	r3, r0, #6
    d8d4:	0a5b      	lsrs	r3, r3, #9
    d8d6:	b2d1      	uxtb	r1, r2
    d8d8:	e001      	b.n	d8de <__aeabi_d2f+0x5e>
    d8da:	21ff      	movs	r1, #255	; 0xff
    d8dc:	2300      	movs	r3, #0
    d8de:	0258      	lsls	r0, r3, #9
    d8e0:	05c9      	lsls	r1, r1, #23
    d8e2:	0a40      	lsrs	r0, r0, #9
    d8e4:	07e4      	lsls	r4, r4, #31
    d8e6:	4308      	orrs	r0, r1
    d8e8:	4320      	orrs	r0, r4
    d8ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d8ec:	2b00      	cmp	r3, #0
    d8ee:	d106      	bne.n	d8fe <__aeabi_d2f+0x7e>
    d8f0:	4335      	orrs	r5, r6
    d8f2:	d111      	bne.n	d918 <__aeabi_d2f+0x98>
    d8f4:	2100      	movs	r1, #0
    d8f6:	2000      	movs	r0, #0
    d8f8:	0243      	lsls	r3, r0, #9
    d8fa:	0a5b      	lsrs	r3, r3, #9
    d8fc:	e7ef      	b.n	d8de <__aeabi_d2f+0x5e>
    d8fe:	432e      	orrs	r6, r5
    d900:	d0eb      	beq.n	d8da <__aeabi_d2f+0x5a>
    d902:	2080      	movs	r0, #128	; 0x80
    d904:	00ed      	lsls	r5, r5, #3
    d906:	0480      	lsls	r0, r0, #18
    d908:	4328      	orrs	r0, r5
    d90a:	22ff      	movs	r2, #255	; 0xff
    d90c:	e7d3      	b.n	d8b6 <__aeabi_d2f+0x36>
    d90e:	21ff      	movs	r1, #255	; 0xff
    d910:	2300      	movs	r3, #0
    d912:	e7e4      	b.n	d8de <__aeabi_d2f+0x5e>
    d914:	3217      	adds	r2, #23
    d916:	da0d      	bge.n	d934 <__aeabi_d2f+0xb4>
    d918:	2005      	movs	r0, #5
    d91a:	2200      	movs	r2, #0
    d91c:	08c0      	lsrs	r0, r0, #3
    d91e:	b2d1      	uxtb	r1, r2
    d920:	2aff      	cmp	r2, #255	; 0xff
    d922:	d1e9      	bne.n	d8f8 <__aeabi_d2f+0x78>
    d924:	2800      	cmp	r0, #0
    d926:	d0d9      	beq.n	d8dc <__aeabi_d2f+0x5c>
    d928:	2380      	movs	r3, #128	; 0x80
    d92a:	03db      	lsls	r3, r3, #15
    d92c:	4303      	orrs	r3, r0
    d92e:	025b      	lsls	r3, r3, #9
    d930:	0a5b      	lsrs	r3, r3, #9
    d932:	e7d4      	b.n	d8de <__aeabi_d2f+0x5e>
    d934:	2280      	movs	r2, #128	; 0x80
    d936:	4914      	ldr	r1, [pc, #80]	; (d988 <__aeabi_d2f+0x108>)
    d938:	0412      	lsls	r2, r2, #16
    d93a:	4315      	orrs	r5, r2
    d93c:	1ac9      	subs	r1, r1, r3
    d93e:	291f      	cmp	r1, #31
    d940:	dc0d      	bgt.n	d95e <__aeabi_d2f+0xde>
    d942:	4a12      	ldr	r2, [pc, #72]	; (d98c <__aeabi_d2f+0x10c>)
    d944:	1c37      	adds	r7, r6, #0
    d946:	189b      	adds	r3, r3, r2
    d948:	1c28      	adds	r0, r5, #0
    d94a:	409f      	lsls	r7, r3
    d94c:	4098      	lsls	r0, r3
    d94e:	1c3b      	adds	r3, r7, #0
    d950:	1e5a      	subs	r2, r3, #1
    d952:	4193      	sbcs	r3, r2
    d954:	4318      	orrs	r0, r3
    d956:	40ce      	lsrs	r6, r1
    d958:	4330      	orrs	r0, r6
    d95a:	2200      	movs	r2, #0
    d95c:	e7ab      	b.n	d8b6 <__aeabi_d2f+0x36>
    d95e:	4f0c      	ldr	r7, [pc, #48]	; (d990 <__aeabi_d2f+0x110>)
    d960:	1c2a      	adds	r2, r5, #0
    d962:	1aff      	subs	r7, r7, r3
    d964:	40fa      	lsrs	r2, r7
    d966:	1c17      	adds	r7, r2, #0
    d968:	2920      	cmp	r1, #32
    d96a:	d009      	beq.n	d980 <__aeabi_d2f+0x100>
    d96c:	4a09      	ldr	r2, [pc, #36]	; (d994 <__aeabi_d2f+0x114>)
    d96e:	1898      	adds	r0, r3, r2
    d970:	4085      	lsls	r5, r0
    d972:	1c28      	adds	r0, r5, #0
    d974:	4330      	orrs	r0, r6
    d976:	1e46      	subs	r6, r0, #1
    d978:	41b0      	sbcs	r0, r6
    d97a:	4338      	orrs	r0, r7
    d97c:	2200      	movs	r2, #0
    d97e:	e79a      	b.n	d8b6 <__aeabi_d2f+0x36>
    d980:	2000      	movs	r0, #0
    d982:	e7f7      	b.n	d974 <__aeabi_d2f+0xf4>
    d984:	fffffc80 	.word	0xfffffc80
    d988:	0000039e 	.word	0x0000039e
    d98c:	fffffc82 	.word	0xfffffc82
    d990:	0000037e 	.word	0x0000037e
    d994:	fffffca2 	.word	0xfffffca2

0000d998 <__clzsi2>:
    d998:	211c      	movs	r1, #28
    d99a:	2301      	movs	r3, #1
    d99c:	041b      	lsls	r3, r3, #16
    d99e:	4298      	cmp	r0, r3
    d9a0:	d301      	bcc.n	d9a6 <__clzsi2+0xe>
    d9a2:	0c00      	lsrs	r0, r0, #16
    d9a4:	3910      	subs	r1, #16
    d9a6:	0a1b      	lsrs	r3, r3, #8
    d9a8:	4298      	cmp	r0, r3
    d9aa:	d301      	bcc.n	d9b0 <__clzsi2+0x18>
    d9ac:	0a00      	lsrs	r0, r0, #8
    d9ae:	3908      	subs	r1, #8
    d9b0:	091b      	lsrs	r3, r3, #4
    d9b2:	4298      	cmp	r0, r3
    d9b4:	d301      	bcc.n	d9ba <__clzsi2+0x22>
    d9b6:	0900      	lsrs	r0, r0, #4
    d9b8:	3904      	subs	r1, #4
    d9ba:	a202      	add	r2, pc, #8	; (adr r2, d9c4 <__clzsi2+0x2c>)
    d9bc:	5c10      	ldrb	r0, [r2, r0]
    d9be:	1840      	adds	r0, r0, r1
    d9c0:	4770      	bx	lr
    d9c2:	46c0      	nop			; (mov r8, r8)
    d9c4:	02020304 	.word	0x02020304
    d9c8:	01010101 	.word	0x01010101
	...

0000d9d4 <inputs.13949>:
    d9d4:	06050400                                ....

0000d9d8 <lucidaSansUnicode_56ptBitmaps>:
    d9d8:	00000000 c0800000 fcf8f0e0 3e7efefc     ..............~>
    d9e8:	1f1f1f3f 3f1f1f1f fcfe7e3e e0f0f8fc     ?......?>~......
    d9f8:	000080c0 00000000 f8e00000 fffffffe     ................
    da08:	01073fff 00000000 00000000 00000000     .?..............
    da18:	07010000 ffffff3f e0f8feff e0000000     ....?...........
    da28:	ffffffff 07ffffff 00000000 00000000     ................
	...
    da44:	ffffff07 ffffffff ffff00e0 ffffffff     ................
    da54:	0000ffff 00000000 00000000 00000000     ................
	...
    da6c:	ffffffff ffffffff ffff0700 ffffffff     ................
    da7c:	0000e0ff 00000000 00000000 00000000     ................
    da8c:	00000000 ffe00000 ffffffff 0007ffff     ................
    da9c:	1f070000 ffffff7f 80e0fcff 00000000     ................
	...
    dab4:	e0800000 fffffffc 071f7fff 00000000     ................
    dac4:	00000000 0f070301 7f3f3f1f f8fc7c7e     .........??.~|..
    dad4:	f8f8f8f8 7e7cfcf8 1f3f3f7f 0103070f     ......|~.??.....
	...
    daf0:	3c3c3c3c 3c3c3c3c fefefe3e fefefefe     <<<<<<<<>.......
	...
    db20:	ffffffff 00ffffff 00000000 00000000     ................
	...
    db44:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    db6c:	ffff0000 ffffffff 000000ff 00000000     ................
	...
    db94:	ffffff00 ffffffff 00000000 00000000     ................
	...
    dbbc:	ffffffff 00ffffff 00000000 00000000     ................
	...
    dbe0:	7f000000 7f7f7f7f 00007f7f 00000000     ................
	...
    dbfc:	fcfcf800 3e7e7e7c 1f1f3e3e 1f1f1f1f     ....|~~>>>......
    dc0c:	3f3f1f1f fefe7e3f f8f8fcfc 00c0e0f0     ..???~..........
	...
    dc24:	00000001 00000000 00000000 00000000     ................
    dc34:	00000000 07010000 ffffffff f8ffffff     ................
	...
    dc60:	fff8e080 ffffffff 00073fff 00000000     .........?......
	...
    dc7c:	80000000 f0e0c080 fffffcf8 0f1f3f7f     .............?..
    dc8c:	00010307 00000000 00000000 00000000     ................
    dc9c:	c0800000 fcf8f0e0 3f7ffffe 07070f1f     ...........?....
    dcac:	00000103 00000000 00000000 00000000     ................
    dcbc:	00000000 fcf8f0c0 ffffffff 03071f7f     ................
	...
    dce4:	7f7f0000 7f7f7f7f 7e7f7f7f 7e7e7e7e     ...........~~~~~
    dcf4:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    dd04:	007e7e7e 00000000 00000000 7e7e7cfc     ~~~..........|~~
    dd14:	1f3f3e3e 1f1f1f1f 1f1f1f1f 7e3e3f3f     >>?.........??>~
    dd24:	fcfcfefe c0e0f0f8 00000000 00000000     ................
	...
    dd4c:	ffffff03 feffffff 00000000 00000000     ................
	...
    dd68:	80000000 c0c08080 fef8f0e0 1f3f7fff     ..............?.
    dd78:	0000070f 00000000 00000000 00000000     ................
    dd88:	1f1f1f00 1f1f1f1f 3f3f1f1f ff7f7f3f     ..........???...
    dd98:	f8f8f9fd c0e0f0f0 00000080 00000000     ................
	...
    ddc0:	ff1f0301 ffffffff 00f0feff 00000000     ................
    ddd0:	00800000 00000000 00000000 00000000     ................
    dde0:	00000000 80000000 fffff0c0 ffffffff     ................
    ddf0:	00000f7f 00000000 7f3f3f00 7c7e7e7e     .........??.~~~|
    de00:	f8f8fcfc f8f8f8f8 fcfcfcf8 3f7f7f7e     ............~..?
    de10:	0f1f1f3f 00010307 00000000 00000000     ?...............
	...
    de2c:	80000000 fcf8f0c0 fefefefe 00fefefe     ................
	...
    de50:	f8e0c080 3ffffefc ff030f1f ffffffff     .......?........
    de60:	0000ffff 00000000 00000000 00000000     ................
    de70:	e0c00000 fffefcf0 030f1f7f 00000001     ................
    de80:	ffff0000 ffffffff 000000ff 00000000     ................
    de90:	80000000 fefcf0e0 0f1f7fff 00000107     ................
	...
    dea8:	ffffff00 ffffffff 00000000 00000000     ................
    deb8:	fffffffe fcffffff fcfcfcfc fcfcfcfc     ................
    dec8:	fcfcfcfc fcfcfcfc ffffffff fcffffff     ................
    ded8:	fcfcfcfc 0000fcfc 00000000 00000000     ................
	...
    def4:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    df1c:	7f7f0000 7f7f7f7f 0000007f 00000000     ................
    df2c:	00000000 fe000000 fefefefe 7e7e7efe     .............~~~
    df3c:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    df4c:	00007e7e 00000000 00000000 ffff0000     ~~..............
    df5c:	ffffffff 00000000 00000000 00000000     ................
	...
    df80:	ffffff00 e0ffffff e0e0e0e0 c0c0c0e0     ................
    df90:	808080c0 00000000 00000000 00000000     ................
	...
    dfa8:	03030303 03030303 07070703 1f0f0f07     ................
    dfb8:	ffff7f3f f8fcfefe 0080c0f0 00000000     ?...............
	...
    dfe0:	ff070000 ffffffff 00fcffff 00000000     ................
	...
    e004:	80000000 fffff8c0 ffffffff 00000f7f     ................
	...
    e01c:	fc7c7c7e f8f8f8fc f8f8f8f8 7cfcf8f8     ~||............|
    e02c:	3f7f7f7e 0f0f1f3f 00000307 00000000     ~..??...........
	...
    e044:	e0c08000 fcfcf8f0 3e3e7efe 1f1f1f3f     .........~>>?...
    e054:	1f1f1f1f 3e3e3f1f 7c7e7e3e 000000fc     .....?>>>~~|....
    e064:	00000000 fffcf8c0 7fffffff 0001030f     ................
	...
    e08c:	fffec000 ffffffff 000007ff e0c0c080     ................
    e09c:	f0f0e0e0 f0f0f0f0 e0e0f0f0 80c0c0e0     ................
	...
    e0b4:	ffffffff ffffffff 0f1f3efc 03030707     .........>......
    e0c4:	01010101 03010101 1f0f0703 ffffff7f     ................
    e0d4:	e0f8fcfe 1f000000 ffffffff 00ffffff     ................
	...
    e0f8:	ffffff03 ffffffff 01000000 ffff3f0f     .............?..
    e108:	f0feffff 000080c0 00000000 00000000     ................
    e118:	00000000 f8c08000 ffffffff 00031f7f     ................
    e128:	00000000 07030000 3f1f1f0f 7c7e7f3f     ...........??.~|
    e138:	f8f8f8fc f8f8f8f8 3f7e7cfc 0f1f1f3f     .........|~??...
    e148:	00010307 00000000 fe000000 fefefefe     ................
    e158:	fefefefe fefefefe fefefefe fefefefe     ................
    e168:	fefefefe fefefefe fefefefe 0000fefe     ................
	...
    e190:	f0c08000 fffffefc 030f1f7f 00000001     ................
	...
    e1b0:	80000000 fefcf0e0 1f3fffff 00000307     ..........?.....
	...
    e1d4:	f0e08000 fffffefc 03071f7f 00000000     ................
	...
    e1f4:	80000000 fffcf0e0 7fffffff 0001071f     ................
	...
    e218:	c0000000 fffffef8 3fffffff 00000107     ...........?....
	...
    e240:	7f7f7f70 7f7f7f7f 0000010f 00000000     p...............
	...
    e264:	c0800000 fcf8f0e0 3e7efefc 1f1f1f3f     ..........~>?...
    e274:	1f1f1f1f fe7e3f3f f8fcfcfe 00c0e0f0     ....??~.........
	...
    e28c:	fffffffc 81ffffff 00000000 00000000     ................
    e29c:	00000000 03000000 ffffffff 007fffff     ................
    e2ac:	00000000 01000000 7f3f1f0f feffffff     ..........?.....
    e2bc:	f0f0f8fc 80c0c0e0 e0c0c080 7ffffcf8     ................
    e2cc:	070f1f3f 00000001 00000000 80000000     ?...............
    e2dc:	f8f0e0c0 3f7ffdf9 1f1f1f3f ff7f7f3f     .......??...?...
    e2ec:	fdffffff f0f0f8fd 0080c0e0 00000000     ................
    e2fc:	f8c00000 fffffffe 01071fff 00000000     ................
	...
    e314:	07030301 ff7f1f0f feffffff 0000e0f8     ................
    e324:	ffff1f00 ffffffff 0000c0f0 00000000     ................
	...
    e340:	ffffe080 7fffffff 0000001f 07030000     ................
    e350:	3f1f0f0f 7e7e7f3f f8f8fc7c f8f8f8f8     ...??.~~|.......
    e360:	7cfcf8f8 3f3f7e7c 070f1f1f 00000103     ...||~??........
    e370:	00000000 c0800000 f8f8f0e0 3e7efefc     ..............~>
    e380:	1f1f1f3f 1f1f1f1f fe7e3e3f f8f8fcfc     ?.......?>~.....
    e390:	00c0e0f0 00000000 f8c00000 fffffffe     ................
    e3a0:	01031fff 00000000 00000000 00000000     ................
    e3b0:	01000000 ff7f0f03 fcffffff 0000c0f0     ................
    e3c0:	ffff7f00 ffffffff 000000c0 00000000     ................
	...
    e3dc:	ffff0000 ffffffff 0000f8ff 3f0f0300     ...............?
    e3ec:	ffffff7f e0f0f8fe 8080c0c0 80808080     ................
    e3fc:	c0c0c080 7cf8f0e0 ffffff3f ffffffff     .......|?.......
    e40c:	000000ff 00000000 03010100 0f070703     ................
    e41c:	0f0f0f0f 070f0f0f 01030707 f0000001     ................
    e42c:	ffffffff 013fffff 00000000 00000000     ......?.........
	...
    e44c:	e0c08000 fffffff8 071f7fff 00000001     ................
    e45c:	00000000 7e7e3e3f f8fc7c7c f8f8f8f8     ....?>~~||......
    e46c:	fcf8f8f8 7f7e7c7c 0f1f3f3f 0003070f     ....||~.??......
	...
    e488:	fefefefe fefefefe 7e7e7e7e 7e7e7e7e     ........~~~~~~~~
    e498:	7e7e7e7e 7e7e7e7e 7e7e7e7e 00007e7e     ~~~~~~~~~~~~~~..
    e4a8:	00000000 ff000000 ffffffff 00ffffff     ................
	...
    e4d4:	ffff0000 ffffffff 0000ffff 00000000     ................
	...
    e4fc:	ffffff00 ffffffff 3f3f3fff 3f3f3f3f     .........???????
    e50c:	3f3f3f3f 3f3f3f3f 3f3f3f3f 00000000     ????????????....
	...
    e524:	ffffffff ffffffff 00000000 00000000     ................
	...
    e548:	ff000000 ffffffff 00ffffff 00000000     ................
	...
    e570:	7f7f0000 7f7f7f7f 7e7e7f7f 7e7e7e7e     ..........~~~~~~
    e580:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    e590:	00007e7e                                ~~..

0000e594 <arrow_right_data>:
    e594:	80c0e0f0 070f0000 00000103              ............

0000e5a0 <sysfont_glyphs>:
	...
    e5c4:	00300000 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    e5d4:	00300000 00000030 00000000 00000000     ..0.0...........
    e5e4:	006c0000 006c006c 0000006c 00000000     ..l.l.l.l.......
	...
    e608:	00480048 004800fc 00480048 004800fc     H.H...H.H.H...H.
    e618:	00000048 00000000 00000000 00100000     H...............
    e628:	003c0010 00300040 00040008 00100078     ..<.@.0.....x...
    e638:	00000010 00000000 00000000 00000000     ................
    e648:	00a4007c 004800a8 00140010 004a002a     |.....H.....*.J.
    e658:	00000044 00000000 00000000 00700000     D.............p.
    e668:	00880088 00700088 008a0088 008c008a     ......p.........
    e678:	00000070 00000000 00000000 00100000     p...............
    e688:	00100010 00000000 00000000 00000000     ................
	...
    e6a4:	00100008 00200010 00200020 00200020     ...... . . . . .
    e6b4:	00100020 00080010 00000000 00000000      ...............
    e6c4:	00100020 00080010 00080008 00080008      ...............
    e6d4:	00100008 00200010 00000000 00000000     ...... .........
    e6e4:	00280000 007c0010 00280010 00000000     ..(...|...(.....
	...
    e70c:	00100010 00fe0010 00100010 00000010     ................
	...
    e734:	00180000 00300018 00000020 00000000     ......0. .......
	...
    e750:	00fe0000 00000000 00000000 00000000     ................
	...
    e774:	00180000 00000018 00000000 00000000     ................
    e784:	00000000 00080004 00100008 00200010     .............. .
    e794:	00400020 00000040 00000000 00000000      .@.@...........
    e7a4:	00780000 00840084 0094008c 00c400a4     ..x.............
    e7b4:	00840084 00000078 00000000 00000000     ....x...........
    e7c4:	00100000 00500030 00100010 00100010     ....0.P.........
    e7d4:	00100010 0000007c 00000000 00000000     ....|...........
    e7e4:	00700000 00080088 00100008 00200010     ..p........... .
    e7f4:	00400020 000000fc 00000000 00000000      .@.............
    e804:	00700000 00080088 00300008 00080008     ..p.......0.....
    e814:	00880008 00000070 00000000 00000000     ....p...........
    e824:	00080000 00280018 00480028 00880088     ......(.(.H.....
    e834:	000800fc 00000008 00000000 00000000     ................
    e844:	007c0000 00800080 00c400b8 00040004     ..|.............
    e854:	00840004 00000078 00000000 00000000     ....x...........
    e864:	00380000 00800040 00b00080 008400c8     ..8.@...........
    e874:	00480084 00000030 00000000 00000000     ..H.0...........
    e884:	00fc0000 00040004 00080008 00100010     ................
    e894:	00200020 00000040 00000000 00000000      . .@...........
    e8a4:	00780000 00840084 00780084 00840084     ..x.......x.....
    e8b4:	00840084 00000078 00000000 00000000     ....x...........
    e8c4:	00780000 00840084 008c0084 00040074     ..x.........t...
    e8d4:	00100008 000000e0 00000000 00000000     ................
	...
    e8ec:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
    e90c:	00600000 00000060 00600000 00c00060     ..`.`.....`.`...
    e91c:	00000080 00000000 00000000 00000000     ................
    e92c:	00180004 00800060 00180060 00000004     ....`...`.......
	...
    e94c:	007e0000 00000000 0000007e 00000000     ..~.....~.......
	...
    e96c:	00300040 0002000c 0030000c 00000040     @.0.......0.@...
	...
    e984:	00700000 00080088 00100008 00200020     ..p......... . .
    e994:	00200000 00000020 00000000 00000000     .. . ...........
    e9a4:	00000000 003c0000 00ba0042 00aa00aa     ......<.B.......
    e9b4:	00bc00aa 003c0040 00000000 00000000     ....@.<.........
    e9c4:	00100000 00280010 00280028 007c0044     ......(.(.(.D.|.
    e9d4:	00820044 00000082 00000000 00000000     D...............
    e9e4:	00f00000 00880088 00f00088 00880088     ................
    e9f4:	00880088 000000f0 00000000 00000000     ................
    ea04:	00380000 00800044 00800080 00800080     ..8.D...........
    ea14:	00440080 00000038 00000000 00000000     ..D.8...........
    ea24:	00f00000 00840088 00840084 00840084     ................
    ea34:	00880084 000000f0 00000000 00000000     ................
    ea44:	007c0000 00400040 00780040 00400040     ..|.@.@.@.x.@.@.
    ea54:	00400040 0000007c 00000000 00000000     @.@.|...........
    ea64:	007c0000 00400040 00400040 00400078     ..|.@.@.@.@.x.@.
    ea74:	00400040 00000040 00000000 00000000     @.@.@...........
    ea84:	00380000 00800044 00800080 0084009c     ..8.D...........
    ea94:	00440084 0000003c 00000000 00000000     ..D.<...........
    eaa4:	00840000 00840084 00fc0084 00840084     ................
    eab4:	00840084 00000084 00000000 00000000     ................
    eac4:	007c0000 00100010 00100010 00100010     ..|.............
    ead4:	00100010 0000007c 00000000 00000000     ....|...........
    eae4:	00f80000 00080008 00080008 00080008     ................
    eaf4:	00100008 000000e0 00000000 00000000     ................
    eb04:	00840000 00880084 00a00090 008800d0     ................
    eb14:	00840088 00000084 00000000 00000000     ................
    eb24:	00800000 00800080 00800080 00800080     ................
    eb34:	00800080 000000fc 00000000 00000000     ................
    eb44:	00840000 00cc0084 00b400cc 008400b4     ................
    eb54:	00840084 00000084 00000000 00000000     ................
    eb64:	00840000 00c400c4 00a400a4 00940094     ................
    eb74:	008c008c 00000084 00000000 00000000     ................
    eb84:	00300000 00840048 00840084 00840084     ..0.H...........
    eb94:	00480084 00000030 00000000 00000000     ..H.0...........
    eba4:	00f00000 00840088 00840084 00f00088     ................
    ebb4:	00800080 00000080 00000000 00000000     ................
    ebc4:	00300000 00840048 00840084 00840084     ..0.H...........
    ebd4:	00480084 00200030 0000001c 00000000     ..H.0. .........
    ebe4:	00f00000 00840088 00880084 009000f0     ................
    ebf4:	00840088 00000084 00000000 00000000     ................
    ec04:	00780000 00800084 00300040 00040008     ..x.....@.0.....
    ec14:	00840004 00000078 00000000 00000000     ....x...........
    ec24:	00fe0000 00100010 00100010 00100010     ................
    ec34:	00100010 00000010 00000000 00000000     ................
    ec44:	00840000 00840084 00840084 00840084     ................
    ec54:	00840084 00000078 00000000 00000000     ....x...........
    ec64:	00820000 00440082 00440044 00280044     ......D.D.D.D.(.
    ec74:	00280028 00000010 00000000 00000000     (.(.............
    ec84:	00840000 00840084 00b40084 00b400b4     ................
    ec94:	00480078 00000048 00000000 00000000     x.H.H...........
    eca4:	00820000 00440044 00100028 00280010     ....D.D.(.....(.
    ecb4:	00440044 00000082 00000000 00000000     D.D.............
    ecc4:	00820000 00440044 00280028 00100028     ....D.D.(.(.(...
    ecd4:	00100010 00000010 00000000 00000000     ................
    ece4:	00fc0000 00080004 00100008 00200010     .............. .
    ecf4:	00400040 000000fe 00000000 00000000     @.@.............
    ed04:	008000e0 00800080 00800080 00800080     ................
    ed14:	00800080 00e00080 00000000 00000000     ................
    ed24:	00400000 00200040 00100020 00080010     ..@.@. . .......
    ed34:	00040008 00000004 00000000 00000000     ................
    ed44:	002000e0 00200020 00200020 00200020     .. . . . . . . .
    ed54:	00200020 00e00020 00000000 00000000      . . ...........
    ed64:	00100000 00440028 00000000 00000000     ....(.D.........
	...
    ed98:	0000007c 00000000 00000000 00200000     |............. .
    eda8:	00080010 00000000 00000000 00000000     ................
	...
    edcc:	00040078 007c0004 008c0084 00000076     x.....|.....v...
	...
    ede4:	00800080 00800080 00c400b8 00840084     ................
    edf4:	00880084 000000f0 00000000 00000000     ................
	...
    ee0c:	0080007c 00800080 00800080 0000007c     |...........|...
	...
    ee24:	00020002 00020002 0042003e 00820082     ........>.B.....
    ee34:	00420082 0000003e 00000000 00000000     ..B.>...........
	...
    ee4c:	0082007c 00fe0082 00800080 0000007e     |...........~...
	...
    ee64:	001c0000 00200020 002000fc 00200020     .... . ... . . .
    ee74:	00200020 000000fc 00000000 00000000      . .............
	...
    ee8c:	0084007c 00840084 008c0084 00040074     |...........t...
    ee9c:	00380044 00000000 00800080 00800080     D.8.............
    eeac:	00c400b8 00840084 00840084 00000084     ................
	...
    eec4:	00100000 00000000 00100070 00100010     ........p.......
    eed4:	00100010 0000007c 00000000 00000000     ....|...........
    eee4:	00080000 00000000 00080078 00080008     ........x.......
    eef4:	00080008 00080008 00e00010 00000000     ................
    ef04:	00800080 00800080 00900088 00e000a0     ................
    ef14:	00880090 00000084 00000000 00000000     ................
    ef24:	00f00000 00100010 00100010 00100010     ................
    ef34:	00100010 000000fe 00000000 00000000     ................
	...
    ef4c:	00d400ac 00940094 00940094 00000094     ................
	...
    ef6c:	00c400b8 00840084 00840084 00000084     ................
	...
    ef8c:	00840078 00840084 00840084 00000078     x...........x...
	...
    efac:	00c400b8 00840084 00840084 008000f8     ................
    efbc:	00800080 00000000 00000000 00000000     ................
    efcc:	0084007c 00840084 00840084 0004007c     |...........|...
    efdc:	00040004 00000000 00000000 00000000     ................
    efec:	003000cc 00200020 00200020 000000f8     ..0. . . . .....
	...
    f00c:	0080007c 00780080 00040004 000000f8     |.....x.........
	...
    f028:	00200000 002000fc 00200020 00200020     .. ... . . . . .
    f038:	0000001c 00000000 00000000 00000000     ................
    f048:	00000000 00880088 00880088 00880088     ................
    f058:	00000074 00000000 00000000 00000000     t...............
    f068:	00000000 00440082 00280044 00100028     ......D.D.(.(...
    f078:	00000010 00000000 00000000 00000000     ................
    f088:	00000000 00840084 00b400b4 00480048     ............H.H.
    f098:	00000048 00000000 00000000 00000000     H...............
    f0a8:	00000000 00280044 00100028 00440028     ....D.(.(...(.D.
    f0b8:	00000044 00000000 00000000 00000000     D...............
    f0c8:	00000000 00440082 00280044 00280028     ......D.D.(.(.(.
    f0d8:	00100010 00200020 00000000 00000000     .... . .........
    f0e8:	00000000 000400fc 00100008 00400020     ............ .@.
    f0f8:	000000fc 00000000 00000000 00100008     ................
    f108:	00080010 00100008 00080010 00100008     ................
    f118:	00080010 00000000 00000000 00100010     ................
    f128:	00100010 00000010 00100000 00100010     ................
    f138:	00100010 00000000 00000000 00100020     ............ ...
    f148:	00200010 00100020 00200010 00100020     .. . ..... . ...
    f158:	00200010 00000000 74696157 20676e69     .. .....Waiting 
    f168:	00726f66 20535047 00786966 61206325     for.GPS fix.%c a
    f178:	00736978 696c6143 74617262 00000065     xis.Calibrate...
    f188:	62616e45 676e696c 00000000 53525047     Enabling....GPRS
    f198:	00000000 65636341 6f72656c 6574656d     ....Acceleromete
    f1a8:	00000072 75746553 00000070 74746553     r...Setup...Sett
    f1b8:	73676e69 00000000 004d5347 204d5347     ings....GSM.GSM 
    f1c8:	75646f4d 0000656c 67676f4c 20676e69     Module..Logging 
    f1d8:	71657266 0000002e 656c6449 646f4d20     freq....Idle Mod
    f1e8:	00000065 70736944 0079616c 65656c53     e...Display.Slee
    f1f8:	6f6d2070 00006564 65776f50 00000072     p mode..Power...
    f208:	6b636142 00000000 73203031 00006365     Back....10 sec..
    f218:	73203033 00006365 696d2031 0000006e     30 sec..1 min...
    f228:	696d2035 0000006e 6d203031 00006e69     5 min...10 min..
    f238:	6d203033 00006e69 6f682031 00007275     30 min..1 hour..
    f248:	6e727554 66666f20 00000000 656c6449     Turn off....Idle
    f258:	646f6d20 00000065 67676f4c 00676e69      mode...Logging.
    f268:	74697845 00000000 0000002c 22732522     Exit....,..."%s"
    f278:	0000003a 00006425 69766544 00006563     :...%d..Device..
    f288:	72746e45 00736569 0000005b 0000007b     Entries.[...{...
    f298:	00000074 66352e25 00000000 0000616c     t...%.5f....la..
    f2a8:	00006e6c 66312e25 00000000 00000073     ln..%.1f....s...
    f2b8:	00000063 00000069 00000067 00000066     c...i...g...f...
    f2c8:	0000007d 0000005d 482b5441 44505454     }...]...AT+HTTPD
    f2d8:	3d415441 332c6425 30303030 00000000     ATA=%d,30000....
    f2e8:	4e574f44 44414f4c 00000000 00004b4f     DOWNLOAD....OK..
    f2f8:	00002540 000024a0 000024ac 000024b6     @%...$...$...$..
    f308:	000024d2 000024dc 000024f8 00002502     .$...$...$...%..
    f318:	0000251a 0000252a 00002540 00002536     .%..*%..@%..6%..
    f328:	5454482b 54434150 004e4f49 0a0d7325     +HTTPACTION.%s..
    f338:	00000000 532b5441 52425041 312c333d     ....AT+SAPBR=3,1
    f348:	4f43222c 5059544e 222c2245 53525047     ,"CONTYPE","GPRS
    f358:	00000022 532b5441 52425041 312c333d     "...AT+SAPBR=3,1
    f368:	5041222c 222c224e 696c6e6f 742e656e     ,"APN","online.t
    f378:	61696c65 2265732e 00000000 482b5441     elia.se"....AT+H
    f388:	49505454 0054494e 482b5441 50505454     TTPINIT.AT+HTTPP
    f398:	3d415241 44494322 00312c22 482b5441     ARA="CID",1.AT+H
    f3a8:	50505454 3d415241 22415522 4f46222c     TTPPARA="UA","FO
    f3b8:	0022414e 482b5441 50505454 3d415241     NA".AT+HTTPPARA=
    f3c8:	4e4f4322 544e4554 61222c22 696c7070     "CONTENT","appli
    f3d8:	69746163 6a2f6e6f 226e6f73 00000000     cation/json"....
    f3e8:	482b5441 50505454 3d415241 4c525522     AT+HTTPPARA="URL
    f3f8:	68222c22 3a707474 72742f2f 6f637069     ","http://tripco
    f408:	7475706d 612e7265 6572757a 73626577     mputer.azurewebs
    f418:	73657469 74656e2e 6970612f 7461642f     ites.net/api/dat
    f428:	676f6c61 00000022 482b5441 50505454     alog"...AT+HTTPP
    f438:	3d415241 4d495422 54554f45 30332c22     ARA="TIMEOUT",30
    f448:	00000000 532b5441 52425041 312c303d     ....AT+SAPBR=0,1
    f458:	00000000 532b5441 52425041 312c313d     ....AT+SAPBR=1,1
    f468:	00000000 305a5441 00000000 30455441     ....ATZ0....ATE0
    f478:	00000000 432b5441 50535047 313d5257     ....AT+CGPSPWR=1
    f488:	00000000 432b5441 50535047 303d5257     ....AT+CGPSPWR=0
    f498:	00000000 432b5441 49535047 333d464e     ....AT+CGPSINF=3
    f4a8:	00000032 5047432b 464e4953 00000000     2...+CGPSINF....
    f4b8:	432b5441 53535047 55544154 00003f53     AT+CGPSSTATUS?..
    f4c8:	61636f4c 6e6f6974 00443320 482b5441     Location 3D.AT+H
    f4d8:	41505454 4f495443 00303d4e 482b5441     TTPACTION=0.AT+H
    f4e8:	41505454 4f495443 00313d4e 00005441     TTPACTION=1.AT..
    f4f8:	0000317a 00003172 00003182 0000318a     z1..r1...1...1..
    f508:	00003194 0000319e                       .1...1..

0000f510 <DISPLAY1.14184>:
    f510:	4f5b063f 077d6d66 0000677f              ?.[Ofm}..g..

0000f51c <tc_interrupt_vectors.13899>:
    f51c:	00141312 00003816 00003a60 00003a60     .....8..`:..`:..
    f52c:	00003a60 00003a60 00003a60 00003a60     `:..`:..`:..`:..
    f53c:	00003a60 00003a60 00003a60 00003a60     `:..`:..`:..`:..
    f54c:	00003a60 00003a60 00003a60 00003a60     `:..`:..`:..`:..
    f55c:	00003a60 000037fe 00003a60 00003a60     `:...7..`:..`:..
    f56c:	00003a60 00003a60 00003a60 00003a60     `:..`:..`:..`:..
    f57c:	00003a60 00003a60 00003a60 00003a60     `:..`:..`:..`:..
    f58c:	00003a60 00003a60 00003a60 00003a60     `:..`:..`:..`:..
    f59c:	00003a60 0000380e 00003a60 00003a60     `:...8..`:..`:..
    f5ac:	00003a60 00003a60 00003a60 00003a60     `:..`:..`:..`:..
    f5bc:	00003a60 00003a60 00003a60 00003a60     `:..`:..`:..`:..
    f5cc:	00003a60 00003a60 00003a60 00003a60     `:..`:..`:..`:..
    f5dc:	00003a60 00003806 000037e6 0000381e     `:...8...7...8..
    f5ec:	000037f6 000037ee 00000002 00000003     .7...7..........
    f5fc:	0000ffff 0000ffff 00000004 00000005     ................
    f60c:	00000006 00000007 0000ffff 0000ffff     ................
    f61c:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    f62c:	0000ffff 0000ffff 00000008 00000009     ................
    f63c:	0000000a 0000000b 00003cb6 00003cb6     .........<...<..
    f64c:	00003c92 00003cb6 00003c92 00003c7e     .<...<...<..~<..
    f65c:	00003c7e 00003cb6 00003cb6 00003cb6     ~<...<...<...<..
    f66c:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f67c:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f68c:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f69c:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f6ac:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f6bc:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f6cc:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f6dc:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f6ec:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f6fc:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f70c:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f71c:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f72c:	00003cb6 00003cb6 00003cb6 00003cb6     .<...<...<...<..
    f73c:	00003cb6 00003cb6 00003c92 00003c92     .<...<...<...<..
    f74c:	00003c9a 00003c9a 00003c9a 00003c9a     .<...<...<...<..
    f75c:	42000800 42000c00 42001000 42001400     ...B...B...B...B
    f76c:	0c0b0a09 00005014 00005070 00005070     .....P..pP..pP..
    f77c:	0000500e 0000500e 0000502a 0000501a     .P...P..*P...P..
    f78c:	00005030 0000505e 000051f4 00005260     0P..^P...Q..`R..
    f79c:	00005260 000051d4 000051e6 00005202     `R...Q...Q...R..
    f7ac:	000051d8 00005210 00005250 42002c00     .Q...R..PR...,.B
    f7bc:	42003000 42003400 001c1c1b 10000800     .0.B.4.B........
    f7cc:	00002000 41744545 50524f4d 456d752e     . ..EEtAMORP.umE
    f7dc:	00000000                                ....

0000f7e0 <atanlo>:
    f7e0:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
    f7f0:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

0000f800 <atanhi>:
    f800:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
    f810:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
    f820:	74727173 00000000 00000043              sqrt....C...

0000f82c <_global_impure_ptr>:
    f82c:	2000010c                                ... 

0000f830 <tinytens>:
    f830:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    f840:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    f850:	64ac6f43 11680628                       Co.d(.h.

0000f858 <fpi.5246>:
    f858:	00000035 fffffbce 000003cb 00000001     5...............
    f868:	00000000                                ....

0000f86c <fpinan.5282>:
    f86c:	00000034 fffffbce 000003cb 00000001     4...............
    f87c:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    f88c:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    f89c:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    f8ac:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    f8bc:	62613938 66656463 20200000                       89abcdef.

0000f8c5 <_ctype_>:
    f8c5:	20202000 20202020 28282020 20282828     .         ((((( 
    f8d5:	20202020 20202020 20202020 20202020                     
    f8e5:	10108820 10101010 10101010 10101010      ...............
    f8f5:	04040410 04040404 10040404 10101010     ................
    f905:	41411010 41414141 01010101 01010101     ..AAAAAA........
    f915:	01010101 01010101 01010101 10101010     ................
    f925:	42421010 42424242 02020202 02020202     ..BBBBBB........
    f935:	02020202 02020202 02020202 10101010     ................
    f945:	00000020 00000000 00000000 00000000      ...............
	...
    f9c5:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

0000f9d4 <__sf_fake_stdin>:
	...

0000f9f4 <__sf_fake_stdout>:
	...

0000fa14 <__sf_fake_stderr>:
	...
    fa34:	49534f50 002e0058 00000000              POSIX.......

0000fa40 <__mprec_tens>:
    fa40:	00000000 3ff00000 00000000 40240000     .......?......$@
    fa50:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    fa60:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    fa70:	00000000 412e8480 00000000 416312d0     .......A......cA
    fa80:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    fa90:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    faa0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    fab0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    fac0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    fad0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    fae0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    faf0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    fb00:	79d99db4 44ea7843                       ...yCx.D

0000fb08 <__mprec_bigtens>:
    fb08:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    fb18:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    fb28:	7f73bf3c 75154fdd                       <.s..O.u

0000fb30 <p05.5281>:
    fb30:	00000005 00000019 0000007d 0000b29c     ........}.......
    fb40:	0000b24e 0000b27c 0000b1d6 0000b27c     N...|.......|...
    fb50:	0000b272 0000b27c 0000b1d6 0000b24e     r...|.......N...
    fb60:	0000b24e 0000b272 0000b1d6 0000b1ce     N...r...........
    fb70:	0000b1ce 0000b1ce 0000b282 0000b640     ............@...
    fb80:	0000b63a 0000b63a 0000b630 0000b590     :...:...0.......
    fb90:	0000b590 0000b626 0000b630 0000b590     ....&...0.......
    fba0:	0000b626 0000b590 0000b630 0000b58e     &.......0.......
    fbb0:	0000b58e 0000b58e 0000b6c8 0000c41c     ................
    fbc0:	0000c3b8 0000c400 0000c2e6 0000c400     ................
    fbd0:	0000c3f4 0000c400 0000c2e6 0000c3b8     ................
    fbe0:	0000c3b8 0000c3f4 0000c2e6 0000c2dc     ................
    fbf0:	0000c2dc 0000c2dc 0000c640 0000ccec     ........@.......
    fc00:	0000ceda 0000ceda 0000cccc 0000cbb6     ................
    fc10:	0000cbb6 0000ccbe 0000cccc 0000cbb6     ................
    fc20:	0000ccbe 0000cbb6 0000cccc 0000cbb4     ................
    fc30:	0000cbb4 0000cbb4 0000cee2              ............

0000fc3c <_init>:
    fc3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fc3e:	46c0      	nop			; (mov r8, r8)
    fc40:	bcf8      	pop	{r3, r4, r5, r6, r7}
    fc42:	bc08      	pop	{r3}
    fc44:	469e      	mov	lr, r3
    fc46:	4770      	bx	lr

0000fc48 <__init_array_start>:
    fc48:	000000d9 	.word	0x000000d9

0000fc4c <_fini>:
    fc4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fc4e:	46c0      	nop			; (mov r8, r8)
    fc50:	bcf8      	pop	{r3, r4, r5, r6, r7}
    fc52:	bc08      	pop	{r3}
    fc54:	469e      	mov	lr, r3
    fc56:	4770      	bx	lr

0000fc58 <__fini_array_start>:
    fc58:	000000b1 	.word	0x000000b1
