/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.25
Hash     : a830eb9
Date     : Jul 10 2024
Type     : Engineering
Log Time   : Wed Jul 10 07:27:09 2024 GMT
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:279: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:280: warning: Timing checks are not supported.
 ... done, ELABORATING DESIGN
0.12 seconds.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$auto$clkbufmap.cc:339:execute$398'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$acc_fir[0]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$acc_fir[1]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$acc_fir[2]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$acc_fir[3]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$acc_fir[4]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$acc_fir[5]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[0]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[10]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[11]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[12]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[13]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[14]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[15]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[16]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[17]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[1]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[2]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[3]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[4]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[5]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[6]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[7]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[8]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[9]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$load_acc'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$reset'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$round'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$saturate_enable'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$shift_right[0]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$shift_right[1]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$shift_right[2]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$shift_right[3]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$shift_right[4]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$shift_right[5]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$subtract'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
36 error(s) during elaboration.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg21ef9eeaa" -f"/tmp/ivrlg1ef9eeaa" -p"/tmp/ivrli1ef9eeaa" |/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh1ef9eeaa" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
